<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\nwild\OneDrive\Documents\encoder\impl\gwsynthesis\encoder.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\nwild\OneDrive\Documents\encoder\src\pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\nwild\OneDrive\Documents\encoder\src\clock.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jun  8 15:33:39 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3711</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3883</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_50m</td>
<td>50.000(MHz)</td>
<td>53.965(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.470</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_25_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>18.446</td>
</tr>
<tr>
<td>2</td>
<td>1.631</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_29_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>18.292</td>
</tr>
<tr>
<td>3</td>
<td>1.693</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_28_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>18.241</td>
</tr>
<tr>
<td>4</td>
<td>1.815</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[40]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>17.372</td>
</tr>
<tr>
<td>5</td>
<td>1.821</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_30_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>18.106</td>
</tr>
<tr>
<td>6</td>
<td>1.901</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_26_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.022</td>
<td>18.012</td>
</tr>
<tr>
<td>7</td>
<td>1.950</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[41]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>17.372</td>
</tr>
<tr>
<td>8</td>
<td>1.965</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[39]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>17.372</td>
</tr>
<tr>
<td>9</td>
<td>2.042</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[38]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>17.372</td>
</tr>
<tr>
<td>10</td>
<td>2.166</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_24_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>17.804</td>
</tr>
<tr>
<td>11</td>
<td>2.177</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[43]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>17.006</td>
</tr>
<tr>
<td>12</td>
<td>2.180</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[42]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>17.006</td>
</tr>
<tr>
<td>13</td>
<td>2.188</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[33]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>17.006</td>
</tr>
<tr>
<td>14</td>
<td>2.252</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_27_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.027</td>
<td>17.711</td>
</tr>
<tr>
<td>15</td>
<td>2.263</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_18_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>17.652</td>
</tr>
<tr>
<td>16</td>
<td>2.331</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_31_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>17.594</td>
</tr>
<tr>
<td>17</td>
<td>2.345</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[31]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>16.866</td>
</tr>
<tr>
<td>18</td>
<td>2.424</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
<td>sd_inst/file_name[5]_1_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.023</td>
<td>17.535</td>
</tr>
<tr>
<td>19</td>
<td>2.435</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
<td>sd_inst/file_name[4]_3_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.011</td>
<td>17.511</td>
</tr>
<tr>
<td>20</td>
<td>2.447</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[44]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>16.866</td>
</tr>
<tr>
<td>21</td>
<td>2.465</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[37]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>16.866</td>
</tr>
<tr>
<td>22</td>
<td>2.474</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/n15957_s0/C[36]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.006</td>
<td>16.866</td>
</tr>
<tr>
<td>23</td>
<td>2.489</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
<td>sd_inst/file_name[5]_2_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.023</td>
<td>17.470</td>
</tr>
<tr>
<td>24</td>
<td>2.490</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
<td>sd_inst/file_name[5]_6_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>-0.001</td>
<td>17.448</td>
</tr>
<tr>
<td>25</td>
<td>2.514</td>
<td>sd_inst/sector_content[23]_2_s0/Q</td>
<td>sd_inst/read_sector_no_21_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.028</td>
<td>17.394</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.210</td>
<td>byte_index_8_s1/Q</td>
<td>byte_buffer_byte_buffer_0_0_s/ADB[11]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.229</td>
</tr>
<tr>
<td>2</td>
<td>0.210</td>
<td>byte_index_7_s1/Q</td>
<td>byte_buffer_byte_buffer_0_0_s/ADB[10]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.016</td>
<td>0.229</td>
</tr>
<tr>
<td>3</td>
<td>0.235</td>
<td>max_index_6_s0/Q</td>
<td>byte_buffer_byte_buffer_0_0_s/ADA[9]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.251</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>display_driver/r_sel_s2/Q</td>
<td>display_driver/r_sel_s2/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>display_driver/r_cnt_0_s0/Q</td>
<td>display_driver/r_cnt_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>display_driver/r_cnt_7_s0/Q</td>
<td>display_driver/r_cnt_7_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>sd_inst/u_sd_reader/card_type_1_s1/Q</td>
<td>sd_inst/u_sd_reader/card_type_1_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>sd_inst/u_sd_reader/ridx_20_s1/Q</td>
<td>sd_inst/u_sd_reader/ridx_20_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>sd_inst/u_sd_reader/ridx_21_s1/Q</td>
<td>sd_inst/u_sd_reader/ridx_21_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>sd_inst/u_sd_reader/ridx_25_s1/Q</td>
<td>sd_inst/u_sd_reader/ridx_25_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>sd_inst/search_fat_s32/Q</td>
<td>sd_inst/search_fat_s32/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>sd_inst/fptr_0_s0/Q</td>
<td>sd_inst/fptr_0_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>db/count_0_s1/Q</td>
<td>db/count_0_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>display_driver/r_cnt_15_s0/Q</td>
<td>display_driver/r_cnt_15_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>21</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>22</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>23</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_27_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_28_s0/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.225</td>
</tr>
<tr>
<td>24</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/ridx_12_s1/Q</td>
<td>sd_inst/u_sd_reader/ridx_12_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>25</td>
<td>0.278</td>
<td>sd_inst/u_sd_reader/ridx_17_s1/Q</td>
<td>sd_inst/u_sd_reader/ridx_17_s1/D</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>17.087</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/n15957_s0/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>2.323</td>
</tr>
<tr>
<td>2</td>
<td>17.087</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/mult_14237_s1/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.029</td>
<td>2.323</td>
</tr>
<tr>
<td>3</td>
<td>17.096</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/mult_13871_s2/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>2.323</td>
</tr>
<tr>
<td>4</td>
<td>17.096</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/mult_14024_s1/RESET[0]</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.020</td>
<td>2.323</td>
</tr>
<tr>
<td>5</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/ridx_0_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>2.314</td>
</tr>
<tr>
<td>6</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/outbyte_2_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>7</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/outbyte_5_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>2.314</td>
</tr>
<tr>
<td>8</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/cmd_0_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>9</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/cmd_2_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>10</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/cmd_3_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>11</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/cmd_5_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>12</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_1_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>13</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_2_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>14</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_21_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>15</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_22_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>16</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_23_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>17</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_24_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>18</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_25_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>19</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fptr_26_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>20</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_cluster_7_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.064</td>
<td>2.302</td>
</tr>
<tr>
<td>21</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_cluster_11_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>2.314</td>
</tr>
<tr>
<td>22</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_1st_size_11_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>2.314</td>
</tr>
<tr>
<td>23</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_1st_size_12_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>2.314</td>
</tr>
<tr>
<td>24</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fname[2]_0_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>2.314</td>
</tr>
<tr>
<td>25</td>
<td>17.287</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/fname[2]_5_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>20.000</td>
<td>0.052</td>
<td>2.314</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_1_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>2</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_3_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>3</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_4_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>4</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_30_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>5</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_31_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>6</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/rsectoraddr_28_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>7</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_size_4_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>8</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_1st_size_0_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>9</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_1st_cluster_14_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>10</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_name[4]_6_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>11</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_name[1]_4_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>12</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_name[1]_6_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>13</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/file_name[0]_4_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>14</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/target_cluster_fat16_1_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>15</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/target_cluster_fat16_2_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>16</td>
<td>1.008</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/target_cluster_fat16_7_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.020</td>
<td>0.935</td>
</tr>
<tr>
<td>17</td>
<td>1.009</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/rootdir_sector_3_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.949</td>
</tr>
<tr>
<td>18</td>
<td>1.009</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/rootdir_sector_19_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.949</td>
</tr>
<tr>
<td>19</td>
<td>1.009</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/rootdir_sector_21_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.949</td>
</tr>
<tr>
<td>20</td>
<td>1.009</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/rootdir_sector_22_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.949</td>
</tr>
<tr>
<td>21</td>
<td>1.009</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/rootdir_sector_23_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.949</td>
</tr>
<tr>
<td>22</td>
<td>1.009</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/curr_cluster_4_s0/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.002</td>
<td>0.954</td>
</tr>
<tr>
<td>23</td>
<td>1.012</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s3/PRESET</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>24</td>
<td>1.012</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.949</td>
</tr>
<tr>
<td>25</td>
<td>1.012</td>
<td>db/clean_s0/Q</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
<td>clk_50m:[R]</td>
<td>clk_50m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.750</td>
<td>8.750</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/mult_14024_s1</td>
</tr>
<tr>
<td>2</td>
<td>7.754</td>
<td>8.754</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/mult_13871_s2</td>
</tr>
<tr>
<td>3</td>
<td>7.755</td>
<td>8.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/mult_13108_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.755</td>
<td>8.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/mult_13135_s1</td>
</tr>
<tr>
<td>5</td>
<td>7.755</td>
<td>8.755</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/mult_14237_s1</td>
</tr>
<tr>
<td>6</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.759</td>
<td>8.759</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/mult_14024_s1</td>
</tr>
<tr>
<td>8</td>
<td>7.759</td>
<td>8.759</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.762</td>
<td>8.762</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_50m</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.762</td>
<td>8.762</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_50m</td>
<td>sd_inst/mult_13871_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.067</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.647</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/SUM</td>
</tr>
<tr>
<td>14.730</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>sd_inst/n13957_s/I0</td>
</tr>
<tr>
<td>15.286</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13957_s/COUT</td>
</tr>
<tr>
<td>15.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[2][A]</td>
<td>sd_inst/n13956_s/CIN</td>
</tr>
<tr>
<td>15.336</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C46[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13956_s/COUT</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C46[2][B]</td>
<td>sd_inst/n13955_s/CIN</td>
</tr>
<tr>
<td>15.632</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C46[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13955_s/SUM</td>
</tr>
<tr>
<td>16.349</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C51[0][A]</td>
<td>sd_inst/n14027_s/I0</td>
</tr>
<tr>
<td>16.911</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C51[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14027_s/COUT</td>
</tr>
<tr>
<td>16.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C51[0][B]</td>
<td>sd_inst/n14026_s/CIN</td>
</tr>
<tr>
<td>17.207</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C51[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14026_s/SUM</td>
</tr>
<tr>
<td>17.835</td>
<td>0.627</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>sd_inst/n16470_s34/I1</td>
</tr>
<tr>
<td>18.097</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16470_s34/F</td>
</tr>
<tr>
<td>18.097</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td>sd_inst/n16470_s23/I0</td>
</tr>
<tr>
<td>18.234</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C43[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16470_s23/O</td>
</tr>
<tr>
<td>18.789</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td>sd_inst/n16470_s32/I0</td>
</tr>
<tr>
<td>19.310</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16470_s32/F</td>
</tr>
<tr>
<td>19.502</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td>sd_inst/n16470_s29/I0</td>
</tr>
<tr>
<td>19.765</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16470_s29/F</td>
</tr>
<tr>
<td>19.922</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td>sd_inst/n16470_s27/I3</td>
</tr>
<tr>
<td>20.384</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16470_s27/F</td>
</tr>
<tr>
<td>20.541</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>sd_inst/n16470_s24/I2</td>
</tr>
<tr>
<td>21.067</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16470_s24/F</td>
</tr>
<tr>
<td>21.067</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>sd_inst/read_sector_no_25_s0/CLK</td>
</tr>
<tr>
<td>22.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>sd_inst/read_sector_no_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.588, 51.977%; route: 8.476, 45.950%; tC2Q: 0.382, 2.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.544</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/COUT</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][B]</td>
<td>sd_inst/n13733_s/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13733_s/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][A]</td>
<td>sd_inst/n13732_s/CIN</td>
</tr>
<tr>
<td>13.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13732_s/COUT</td>
</tr>
<tr>
<td>13.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][B]</td>
<td>sd_inst/n13731_s/CIN</td>
</tr>
<tr>
<td>13.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13731_s/COUT</td>
</tr>
<tr>
<td>13.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[1][A]</td>
<td>sd_inst/n13730_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13730_s/SUM</td>
</tr>
<tr>
<td>15.396</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[0][B]</td>
<td>sd_inst/n13953_s/I0</td>
</tr>
<tr>
<td>15.952</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13953_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C47[1][A]</td>
<td>sd_inst/n13952_s/CIN</td>
</tr>
<tr>
<td>16.002</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13952_s/COUT</td>
</tr>
<tr>
<td>16.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td>sd_inst/n13951_s/CIN</td>
</tr>
<tr>
<td>16.299</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13951_s/SUM</td>
</tr>
<tr>
<td>16.839</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C51[2][A]</td>
<td>sd_inst/n14023_s/I0</td>
</tr>
<tr>
<td>17.401</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C51[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14023_s/COUT</td>
</tr>
<tr>
<td>17.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C51[2][B]</td>
<td>sd_inst/n14022_s/CIN</td>
</tr>
<tr>
<td>17.697</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C51[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14022_s/SUM</td>
</tr>
<tr>
<td>18.101</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[3][A]</td>
<td>sd_inst/n16466_s37/I1</td>
</tr>
<tr>
<td>18.599</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C48[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16466_s37/F</td>
</tr>
<tr>
<td>18.599</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C48[3][A]</td>
<td>sd_inst/n16466_s23/I0</td>
</tr>
<tr>
<td>18.735</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C48[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16466_s23/O</td>
</tr>
<tr>
<td>19.139</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>sd_inst/n16466_s33/I0</td>
</tr>
<tr>
<td>19.655</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16466_s33/F</td>
</tr>
<tr>
<td>19.657</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[3][B]</td>
<td>sd_inst/n16466_s30/I0</td>
</tr>
<tr>
<td>19.947</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C48[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16466_s30/F</td>
</tr>
<tr>
<td>19.952</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td>sd_inst/n16466_s27/I3</td>
</tr>
<tr>
<td>20.450</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C48[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16466_s27/F</td>
</tr>
<tr>
<td>20.452</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>sd_inst/n16466_s24/I2</td>
</tr>
<tr>
<td>20.914</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16466_s24/F</td>
</tr>
<tr>
<td>20.914</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.608</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>sd_inst/read_sector_no_29_s0/CLK</td>
</tr>
<tr>
<td>22.544</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C48[2][A]</td>
<td>sd_inst/read_sector_no_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.016, 54.757%; route: 7.893, 43.152%; tC2Q: 0.382, 2.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.168%; route: 1.926, 73.832%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.862</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.556</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/COUT</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][B]</td>
<td>sd_inst/n13733_s/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13733_s/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][A]</td>
<td>sd_inst/n13732_s/CIN</td>
</tr>
<tr>
<td>13.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13732_s/COUT</td>
</tr>
<tr>
<td>13.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][B]</td>
<td>sd_inst/n13731_s/CIN</td>
</tr>
<tr>
<td>13.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13731_s/COUT</td>
</tr>
<tr>
<td>13.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[1][A]</td>
<td>sd_inst/n13730_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13730_s/SUM</td>
</tr>
<tr>
<td>15.396</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[0][B]</td>
<td>sd_inst/n13953_s/I0</td>
</tr>
<tr>
<td>15.952</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13953_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C47[1][A]</td>
<td>sd_inst/n13952_s/CIN</td>
</tr>
<tr>
<td>16.002</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13952_s/COUT</td>
</tr>
<tr>
<td>16.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td>sd_inst/n13951_s/CIN</td>
</tr>
<tr>
<td>16.299</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13951_s/SUM</td>
</tr>
<tr>
<td>16.839</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C51[2][A]</td>
<td>sd_inst/n14023_s/I0</td>
</tr>
<tr>
<td>17.569</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C51[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14023_s/SUM</td>
</tr>
<tr>
<td>18.231</td>
<td>0.662</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>sd_inst/n16467_s37/I1</td>
</tr>
<tr>
<td>18.757</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16467_s37/F</td>
</tr>
<tr>
<td>18.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td>sd_inst/n16467_s23/I0</td>
</tr>
<tr>
<td>18.894</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16467_s23/O</td>
</tr>
<tr>
<td>19.332</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td>sd_inst/n16467_s31/I0</td>
</tr>
<tr>
<td>19.849</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16467_s31/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>sd_inst/n16467_s36/I0</td>
</tr>
<tr>
<td>20.331</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16467_s36/F</td>
</tr>
<tr>
<td>20.336</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>sd_inst/n16467_s24/I2</td>
</tr>
<tr>
<td>20.862</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16467_s24/F</td>
</tr>
<tr>
<td>20.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>sd_inst/read_sector_no_28_s0/CLK</td>
</tr>
<tr>
<td>22.556</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C41[2][A]</td>
<td>sd_inst/read_sector_no_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.484, 51.992%; route: 8.375, 45.911%; tC2Q: 0.382, 2.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.056%; route: 1.937, 73.944%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.809</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.994</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[40]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.809</td>
<td>-0.807</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 47.159%; route: 8.797, 50.639%; tC2Q: 0.382, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.548</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/COUT</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][B]</td>
<td>sd_inst/n13733_s/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13733_s/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][A]</td>
<td>sd_inst/n13732_s/CIN</td>
</tr>
<tr>
<td>13.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13732_s/COUT</td>
</tr>
<tr>
<td>13.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][B]</td>
<td>sd_inst/n13731_s/CIN</td>
</tr>
<tr>
<td>13.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13731_s/COUT</td>
</tr>
<tr>
<td>13.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[1][A]</td>
<td>sd_inst/n13730_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13730_s/SUM</td>
</tr>
<tr>
<td>15.396</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[0][B]</td>
<td>sd_inst/n13953_s/I0</td>
</tr>
<tr>
<td>15.952</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13953_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C47[1][A]</td>
<td>sd_inst/n13952_s/CIN</td>
</tr>
<tr>
<td>16.002</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13952_s/COUT</td>
</tr>
<tr>
<td>16.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td>sd_inst/n13951_s/CIN</td>
</tr>
<tr>
<td>16.052</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13951_s/COUT</td>
</tr>
<tr>
<td>16.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[2][A]</td>
<td>sd_inst/n13950_s/CIN</td>
</tr>
<tr>
<td>16.102</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13950_s/COUT</td>
</tr>
<tr>
<td>16.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[2][B]</td>
<td>sd_inst/n13949_s/CIN</td>
</tr>
<tr>
<td>16.399</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C47[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13949_s/SUM</td>
</tr>
<tr>
<td>17.046</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C52[0][A]</td>
<td>sd_inst/n14021_s/I0</td>
</tr>
<tr>
<td>17.776</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14021_s/SUM</td>
</tr>
<tr>
<td>18.025</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[3][A]</td>
<td>sd_inst/n16465_s38/I1</td>
</tr>
<tr>
<td>18.546</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C50[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16465_s38/F</td>
</tr>
<tr>
<td>18.546</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[3][A]</td>
<td>sd_inst/n16465_s23/I0</td>
</tr>
<tr>
<td>18.682</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C50[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16465_s23/O</td>
</tr>
<tr>
<td>19.121</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][B]</td>
<td>sd_inst/n16465_s33/I2</td>
</tr>
<tr>
<td>19.619</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C50[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16465_s33/F</td>
</tr>
<tr>
<td>19.756</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][B]</td>
<td>sd_inst/n16465_s37/I3</td>
</tr>
<tr>
<td>20.019</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C50[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16465_s37/F</td>
</tr>
<tr>
<td>20.211</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>sd_inst/n16465_s24/I2</td>
</tr>
<tr>
<td>20.727</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16465_s24/F</td>
</tr>
<tr>
<td>20.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>sd_inst/read_sector_no_30_s0/CLK</td>
</tr>
<tr>
<td>22.548</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>sd_inst/read_sector_no_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.523, 52.594%; route: 8.201, 45.294%; tC2Q: 0.382, 2.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.901</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.535</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/COUT</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][B]</td>
<td>sd_inst/n13733_s/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13733_s/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][A]</td>
<td>sd_inst/n13732_s/CIN</td>
</tr>
<tr>
<td>13.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13732_s/COUT</td>
</tr>
<tr>
<td>13.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][B]</td>
<td>sd_inst/n13731_s/CIN</td>
</tr>
<tr>
<td>13.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13731_s/COUT</td>
</tr>
<tr>
<td>13.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[1][A]</td>
<td>sd_inst/n13730_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13730_s/SUM</td>
</tr>
<tr>
<td>15.396</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[0][B]</td>
<td>sd_inst/n13953_s/I0</td>
</tr>
<tr>
<td>16.127</td>
<td>0.731</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C47[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13953_s/SUM</td>
</tr>
<tr>
<td>16.595</td>
<td>0.468</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C51[1][A]</td>
<td>sd_inst/n14025_s/I0</td>
</tr>
<tr>
<td>17.325</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14025_s/SUM</td>
</tr>
<tr>
<td>17.591</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>sd_inst/n16469_s38/I1</td>
</tr>
<tr>
<td>17.826</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16469_s38/F</td>
</tr>
<tr>
<td>17.826</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td>sd_inst/n16469_s23/I0</td>
</tr>
<tr>
<td>18.022</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C45[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16469_s23/O</td>
</tr>
<tr>
<td>18.450</td>
<td>0.427</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td>sd_inst/n16469_s35/I0</td>
</tr>
<tr>
<td>18.947</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C45[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16469_s35/F</td>
</tr>
<tr>
<td>19.105</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>sd_inst/n16469_s31/I0</td>
</tr>
<tr>
<td>19.367</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16469_s31/F</td>
</tr>
<tr>
<td>19.370</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td>sd_inst/n16469_s27/I3</td>
</tr>
<tr>
<td>19.635</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C44[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16469_s27/F</td>
</tr>
<tr>
<td>20.117</td>
<td>0.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>sd_inst/n16469_s24/I2</td>
</tr>
<tr>
<td>20.634</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16469_s24/F</td>
</tr>
<tr>
<td>20.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.599</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>sd_inst/read_sector_no_26_s0/CLK</td>
</tr>
<tr>
<td>22.535</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C43[0][A]</td>
<td>sd_inst/read_sector_no_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.022</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.290, 51.577%; route: 8.340, 46.300%; tC2Q: 0.382, 2.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.263%; route: 1.916, 73.737%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.943</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.994</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[41]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.943</td>
<td>-0.672</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 47.159%; route: 8.797, 50.639%; tC2Q: 0.382, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.958</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.994</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[39]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.958</td>
<td>-0.657</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 47.159%; route: 8.797, 50.639%; tC2Q: 0.382, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.036</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.994</td>
<td>1.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[38]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>22.036</td>
<td>-0.580</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 47.159%; route: 8.797, 50.639%; tC2Q: 0.382, 2.202%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.425</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.591</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.647</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/SUM</td>
</tr>
<tr>
<td>14.730</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C46[1][B]</td>
<td>sd_inst/n13957_s/I0</td>
</tr>
<tr>
<td>15.286</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C46[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13957_s/COUT</td>
</tr>
<tr>
<td>15.286</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C46[2][A]</td>
<td>sd_inst/n13956_s/CIN</td>
</tr>
<tr>
<td>15.336</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C46[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13956_s/COUT</td>
</tr>
<tr>
<td>15.336</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C46[2][B]</td>
<td>sd_inst/n13955_s/CIN</td>
</tr>
<tr>
<td>15.632</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C46[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13955_s/SUM</td>
</tr>
<tr>
<td>16.349</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C51[0][A]</td>
<td>sd_inst/n14027_s/I0</td>
</tr>
<tr>
<td>17.079</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C51[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14027_s/SUM</td>
</tr>
<tr>
<td>17.517</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[3][A]</td>
<td>sd_inst/n16471_s34/I1</td>
</tr>
<tr>
<td>17.900</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C47[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16471_s34/F</td>
</tr>
<tr>
<td>17.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C47[3][A]</td>
<td>sd_inst/n16471_s23/I0</td>
</tr>
<tr>
<td>18.096</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C47[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16471_s23/O</td>
</tr>
<tr>
<td>18.700</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td>sd_inst/n16471_s31/I0</td>
</tr>
<tr>
<td>19.161</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C47[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16471_s31/F</td>
</tr>
<tr>
<td>19.440</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[3][A]</td>
<td>sd_inst/n16471_s33/I0</td>
</tr>
<tr>
<td>19.961</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C41[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16471_s33/F</td>
</tr>
<tr>
<td>19.964</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>sd_inst/n16471_s24/I2</td>
</tr>
<tr>
<td>20.425</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16471_s24/F</td>
</tr>
<tr>
<td>20.425</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.655</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>sd_inst/read_sector_no_24_s0/CLK</td>
</tr>
<tr>
<td>22.591</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C41[1][B]</td>
<td>sd_inst/read_sector_no_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.311, 52.301%; route: 8.110, 45.551%; tC2Q: 0.382, 2.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.706%; route: 1.972, 74.294%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.805</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.627</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[43]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.805</td>
<td>-0.811</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 48.175%; route: 8.431, 49.576%; tC2Q: 0.382, 2.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.627</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[42]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.807</td>
<td>-0.809</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 48.175%; route: 8.431, 49.576%; tC2Q: 0.382, 2.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.816</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.627</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.816</td>
<td>-0.800</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 48.175%; route: 8.431, 49.576%; tC2Q: 0.382, 2.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.584</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/COUT</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][B]</td>
<td>sd_inst/n13733_s/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13733_s/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][A]</td>
<td>sd_inst/n13732_s/CIN</td>
</tr>
<tr>
<td>13.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13732_s/COUT</td>
</tr>
<tr>
<td>13.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][B]</td>
<td>sd_inst/n13731_s/CIN</td>
</tr>
<tr>
<td>13.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13731_s/COUT</td>
</tr>
<tr>
<td>13.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[1][A]</td>
<td>sd_inst/n13730_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13730_s/SUM</td>
</tr>
<tr>
<td>15.396</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[0][B]</td>
<td>sd_inst/n13953_s/I0</td>
</tr>
<tr>
<td>15.952</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13953_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C47[1][A]</td>
<td>sd_inst/n13952_s/CIN</td>
</tr>
<tr>
<td>16.196</td>
<td>0.244</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C47[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13952_s/SUM</td>
</tr>
<tr>
<td>16.736</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C51[1][B]</td>
<td>sd_inst/n14024_s/I0</td>
</tr>
<tr>
<td>17.466</td>
<td>0.730</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C51[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14024_s/SUM</td>
</tr>
<tr>
<td>18.032</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>sd_inst/n16468_s33/I1</td>
</tr>
<tr>
<td>18.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16468_s33/F</td>
</tr>
<tr>
<td>18.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td>sd_inst/n16468_s23/I0</td>
</tr>
<tr>
<td>18.695</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C45[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16468_s23/O</td>
</tr>
<tr>
<td>19.197</td>
<td>0.502</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>sd_inst/n16468_s27/I1</td>
</tr>
<tr>
<td>19.659</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16468_s27/F</td>
</tr>
<tr>
<td>19.816</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>sd_inst/n16468_s24/I2</td>
</tr>
<tr>
<td>20.332</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16468_s24/F</td>
</tr>
<tr>
<td>20.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.648</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>sd_inst/read_sector_no_27_s0/CLK</td>
</tr>
<tr>
<td>22.584</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>sd_inst/read_sector_no_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.026, 50.965%; route: 8.302, 46.876%; tC2Q: 0.382, 2.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.773%; route: 1.966, 74.227%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.537</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>13.050</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/SUM</td>
</tr>
<tr>
<td>13.780</td>
<td>0.730</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C44[1][A]</td>
<td>sd_inst/n13970_s/I0</td>
</tr>
<tr>
<td>14.336</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C44[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13970_s/COUT</td>
</tr>
<tr>
<td>14.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C44[1][B]</td>
<td>sd_inst/n13969_s/CIN</td>
</tr>
<tr>
<td>14.386</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13969_s/COUT</td>
</tr>
<tr>
<td>14.386</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C44[2][A]</td>
<td>sd_inst/n13968_s/CIN</td>
</tr>
<tr>
<td>14.436</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C44[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13968_s/COUT</td>
</tr>
<tr>
<td>14.436</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C44[2][B]</td>
<td>sd_inst/n13967_s/CIN</td>
</tr>
<tr>
<td>14.732</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C44[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13967_s/SUM</td>
</tr>
<tr>
<td>15.304</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[0][A]</td>
<td>sd_inst/n14039_s/I0</td>
</tr>
<tr>
<td>15.866</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C49[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14039_s/COUT</td>
</tr>
<tr>
<td>15.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C49[0][B]</td>
<td>sd_inst/n14038_s/CIN</td>
</tr>
<tr>
<td>15.916</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C49[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14038_s/COUT</td>
</tr>
<tr>
<td>15.916</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][A]</td>
<td>sd_inst/n14037_s/CIN</td>
</tr>
<tr>
<td>15.966</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14037_s/COUT</td>
</tr>
<tr>
<td>15.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[1][B]</td>
<td>sd_inst/n14036_s/CIN</td>
</tr>
<tr>
<td>16.016</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14036_s/COUT</td>
</tr>
<tr>
<td>16.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[2][A]</td>
<td>sd_inst/n14035_s/CIN</td>
</tr>
<tr>
<td>16.066</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14035_s/COUT</td>
</tr>
<tr>
<td>16.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C49[2][B]</td>
<td>sd_inst/n14034_s/CIN</td>
</tr>
<tr>
<td>16.116</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C49[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14034_s/COUT</td>
</tr>
<tr>
<td>16.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C50[0][A]</td>
<td>sd_inst/n14033_s/CIN</td>
</tr>
<tr>
<td>16.360</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14033_s/SUM</td>
</tr>
<tr>
<td>16.764</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td>sd_inst/n16477_s35/I1</td>
</tr>
<tr>
<td>17.290</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16477_s35/F</td>
</tr>
<tr>
<td>17.290</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td>sd_inst/n16477_s23/I0</td>
</tr>
<tr>
<td>17.426</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16477_s23/O</td>
</tr>
<tr>
<td>17.811</td>
<td>0.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td>sd_inst/n16477_s33/I0</td>
</tr>
<tr>
<td>18.327</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16477_s33/F</td>
</tr>
<tr>
<td>18.330</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>sd_inst/n16477_s32/I0</td>
</tr>
<tr>
<td>18.846</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16477_s32/F</td>
</tr>
<tr>
<td>18.849</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td>sd_inst/n16477_s29/I1</td>
</tr>
<tr>
<td>19.310</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16477_s29/F</td>
</tr>
<tr>
<td>19.312</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td>sd_inst/n16477_s27/I3</td>
</tr>
<tr>
<td>19.810</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16477_s27/F</td>
</tr>
<tr>
<td>19.812</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>sd_inst/n16477_s24/I2</td>
</tr>
<tr>
<td>20.274</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16477_s24/F</td>
</tr>
<tr>
<td>20.274</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.601</td>
<td>1.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>sd_inst/read_sector_no_18_s0/CLK</td>
</tr>
<tr>
<td>22.537</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C47[0][B]</td>
<td>sd_inst/read_sector_no_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.183, 57.684%; route: 7.087, 40.149%; tC2Q: 0.382, 2.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.244%; route: 1.918, 73.756%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.546</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.204</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/COUT</td>
</tr>
<tr>
<td>13.204</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][A]</td>
<td>sd_inst/n13738_s/CIN</td>
</tr>
<tr>
<td>13.254</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13738_s/COUT</td>
</tr>
<tr>
<td>13.254</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[0][B]</td>
<td>sd_inst/n13737_s/CIN</td>
</tr>
<tr>
<td>13.304</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13737_s/COUT</td>
</tr>
<tr>
<td>13.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][A]</td>
<td>sd_inst/n13736_s/CIN</td>
</tr>
<tr>
<td>13.354</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13736_s/COUT</td>
</tr>
<tr>
<td>13.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[1][B]</td>
<td>sd_inst/n13735_s/CIN</td>
</tr>
<tr>
<td>13.404</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13735_s/COUT</td>
</tr>
<tr>
<td>13.404</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][A]</td>
<td>sd_inst/n13734_s/CIN</td>
</tr>
<tr>
<td>13.454</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13734_s/COUT</td>
</tr>
<tr>
<td>13.454</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C39[2][B]</td>
<td>sd_inst/n13733_s/CIN</td>
</tr>
<tr>
<td>13.504</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13733_s/COUT</td>
</tr>
<tr>
<td>13.504</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][A]</td>
<td>sd_inst/n13732_s/CIN</td>
</tr>
<tr>
<td>13.554</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13732_s/COUT</td>
</tr>
<tr>
<td>13.554</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[0][B]</td>
<td>sd_inst/n13731_s/CIN</td>
</tr>
<tr>
<td>13.604</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13731_s/COUT</td>
</tr>
<tr>
<td>13.604</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C40[1][A]</td>
<td>sd_inst/n13730_s/CIN</td>
</tr>
<tr>
<td>13.847</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13730_s/SUM</td>
</tr>
<tr>
<td>15.396</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[0][B]</td>
<td>sd_inst/n13953_s/I0</td>
</tr>
<tr>
<td>15.952</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13953_s/COUT</td>
</tr>
<tr>
<td>15.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C47[1][A]</td>
<td>sd_inst/n13952_s/CIN</td>
</tr>
<tr>
<td>16.002</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C47[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13952_s/COUT</td>
</tr>
<tr>
<td>16.002</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[1][B]</td>
<td>sd_inst/n13951_s/CIN</td>
</tr>
<tr>
<td>16.052</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C47[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13951_s/COUT</td>
</tr>
<tr>
<td>16.052</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[2][A]</td>
<td>sd_inst/n13950_s/CIN</td>
</tr>
<tr>
<td>16.102</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C47[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13950_s/COUT</td>
</tr>
<tr>
<td>16.102</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C47[2][B]</td>
<td>sd_inst/n13949_s/CIN</td>
</tr>
<tr>
<td>16.399</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C47[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13949_s/SUM</td>
</tr>
<tr>
<td>17.046</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C52[0][A]</td>
<td>sd_inst/n14021_s/I0</td>
</tr>
<tr>
<td>17.609</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C52[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14021_s/COUT</td>
</tr>
<tr>
<td>17.609</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C52[0][B]</td>
<td>sd_inst/n14020_s/CIN</td>
</tr>
<tr>
<td>17.905</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C52[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14020_s/SUM</td>
</tr>
<tr>
<td>18.309</td>
<td>0.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[3][A]</td>
<td>sd_inst/n16464_s42/I1</td>
</tr>
<tr>
<td>18.691</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C49[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16464_s42/F</td>
</tr>
<tr>
<td>18.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C49[3][A]</td>
<td>sd_inst/n16464_s32/I0</td>
</tr>
<tr>
<td>18.887</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C49[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16464_s32/O</td>
</tr>
<tr>
<td>19.279</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td>sd_inst/n16464_s36/I1</td>
</tr>
<tr>
<td>19.795</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C49[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16464_s36/F</td>
</tr>
<tr>
<td>19.952</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>sd_inst/n16464_s33/I2</td>
</tr>
<tr>
<td>20.215</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16464_s33/F</td>
</tr>
<tr>
<td>20.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.610</td>
<td>1.928</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>sd_inst/read_sector_no_31_s0/CLK</td>
</tr>
<tr>
<td>22.546</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C48[0][B]</td>
<td>sd_inst/read_sector_no_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.075, 51.582%; route: 8.136, 46.244%; tC2Q: 0.382, 2.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.149%; route: 1.928, 73.851%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.833</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.487</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.833</td>
<td>-0.783</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 48.575%; route: 8.291, 49.157%; tC2Q: 0.382, 2.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.131</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[5]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
</tr>
<tr>
<td>5.795</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>sd_inst/n47701_s5/I0</td>
</tr>
<tr>
<td>6.256</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n47701_s5/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>sd_inst/n27904_s4/I2</td>
</tr>
<tr>
<td>7.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>sd_inst/n27904_s2/I0</td>
</tr>
<tr>
<td>7.799</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s2/F</td>
</tr>
<tr>
<td>7.959</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>sd_inst/n19410_s5/I0</td>
</tr>
<tr>
<td>8.249</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n19410_s5/F</td>
</tr>
<tr>
<td>8.401</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>sd_inst/n20416_s14/I2</td>
</tr>
<tr>
<td>8.664</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C25[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20416_s14/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>sd_inst/n20418_s6/I1</td>
</tr>
<tr>
<td>9.454</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s6/F</td>
</tr>
<tr>
<td>9.456</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>sd_inst/n20418_s4/I1</td>
</tr>
<tr>
<td>9.972</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s4/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[8][B]</td>
<td>sd_inst/mult_18722_s2/A[5]</td>
</tr>
<tr>
<td>14.283</td>
<td>4.153</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[8][B]</td>
<td style=" background: #97FFFF;">sd_inst/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>14.586</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>sd_inst/n20445_s0/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20445_s0/COUT</td>
</tr>
<tr>
<td>15.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>sd_inst/n20444_s0/CIN</td>
</tr>
<tr>
<td>15.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20444_s0/COUT</td>
</tr>
<tr>
<td>15.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>sd_inst/n20443_s0/CIN</td>
</tr>
<tr>
<td>15.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20443_s0/COUT</td>
</tr>
<tr>
<td>15.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td>sd_inst/n20442_s0/CIN</td>
</tr>
<tr>
<td>15.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20442_s0/COUT</td>
</tr>
<tr>
<td>15.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][A]</td>
<td>sd_inst/n20441_s0/CIN</td>
</tr>
<tr>
<td>15.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20441_s0/COUT</td>
</tr>
<tr>
<td>15.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td>sd_inst/n20440_s0/CIN</td>
</tr>
<tr>
<td>15.575</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20440_s0/SUM</td>
</tr>
<tr>
<td>15.735</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>sd_inst/n27404_s19/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s19/F</td>
</tr>
<tr>
<td>16.411</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>sd_inst/n27404_s20/I2</td>
</tr>
<tr>
<td>16.909</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s20/F</td>
</tr>
<tr>
<td>17.069</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>sd_inst/n27444_s8/I3</td>
</tr>
<tr>
<td>17.595</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27444_s8/F</td>
</tr>
<tr>
<td>17.943</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>sd_inst/n27444_s9/I3</td>
</tr>
<tr>
<td>18.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27444_s9/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>sd_inst/n27450_s2/I2</td>
</tr>
<tr>
<td>19.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27450_s2/F</td>
</tr>
<tr>
<td>19.605</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>sd_inst/n27450_s1/I1</td>
</tr>
<tr>
<td>20.131</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27450_s1/F</td>
</tr>
<tr>
<td>20.131</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">sd_inst/file_name[5]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>sd_inst/file_name[5]_1_s0/CLK</td>
</tr>
<tr>
<td>22.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>sd_inst/file_name[5]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.154, 63.609%; route: 5.999, 34.210%; tC2Q: 0.382, 2.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.543</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
</tr>
<tr>
<td>5.795</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>sd_inst/n47701_s5/I0</td>
</tr>
<tr>
<td>6.256</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n47701_s5/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>sd_inst/n27904_s4/I2</td>
</tr>
<tr>
<td>7.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>sd_inst/n27904_s2/I0</td>
</tr>
<tr>
<td>7.799</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s2/F</td>
</tr>
<tr>
<td>7.959</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>sd_inst/n19410_s5/I0</td>
</tr>
<tr>
<td>8.249</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n19410_s5/F</td>
</tr>
<tr>
<td>8.401</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>sd_inst/n20416_s14/I2</td>
</tr>
<tr>
<td>8.664</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C25[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20416_s14/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>sd_inst/n20418_s6/I1</td>
</tr>
<tr>
<td>9.454</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s6/F</td>
</tr>
<tr>
<td>9.456</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>sd_inst/n20418_s4/I1</td>
</tr>
<tr>
<td>9.972</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s4/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[8][B]</td>
<td>sd_inst/mult_18722_s2/A[5]</td>
</tr>
<tr>
<td>14.283</td>
<td>4.153</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[8][B]</td>
<td style=" background: #97FFFF;">sd_inst/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>14.586</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>sd_inst/n20445_s0/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20445_s0/COUT</td>
</tr>
<tr>
<td>15.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>sd_inst/n20444_s0/CIN</td>
</tr>
<tr>
<td>15.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20444_s0/COUT</td>
</tr>
<tr>
<td>15.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>sd_inst/n20443_s0/CIN</td>
</tr>
<tr>
<td>15.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20443_s0/COUT</td>
</tr>
<tr>
<td>15.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td>sd_inst/n20442_s0/CIN</td>
</tr>
<tr>
<td>15.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20442_s0/COUT</td>
</tr>
<tr>
<td>15.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][A]</td>
<td>sd_inst/n20441_s0/CIN</td>
</tr>
<tr>
<td>15.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20441_s0/COUT</td>
</tr>
<tr>
<td>15.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td>sd_inst/n20440_s0/CIN</td>
</tr>
<tr>
<td>15.575</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20440_s0/SUM</td>
</tr>
<tr>
<td>15.735</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>sd_inst/n27404_s19/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s19/F</td>
</tr>
<tr>
<td>16.411</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>sd_inst/n27404_s20/I2</td>
</tr>
<tr>
<td>16.909</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s20/F</td>
</tr>
<tr>
<td>17.071</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[3][A]</td>
<td>sd_inst/n27436_s5/I0</td>
</tr>
<tr>
<td>17.486</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C27[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27436_s5/F</td>
</tr>
<tr>
<td>19.136</td>
<td>1.650</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td>sd_inst/n27440_s2/I2</td>
</tr>
<tr>
<td>19.399</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27440_s2/F</td>
</tr>
<tr>
<td>19.591</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>sd_inst/n27440_s1/I1</td>
</tr>
<tr>
<td>20.108</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27440_s1/F</td>
</tr>
<tr>
<td>20.108</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td style=" font-weight:bold;">sd_inst/file_name[4]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.607</td>
<td>1.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>sd_inst/file_name[4]_3_s0/CLK</td>
</tr>
<tr>
<td>22.543</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C26[0][B]</td>
<td>sd_inst/file_name[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.373, 59.234%; route: 6.756, 38.582%; tC2Q: 0.382, 2.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.181%; route: 1.924, 73.819%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.935</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.487</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[44]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.935</td>
<td>-0.681</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 48.575%; route: 8.291, 49.157%; tC2Q: 0.382, 2.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.465</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.953</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.487</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[37]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.953</td>
<td>-0.663</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 48.575%; route: 8.291, 49.157%; tC2Q: 0.382, 2.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.474</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.962</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.329</td>
<td>0.879</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C39[2][B]</td>
<td>sd_inst/n13772_s/I1</td>
</tr>
<tr>
<td>14.821</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13772_s/COUT</td>
</tr>
<tr>
<td>14.821</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][A]</td>
<td>sd_inst/n13771_s/CIN</td>
</tr>
<tr>
<td>14.871</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13771_s/COUT</td>
</tr>
<tr>
<td>14.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[0][B]</td>
<td>sd_inst/n13770_s/CIN</td>
</tr>
<tr>
<td>14.921</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13770_s/COUT</td>
</tr>
<tr>
<td>14.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][A]</td>
<td>sd_inst/n13769_s/CIN</td>
</tr>
<tr>
<td>14.971</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13769_s/COUT</td>
</tr>
<tr>
<td>14.971</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[1][B]</td>
<td>sd_inst/n13768_s/CIN</td>
</tr>
<tr>
<td>15.021</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13768_s/COUT</td>
</tr>
<tr>
<td>15.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][A]</td>
<td>sd_inst/n13767_s/CIN</td>
</tr>
<tr>
<td>15.071</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13767_s/COUT</td>
</tr>
<tr>
<td>15.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C40[2][B]</td>
<td>sd_inst/n13766_s/CIN</td>
</tr>
<tr>
<td>15.121</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C40[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13766_s/COUT</td>
</tr>
<tr>
<td>15.121</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][A]</td>
<td>sd_inst/n13765_s/CIN</td>
</tr>
<tr>
<td>15.171</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13765_s/COUT</td>
</tr>
<tr>
<td>15.171</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[0][B]</td>
<td>sd_inst/n13764_s/CIN</td>
</tr>
<tr>
<td>15.221</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13764_s/COUT</td>
</tr>
<tr>
<td>15.221</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][A]</td>
<td>sd_inst/n13763_s/CIN</td>
</tr>
<tr>
<td>15.271</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13763_s/COUT</td>
</tr>
<tr>
<td>15.271</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[1][B]</td>
<td>sd_inst/n13762_s/CIN</td>
</tr>
<tr>
<td>15.321</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13762_s/COUT</td>
</tr>
<tr>
<td>15.321</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][A]</td>
<td>sd_inst/n13761_s/CIN</td>
</tr>
<tr>
<td>15.371</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13761_s/COUT</td>
</tr>
<tr>
<td>15.371</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C41[2][B]</td>
<td>sd_inst/n13760_s/CIN</td>
</tr>
<tr>
<td>15.667</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C41[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13760_s/SUM</td>
</tr>
<tr>
<td>16.205</td>
<td>0.537</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C42[2][A]</td>
<td>sd_inst/n13801_s/I0</td>
</tr>
<tr>
<td>16.761</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C42[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13801_s/COUT</td>
</tr>
<tr>
<td>16.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C42[2][B]</td>
<td>sd_inst/n13800_s/CIN</td>
</tr>
<tr>
<td>16.811</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C42[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13800_s/COUT</td>
</tr>
<tr>
<td>17.402</td>
<td>0.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td>sd_inst/n14092_s3/I2</td>
</tr>
<tr>
<td>17.929</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s3/F</td>
</tr>
<tr>
<td>17.931</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C42[1][B]</td>
<td>sd_inst/n14092_s1/I1</td>
</tr>
<tr>
<td>18.194</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R26C42[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14092_s1/F</td>
</tr>
<tr>
<td>19.487</td>
<td>1.294</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/C[36]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>21.962</td>
<td>-0.654</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.193, 48.575%; route: 8.291, 49.157%; tC2Q: 0.382, 2.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.555</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[5]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
</tr>
<tr>
<td>5.795</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>sd_inst/n47701_s5/I0</td>
</tr>
<tr>
<td>6.256</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n47701_s5/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>sd_inst/n27904_s4/I2</td>
</tr>
<tr>
<td>7.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>sd_inst/n27904_s2/I0</td>
</tr>
<tr>
<td>7.799</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s2/F</td>
</tr>
<tr>
<td>7.959</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>sd_inst/n19410_s5/I0</td>
</tr>
<tr>
<td>8.249</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n19410_s5/F</td>
</tr>
<tr>
<td>8.401</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>sd_inst/n20416_s14/I2</td>
</tr>
<tr>
<td>8.664</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C25[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20416_s14/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>sd_inst/n20418_s6/I1</td>
</tr>
<tr>
<td>9.454</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s6/F</td>
</tr>
<tr>
<td>9.456</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>sd_inst/n20418_s4/I1</td>
</tr>
<tr>
<td>9.972</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s4/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[8][B]</td>
<td>sd_inst/mult_18722_s2/A[5]</td>
</tr>
<tr>
<td>14.283</td>
<td>4.153</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[8][B]</td>
<td style=" background: #97FFFF;">sd_inst/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>14.586</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>sd_inst/n20445_s0/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20445_s0/COUT</td>
</tr>
<tr>
<td>15.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>sd_inst/n20444_s0/CIN</td>
</tr>
<tr>
<td>15.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20444_s0/COUT</td>
</tr>
<tr>
<td>15.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>sd_inst/n20443_s0/CIN</td>
</tr>
<tr>
<td>15.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20443_s0/COUT</td>
</tr>
<tr>
<td>15.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td>sd_inst/n20442_s0/CIN</td>
</tr>
<tr>
<td>15.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20442_s0/COUT</td>
</tr>
<tr>
<td>15.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][A]</td>
<td>sd_inst/n20441_s0/CIN</td>
</tr>
<tr>
<td>15.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20441_s0/COUT</td>
</tr>
<tr>
<td>15.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td>sd_inst/n20440_s0/CIN</td>
</tr>
<tr>
<td>15.575</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20440_s0/SUM</td>
</tr>
<tr>
<td>15.735</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>sd_inst/n27404_s19/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s19/F</td>
</tr>
<tr>
<td>16.411</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>sd_inst/n27404_s20/I2</td>
</tr>
<tr>
<td>16.909</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s20/F</td>
</tr>
<tr>
<td>17.069</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>sd_inst/n27444_s8/I3</td>
</tr>
<tr>
<td>17.595</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27444_s8/F</td>
</tr>
<tr>
<td>17.943</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>sd_inst/n27444_s9/I3</td>
</tr>
<tr>
<td>18.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27444_s9/F</td>
</tr>
<tr>
<td>19.141</td>
<td>0.737</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][A]</td>
<td>sd_inst/n27449_s2/I2</td>
</tr>
<tr>
<td>19.603</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27449_s2/F</td>
</tr>
<tr>
<td>19.605</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>sd_inst/n27449_s1/I1</td>
</tr>
<tr>
<td>20.066</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27449_s1/F</td>
</tr>
<tr>
<td>20.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" font-weight:bold;">sd_inst/file_name[5]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>sd_inst/file_name[5]_2_s0/CLK</td>
</tr>
<tr>
<td>22.555</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>sd_inst/file_name[5]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.089, 63.474%; route: 5.999, 34.337%; tC2Q: 0.382, 2.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.490</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.534</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[5]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.596</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][A]</td>
<td>sd_inst/u_sd_reader/outbyte_3_s0/CLK</td>
</tr>
<tr>
<td>2.979</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>54</td>
<td>R13C32[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/outbyte_3_s0/Q</td>
</tr>
<tr>
<td>5.795</td>
<td>2.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>sd_inst/n47701_s5/I0</td>
</tr>
<tr>
<td>6.256</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n47701_s5/F</td>
</tr>
<tr>
<td>6.609</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td>sd_inst/n27904_s4/I2</td>
</tr>
<tr>
<td>7.125</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C26[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s4/F</td>
</tr>
<tr>
<td>7.282</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C27[1][B]</td>
<td>sd_inst/n27904_s2/I0</td>
</tr>
<tr>
<td>7.799</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C27[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27904_s2/F</td>
</tr>
<tr>
<td>7.959</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C26[3][B]</td>
<td>sd_inst/n19410_s5/I0</td>
</tr>
<tr>
<td>8.249</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R20C26[3][B]</td>
<td style=" background: #97FFFF;">sd_inst/n19410_s5/F</td>
</tr>
<tr>
<td>8.401</td>
<td>0.153</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>sd_inst/n20416_s14/I2</td>
</tr>
<tr>
<td>8.664</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R20C25[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20416_s14/F</td>
</tr>
<tr>
<td>8.992</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td>sd_inst/n20418_s6/I1</td>
</tr>
<tr>
<td>9.454</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s6/F</td>
</tr>
<tr>
<td>9.456</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td>sd_inst/n20418_s4/I1</td>
</tr>
<tr>
<td>9.972</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C26[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20418_s4/F</td>
</tr>
<tr>
<td>10.130</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>24</td>
<td>DSP_R19[8][B]</td>
<td>sd_inst/mult_18722_s2/A[5]</td>
</tr>
<tr>
<td>14.283</td>
<td>4.153</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[8][B]</td>
<td style=" background: #97FFFF;">sd_inst/mult_18722_s2/DOUT[0]</td>
</tr>
<tr>
<td>14.586</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][A]</td>
<td>sd_inst/n20445_s0/I1</td>
</tr>
<tr>
<td>15.079</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20445_s0/COUT</td>
</tr>
<tr>
<td>15.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[0][B]</td>
<td>sd_inst/n20444_s0/CIN</td>
</tr>
<tr>
<td>15.129</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20444_s0/COUT</td>
</tr>
<tr>
<td>15.129</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][A]</td>
<td>sd_inst/n20443_s0/CIN</td>
</tr>
<tr>
<td>15.179</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20443_s0/COUT</td>
</tr>
<tr>
<td>15.179</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[1][B]</td>
<td>sd_inst/n20442_s0/CIN</td>
</tr>
<tr>
<td>15.229</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20442_s0/COUT</td>
</tr>
<tr>
<td>15.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][A]</td>
<td>sd_inst/n20441_s0/CIN</td>
</tr>
<tr>
<td>15.279</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C28[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n20441_s0/COUT</td>
</tr>
<tr>
<td>15.279</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td>sd_inst/n20440_s0/CIN</td>
</tr>
<tr>
<td>15.575</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C28[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n20440_s0/SUM</td>
</tr>
<tr>
<td>15.735</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td>sd_inst/n27404_s19/I1</td>
</tr>
<tr>
<td>16.251</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s19/F</td>
</tr>
<tr>
<td>16.411</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C28[3][A]</td>
<td>sd_inst/n27404_s20/I2</td>
</tr>
<tr>
<td>16.909</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R21C28[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27404_s20/F</td>
</tr>
<tr>
<td>17.069</td>
<td>0.160</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td>sd_inst/n27444_s8/I3</td>
</tr>
<tr>
<td>17.595</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C27[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27444_s8/F</td>
</tr>
<tr>
<td>17.943</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C24[0][A]</td>
<td>sd_inst/n27444_s9/I3</td>
</tr>
<tr>
<td>18.404</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R21C24[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27444_s9/F</td>
</tr>
<tr>
<td>18.989</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td>sd_inst/n27445_s2/I2</td>
</tr>
<tr>
<td>19.515</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C23[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n27445_s2/F</td>
</tr>
<tr>
<td>19.518</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>sd_inst/n27445_s1/I1</td>
</tr>
<tr>
<td>20.044</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n27445_s1/F</td>
</tr>
<tr>
<td>20.044</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">sd_inst/file_name[5]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.597</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>sd_inst/file_name[5]_6_s0/CLK</td>
</tr>
<tr>
<td>22.534</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>sd_inst/file_name[5]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.288%; route: 1.914, 73.712%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.219, 64.300%; route: 5.846, 33.507%; tC2Q: 0.382, 2.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.275%; route: 1.915, 73.725%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.514</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/sector_content[23]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/read_sector_no_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C38[3][A]</td>
<td>sd_inst/sector_content[23]_2_s0/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C38[3][A]</td>
<td style=" font-weight:bold;">sd_inst/sector_content[23]_2_s0/Q</td>
</tr>
<tr>
<td>3.500</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td>sd_inst/n13650_s74/I1</td>
</tr>
<tr>
<td>4.016</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C39[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s74/F</td>
</tr>
<tr>
<td>4.690</td>
<td>0.674</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[3][A]</td>
<td>sd_inst/n13650_s73/I0</td>
</tr>
<tr>
<td>5.211</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>119</td>
<td>R18C42[3][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13650_s73/F</td>
</tr>
<tr>
<td>6.351</td>
<td>1.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C39[2][B]</td>
<td>sd_inst/sectors_per_fat_15_s3/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>25</td>
<td>R9C39[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_15_s3/F</td>
</tr>
<tr>
<td>7.803</td>
<td>0.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>sd_inst/sectors_per_fat_0_s1/I1</td>
</tr>
<tr>
<td>8.265</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/sectors_per_fat_0_s1/F</td>
</tr>
<tr>
<td>8.935</td>
<td>0.670</td>
<td>tNET</td>
<td>RR</td>
<td>18</td>
<td>DSP_R19[12]</td>
<td>sd_inst/mult_13108_s1/B[0]</td>
</tr>
<tr>
<td>11.180</td>
<td>2.245</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[12]</td>
<td style=" background: #97FFFF;">sd_inst/mult_13108_s1/DOUT[8]</td>
</tr>
<tr>
<td>12.261</td>
<td>1.081</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][A]</td>
<td>sd_inst/n13748_s/I1</td>
</tr>
<tr>
<td>12.754</td>
<td>0.493</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13748_s/COUT</td>
</tr>
<tr>
<td>12.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[1][B]</td>
<td>sd_inst/n13747_s/CIN</td>
</tr>
<tr>
<td>12.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13747_s/COUT</td>
</tr>
<tr>
<td>12.804</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][A]</td>
<td>sd_inst/n13746_s/CIN</td>
</tr>
<tr>
<td>12.854</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13746_s/COUT</td>
</tr>
<tr>
<td>12.854</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C37[2][B]</td>
<td>sd_inst/n13745_s/CIN</td>
</tr>
<tr>
<td>12.904</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13745_s/COUT</td>
</tr>
<tr>
<td>12.904</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][A]</td>
<td>sd_inst/n13744_s/CIN</td>
</tr>
<tr>
<td>12.954</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13744_s/COUT</td>
</tr>
<tr>
<td>12.954</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[0][B]</td>
<td>sd_inst/n13743_s/CIN</td>
</tr>
<tr>
<td>13.004</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13743_s/COUT</td>
</tr>
<tr>
<td>13.004</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][A]</td>
<td>sd_inst/n13742_s/CIN</td>
</tr>
<tr>
<td>13.054</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13742_s/COUT</td>
</tr>
<tr>
<td>13.054</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[1][B]</td>
<td>sd_inst/n13741_s/CIN</td>
</tr>
<tr>
<td>13.104</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13741_s/COUT</td>
</tr>
<tr>
<td>13.104</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][A]</td>
<td>sd_inst/n13740_s/CIN</td>
</tr>
<tr>
<td>13.154</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C38[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13740_s/COUT</td>
</tr>
<tr>
<td>13.154</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C38[2][B]</td>
<td>sd_inst/n13739_s/CIN</td>
</tr>
<tr>
<td>13.450</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R31C38[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13739_s/SUM</td>
</tr>
<tr>
<td>14.182</td>
<td>0.732</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C45[2][A]</td>
<td>sd_inst/n13962_s/I0</td>
</tr>
<tr>
<td>14.739</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C45[2][A]</td>
<td style=" background: #97FFFF;">sd_inst/n13962_s/COUT</td>
</tr>
<tr>
<td>14.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td>sd_inst/n13961_s/CIN</td>
</tr>
<tr>
<td>15.035</td>
<td>0.296</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R31C45[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n13961_s/SUM</td>
</tr>
<tr>
<td>15.606</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C50[0][A]</td>
<td>sd_inst/n14033_s/I0</td>
</tr>
<tr>
<td>16.169</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C50[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14033_s/COUT</td>
</tr>
<tr>
<td>16.169</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C50[0][B]</td>
<td>sd_inst/n14032_s/CIN</td>
</tr>
<tr>
<td>16.219</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C50[0][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14032_s/COUT</td>
</tr>
<tr>
<td>16.219</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C50[1][A]</td>
<td>sd_inst/n14031_s/CIN</td>
</tr>
<tr>
<td>16.269</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C50[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n14031_s/COUT</td>
</tr>
<tr>
<td>16.269</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C50[1][B]</td>
<td>sd_inst/n14030_s/CIN</td>
</tr>
<tr>
<td>16.565</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C50[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n14030_s/SUM</td>
</tr>
<tr>
<td>16.874</td>
<td>0.309</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>sd_inst/n16474_s36/I1</td>
</tr>
<tr>
<td>17.109</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16474_s36/F</td>
</tr>
<tr>
<td>17.109</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td>sd_inst/n16474_s23/I0</td>
</tr>
<tr>
<td>17.305</td>
<td>0.196</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16474_s23/O</td>
</tr>
<tr>
<td>17.696</td>
<td>0.391</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td>sd_inst/n16474_s32/I0</td>
</tr>
<tr>
<td>18.212</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C43[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16474_s32/F</td>
</tr>
<tr>
<td>18.370</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>sd_inst/n16474_s29/I0</td>
</tr>
<tr>
<td>18.886</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/n16474_s29/F</td>
</tr>
<tr>
<td>18.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>sd_inst/n16474_s27/I3</td>
</tr>
<tr>
<td>19.151</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16474_s27/F</td>
</tr>
<tr>
<td>19.499</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>sd_inst/n16474_s24/I2</td>
</tr>
<tr>
<td>20.015</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td style=" background: #97FFFF;">sd_inst/n16474_s24/F</td>
</tr>
<tr>
<td>20.015</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td style=" font-weight:bold;">sd_inst/read_sector_no_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>sd_inst/read_sector_no_21_s0/CLK</td>
</tr>
<tr>
<td>22.529</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C43[2][B]</td>
<td>sd_inst/read_sector_no_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.513, 54.691%; route: 7.498, 43.110%; tC2Q: 0.382, 2.199%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>byte_index_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>byte_index_8_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">byte_index_8_s1/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">byte_buffer_byte_buffer_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>byte_buffer_byte_buffer_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.088, 38.428%; tC2Q: 0.141, 61.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>byte_index_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][B]</td>
<td>byte_index_7_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R22C35[1][B]</td>
<td style=" font-weight:bold;">byte_index_7_s1/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.088</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">byte_buffer_byte_buffer_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>byte_buffer_byte_buffer_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.410</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.571%; route: 0.715, 51.429%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.088, 38.428%; tC2Q: 0.141, 61.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.145%; route: 0.699, 50.855%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.235</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.408</td>
</tr>
<tr>
<td class="label">From</td>
<td>max_index_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[2][B]</td>
<td>max_index_6_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C36[2][B]</td>
<td style=" font-weight:bold;">max_index_6_s0/Q</td>
</tr>
<tr>
<td>1.642</td>
<td>0.107</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td style=" font-weight:bold;">byte_buffer_byte_buffer_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>byte_buffer_byte_buffer_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.408</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[10]</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.107, 42.629%; tC2Q: 0.144, 57.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.289%; route: 0.695, 50.711%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.418</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_driver/r_sel_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_driver/r_sel_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>display_driver/r_sel_s2/CLK</td>
</tr>
<tr>
<td>1.534</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">display_driver/r_sel_s2/Q</td>
</tr>
<tr>
<td>1.540</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>display_driver/n64_s3/I2</td>
</tr>
<tr>
<td>1.693</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" background: #97FFFF;">display_driver/n64_s3/F</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td style=" font-weight:bold;">display_driver/r_sel_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>display_driver/r_sel_s2/CLK</td>
</tr>
<tr>
<td>1.418</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C30[0][A]</td>
<td>display_driver/r_sel_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_driver/r_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_driver/r_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display_driver/r_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">display_driver/r_cnt_0_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display_driver/n63_s3/I0</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" background: #97FFFF;">display_driver/n63_s3/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">display_driver/r_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display_driver/r_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>display_driver/r_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_driver/r_cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_driver/r_cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>display_driver/r_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.528</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">display_driver/r_cnt_7_s0/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>display_driver/n56_s4/I2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">display_driver/n56_s4/F</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">display_driver/r_cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>display_driver/r_cnt_7_s0/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>display_driver/r_cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.693%; route: 0.712, 51.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.693%; route: 0.712, 51.307%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n724_s1/I2</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n724_s1/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C31[1][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1/CLK</td>
</tr>
<tr>
<td>1.528</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n721_s0/I1</td>
</tr>
<tr>
<td>1.687</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n721_s0/F</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1/CLK</td>
</tr>
<tr>
<td>1.412</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.693%; route: 0.712, 51.307%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.693%; route: 0.712, 51.307%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.665</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/card_type_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/card_type_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>sd_inst/u_sd_reader/card_type_1_s1/CLK</td>
</tr>
<tr>
<td>1.506</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>39</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/card_type_1_s1/Q</td>
</tr>
<tr>
<td>1.512</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>sd_inst/u_sd_reader/n887_s3/I1</td>
</tr>
<tr>
<td>1.665</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/n887_s3/F</td>
</tr>
<tr>
<td>1.665</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/card_type_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.365</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>sd_inst/u_sd_reader/card_type_1_s1/CLK</td>
</tr>
<tr>
<td>1.390</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C26[1][A]</td>
<td>sd_inst/u_sd_reader/card_type_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.505%; route: 0.689, 50.495%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.395</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/ridx_20_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/ridx_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_20_s1/CLK</td>
</tr>
<tr>
<td>1.511</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_20_s1/Q</td>
</tr>
<tr>
<td>1.517</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>sd_inst/u_sd_reader/n1347_s2/I1</td>
</tr>
<tr>
<td>1.670</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/n1347_s2/F</td>
</tr>
<tr>
<td>1.670</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.370</td>
<td>0.694</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_20_s1/CLK</td>
</tr>
<tr>
<td>1.395</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.316%; route: 0.694, 50.684%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.402</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/ridx_21_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/ridx_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_21_s1/CLK</td>
</tr>
<tr>
<td>1.518</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_21_s1/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>sd_inst/u_sd_reader/n1346_s2/I1</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/n1346_s2/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.377</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_21_s1/CLK</td>
</tr>
<tr>
<td>1.402</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.074%; route: 0.701, 50.926%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/ridx_25_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/ridx_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_25_s1/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_25_s1/Q</td>
</tr>
<tr>
<td>1.526</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>sd_inst/u_sd_reader/n1342_s2/I1</td>
</tr>
<tr>
<td>1.679</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/n1342_s2/F</td>
</tr>
<tr>
<td>1.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_25_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_25_s1/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/search_fat_s32</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/search_fat_s32</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>sd_inst/search_fat_s32/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>33</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">sd_inst/search_fat_s32/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>sd_inst/n15392_s5/I1</td>
</tr>
<tr>
<td>1.673</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n15392_s5/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td style=" font-weight:bold;">sd_inst/search_fat_s32/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>sd_inst/search_fat_s32/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C49[0][A]</td>
<td>sd_inst/search_fat_s32</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/fptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>sd_inst/fptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">sd_inst/fptr_0_s0/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>sd_inst/n30657_s2/I0</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/n30657_s2/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td style=" font-weight:bold;">sd_inst/fptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>sd_inst/fptr_0_s0/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[0][A]</td>
<td>sd_inst/fptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>db/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>db/count_0_s1/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">db/count_0_s1/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>db/n23_s3/I3</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">db/n23_s3/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">db/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>db/count_0_s1/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>db/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>display_driver/r_cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>display_driver/r_cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>display_driver/r_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">display_driver/r_cnt_15_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>display_driver/n48_s2/I3</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" background: #97FFFF;">display_driver/n48_s2/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td style=" font-weight:bold;">display_driver/r_cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>display_driver/r_cnt_15_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C30[0][A]</td>
<td>display_driver/r_cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.688</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3/CLK</td>
</tr>
<tr>
<td>1.526</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3/Q</td>
</tr>
<tr>
<td>1.535</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n758_s4/I2</td>
</tr>
<tr>
<td>1.688</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n758_s4/F</td>
</tr>
<tr>
<td>1.688</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3/CLK</td>
</tr>
<tr>
<td>1.410</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4/Q</td>
</tr>
<tr>
<td>1.539</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n752_s5/I2</td>
</tr>
<tr>
<td>1.692</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n752_s5/F</td>
</tr>
<tr>
<td>1.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_7_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n753_s1/I2</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n753_s1/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C28[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n748_s2/I0</td>
</tr>
<tr>
<td>1.687</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n748_s2/F</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n726_s1/I1</td>
</tr>
<tr>
<td>1.682</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n726_s1/F</td>
</tr>
<tr>
<td>1.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.691</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0/Q</td>
</tr>
<tr>
<td>1.538</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/n117_s1/I3</td>
</tr>
<tr>
<td>1.691</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/u_sdcmd_ctrl/n117_s1/F</td>
</tr>
<tr>
<td>1.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0/CLK</td>
</tr>
<tr>
<td>1.413</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/clkcnt_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_27_s0/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C27[3][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_27_s0/Q</td>
</tr>
<tr>
<td>1.600</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_28_s0/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C27[0][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/resp_arg_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.081, 36.000%; tC2Q: 0.144, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.677</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.399</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/ridx_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/ridx_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>sd_inst/u_sd_reader/ridx_12_s1/CLK</td>
</tr>
<tr>
<td>1.515</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_12_s1/Q</td>
</tr>
<tr>
<td>1.524</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>sd_inst/u_sd_reader/n1355_s2/I1</td>
</tr>
<tr>
<td>1.677</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/n1355_s2/F</td>
</tr>
<tr>
<td>1.677</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>sd_inst/u_sd_reader/ridx_12_s1/CLK</td>
</tr>
<tr>
<td>1.399</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>sd_inst/u_sd_reader/ridx_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.393</td>
</tr>
<tr>
<td class="label">From</td>
<td>sd_inst/u_sd_reader/ridx_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/ridx_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_17_s1/CLK</td>
</tr>
<tr>
<td>1.510</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_17_s1/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_inst/u_sd_reader/n1350_s2/I1</td>
</tr>
<tr>
<td>1.671</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" background: #97FFFF;">sd_inst/u_sd_reader/n1350_s2/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_17_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.368</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_17_s1/CLK</td>
</tr>
<tr>
<td>1.393</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C31[0][A]</td>
<td>sd_inst/u_sd_reader/ridx_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.361%; route: 0.693, 50.639%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/n15957_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td style=" font-weight:bold;">sd_inst/n15957_s0/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
<tr>
<td>22.055</td>
<td>-0.561</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[10]</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 84.181%; tC2Q: 0.368, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.055</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/mult_14237_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td style=" font-weight:bold;">sd_inst/mult_14237_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.616</td>
<td>1.933</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[20]</td>
<td>sd_inst/mult_14237_s1/CLK[0]</td>
</tr>
<tr>
<td>22.055</td>
<td>-0.561</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[20]</td>
<td>sd_inst/mult_14237_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 84.181%; tC2Q: 0.368, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.093%; route: 1.933, 73.907%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/mult_13871_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td style=" font-weight:bold;">sd_inst/mult_13871_s2/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.625</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[11]</td>
<td>sd_inst/mult_13871_s2/CLK[0]</td>
</tr>
<tr>
<td>22.064</td>
<td>-0.561</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[11]</td>
<td>sd_inst/mult_13871_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 84.181%; tC2Q: 0.368, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.000%; route: 1.942, 74.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/mult_14024_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.968</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[18]</td>
<td style=" font-weight:bold;">sd_inst/mult_14024_s1/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.625</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>sd_inst/mult_14024_s1/CLK[0]</td>
</tr>
<tr>
<td>22.064</td>
<td>-0.561</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[18]</td>
<td>sd_inst/mult_14024_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 84.181%; tC2Q: 0.368, 15.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.000%; route: 1.942, 74.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/ridx_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/ridx_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>sd_inst/u_sd_reader/ridx_0_s1/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[0][B]</td>
<td>sd_inst/u_sd_reader/ridx_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 84.117%; tC2Q: 0.368, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/outbyte_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/outbyte_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>sd_inst/u_sd_reader/outbyte_2_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>sd_inst/u_sd_reader/outbyte_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/outbyte_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/outbyte_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>sd_inst/u_sd_reader/outbyte_5_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>sd_inst/u_sd_reader/outbyte_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 84.117%; tC2Q: 0.368, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/cmd_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/cmd_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>sd_inst/u_sd_reader/cmd_0_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[1][B]</td>
<td>sd_inst/u_sd_reader/cmd_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/cmd_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/cmd_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>sd_inst/u_sd_reader/cmd_2_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][A]</td>
<td>sd_inst/u_sd_reader/cmd_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/cmd_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/cmd_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>sd_inst/u_sd_reader/cmd_3_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>sd_inst/u_sd_reader/cmd_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/cmd_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/cmd_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>sd_inst/u_sd_reader/cmd_5_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C23[1][A]</td>
<td>sd_inst/u_sd_reader/cmd_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td style=" font-weight:bold;">sd_inst/fptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>sd_inst/fptr_1_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[2][A]</td>
<td>sd_inst/fptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td style=" font-weight:bold;">sd_inst/fptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>sd_inst/fptr_2_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C31[2][B]</td>
<td>sd_inst/fptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">sd_inst/fptr_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>sd_inst/fptr_21_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>sd_inst/fptr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td style=" font-weight:bold;">sd_inst/fptr_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>sd_inst/fptr_22_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>sd_inst/fptr_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">sd_inst/fptr_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>sd_inst/fptr_23_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>sd_inst/fptr_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td style=" font-weight:bold;">sd_inst/fptr_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>sd_inst/fptr_24_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>sd_inst/fptr_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][A]</td>
<td style=" font-weight:bold;">sd_inst/fptr_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][A]</td>
<td>sd_inst/fptr_25_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[2][A]</td>
<td>sd_inst/fptr_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fptr_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td style=" font-weight:bold;">sd_inst/fptr_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>sd_inst/fptr_26_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[2][B]</td>
<td>sd_inst/fptr_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_cluster_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.947</td>
<td>1.934</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td style=" font-weight:bold;">sd_inst/file_cluster_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.581</td>
<td>1.898</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>sd_inst/file_cluster_7_s0/CLK</td>
</tr>
<tr>
<td>22.233</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C35[0][A]</td>
<td>sd_inst/file_cluster_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.934, 84.035%; tC2Q: 0.368, 15.965%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.444%; route: 1.898, 73.556%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_cluster_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td style=" font-weight:bold;">sd_inst/file_cluster_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>sd_inst/file_cluster_11_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C35[0][A]</td>
<td>sd_inst/file_cluster_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 84.117%; tC2Q: 0.368, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_1st_size_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td style=" font-weight:bold;">sd_inst/file_1st_size_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>sd_inst/file_1st_size_11_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C35[0][A]</td>
<td>sd_inst/file_1st_size_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 84.117%; tC2Q: 0.368, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_1st_size_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td style=" font-weight:bold;">sd_inst/file_1st_size_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>sd_inst/file_1st_size_12_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C31[0][A]</td>
<td>sd_inst/file_1st_size_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 84.117%; tC2Q: 0.368, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fname[2]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td style=" font-weight:bold;">sd_inst/fname[2]_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>sd_inst/fname[2]_0_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C23[0][B]</td>
<td>sd_inst/fname[2]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 84.117%; tC2Q: 0.368, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.959</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.245</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/fname[2]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.645</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>3.013</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>4.959</td>
<td>1.946</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">sd_inst/fname[2]_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.593</td>
<td>1.910</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>sd_inst/fname[2]_5_s0/CLK</td>
</tr>
<tr>
<td>22.245</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>sd_inst/fname[2]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.803%; route: 1.962, 74.197%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 84.117%; tC2Q: 0.368, 15.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.323%; route: 1.910, 73.677%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_3_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[2][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_30_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_31_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[1][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/req_arg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/rsectoraddr_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/rsectoraddr_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>sd_inst/u_sd_reader/rsectoraddr_28_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C25[0][A]</td>
<td>sd_inst/u_sd_reader/rsectoraddr_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_size_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td style=" font-weight:bold;">sd_inst/file_size_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>sd_inst/file_size_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[0][A]</td>
<td>sd_inst/file_size_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_1st_size_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td style=" font-weight:bold;">sd_inst/file_1st_size_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>sd_inst/file_1st_size_0_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C33[1][A]</td>
<td>sd_inst/file_1st_size_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_1st_cluster_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/file_1st_cluster_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>sd_inst/file_1st_cluster_14_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C29[0][A]</td>
<td>sd_inst/file_1st_cluster_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[4]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td style=" font-weight:bold;">sd_inst/file_name[4]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>sd_inst/file_name[4]_6_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[1][A]</td>
<td>sd_inst/file_name[4]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[1]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td style=" font-weight:bold;">sd_inst/file_name[1]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>sd_inst/file_name[1]_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][A]</td>
<td>sd_inst/file_name[1]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[1]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td style=" font-weight:bold;">sd_inst/file_name[1]_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>sd_inst/file_name[1]_6_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[1][B]</td>
<td>sd_inst/file_name[1]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/file_name[0]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td style=" font-weight:bold;">sd_inst/file_name[0]_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>sd_inst/file_name[0]_4_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C25[0][B]</td>
<td>sd_inst/file_name[0]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/target_cluster_fat16_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td style=" font-weight:bold;">sd_inst/target_cluster_fat16_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>sd_inst/target_cluster_fat16_1_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][B]</td>
<td>sd_inst/target_cluster_fat16_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/target_cluster_fat16_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">sd_inst/target_cluster_fat16_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>sd_inst/target_cluster_fat16_2_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>sd_inst/target_cluster_fat16_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/target_cluster_fat16_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.329</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td style=" font-weight:bold;">sd_inst/target_cluster_fat16_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>sd_inst/target_cluster_fat16_7_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[2][A]</td>
<td>sd_inst/target_cluster_fat16_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.020</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 84.599%; tC2Q: 0.144, 15.401%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.181%; route: 0.698, 50.819%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/rootdir_sector_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][B]</td>
<td style=" font-weight:bold;">sd_inst/rootdir_sector_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][B]</td>
<td>sd_inst/rootdir_sector_3_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[0][B]</td>
<td>sd_inst/rootdir_sector_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 84.826%; tC2Q: 0.144, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.702%; route: 0.712, 51.298%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/rootdir_sector_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td style=" font-weight:bold;">sd_inst/rootdir_sector_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>sd_inst/rootdir_sector_19_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[1][B]</td>
<td>sd_inst/rootdir_sector_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 84.826%; tC2Q: 0.144, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.702%; route: 0.712, 51.298%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/rootdir_sector_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td style=" font-weight:bold;">sd_inst/rootdir_sector_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>sd_inst/rootdir_sector_21_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[0][A]</td>
<td>sd_inst/rootdir_sector_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 84.826%; tC2Q: 0.144, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.702%; route: 0.712, 51.298%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/rootdir_sector_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td style=" font-weight:bold;">sd_inst/rootdir_sector_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>sd_inst/rootdir_sector_22_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[1][A]</td>
<td>sd_inst/rootdir_sector_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 84.826%; tC2Q: 0.144, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.702%; route: 0.712, 51.298%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/rootdir_sector_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td style=" font-weight:bold;">sd_inst/rootdir_sector_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.387</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C46[2][A]</td>
<td>sd_inst/rootdir_sector_23_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C46[2][A]</td>
<td>sd_inst/rootdir_sector_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 84.826%; tC2Q: 0.144, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.702%; route: 0.712, 51.298%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.339</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/curr_cluster_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.348</td>
<td>0.810</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td style=" font-weight:bold;">sd_inst/curr_cluster_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.392</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>sd_inst/curr_cluster_4_s0/CLK</td>
</tr>
<tr>
<td>1.339</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C46[0][A]</td>
<td>sd_inst/curr_cluster_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 84.906%; tC2Q: 0.144, 15.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.527%; route: 0.717, 51.473%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s3/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s3/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[1][B]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt4_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 84.984%; tC2Q: 0.144, 15.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.343</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1/CLK</td>
</tr>
<tr>
<td>1.331</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 84.826%; tC2Q: 0.144, 15.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>db/clean_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_50m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>db/clean_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>951</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">db/clean_s0/Q</td>
</tr>
<tr>
<td>2.353</td>
<td>0.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td style=" font-weight:bold;">sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1198</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C29[0][A]</td>
<td>sd_inst/u_sd_reader/u_sdcmd_ctrl/cnt3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.815, 84.984%; tC2Q: 0.144, 15.016%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.750</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.750</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/mult_14024_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/mult_14024_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/mult_14024_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.754</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.754</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/mult_13871_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/mult_13871_s2/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.382</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/mult_13871_s2/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/mult_13108_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/mult_13108_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/mult_13108_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/mult_13135_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/mult_13135_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/mult_13135_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.755</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/mult_14237_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/mult_14237_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/mult_14237_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>byte_buffer_byte_buffer_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>byte_buffer_byte_buffer_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.759</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.759</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/mult_14024_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.625</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/mult_14024_s1/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.384</td>
<td>0.706</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/mult_14024_s1/CLK[0]</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.759</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.759</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/n15957_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.931</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/n15957_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>byte_buffer_byte_buffer_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.608</td>
<td>1.921</td>
<td>tNET</td>
<td>FF</td>
<td>byte_buffer_byte_buffer_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.371</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>byte_buffer_byte_buffer_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_50m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>sd_inst/mult_13871_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.625</td>
<td>1.942</td>
<td>tNET</td>
<td>RR</td>
<td>sd_inst/mult_13871_s2/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_50m</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.387</td>
<td>0.710</td>
<td>tNET</td>
<td>FF</td>
<td>sd_inst/mult_13871_s2/CLK[0]</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1198</td>
<td>clk_d</td>
<td>1.470</td>
<td>1.982</td>
</tr>
<tr>
<td>951</td>
<td>key_clean</td>
<td>16.901</td>
<td>2.649</td>
</tr>
<tr>
<td>153</td>
<td>filesystem_state[2]</td>
<td>10.475</td>
<td>3.084</td>
</tr>
<tr>
<td>119</td>
<td>n16735_4</td>
<td>1.470</td>
<td>1.525</td>
</tr>
<tr>
<td>114</td>
<td>filesystem_state[1]</td>
<td>11.513</td>
<td>3.148</td>
</tr>
<tr>
<td>110</td>
<td>busy_Z</td>
<td>12.834</td>
<td>2.643</td>
</tr>
<tr>
<td>99</td>
<td>filesystem_state[0]</td>
<td>11.811</td>
<td>1.996</td>
</tr>
<tr>
<td>81</td>
<td>n17816_4</td>
<td>10.475</td>
<td>1.669</td>
</tr>
<tr>
<td>76</td>
<td>first_data_sector_no_31_41</td>
<td>13.474</td>
<td>1.587</td>
</tr>
<tr>
<td>69</td>
<td>n27910_8</td>
<td>10.475</td>
<td>1.766</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R19C37</td>
<td>58.33%</td>
</tr>
<tr>
<td>R19C41</td>
<td>58.33%</td>
</tr>
<tr>
<td>R19C38</td>
<td>56.94%</td>
</tr>
<tr>
<td>R18C43</td>
<td>55.56%</td>
</tr>
<tr>
<td>R18C44</td>
<td>55.56%</td>
</tr>
<tr>
<td>R19C36</td>
<td>55.56%</td>
</tr>
<tr>
<td>R19C39</td>
<td>55.56%</td>
</tr>
<tr>
<td>R21C42</td>
<td>52.78%</td>
</tr>
<tr>
<td>R14C30</td>
<td>52.78%</td>
</tr>
<tr>
<td>R17C43</td>
<td>52.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_50m -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
