Return-Path: <linux-clk+bounces-21994-lists+linux-clk=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from am.mirrors.kernel.org (am.mirrors.kernel.org [147.75.80.249])
	by mail.lfdr.de (Postfix) with ESMTPS id DFA9DABAEE7
	for <lists+linux-clk@lfdr.de>; Sun, 18 May 2025 11:11:54 +0200 (CEST)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by am.mirrors.kernel.org (Postfix) with ESMTPS id E320A1896E85
	for <lists+linux-clk@lfdr.de>; Sun, 18 May 2025 09:12:07 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id CE4F7209F43;
	Sun, 18 May 2025 09:11:50 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b="jWjTDpkI"
X-Original-To: linux-clk@vger.kernel.org
Received: from gloria.sntech.de (gloria.sntech.de [185.11.138.130])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 643CA1DB34C
	for <linux-clk@vger.kernel.org>; Sun, 18 May 2025 09:11:47 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=185.11.138.130
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1747559510; cv=none; b=nKGlOpi8+381WgBfeM3eRoI7NjLXoqYgpL8qCKg73YZJ7gECI07Bqn0XTuvBwe2iPoiwOz0Uhq2S2tI3khplU0tmTAEZRqnVzTjhpsMm5qUSJIA/s5Jw8qJWcSVfsgI+nbH3HSzZKtheAZba34MWRZc99AP37KaxQaOKrfavnK4=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1747559510; c=relaxed/simple;
	bh=5AZ9laYGtV1HV7gFt0z4a7aoxTusNsfMas6dhEDcwF4=;
	h=From:To:Cc:Subject:Date:Message-ID:MIME-Version:Content-Type; b=QLeBCqNmkGXRH19elyx5JLPHbRrLf7bxGDNKVoIIh9/JYTh9YlPcbfa21v04Ry0UB05EgeTfoBSNaUFW9fQKAKj9lLudfXLgsRsdevKvkTsJLTh5LsApVWxDv7TpGVQolLjQGt9h3tvYiqi3SUEm89Q1qahjSPAOu1KJ8Ua6WYc=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de; spf=pass smtp.mailfrom=sntech.de; dkim=pass (2048-bit key) header.d=sntech.de header.i=@sntech.de header.b=jWjTDpkI; arc=none smtp.client-ip=185.11.138.130
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=sntech.de
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=sntech.de
DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; d=sntech.de;
	s=gloria202408; h=Content-Type:Content-Transfer-Encoding:MIME-Version:
	Message-ID:Date:Subject:Cc:To:From:Sender:Reply-To:Content-ID:
	Content-Description:Resent-Date:Resent-From:Resent-Sender:Resent-To:Resent-Cc
	:Resent-Message-ID:In-Reply-To:References;
	bh=AdFuvZJeiqDCxX+w7JK++iEIq9BKWWMURYYKbVwc408=; b=jWjTDpkIG7GeW6vZibvfKT5NSq
	u2N46/9tAbAFvDZ4J5DFOU20D3ZAMm+f7u0N7VFEocr3o3vEe4lGcGs4/d54RjIUeAKHo4ftXsbpb
	dozS7ktQntquxCF30Tx2GrUbOkAyKmK+5r6gGBOccQZAQLXILk6ESWwEB/N/8lNtYd6+M7Svr+Q6Q
	Q/eNEYevA6WItafbp6vXz1IsYYPMPmzi1eN+vBUxryU6jDNWGFbO8FyE1ainLk8Cp/tNIBakaAn13
	Z3sLrlKOhv9g60WBGPzLgKbX6nibElUtEc7GO3C9qugIL76gJhszTKdXEJP5i22+EDu2VzrOshRB4
	HFN+semg==;
Received: from i53875a50.versanet.de ([83.135.90.80] helo=phil.localnet)
	by gloria.sntech.de with esmtpsa  (TLS1.3) tls TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384
	(Exim 4.94.2)
	(envelope-from <heiko@sntech.de>)
	id 1uGa3d-0002FM-94; Sun, 18 May 2025 11:11:45 +0200
From: Heiko Stuebner <heiko@sntech.de>
To: mturquette@baylibre.com, Stephen Boyd <sboyd@kernel.org>
Cc: linux-clk@vger.kernel.org, linux-rockchip@lists.infradead.org
Subject: [GIT PULL] Rockchip clock changes for 6.16 #1
Date: Sun, 18 May 2025 11:11:44 +0200
Message-ID: <23068874.EfDdHjke4D@phil>
Precedence: bulk
X-Mailing-List: linux-clk@vger.kernel.org
List-Id: <linux-clk.vger.kernel.org>
List-Subscribe: <mailto:linux-clk+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-clk+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 7Bit
Content-Type: text/plain; charset="utf-8"

Hi Mike, Stephen,

please find below a pull-request with Rockchip clock change for 6.16


Please pull.

Thanks
Heiko


The following changes since commit 0af2f6be1b4281385b618cb86ad946eded089ac8:

  Linux 6.15-rc1 (2025-04-06 13:11:33 -0700)

are available in the Git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git tags/v6.16-rockchip-clk1

for you to fetch changes up to 276036283716b9135525b195675ea42801bde204:

  clk: rockchip: rk3528: add slab.h header include (2025-05-15 14:49:05 +0200)

----------------------------------------------------------------
Ability to handle different "General Register Files" syscons, not just
a single system-one, plus ability to model individual gates found there.

For whatever reason Rockchip also moved the mmc-phase-clocks from the
clock-unit for the GRF on some newer socs like the rk3528 (before moving
them fully to the mmc controller itself on the rk3576), so add a new
clock-variant for the phases, reusing the new GRF handling.

Additionally the old rk3036 got real handling of the usb480m mux and
some PLL rates were added.

----------------------------------------------------------------
Alexander Shiyan (1):
      clk: rockchip: rk3588: Add PLL rate for 1500 MHz

Heiko Stuebner (9):
      Merge branch 'v6.16-shared/clkids' into v6.16-clk/next
      Merge branch 'v6.16-shared/clkids' into v6.16-clk/next
      dt-bindings: clock: rk3036: add SCLK_USB480M clock-id
      clk: rockchip: rk3036: fix implementation of usb480m clock mux
      clk: rockchip: rk3036: mark ddrphy as critical
      clk: rockchip: rename branch_muxgrf to branch_grf_mux
      clk: rockchip: rename gate-grf clk file
      clk: rockchip: rk3576: add missing slab.h include
      clk: rockchip: rk3528: add slab.h header include

Nicolas Frattaroli (4):
      dt-bindings: clock: rk3576: add IOC gated clocks
      clk: rockchip: introduce auxiliary GRFs
      clk: rockchip: introduce GRF gates
      clk: rockchip: add GATE_GRFs for SAI MCLKOUT to rk3576

Vasily Khoruzhick (1):
      clk: rockchip: rk3568: Add PLL rate for 33.3MHz

Yao Zi (5):
      clk: rockchip: Drop empty init callback for rk3588 PLL type
      dt-bindings: clock: Add GRF clock definition for RK3528
      clk: rockchip: Support MMC clocks in GRF region
      clk: rockchip: rk3528: Add SD/SDIO tuning clocks in GRF region
      clk: rockchip: Pass NULL as reg pointer when registering GRF MMC clocks

 drivers/clk/rockchip/Makefile                   |   1 +
 drivers/clk/rockchip/clk-gate-grf.c             | 105 ++++++++++++++++++++++++
 drivers/clk/rockchip/clk-mmc-phase.c            |  24 +++++-
 drivers/clk/rockchip/clk-pll.c                  |  11 ---
 drivers/clk/rockchip/clk-rk3036.c               |  11 ++-
 drivers/clk/rockchip/clk-rk3288.c               |   2 +-
 drivers/clk/rockchip/clk-rk3328.c               |   6 +-
 drivers/clk/rockchip/clk-rk3528.c               |  83 +++++++++++++++++--
 drivers/clk/rockchip/clk-rk3568.c               |   3 +-
 drivers/clk/rockchip/clk-rk3576.c               |  60 +++++++++++---
 drivers/clk/rockchip/clk-rk3588.c               |   1 +
 drivers/clk/rockchip/clk-rv1126.c               |   2 +-
 drivers/clk/rockchip/clk.c                      |  38 ++++++++-
 drivers/clk/rockchip/clk.h                      |  75 ++++++++++++++++-
 include/dt-bindings/clock/rk3036-cru.h          |   1 +
 include/dt-bindings/clock/rockchip,rk3528-cru.h |   6 ++
 include/dt-bindings/clock/rockchip,rk3576-cru.h |  10 +++
 17 files changed, 390 insertions(+), 49 deletions(-)
 create mode 100644 drivers/clk/rockchip/clk-gate-grf.c




