
*** Running vivado
    with args -log Sort.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sort.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Sort.tcl -notrace
Command: synth_design -top Sort -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29622 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1576.824 ; gain = 159.605 ; free physical = 238 ; free virtual = 6345
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sort' [/home/muslim/interview/interview.srcs/sources_1/new/Sort.v:23]
	Parameter N bound to: 8 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Controller_FSM' [/home/muslim/interview/interview.srcs/sources_1/new/ControllerFSM.v:4]
	Parameter IDLE bound to: 4'b0000 
	Parameter S1 bound to: 4'b0001 
	Parameter S2 bound to: 4'b0010 
	Parameter S3 bound to: 4'b0011 
	Parameter INC_I bound to: 4'b0100 
	Parameter INC_J bound to: 4'b0101 
	Parameter S4 bound to: 4'b0110 
	Parameter S5 bound to: 4'b0111 
	Parameter S6 bound to: 4'b1000 
	Parameter DONE bound to: 4'b1001 
INFO: [Synth 8-155] case statement is not full and has no default [/home/muslim/interview/interview.srcs/sources_1/new/ControllerFSM.v:89]
INFO: [Synth 8-6155] done synthesizing module 'Controller_FSM' (1#1) [/home/muslim/interview/interview.srcs/sources_1/new/ControllerFSM.v:4]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [/home/muslim/interview/interview.srcs/sources_1/new/Datapath.v:23]
	Parameter N bound to: 8 - type: integer 
	Parameter L bound to: 3 - type: integer 
	Parameter K bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'memory' [/home/muslim/interview/interview.srcs/sources_1/new/Datapath.v:114]
	Parameter N bound to: 8 - type: integer 
	Parameter L bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'memory' (2#1) [/home/muslim/interview/interview.srcs/sources_1/new/Datapath.v:114]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (3#1) [/home/muslim/interview/interview.srcs/sources_1/new/Datapath.v:23]
WARNING: [Synth 8-3848] Net WrInit in module/entity Sort does not have driver. [/home/muslim/interview/interview.srcs/sources_1/new/Sort.v:38]
WARNING: [Synth 8-3848] Net Rd in module/entity Sort does not have driver. [/home/muslim/interview/interview.srcs/sources_1/new/Sort.v:38]
INFO: [Synth 8-6155] done synthesizing module 'Sort' (4#1) [/home/muslim/interview/interview.srcs/sources_1/new/Sort.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1629.574 ; gain = 212.355 ; free physical = 288 ; free virtual = 6369
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.512 ; gain = 218.293 ; free physical = 306 ; free virtual = 6388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1643.516 ; gain = 226.297 ; free physical = 304 ; free virtual = 6386
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Controller_FSM'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Bout" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Csel" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ej" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ei" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Lj" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Li" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Wr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EB" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EA" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                       0000000001 |                             0000
                      S1 |                       0000000010 |                             0001
                      S2 |                       0000000100 |                             0010
                      S3 |                       0000001000 |                             0011
                      S4 |                       0000010000 |                             0110
                      S5 |                       0000100000 |                             0111
                      S6 |                       0001000000 |                             1000
                    DONE |                       0010000000 |                             1001
                   INC_J |                       0100000000 |                             0101
                   INC_I |                       1000000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Controller_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1652.422 ; gain = 235.203 ; free physical = 276 ; free virtual = 6359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 4     
Module Datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 228 ; free virtual = 6317
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------+-----------+----------------------+----------------+
|Sort        | datapath_inst/mem_inst/mem_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
+------------+--------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 221 ; free virtual = 6310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------+-----------+----------------------+----------------+
|Sort        | datapath_inst/mem_inst/mem_reg | Implied   | 8 x 8                | RAM16X1S x 8   | 
+------------+--------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 218 ; free virtual = 6306
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_10:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_11:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_12:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_13:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_14:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_15:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_16:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_17:en to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     1|
|3     |LUT1     |     9|
|4     |LUT2     |     6|
|5     |LUT3     |     6|
|6     |LUT4     |     9|
|7     |LUT5     |    11|
|8     |LUT6     |     7|
|9     |RAM16X1S |     8|
|10    |FDCE     |    31|
|11    |FDPE     |     1|
|12    |IBUF     |    14|
|13    |OBUF     |     1|
|14    |OBUFT    |     8|
+------+---------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   113|
|2     |  controller_inst |Controller_FSM |    18|
|3     |  datapath_inst   |Datapath       |    63|
|4     |    mem_inst      |memory         |    19|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.680 ; gain = 364.461 ; free physical = 167 ; free virtual = 6189
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1781.688 ; gain = 364.461 ; free physical = 168 ; free virtual = 6190
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1891.254 ; gain = 0.000 ; free physical = 154 ; free virtual = 6079
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1891.254 ; gain = 474.148 ; free physical = 242 ; free virtual = 6167
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1891.254 ; gain = 0.000 ; free physical = 242 ; free virtual = 6167
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/muslim/interview/interview.runs/synth_1/Sort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Sort_utilization_synth.rpt -pb Sort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 23 19:01:53 2025...
