Classic Timing Analyzer report for iis
Fri Jun 05 16:49:48 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fast Model Timing Analyzer Summary
  3. Fast Model Clock Setup: 'clkin45'
  4. Fast Model Clock Setup: 'clkin49'
  5. Fast Model Clock Hold: 'clkin45'
  6. Fast Model Clock Hold: 'clkin49'
  7. Fast Model tco
  8. Fast Model tpd
  9. Fast Model Minimum tco
 10. Fast Model Minimum tpd
 11. Slow Model Timing Analyzer Summary
 12. Slow Model Clock Setup: 'clkin45'
 13. Slow Model Clock Setup: 'clkin49'
 14. Slow Model Clock Hold: 'clkin45'
 15. Slow Model Clock Hold: 'clkin49'
 16. Slow Model tco
 17. Slow Model tpd
 18. Clock Settings Summary
 19. Timing Analyzer Settings
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Timing Analyzer Summary                                                                                                                                                    ;
+-----------------------------------+-----------+----------------------------------+----------------------------------+---------+----------------+------------+----------+--------------+
; Type                              ; Slack     ; Required Time                    ; Actual Time                      ; From    ; To             ; From Clock ; To Clock ; Failed Paths ;
+-----------------------------------+-----------+----------------------------------+----------------------------------+---------+----------------+------------+----------+--------------+
; Worst-case tco                    ; N/A       ; None                             ; 10.533 ns                        ; bclk    ; bckout2        ; clkin49    ; --       ; 0            ;
; Worst-case tpd                    ; N/A       ; None                             ; 6.585 ns                         ; rstin   ; bckout2        ; --         ; --       ; 0            ;
; Worst-case Minimum tco            ; N/A       ; None                             ; 4.651 ns                         ; lrclk   ; lrckout        ; clkin45    ; --       ; 0            ;
; Worst-case Minimum tpd            ; N/A       ; None                             ; 2.707 ns                         ; f3_i    ; mcu_i          ; --         ; --       ; 0            ;
; Fast Model Clock Setup: 'clkin49' ; 13.125 ns ; 50.00 MHz ( period = 20.000 ns ) ; 145.45 MHz ( period = 6.875 ns ) ; cntl[1] ; cntl[0]_RTM024 ; clkin49    ; clkin49  ; 0            ;
; Fast Model Clock Setup: 'clkin45' ; 15.347 ns ; 45.00 MHz ( period = 22.222 ns ) ; 145.45 MHz ( period = 6.875 ns ) ; cntl[1] ; cntl[0]_RTM024 ; clkin45    ; clkin45  ; 0            ;
; Fast Model Clock Hold: 'clkin45'  ; 0.405 ns  ; 45.00 MHz ( period = 22.222 ns ) ; N/A                              ; clkdivc ; clkdivc        ; clkin45    ; clkin45  ; 0            ;
; Fast Model Clock Hold: 'clkin49'  ; 0.405 ns  ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; clkdivc ; clkdivc        ; clkin49    ; clkin49  ; 0            ;
; Total number of failed paths      ;           ;                                  ;                                  ;         ;                ;            ;          ; 0            ;
+-----------------------------------+-----------+----------------------------------+----------------------------------+---------+----------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Setup: 'clkin45'                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                  ; Actual fmax (period)                                ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 15.347 ns                              ; 145.45 MHz ( period = 6.875 ns )                    ; cntl[1]                                                            ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 4.155 ns                ;
; 15.409 ns                              ; 146.78 MHz ( period = 6.813 ns )                    ; cntl[0]                                                            ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 4.093 ns                ;
; 15.436 ns                              ; 147.36 MHz ( period = 6.786 ns )                    ; cntl[2]                                                            ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 4.066 ns                ;
; 15.452 ns                              ; 147.71 MHz ( period = 6.770 ns )                    ; cntl[0]                                                            ; cntl[3]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 4.050 ns                ;
; 15.473 ns                              ; 148.17 MHz ( period = 6.749 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122                 ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153         ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 4.029 ns                ;
; 15.493 ns                              ; 148.61 MHz ( period = 6.729 ns )                    ; cntl[0]                                                            ; cntl[2]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 4.009 ns                ;
; 15.523 ns                              ; 149.28 MHz ( period = 6.699 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.979 ns                ;
; 15.526 ns                              ; 149.34 MHz ( period = 6.696 ns )                    ; cntl[2]                                                            ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.976 ns                ;
; 15.530 ns                              ; 149.43 MHz ( period = 6.692 ns )                    ; cntl[0]                                                            ; cntl[1]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.972 ns                ;
; 15.555 ns                              ; 149.99 MHz ( period = 6.667 ns )                    ; cntl[4]                                                            ; cntl[4]_RTM027                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.947 ns                ;
; 15.558 ns                              ; 150.06 MHz ( period = 6.664 ns )                    ; cntl[4]                                                            ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.944 ns                ;
; 15.562 ns                              ; 150.15 MHz ( period = 6.660 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072                                ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.940 ns                ;
; 15.563 ns                              ; 150.17 MHz ( period = 6.659 ns )                    ; cntl[2]                                                            ; cntl[3]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.939 ns                ;
; 15.571 ns                              ; 150.35 MHz ( period = 6.651 ns )                    ; cntl[4]_RTM027_RTM038_RTM054                                       ; cntl[4]_RTM027_RTM038_RTM054_RTM072                                ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.931 ns                ;
; 15.601 ns                              ; 151.03 MHz ( period = 6.621 ns )                    ; cntl[0]                                                            ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.901 ns                ;
; 15.611 ns                              ; 151.26 MHz ( period = 6.611 ns )                    ; cntl[0]_RTM024                                                     ; cntl[0]_RTM024_RTM035                                              ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.891 ns                ;
; 15.629 ns                              ; 151.68 MHz ( period = 6.593 ns )                    ; cntl[3]                                                            ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.873 ns                ;
; 15.633 ns                              ; 151.77 MHz ( period = 6.589 ns )                    ; cntl[4]_RTM027_RTM038                                              ; cntl[4]_RTM027_RTM038_RTM054                                       ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.869 ns                ;
; 15.634 ns                              ; 151.79 MHz ( period = 6.588 ns )                    ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; lrclk                                                              ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.868 ns                ;
; 15.634 ns                              ; 151.79 MHz ( period = 6.588 ns )                    ; bclk                                                               ; bclk                                                               ; clkin45    ; clkin45  ; 22.222 ns                   ; 19.502 ns                 ; 3.868 ns                ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu) ;                                                                    ;                                                                    ;            ;          ;                             ;                           ;                         ;
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Setup: 'clkin49'                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                  ; Actual fmax (period)                                ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.125 ns                              ; 145.45 MHz ( period = 6.875 ns )                    ; cntl[1]                                                            ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 4.155 ns                ;
; 13.187 ns                              ; 146.78 MHz ( period = 6.813 ns )                    ; cntl[0]                                                            ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 4.093 ns                ;
; 13.214 ns                              ; 147.36 MHz ( period = 6.786 ns )                    ; cntl[2]                                                            ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 4.066 ns                ;
; 13.230 ns                              ; 147.71 MHz ( period = 6.770 ns )                    ; cntl[0]                                                            ; cntl[3]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 4.050 ns                ;
; 13.251 ns                              ; 148.17 MHz ( period = 6.749 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122                 ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153         ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 4.029 ns                ;
; 13.271 ns                              ; 148.61 MHz ( period = 6.729 ns )                    ; cntl[0]                                                            ; cntl[2]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 4.009 ns                ;
; 13.301 ns                              ; 149.28 MHz ( period = 6.699 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.979 ns                ;
; 13.304 ns                              ; 149.34 MHz ( period = 6.696 ns )                    ; cntl[2]                                                            ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.976 ns                ;
; 13.308 ns                              ; 149.43 MHz ( period = 6.692 ns )                    ; cntl[0]                                                            ; cntl[1]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.972 ns                ;
; 13.333 ns                              ; 149.99 MHz ( period = 6.667 ns )                    ; cntl[4]                                                            ; cntl[4]_RTM027                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.947 ns                ;
; 13.336 ns                              ; 150.06 MHz ( period = 6.664 ns )                    ; cntl[4]                                                            ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.944 ns                ;
; 13.340 ns                              ; 150.15 MHz ( period = 6.660 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072                                ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.940 ns                ;
; 13.341 ns                              ; 150.17 MHz ( period = 6.659 ns )                    ; cntl[2]                                                            ; cntl[3]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.939 ns                ;
; 13.349 ns                              ; 150.35 MHz ( period = 6.651 ns )                    ; cntl[4]_RTM027_RTM038_RTM054                                       ; cntl[4]_RTM027_RTM038_RTM054_RTM072                                ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.931 ns                ;
; 13.379 ns                              ; 151.03 MHz ( period = 6.621 ns )                    ; cntl[0]                                                            ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.901 ns                ;
; 13.389 ns                              ; 151.26 MHz ( period = 6.611 ns )                    ; cntl[0]_RTM024                                                     ; cntl[0]_RTM024_RTM035                                              ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.891 ns                ;
; 13.407 ns                              ; 151.68 MHz ( period = 6.593 ns )                    ; cntl[3]                                                            ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.873 ns                ;
; 13.411 ns                              ; 151.77 MHz ( period = 6.589 ns )                    ; cntl[4]_RTM027_RTM038                                              ; cntl[4]_RTM027_RTM038_RTM054                                       ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.869 ns                ;
; 13.412 ns                              ; 151.79 MHz ( period = 6.588 ns )                    ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; lrclk                                                              ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.868 ns                ;
; 13.412 ns                              ; 151.79 MHz ( period = 6.588 ns )                    ; bclk                                                               ; bclk                                                               ; clkin49    ; clkin49  ; 20.000 ns                   ; 17.280 ns                 ; 3.868 ns                ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu) ;                                                                    ;                                                                    ;            ;          ;                             ;                           ;                         ;
+----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Hold: 'clkin45'                                                                                                                                                                                                                                                              ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                          ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.405 ns                               ; clkdivc                                                            ; clkdivc                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 0.072 ns                   ; 0.477 ns                 ;
; 0.782 ns                               ; clkdivb                                                            ; clkdivb                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 0.072 ns                   ; 0.854 ns                 ;
; 0.913 ns                               ; clkdiva                                                            ; clkdiva                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 0.072 ns                   ; 0.985 ns                 ;
; 0.994 ns                               ; cntl[1]                                                            ; cntl[1]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.512 ns                 ;
; 1.147 ns                               ; cntl[3]                                                            ; cntl[3]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.665 ns                 ;
; 1.201 ns                               ; cntl[1]                                                            ; cntl[2]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.719 ns                 ;
; 1.213 ns                               ; cntl[2]                                                            ; cntl[2]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.731 ns                 ;
; 1.239 ns                               ; cntl[0]                                                            ; cntl[0]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.757 ns                 ;
; 1.242 ns                               ; cntl[3]                                                            ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.760 ns                 ;
; 1.244 ns                               ; cntl[1]                                                            ; cntl[3]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.762 ns                 ;
; 1.254 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.772 ns                 ;
; 1.255 ns                               ; cntl[0]_RTM024_RTM035                                              ; cntl[0]_RTM024_RTM035_RTM049                                       ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.773 ns                 ;
; 1.264 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.782 ns                 ;
; 1.269 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; lrclk                                                              ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.787 ns                 ;
; 1.270 ns                               ; cntl[0]_RTM024_RTM035_RTM049                                       ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.788 ns                 ;
; 1.276 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.794 ns                 ;
; 1.283 ns                               ; cntl[1]                                                            ; cntl[4]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.801 ns                 ;
; 1.289 ns                               ; cntl[4]_RTM027                                                     ; cntl[4]_RTM027_RTM038                                              ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.807 ns                 ;
; 1.303 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122                 ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.821 ns                 ;
; 1.317 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; clkin45    ; clkin45  ; 0.000 ns                   ; 2.518 ns                   ; 3.835 ns                 ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu)                ;                                                                    ;            ;          ;                            ;                            ;                          ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Clock Hold: 'clkin49'                                                                                                                                                                                                                                                              ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                          ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.405 ns                               ; clkdivc                                                            ; clkdivc                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 0.072 ns                   ; 0.477 ns                 ;
; 0.782 ns                               ; clkdivb                                                            ; clkdivb                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 0.072 ns                   ; 0.854 ns                 ;
; 0.913 ns                               ; clkdiva                                                            ; clkdiva                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 0.072 ns                   ; 0.985 ns                 ;
; 0.994 ns                               ; cntl[1]                                                            ; cntl[1]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.512 ns                 ;
; 1.147 ns                               ; cntl[3]                                                            ; cntl[3]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.665 ns                 ;
; 1.201 ns                               ; cntl[1]                                                            ; cntl[2]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.719 ns                 ;
; 1.213 ns                               ; cntl[2]                                                            ; cntl[2]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.731 ns                 ;
; 1.239 ns                               ; cntl[0]                                                            ; cntl[0]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.757 ns                 ;
; 1.242 ns                               ; cntl[3]                                                            ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.760 ns                 ;
; 1.244 ns                               ; cntl[1]                                                            ; cntl[3]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.762 ns                 ;
; 1.254 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.772 ns                 ;
; 1.255 ns                               ; cntl[0]_RTM024_RTM035                                              ; cntl[0]_RTM024_RTM035_RTM049                                       ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.773 ns                 ;
; 1.264 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.782 ns                 ;
; 1.269 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; lrclk                                                              ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.787 ns                 ;
; 1.270 ns                               ; cntl[0]_RTM024_RTM035_RTM049                                       ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.788 ns                 ;
; 1.276 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.794 ns                 ;
; 1.283 ns                               ; cntl[1]                                                            ; cntl[4]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.801 ns                 ;
; 1.289 ns                               ; cntl[4]_RTM027                                                     ; cntl[4]_RTM027_RTM038                                              ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.807 ns                 ;
; 1.303 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122                 ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.821 ns                 ;
; 1.317 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; clkin49    ; clkin49  ; 0.000 ns                   ; 2.518 ns                   ; 3.835 ns                 ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu)                ;                                                                    ;            ;          ;                            ;                            ;                          ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; Fast Model tco                                                      ;
+-------+--------------+------------+---------+----------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To       ; From Clock ;
+-------+--------------+------------+---------+----------+------------+
; N/A   ; None         ; 10.533 ns  ; bclk    ; bckout2  ; clkin49    ;
; N/A   ; None         ; 10.451 ns  ; bclk    ; bckout2  ; clkin45    ;
; N/A   ; None         ; 7.958 ns   ; lrclk   ; lrckout2 ; clkin49    ;
; N/A   ; None         ; 7.876 ns   ; lrclk   ; lrckout2 ; clkin45    ;
; N/A   ; None         ; 7.192 ns   ; bclk    ; bckout   ; clkin49    ;
; N/A   ; None         ; 7.179 ns   ; lrclk   ; lrckout  ; clkin49    ;
; N/A   ; None         ; 7.110 ns   ; bclk    ; bckout   ; clkin45    ;
; N/A   ; None         ; 7.097 ns   ; lrclk   ; lrckout  ; clkin45    ;
; N/A   ; None         ; 5.274 ns   ; clkdivb ; mclk2    ; clkin49    ;
; N/A   ; None         ; 5.192 ns   ; clkdivb ; mclk2    ; clkin45    ;
; N/A   ; None         ; 4.863 ns   ; clkdiva ; mclk2    ; clkin49    ;
; N/A   ; None         ; 4.781 ns   ; clkdiva ; mclk2    ; clkin45    ;
+-------+--------------+------------+---------+----------+------------+


+--------------------------------------------------------------------+
; Fast Model tpd                                                     ;
+-------+-------------------+-----------------+------------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To      ;
+-------+-------------------+-----------------+------------+---------+
; N/A   ; None              ; 6.585 ns        ; rstin      ; bckout2 ;
; N/A   ; None              ; 4.884 ns        ; clkfsel    ; mclk2   ;
; N/A   ; None              ; 4.864 ns        ; clks1      ; mclk2   ;
; N/A   ; None              ; 3.906 ns        ; clks0      ; mclk2   ;
; N/A   ; None              ; 3.859 ns        ; clkin49    ; mclk2   ;
; N/A   ; None              ; 3.777 ns        ; clkin45    ; mclk2   ;
; N/A   ; None              ; 3.388 ns        ; rstin      ; bckout  ;
; N/A   ; None              ; 3.213 ns        ; mcu_o      ; dat_o   ;
; N/A   ; None              ; 3.086 ns        ; bckcontrol ; bckout  ;
; N/A   ; None              ; 2.707 ns        ; f3_i       ; mcu_i   ;
+-------+-------------------+-----------------+------------+---------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum tco                                                              ;
+---------------+------------------+----------------+---------+----------+------------+
; Minimum Slack ; Required Min tco ; Actual Min tco ; From    ; To       ; From Clock ;
+---------------+------------------+----------------+---------+----------+------------+
; N/A           ; None             ; 4.651 ns       ; lrclk   ; lrckout  ; clkin45    ;
; N/A           ; None             ; 4.664 ns       ; bclk    ; bckout   ; clkin45    ;
; N/A           ; None             ; 4.733 ns       ; lrclk   ; lrckout  ; clkin49    ;
; N/A           ; None             ; 4.746 ns       ; bclk    ; bckout   ; clkin49    ;
; N/A           ; None             ; 4.781 ns       ; clkdiva ; mclk2    ; clkin45    ;
; N/A           ; None             ; 4.863 ns       ; clkdiva ; mclk2    ; clkin49    ;
; N/A           ; None             ; 5.192 ns       ; clkdivb ; mclk2    ; clkin45    ;
; N/A           ; None             ; 5.274 ns       ; clkdivb ; mclk2    ; clkin49    ;
; N/A           ; None             ; 5.430 ns       ; lrclk   ; lrckout2 ; clkin45    ;
; N/A           ; None             ; 5.512 ns       ; lrclk   ; lrckout2 ; clkin49    ;
; N/A           ; None             ; 8.005 ns       ; bclk    ; bckout2  ; clkin45    ;
; N/A           ; None             ; 8.087 ns       ; bclk    ; bckout2  ; clkin49    ;
+---------------+------------------+----------------+---------+----------+------------+


+----------------------------------------------------------------------------+
; Fast Model Minimum tpd                                                     ;
+---------------+-------------------+-----------------+------------+---------+
; Minimum Slack ; Required P2P Time ; Actual P2P Time ; From       ; To      ;
+---------------+-------------------+-----------------+------------+---------+
; N/A           ; None              ; 2.707 ns        ; f3_i       ; mcu_i   ;
; N/A           ; None              ; 3.086 ns        ; bckcontrol ; bckout  ;
; N/A           ; None              ; 3.213 ns        ; mcu_o      ; dat_o   ;
; N/A           ; None              ; 3.388 ns        ; rstin      ; bckout  ;
; N/A           ; None              ; 3.777 ns        ; clkin45    ; mclk2   ;
; N/A           ; None              ; 3.859 ns        ; clkin49    ; mclk2   ;
; N/A           ; None              ; 3.906 ns        ; clks0      ; mclk2   ;
; N/A           ; None              ; 4.864 ns        ; clks1      ; mclk2   ;
; N/A           ; None              ; 4.884 ns        ; clkfsel    ; mclk2   ;
; N/A           ; None              ; 6.585 ns        ; rstin      ; bckout2 ;
+---------------+-------------------+-----------------+------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Timing Analyzer Summary                                                                                                                                            ;
+-----------------------------------+----------+----------------------------------+----------------------------------+---------+---------+------------+----------+--------------+
; Type                              ; Slack    ; Required Time                    ; Actual Time                      ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+-----------------------------------+----------+----------------------------------+----------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tco                    ; N/A      ; None                             ; 29.982 ns                        ; bclk    ; bckout2 ; clkin49    ; --       ; 0            ;
; Worst-case tpd                    ; N/A      ; None                             ; 17.386 ns                        ; rstin   ; bckout2 ; --         ; --       ; 0            ;
; Slow Model Clock Setup: 'clkin49' ; 0.436 ns ; 50.00 MHz ( period = 20.000 ns ) ; 51.11 MHz ( period = 19.564 ns ) ; cntl[0] ; cntl[4] ; clkin49    ; clkin49  ; 0            ;
; Slow Model Clock Setup: 'clkin45' ; 2.658 ns ; 45.00 MHz ( period = 22.222 ns ) ; 51.11 MHz ( period = 19.564 ns ) ; cntl[0] ; cntl[4] ; clkin45    ; clkin45  ; 0            ;
; Slow Model Clock Hold: 'clkin45'  ; 1.995 ns ; 45.00 MHz ( period = 22.222 ns ) ; N/A                              ; cntl[1] ; cntl[1] ; clkin45    ; clkin45  ; 0            ;
; Slow Model Clock Hold: 'clkin49'  ; 1.995 ns ; 50.00 MHz ( period = 20.000 ns ) ; N/A                              ; cntl[1] ; cntl[1] ; clkin49    ; clkin49  ; 0            ;
; Total number of failed paths      ;          ;                                  ;                                  ;         ;         ;            ;          ; 0            ;
+-----------------------------------+----------+----------------------------------+----------------------------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Setup: 'clkin45'                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                  ; Actual fmax (period)                                ; From                                                       ; To                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 2.658 ns                               ; 51.11 MHz ( period = 19.564 ns )                    ; cntl[0]                                                    ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 11.350 ns               ;
; 2.781 ns                               ; 51.44 MHz ( period = 19.441 ns )                    ; cntl[0]                                                    ; cntl[3]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 11.227 ns               ;
; 2.904 ns                               ; 51.77 MHz ( period = 19.318 ns )                    ; cntl[0]                                                    ; cntl[2]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 11.104 ns               ;
; 3.027 ns                               ; 52.10 MHz ( period = 19.195 ns )                    ; cntl[0]                                                    ; cntl[1]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.981 ns               ;
; 3.056 ns                               ; 52.18 MHz ( period = 19.166 ns )                    ; cntl[1]                                                    ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.952 ns               ;
; 3.097 ns                               ; 52.29 MHz ( period = 19.125 ns )                    ; cntl[2]                                                    ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.911 ns               ;
; 3.220 ns                               ; 52.63 MHz ( period = 19.002 ns )                    ; cntl[2]                                                    ; cntl[3]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.788 ns               ;
; 3.357 ns                               ; 53.01 MHz ( period = 18.865 ns )                    ; cntl[3]                                                    ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.651 ns               ;
; 3.432 ns                               ; 53.22 MHz ( period = 18.790 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153 ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.576 ns               ;
; 3.461 ns                               ; 53.30 MHz ( period = 18.761 ns )                    ; cntl[1]                                                    ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.547 ns               ;
; 3.530 ns                               ; 53.50 MHz ( period = 18.692 ns )                    ; cntl[4]                                                    ; cntl[4]_RTM027                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.478 ns               ;
; 3.534 ns                               ; 53.51 MHz ( period = 18.688 ns )                    ; cntl[4]                                                    ; cntl[4]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.474 ns               ;
; 3.541 ns                               ; 53.53 MHz ( period = 18.681 ns )                    ; cntl[4]_RTM027_RTM038_RTM054                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072                                ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.467 ns               ;
; 3.542 ns                               ; 53.53 MHz ( period = 18.680 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072                        ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.466 ns               ;
; 3.549 ns                               ; 53.55 MHz ( period = 18.673 ns )                    ; cntl[0]                                                    ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.459 ns               ;
; 3.559 ns                               ; 53.58 MHz ( period = 18.663 ns )                    ; cntl[2]                                                    ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.449 ns               ;
; 3.584 ns                               ; 53.65 MHz ( period = 18.638 ns )                    ; cntl[1]                                                    ; cntl[3]                                                            ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.424 ns               ;
; 3.621 ns                               ; 53.76 MHz ( period = 18.601 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153         ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.387 ns               ;
; 3.665 ns                               ; 53.89 MHz ( period = 18.557 ns )                    ; cntl[0]_RTM024                                             ; cntl[0]_RTM024_RTM035                                              ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.343 ns               ;
; 3.668 ns                               ; 53.90 MHz ( period = 18.554 ns )                    ; bclk                                                       ; bclk                                                               ; clkin45    ; clkin45  ; 22.222 ns                   ; 14.008 ns                 ; 10.340 ns               ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                                    ;            ;          ;                             ;                           ;                         ;
+----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Setup: 'clkin49'                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                  ; Actual fmax (period)                                ; From                                                       ; To                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.436 ns                               ; 51.11 MHz ( period = 19.564 ns )                    ; cntl[0]                                                    ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 11.350 ns               ;
; 0.559 ns                               ; 51.44 MHz ( period = 19.441 ns )                    ; cntl[0]                                                    ; cntl[3]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 11.227 ns               ;
; 0.682 ns                               ; 51.77 MHz ( period = 19.318 ns )                    ; cntl[0]                                                    ; cntl[2]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 11.104 ns               ;
; 0.805 ns                               ; 52.10 MHz ( period = 19.195 ns )                    ; cntl[0]                                                    ; cntl[1]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.981 ns               ;
; 0.834 ns                               ; 52.18 MHz ( period = 19.166 ns )                    ; cntl[1]                                                    ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.952 ns               ;
; 0.875 ns                               ; 52.29 MHz ( period = 19.125 ns )                    ; cntl[2]                                                    ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.911 ns               ;
; 0.998 ns                               ; 52.63 MHz ( period = 19.002 ns )                    ; cntl[2]                                                    ; cntl[3]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.788 ns               ;
; 1.135 ns                               ; 53.01 MHz ( period = 18.865 ns )                    ; cntl[3]                                                    ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.651 ns               ;
; 1.210 ns                               ; 53.22 MHz ( period = 18.790 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153 ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.576 ns               ;
; 1.239 ns                               ; 53.30 MHz ( period = 18.761 ns )                    ; cntl[1]                                                    ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.547 ns               ;
; 1.308 ns                               ; 53.50 MHz ( period = 18.692 ns )                    ; cntl[4]                                                    ; cntl[4]_RTM027                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.478 ns               ;
; 1.312 ns                               ; 53.51 MHz ( period = 18.688 ns )                    ; cntl[4]                                                    ; cntl[4]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.474 ns               ;
; 1.319 ns                               ; 53.53 MHz ( period = 18.681 ns )                    ; cntl[4]_RTM027_RTM038_RTM054                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072                                ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.467 ns               ;
; 1.320 ns                               ; 53.53 MHz ( period = 18.680 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072                        ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.466 ns               ;
; 1.327 ns                               ; 53.55 MHz ( period = 18.673 ns )                    ; cntl[0]                                                    ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.459 ns               ;
; 1.337 ns                               ; 53.58 MHz ( period = 18.663 ns )                    ; cntl[2]                                                    ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.449 ns               ;
; 1.362 ns                               ; 53.65 MHz ( period = 18.638 ns )                    ; cntl[1]                                                    ; cntl[3]                                                            ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.424 ns               ;
; 1.399 ns                               ; 53.76 MHz ( period = 18.601 ns )                    ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153         ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.387 ns               ;
; 1.443 ns                               ; 53.89 MHz ( period = 18.557 ns )                    ; cntl[0]_RTM024                                             ; cntl[0]_RTM024_RTM035                                              ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.343 ns               ;
; 1.446 ns                               ; 53.90 MHz ( period = 18.554 ns )                    ; bclk                                                       ; bclk                                                               ; clkin49    ; clkin49  ; 20.000 ns                   ; 11.786 ns                 ; 10.340 ns               ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu) ;                                                            ;                                                                    ;            ;          ;                             ;                           ;                         ;
+----------------------------------------+-----------------------------------------------------+------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Hold: 'clkin45'                                                                                                                                                                                                                                                              ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                          ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.995 ns                               ; cntl[1]                                                            ; cntl[1]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 9.345 ns                 ;
; 2.107 ns                               ; clkdivc                                                            ; clkdivc                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; -0.155 ns                  ; 1.952 ns                 ;
; 2.272 ns                               ; cntl[3]                                                            ; cntl[0]_RTM024                                                     ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 9.622 ns                 ;
; 2.454 ns                               ; cntl[3]                                                            ; cntl[3]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 9.804 ns                 ;
; 2.591 ns                               ; cntl[2]                                                            ; cntl[2]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 9.941 ns                 ;
; 2.613 ns                               ; lrclk                                                              ; lrclk                                                              ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 9.963 ns                 ;
; 2.675 ns                               ; cntl[0]                                                            ; cntl[0]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.025 ns                ;
; 2.681 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.031 ns                ;
; 2.698 ns                               ; clkdivb                                                            ; clkdivb                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; -0.155 ns                  ; 2.543 ns                 ;
; 2.707 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.057 ns                ;
; 2.730 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.080 ns                ;
; 2.744 ns                               ; cntl[0]_RTM024_RTM035                                              ; cntl[0]_RTM024_RTM035_RTM049                                       ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.094 ns                ;
; 2.788 ns                               ; cntl[0]_RTM024_RTM035_RTM049                                       ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.138 ns                ;
; 2.801 ns                               ; cntl[4]_RTM027                                                     ; cntl[4]_RTM027_RTM038                                              ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.151 ns                ;
; 2.825 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; lrclk                                                              ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.175 ns                ;
; 2.896 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122                 ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.246 ns                ;
; 2.897 ns                               ; cntl[4]_RTM027_RTM038                                              ; cntl[4]_RTM027_RTM038_RTM054                                       ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.247 ns                ;
; 2.929 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; lrclk                                                              ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.279 ns                ;
; 2.935 ns                               ; cntl[1]                                                            ; cntl[2]                                                            ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.285 ns                ;
; 2.958 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; clkin45    ; clkin45  ; 0.000 ns                   ; 7.350 ns                   ; 10.308 ns                ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu)                ;                                                                    ;            ;          ;                            ;                            ;                          ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Clock Hold: 'clkin49'                                                                                                                                                                                                                                                              ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                          ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.995 ns                               ; cntl[1]                                                            ; cntl[1]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 9.345 ns                 ;
; 2.107 ns                               ; clkdivc                                                            ; clkdivc                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; -0.155 ns                  ; 1.952 ns                 ;
; 2.272 ns                               ; cntl[3]                                                            ; cntl[0]_RTM024                                                     ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 9.622 ns                 ;
; 2.454 ns                               ; cntl[3]                                                            ; cntl[3]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 9.804 ns                 ;
; 2.591 ns                               ; cntl[2]                                                            ; cntl[2]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 9.941 ns                 ;
; 2.613 ns                               ; lrclk                                                              ; lrclk                                                              ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 9.963 ns                 ;
; 2.675 ns                               ; cntl[0]                                                            ; cntl[0]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.025 ns                ;
; 2.681 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.031 ns                ;
; 2.698 ns                               ; clkdivb                                                            ; clkdivb                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; -0.155 ns                  ; 2.543 ns                 ;
; 2.707 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.057 ns                ;
; 2.730 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.080 ns                ;
; 2.744 ns                               ; cntl[0]_RTM024_RTM035                                              ; cntl[0]_RTM024_RTM035_RTM049                                       ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.094 ns                ;
; 2.788 ns                               ; cntl[0]_RTM024_RTM035_RTM049                                       ; cntl[0]_RTM024_RTM035_RTM049_RTM065                                ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.138 ns                ;
; 2.801 ns                               ; cntl[4]_RTM027                                                     ; cntl[4]_RTM027_RTM038                                              ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.151 ns                ;
; 2.825 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122_RTM0153_RTM0187 ; lrclk                                                              ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.175 ns                ;
; 2.896 ns                               ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096                         ; cntl[4]_RTM027_RTM038_RTM054_RTM072_RTM096_RTM0122                 ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.246 ns                ;
; 2.897 ns                               ; cntl[4]_RTM027_RTM038                                              ; cntl[4]_RTM027_RTM038_RTM054                                       ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.247 ns                ;
; 2.929 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111_RTM0140_RTM0172 ; lrclk                                                              ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.279 ns                ;
; 2.935 ns                               ; cntl[1]                                                            ; cntl[2]                                                            ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.285 ns                ;
; 2.958 ns                               ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087                         ; cntl[0]_RTM024_RTM035_RTM049_RTM065_RTM087_RTM0111                 ; clkin49    ; clkin49  ; 0.000 ns                   ; 7.350 ns                   ; 10.308 ns                ;
; Timing analysis restricted to 20 rows. ; To change the limit use Settings (Assignments menu)                ;                                                                    ;            ;          ;                            ;                            ;                          ;
+----------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------+
; Slow Model tco                                                      ;
+-------+--------------+------------+---------+----------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To       ; From Clock ;
+-------+--------------+------------+---------+----------+------------+
; N/A   ; None         ; 29.982 ns  ; bclk    ; bckout2  ; clkin49    ;
; N/A   ; None         ; 29.945 ns  ; bclk    ; bckout2  ; clkin45    ;
; N/A   ; None         ; 25.794 ns  ; lrclk   ; lrckout2 ; clkin49    ;
; N/A   ; None         ; 25.757 ns  ; lrclk   ; lrckout2 ; clkin45    ;
; N/A   ; None         ; 23.872 ns  ; lrclk   ; lrckout  ; clkin49    ;
; N/A   ; None         ; 23.835 ns  ; lrclk   ; lrckout  ; clkin45    ;
; N/A   ; None         ; 22.366 ns  ; bclk    ; bckout   ; clkin49    ;
; N/A   ; None         ; 22.329 ns  ; bclk    ; bckout   ; clkin45    ;
; N/A   ; None         ; 16.209 ns  ; clkdivb ; mclk2    ; clkin49    ;
; N/A   ; None         ; 16.172 ns  ; clkdivb ; mclk2    ; clkin45    ;
; N/A   ; None         ; 14.758 ns  ; clkdiva ; mclk2    ; clkin49    ;
; N/A   ; None         ; 14.721 ns  ; clkdiva ; mclk2    ; clkin45    ;
+-------+--------------+------------+---------+----------+------------+


+--------------------------------------------------------------------+
; Slow Model tpd                                                     ;
+-------+-------------------+-----------------+------------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To      ;
+-------+-------------------+-----------------+------------+---------+
; N/A   ; None              ; 17.386 ns       ; rstin      ; bckout2 ;
; N/A   ; None              ; 14.297 ns       ; clkfsel    ; mclk2   ;
; N/A   ; None              ; 14.100 ns       ; clks1      ; mclk2   ;
; N/A   ; None              ; 11.603 ns       ; clks0      ; mclk2   ;
; N/A   ; None              ; 11.323 ns       ; clkin49    ; mclk2   ;
; N/A   ; None              ; 11.286 ns       ; clkin45    ; mclk2   ;
; N/A   ; None              ; 10.309 ns       ; rstin      ; bckout  ;
; N/A   ; None              ; 9.400 ns        ; mcu_o      ; dat_o   ;
; N/A   ; None              ; 9.333 ns        ; bckcontrol ; bckout  ;
; N/A   ; None              ; 8.289 ns        ; f3_i       ; mcu_i   ;
+-------+-------------------+-----------------+------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clkin45         ; MCLK2              ; User Pin ; 45.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clkin49         ; MCLK               ; User Pin ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                ;
+---------------------------------------------------------------------+--------------------+------+---------+-------------+
; Option                                                              ; Setting            ; From ; To      ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+---------+-------------+
; Device Name                                                         ; EPM240T100C5       ;      ;         ;             ;
; Timing Models                                                       ; Final              ;      ;         ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;         ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;         ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;         ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;         ;             ;
; Report Combined Fast/Slow Timing                                    ; On                 ;      ;         ;             ;
; fmax Requirement                                                    ; 25 MHz             ;      ;         ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;         ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;         ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;         ;             ;
; Enable Clock Latency                                                ; On                 ;      ;         ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;         ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;         ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;         ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;         ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;         ;             ;
; Number of paths to report                                           ; 20                 ;      ;         ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;         ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;         ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;         ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;         ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;         ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;         ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;         ;             ;
; Clock Settings                                                      ; MCLK2              ;      ; clkin45 ;             ;
; Clock Settings                                                      ; MCLK               ;      ; clkin49 ;             ;
+---------------------------------------------------------------------+--------------------+------+---------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Fri Jun 05 16:49:47 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off iis -c iis
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "mclk128fs~21" as buffer
    Info: Detected ripple clock "clkdivc" as buffer
    Info: Detected gated clock "mclk128fs" as buffer
    Info: Detected ripple clock "bclk" as buffer
    Info: Detected gated clock "clkin" as buffer
    Info: Detected ripple clock "clkdiva" as buffer
    Info: Detected ripple clock "clkdivb" as buffer
Info: Slack time is 15.347 ns for clock "clkin45" between source register "cntl[1]" and destination register "cntl[0]_RTM024"
    Info: Fmax is 145.45 MHz (period= 6.875 ns)
    Info: + Largest register to register requirement is 19.502 ns
        Info: + Setup relationship between source and destination is 22.222 ns
            Info: + Latch edge is 33.333 ns
                Info: Clock period of Destination clock "clkin45" is 22.222 ns with inverted offset of 11.111 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 11.111 ns
                Info: Clock period of Source clock "clkin45" is 22.222 ns with inverted offset of 11.111 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.446 ns
            Info: + Shortest clock path from clock "clkin45" to destination register is 3.174 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(0.791 ns) + CELL(0.107 ns) = 1.190 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.012 ns) + CELL(0.040 ns) = 1.242 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'mclk128fs~21'
                Info: 4: + IC(0.089 ns) + CELL(0.040 ns) = 1.371 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 5: + IC(0.418 ns) + CELL(0.349 ns) = 2.138 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 6: + IC(0.802 ns) + CELL(0.234 ns) = 3.174 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'cntl[0]_RTM024'
                Info: Total cell delay = 1.062 ns ( 33.46 % )
                Info: Total interconnect delay = 2.112 ns ( 66.54 % )
            Info: - Longest clock path from clock "clkin45" to source register is 5.620 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(0.791 ns) + CELL(0.107 ns) = 1.190 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.239 ns) + CELL(0.349 ns) = 1.778 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.272 ns) + CELL(0.349 ns) = 2.399 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(0.430 ns) + CELL(0.349 ns) = 3.178 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: 6: + IC(0.454 ns) + CELL(0.185 ns) = 3.817 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 7: + IC(0.418 ns) + CELL(0.349 ns) = 4.584 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 8: + IC(0.802 ns) + CELL(0.234 ns) = 5.620 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
                Info: Total cell delay = 2.214 ns ( 39.40 % )
                Info: Total interconnect delay = 3.406 ns ( 60.60 % )
        Info: - Micro clock to output delay of source is 0.115 ns
        Info: - Micro setup delay of destination is 0.159 ns
    Info: - Longest register to register delay is 4.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
        Info: 2: + IC(3.872 ns) + CELL(0.283 ns) = 4.155 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'cntl[0]_RTM024'
        Info: Total cell delay = 0.283 ns ( 6.81 % )
        Info: Total interconnect delay = 3.872 ns ( 93.19 % )
Info: Slack time is 13.125 ns for clock "clkin49" between source register "cntl[1]" and destination register "cntl[0]_RTM024"
    Info: Fmax is 145.45 MHz (period= 6.875 ns)
    Info: + Largest register to register requirement is 17.280 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 30.000 ns
                Info: Clock period of Destination clock "clkin49" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clkin49" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.446 ns
            Info: + Shortest clock path from clock "clkin49" to destination register is 3.256 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(0.940 ns) + CELL(0.040 ns) = 1.272 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.012 ns) + CELL(0.040 ns) = 1.324 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'mclk128fs~21'
                Info: 4: + IC(0.089 ns) + CELL(0.040 ns) = 1.453 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 5: + IC(0.418 ns) + CELL(0.349 ns) = 2.220 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 6: + IC(0.802 ns) + CELL(0.234 ns) = 3.256 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'cntl[0]_RTM024'
                Info: Total cell delay = 0.995 ns ( 30.56 % )
                Info: Total interconnect delay = 2.261 ns ( 69.44 % )
            Info: - Longest clock path from clock "clkin49" to source register is 5.702 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(0.940 ns) + CELL(0.040 ns) = 1.272 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.239 ns) + CELL(0.349 ns) = 1.860 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.272 ns) + CELL(0.349 ns) = 2.481 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(0.430 ns) + CELL(0.349 ns) = 3.260 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: 6: + IC(0.454 ns) + CELL(0.185 ns) = 3.899 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 7: + IC(0.418 ns) + CELL(0.349 ns) = 4.666 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 8: + IC(0.802 ns) + CELL(0.234 ns) = 5.702 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
                Info: Total cell delay = 2.147 ns ( 37.65 % )
                Info: Total interconnect delay = 3.555 ns ( 62.35 % )
        Info: - Micro clock to output delay of source is 0.115 ns
        Info: - Micro setup delay of destination is 0.159 ns
    Info: - Longest register to register delay is 4.155 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
        Info: 2: + IC(3.872 ns) + CELL(0.283 ns) = 4.155 ns; Loc. = LC_X5_Y1_N6; Fanout = 1; REG Node = 'cntl[0]_RTM024'
        Info: Total cell delay = 0.283 ns ( 6.81 % )
        Info: Total interconnect delay = 3.872 ns ( 93.19 % )
Info: Minimum slack time is 405 ps for clock "clkin45" between source register "clkdivc" and destination register "clkdivc"
    Info: + Shortest register to register delay is 0.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
        Info: 2: + IC(0.276 ns) + CELL(0.201 ns) = 0.477 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
        Info: Total cell delay = 0.201 ns ( 42.14 % )
        Info: Total interconnect delay = 0.276 ns ( 57.86 % )
    Info: - Smallest register to register requirement is 0.072 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clkin45" is 22.222 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clkin45" is 22.222 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkin45" to destination register is 3.063 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(0.791 ns) + CELL(0.107 ns) = 1.190 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.239 ns) + CELL(0.349 ns) = 1.778 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.272 ns) + CELL(0.349 ns) = 2.399 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(0.430 ns) + CELL(0.234 ns) = 3.063 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: Total cell delay = 1.331 ns ( 43.45 % )
                Info: Total interconnect delay = 1.732 ns ( 56.55 % )
            Info: - Shortest clock path from clock "clkin45" to source register is 3.063 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(0.791 ns) + CELL(0.107 ns) = 1.190 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.239 ns) + CELL(0.349 ns) = 1.778 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.272 ns) + CELL(0.349 ns) = 2.399 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(0.430 ns) + CELL(0.234 ns) = 3.063 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: Total cell delay = 1.331 ns ( 43.45 % )
                Info: Total interconnect delay = 1.732 ns ( 56.55 % )
        Info: - Micro clock to output delay of source is 0.115 ns
        Info: + Micro hold delay of destination is 0.187 ns
Info: Minimum slack time is 405 ps for clock "clkin49" between source register "clkdivc" and destination register "clkdivc"
    Info: + Shortest register to register delay is 0.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
        Info: 2: + IC(0.276 ns) + CELL(0.201 ns) = 0.477 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
        Info: Total cell delay = 0.201 ns ( 42.14 % )
        Info: Total interconnect delay = 0.276 ns ( 57.86 % )
    Info: - Smallest register to register requirement is 0.072 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clkin49" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clkin49" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "clkin49" to destination register is 3.145 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(0.940 ns) + CELL(0.040 ns) = 1.272 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.239 ns) + CELL(0.349 ns) = 1.860 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.272 ns) + CELL(0.349 ns) = 2.481 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(0.430 ns) + CELL(0.234 ns) = 3.145 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: Total cell delay = 1.264 ns ( 40.19 % )
                Info: Total interconnect delay = 1.881 ns ( 59.81 % )
            Info: - Shortest clock path from clock "clkin49" to source register is 3.145 ns
                Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(0.940 ns) + CELL(0.040 ns) = 1.272 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.239 ns) + CELL(0.349 ns) = 1.860 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.272 ns) + CELL(0.349 ns) = 2.481 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(0.430 ns) + CELL(0.234 ns) = 3.145 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: Total cell delay = 1.264 ns ( 40.19 % )
                Info: Total interconnect delay = 1.881 ns ( 59.81 % )
        Info: - Micro clock to output delay of source is 0.115 ns
        Info: + Micro hold delay of destination is 0.187 ns
Info: tco from clock "clkin49" to destination pin "bckout2" through register "bclk" is 10.533 ns
    Info: + Longest clock path from clock "clkin49" to source register is 4.551 ns
        Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
        Info: 2: + IC(0.940 ns) + CELL(0.040 ns) = 1.272 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
        Info: 3: + IC(0.239 ns) + CELL(0.349 ns) = 1.860 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
        Info: 4: + IC(0.272 ns) + CELL(0.349 ns) = 2.481 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
        Info: 5: + IC(0.430 ns) + CELL(0.349 ns) = 3.260 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
        Info: 6: + IC(0.454 ns) + CELL(0.185 ns) = 3.899 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
        Info: 7: + IC(0.418 ns) + CELL(0.234 ns) = 4.551 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
        Info: Total cell delay = 1.798 ns ( 39.51 % )
        Info: Total interconnect delay = 2.753 ns ( 60.49 % )
    Info: + Micro clock to output delay of source is 0.115 ns
    Info: + Longest register to pin delay is 5.867 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
        Info: 2: + IC(1.032 ns) + CELL(0.107 ns) = 1.139 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'bckout2~9'
        Info: 3: + IC(0.739 ns) + CELL(3.989 ns) = 5.867 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'bckout2'
        Info: Total cell delay = 4.096 ns ( 69.81 % )
        Info: Total interconnect delay = 1.771 ns ( 30.19 % )
Info: Longest tpd from source pin "rstin" to destination pin "bckout2" is 6.585 ns
    Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_42; Fanout = 25; PIN Node = 'rstin'
    Info: 2: + IC(1.525 ns) + CELL(0.040 ns) = 1.857 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'bckout2~9'
    Info: 3: + IC(0.739 ns) + CELL(3.989 ns) = 6.585 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'bckout2'
    Info: Total cell delay = 4.321 ns ( 65.62 % )
    Info: Total interconnect delay = 2.264 ns ( 34.38 % )
Info: Minimum tco from clock "clkin45" to destination pin "lrckout" through register "lrclk" is 4.651 ns
    Info: + Shortest clock path from clock "clkin45" to source register is 3.174 ns
        Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
        Info: 2: + IC(0.791 ns) + CELL(0.107 ns) = 1.190 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
        Info: 3: + IC(0.012 ns) + CELL(0.040 ns) = 1.242 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'mclk128fs~21'
        Info: 4: + IC(0.089 ns) + CELL(0.040 ns) = 1.371 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
        Info: 5: + IC(0.418 ns) + CELL(0.349 ns) = 2.138 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
        Info: 6: + IC(0.802 ns) + CELL(0.234 ns) = 3.174 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'lrclk'
        Info: Total cell delay = 1.062 ns ( 33.46 % )
        Info: Total interconnect delay = 2.112 ns ( 66.54 % )
    Info: + Micro clock to output delay of source is 0.115 ns
    Info: + Shortest register to pin delay is 1.362 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y1_N4; Fanout = 3; REG Node = 'lrclk'
        Info: 2: + IC(0.668 ns) + CELL(0.694 ns) = 1.362 ns; Loc. = PIN_52; Fanout = 0; PIN Node = 'lrckout'
        Info: Total cell delay = 0.694 ns ( 50.95 % )
        Info: Total interconnect delay = 0.668 ns ( 49.05 % )
Info: Shortest tpd from source pin "f3_i" to destination pin "mcu_i" is 2.707 ns
    Info: 1: + IC(0.000 ns) + CELL(0.292 ns) = 0.292 ns; Loc. = PIN_98; Fanout = 1; PIN Node = 'f3_i'
    Info: 2: + IC(1.721 ns) + CELL(0.694 ns) = 2.707 ns; Loc. = PIN_27; Fanout = 0; PIN Node = 'mcu_i'
    Info: Total cell delay = 0.986 ns ( 36.42 % )
    Info: Total interconnect delay = 1.721 ns ( 63.58 % )
Info: All timing requirements were met for fast timing model timing analysis. See Report window for more details.
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "mclk128fs~21" as buffer
    Info: Detected ripple clock "clkdivc" as buffer
    Info: Detected gated clock "mclk128fs" as buffer
    Info: Detected ripple clock "bclk" as buffer
    Info: Detected gated clock "clkin" as buffer
    Info: Detected ripple clock "clkdiva" as buffer
    Info: Detected ripple clock "clkdivb" as buffer
Info: Slack time is 2.658 ns for clock "clkin45" between source register "cntl[0]" and destination register "cntl[4]"
    Info: Fmax is 51.11 MHz (period= 19.564 ns)
    Info: + Largest register to register requirement is 14.008 ns
        Info: + Setup relationship between source and destination is 22.222 ns
            Info: + Latch edge is 33.333 ns
                Info: Clock period of Destination clock "clkin45" is 22.222 ns with inverted offset of 11.111 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 11.111 ns
                Info: Clock period of Source clock "clkin45" is 22.222 ns with inverted offset of 11.111 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -7.505 ns
            Info: + Shortest clock path from clock "clkin45" to destination register is 11.769 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(2.186 ns) + CELL(0.511 ns) = 3.829 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.334 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'mclk128fs~21'
                Info: 4: + IC(0.534 ns) + CELL(0.200 ns) = 5.068 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 5: + IC(1.108 ns) + CELL(1.294 ns) = 7.470 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 6: + IC(3.381 ns) + CELL(0.918 ns) = 11.769 ns; Loc. = LC_X5_Y1_N4; Fanout = 2; REG Node = 'cntl[4]'
                Info: Total cell delay = 4.255 ns ( 36.15 % )
                Info: Total interconnect delay = 7.514 ns ( 63.85 % )
            Info: - Longest clock path from clock "clkin45" to source register is 19.274 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(2.186 ns) + CELL(0.511 ns) = 3.829 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.669 ns) + CELL(1.294 ns) = 5.792 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.877 ns) + CELL(1.294 ns) = 7.963 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(1.260 ns) + CELL(1.294 ns) = 10.517 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: 6: + IC(1.316 ns) + CELL(0.740 ns) = 12.573 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 7: + IC(1.108 ns) + CELL(1.294 ns) = 14.975 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 8: + IC(3.381 ns) + CELL(0.918 ns) = 19.274 ns; Loc. = LC_X5_Y1_N0; Fanout = 4; REG Node = 'cntl[0]'
                Info: Total cell delay = 8.477 ns ( 43.98 % )
                Info: Total interconnect delay = 10.797 ns ( 56.02 % )
        Info: - Micro clock to output delay of source is 0.376 ns
        Info: - Micro setup delay of destination is 0.333 ns
    Info: - Longest register to register delay is 11.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N0; Fanout = 4; REG Node = 'cntl[0]'
        Info: 2: + IC(8.842 ns) + CELL(0.978 ns) = 9.820 ns; Loc. = LC_X5_Y1_N0; Fanout = 2; COMB Node = 'cntl[0]~34'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 9.943 ns; Loc. = LC_X5_Y1_N1; Fanout = 2; COMB Node = 'cntl[1]~36'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 10.066 ns; Loc. = LC_X5_Y1_N2; Fanout = 2; COMB Node = 'cntl[2]~38'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 10.189 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; COMB Node = 'cntl[3]~40'
        Info: 6: + IC(0.000 ns) + CELL(1.161 ns) = 11.350 ns; Loc. = LC_X5_Y1_N4; Fanout = 2; REG Node = 'cntl[4]'
        Info: Total cell delay = 2.508 ns ( 22.10 % )
        Info: Total interconnect delay = 8.842 ns ( 77.90 % )
Info: Slack time is 436 ps for clock "clkin49" between source register "cntl[0]" and destination register "cntl[4]"
    Info: Fmax is 51.11 MHz (period= 19.564 ns)
    Info: + Largest register to register requirement is 11.786 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 30.000 ns
                Info: Clock period of Destination clock "clkin49" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clkin49" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -7.505 ns
            Info: + Shortest clock path from clock "clkin49" to destination register is 11.806 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(2.534 ns) + CELL(0.200 ns) = 3.866 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.371 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'mclk128fs~21'
                Info: 4: + IC(0.534 ns) + CELL(0.200 ns) = 5.105 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 5: + IC(1.108 ns) + CELL(1.294 ns) = 7.507 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 6: + IC(3.381 ns) + CELL(0.918 ns) = 11.806 ns; Loc. = LC_X5_Y1_N4; Fanout = 2; REG Node = 'cntl[4]'
                Info: Total cell delay = 3.944 ns ( 33.41 % )
                Info: Total interconnect delay = 7.862 ns ( 66.59 % )
            Info: - Longest clock path from clock "clkin49" to source register is 19.311 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(2.534 ns) + CELL(0.200 ns) = 3.866 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.669 ns) + CELL(1.294 ns) = 5.829 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.877 ns) + CELL(1.294 ns) = 8.000 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(1.260 ns) + CELL(1.294 ns) = 10.554 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: 6: + IC(1.316 ns) + CELL(0.740 ns) = 12.610 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 7: + IC(1.108 ns) + CELL(1.294 ns) = 15.012 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 8: + IC(3.381 ns) + CELL(0.918 ns) = 19.311 ns; Loc. = LC_X5_Y1_N0; Fanout = 4; REG Node = 'cntl[0]'
                Info: Total cell delay = 8.166 ns ( 42.29 % )
                Info: Total interconnect delay = 11.145 ns ( 57.71 % )
        Info: - Micro clock to output delay of source is 0.376 ns
        Info: - Micro setup delay of destination is 0.333 ns
    Info: - Longest register to register delay is 11.350 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N0; Fanout = 4; REG Node = 'cntl[0]'
        Info: 2: + IC(8.842 ns) + CELL(0.978 ns) = 9.820 ns; Loc. = LC_X5_Y1_N0; Fanout = 2; COMB Node = 'cntl[0]~34'
        Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 9.943 ns; Loc. = LC_X5_Y1_N1; Fanout = 2; COMB Node = 'cntl[1]~36'
        Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 10.066 ns; Loc. = LC_X5_Y1_N2; Fanout = 2; COMB Node = 'cntl[2]~38'
        Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 10.189 ns; Loc. = LC_X5_Y1_N3; Fanout = 1; COMB Node = 'cntl[3]~40'
        Info: 6: + IC(0.000 ns) + CELL(1.161 ns) = 11.350 ns; Loc. = LC_X5_Y1_N4; Fanout = 2; REG Node = 'cntl[4]'
        Info: Total cell delay = 2.508 ns ( 22.10 % )
        Info: Total interconnect delay = 8.842 ns ( 77.90 % )
Info: Minimum slack time is 1.995 ns for clock "clkin45" between source register "cntl[1]" and destination register "cntl[1]"
    Info: + Shortest register to register delay is 9.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
        Info: 2: + IC(8.162 ns) + CELL(1.183 ns) = 9.345 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
        Info: Total cell delay = 1.183 ns ( 12.66 % )
        Info: Total interconnect delay = 8.162 ns ( 87.34 % )
    Info: - Smallest register to register requirement is 7.350 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 11.111 ns
                Info: Clock period of Destination clock "clkin45" is 22.222 ns with inverted offset of 11.111 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 11.111 ns
                Info: Clock period of Source clock "clkin45" is 22.222 ns with inverted offset of 11.111 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.505 ns
            Info: + Longest clock path from clock "clkin45" to destination register is 19.274 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(2.186 ns) + CELL(0.511 ns) = 3.829 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.669 ns) + CELL(1.294 ns) = 5.792 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.877 ns) + CELL(1.294 ns) = 7.963 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(1.260 ns) + CELL(1.294 ns) = 10.517 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: 6: + IC(1.316 ns) + CELL(0.740 ns) = 12.573 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 7: + IC(1.108 ns) + CELL(1.294 ns) = 14.975 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 8: + IC(3.381 ns) + CELL(0.918 ns) = 19.274 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
                Info: Total cell delay = 8.477 ns ( 43.98 % )
                Info: Total interconnect delay = 10.797 ns ( 56.02 % )
            Info: - Shortest clock path from clock "clkin45" to source register is 11.769 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_100; Fanout = 1; CLK Node = 'clkin45'
                Info: 2: + IC(2.186 ns) + CELL(0.511 ns) = 3.829 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.334 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'mclk128fs~21'
                Info: 4: + IC(0.534 ns) + CELL(0.200 ns) = 5.068 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 5: + IC(1.108 ns) + CELL(1.294 ns) = 7.470 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 6: + IC(3.381 ns) + CELL(0.918 ns) = 11.769 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
                Info: Total cell delay = 4.255 ns ( 36.15 % )
                Info: Total interconnect delay = 7.514 ns ( 63.85 % )
        Info: - Micro clock to output delay of source is 0.376 ns
        Info: + Micro hold delay of destination is 0.221 ns
Info: Minimum slack time is 1.995 ns for clock "clkin49" between source register "cntl[1]" and destination register "cntl[1]"
    Info: + Shortest register to register delay is 9.345 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
        Info: 2: + IC(8.162 ns) + CELL(1.183 ns) = 9.345 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
        Info: Total cell delay = 1.183 ns ( 12.66 % )
        Info: Total interconnect delay = 8.162 ns ( 87.34 % )
    Info: - Smallest register to register requirement is 7.350 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "clkin49" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clkin49" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.505 ns
            Info: + Longest clock path from clock "clkin49" to destination register is 19.311 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(2.534 ns) + CELL(0.200 ns) = 3.866 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.669 ns) + CELL(1.294 ns) = 5.829 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
                Info: 4: + IC(0.877 ns) + CELL(1.294 ns) = 8.000 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
                Info: 5: + IC(1.260 ns) + CELL(1.294 ns) = 10.554 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
                Info: 6: + IC(1.316 ns) + CELL(0.740 ns) = 12.610 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 7: + IC(1.108 ns) + CELL(1.294 ns) = 15.012 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 8: + IC(3.381 ns) + CELL(0.918 ns) = 19.311 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
                Info: Total cell delay = 8.166 ns ( 42.29 % )
                Info: Total interconnect delay = 11.145 ns ( 57.71 % )
            Info: - Shortest clock path from clock "clkin49" to source register is 11.806 ns
                Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
                Info: 2: + IC(2.534 ns) + CELL(0.200 ns) = 3.866 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
                Info: 3: + IC(0.305 ns) + CELL(0.200 ns) = 4.371 ns; Loc. = LC_X3_Y3_N4; Fanout = 1; COMB Node = 'mclk128fs~21'
                Info: 4: + IC(0.534 ns) + CELL(0.200 ns) = 5.105 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
                Info: 5: + IC(1.108 ns) + CELL(1.294 ns) = 7.507 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
                Info: 6: + IC(3.381 ns) + CELL(0.918 ns) = 11.806 ns; Loc. = LC_X5_Y1_N1; Fanout = 4; REG Node = 'cntl[1]'
                Info: Total cell delay = 3.944 ns ( 33.41 % )
                Info: Total interconnect delay = 7.862 ns ( 66.59 % )
        Info: - Micro clock to output delay of source is 0.376 ns
        Info: + Micro hold delay of destination is 0.221 ns
Info: tco from clock "clkin49" to destination pin "bckout2" through register "bclk" is 29.982 ns
    Info: + Longest clock path from clock "clkin49" to source register is 14.636 ns
        Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_1; Fanout = 1; CLK Node = 'clkin49'
        Info: 2: + IC(2.534 ns) + CELL(0.200 ns) = 3.866 ns; Loc. = LC_X3_Y3_N3; Fanout = 3; COMB Node = 'clkin'
        Info: 3: + IC(0.669 ns) + CELL(1.294 ns) = 5.829 ns; Loc. = LC_X3_Y3_N7; Fanout = 4; REG Node = 'clkdiva'
        Info: 4: + IC(0.877 ns) + CELL(1.294 ns) = 8.000 ns; Loc. = LC_X3_Y3_N6; Fanout = 4; REG Node = 'clkdivb'
        Info: 5: + IC(1.260 ns) + CELL(1.294 ns) = 10.554 ns; Loc. = LC_X4_Y3_N2; Fanout = 2; REG Node = 'clkdivc'
        Info: 6: + IC(1.316 ns) + CELL(0.740 ns) = 12.610 ns; Loc. = LC_X3_Y3_N5; Fanout = 1; COMB Node = 'mclk128fs'
        Info: 7: + IC(1.108 ns) + CELL(0.918 ns) = 14.636 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
        Info: Total cell delay = 6.872 ns ( 46.95 % )
        Info: Total interconnect delay = 7.764 ns ( 53.05 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 14.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y3_N0; Fanout = 25; REG Node = 'bclk'
        Info: 2: + IC(2.741 ns) + CELL(0.511 ns) = 3.252 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'bckout2~9'
        Info: 3: + IC(1.870 ns) + CELL(9.848 ns) = 14.970 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'bckout2'
        Info: Total cell delay = 10.359 ns ( 69.20 % )
        Info: Total interconnect delay = 4.611 ns ( 30.80 % )
Info: Longest tpd from source pin "rstin" to destination pin "bckout2" is 17.386 ns
    Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_42; Fanout = 25; PIN Node = 'rstin'
    Info: 2: + IC(4.336 ns) + CELL(0.200 ns) = 5.668 ns; Loc. = LC_X6_Y2_N5; Fanout = 1; COMB Node = 'bckout2~9'
    Info: 3: + IC(1.870 ns) + CELL(9.848 ns) = 17.386 ns; Loc. = PIN_83; Fanout = 0; PIN Node = 'bckout2'
    Info: Total cell delay = 11.180 ns ( 64.30 % )
    Info: Total interconnect delay = 6.206 ns ( 35.70 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Parallel compilation was enabled but no parallel operations were performed
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 193 megabytes
    Info: Processing ended: Fri Jun 05 16:49:48 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


