

================================================================
== Vitis HLS Report for 'convolution_6'
================================================================
* Date:           Thu Apr 20 17:58:01 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4003|     4003|  40.030 us|  40.030 us|  4003|  4003|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                           |                                                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                  Instance                                 |                             Module                             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138  |convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols  |     3997|     3997|  39.970 us|  39.970 us|  3997|  3997|       no|
        +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       2|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   10|    2572|    2243|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      97|    -|
|Register         |        -|    -|     297|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   10|    2869|    2342|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    1|       1|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |                                  Instance                                 |                             Module                             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138  |convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols  |        0|  10|  2572|  2243|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                      |                                                                |        0|  10|  2572|  2243|    0|
    +---------------------------------------------------------------------------+----------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  33|          8|    1|          8|
    |ap_done                       |   9|          2|    1|          2|
    |conv_to_pool_streams_6_write  |   9|          2|    1|          2|
    |weight_buf_address0           |  25|          6|    4|         24|
    |weight_buf_address1           |  21|          5|    4|         20|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  97|         23|   11|         56|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   7|   0|    7|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138_ap_start_reg  |   1|   0|    1|          0|
    |weight_buf_load_10_reg_193                                                              |  32|   0|   32|          0|
    |weight_buf_load_11_reg_208                                                              |  32|   0|   32|          0|
    |weight_buf_load_12_reg_213                                                              |  32|   0|   32|          0|
    |weight_buf_load_13_reg_233                                                              |  32|   0|   32|          0|
    |weight_buf_load_14_reg_238                                                              |  32|   0|   32|          0|
    |weight_buf_load_15_reg_243                                                              |  32|   0|   32|          0|
    |weight_buf_load_16_reg_248                                                              |  32|   0|   32|          0|
    |weight_buf_load_9_reg_188                                                               |  32|   0|   32|          0|
    |weight_buf_load_reg_173                                                                 |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   | 297|   0|  297|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|           convolution.6|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|           convolution.6|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|           convolution.6|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|           convolution.6|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|           convolution.6|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|           convolution.6|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|           convolution.6|  return value|
|pad_img_address0                       |  out|   10|   ap_memory|                 pad_img|         array|
|pad_img_ce0                            |  out|    1|   ap_memory|                 pad_img|         array|
|pad_img_q0                             |   in|   32|   ap_memory|                 pad_img|         array|
|pad_img_address1                       |  out|   10|   ap_memory|                 pad_img|         array|
|pad_img_ce1                            |  out|    1|   ap_memory|                 pad_img|         array|
|pad_img_q1                             |   in|   32|   ap_memory|                 pad_img|         array|
|weight_buf_address0                    |  out|    4|   ap_memory|              weight_buf|         array|
|weight_buf_ce0                         |  out|    1|   ap_memory|              weight_buf|         array|
|weight_buf_q0                          |   in|   32|   ap_memory|              weight_buf|         array|
|weight_buf_address1                    |  out|    4|   ap_memory|              weight_buf|         array|
|weight_buf_ce1                         |  out|    1|   ap_memory|              weight_buf|         array|
|weight_buf_q1                          |   in|   32|   ap_memory|              weight_buf|         array|
|biases_buf                             |   in|   32|     ap_none|              biases_buf|        scalar|
|conv_to_pool_streams_6_din             |  out|   32|     ap_fifo|  conv_to_pool_streams_6|       pointer|
|conv_to_pool_streams_6_num_data_valid  |   in|   11|     ap_fifo|  conv_to_pool_streams_6|       pointer|
|conv_to_pool_streams_6_fifo_cap        |   in|   11|     ap_fifo|  conv_to_pool_streams_6|       pointer|
|conv_to_pool_streams_6_full_n          |   in|    1|     ap_fifo|  conv_to_pool_streams_6|       pointer|
|conv_to_pool_streams_6_write           |  out|    1|     ap_fifo|  conv_to_pool_streams_6|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weight_buf_addr_9 = getelementptr i32 %weight_buf, i64 0, i64 0"   --->   Operation 8 'getelementptr' 'weight_buf_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [2/2] (2.15ns)   --->   "%weight_buf_load = load i4 %weight_buf_addr_9"   --->   Operation 9 'load' 'weight_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 2.15>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%weight_buf_addr_10 = getelementptr i32 %weight_buf, i64 0, i64 1"   --->   Operation 10 'getelementptr' 'weight_buf_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%weight_buf_addr_11 = getelementptr i32 %weight_buf, i64 0, i64 2"   --->   Operation 11 'getelementptr' 'weight_buf_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (2.15ns)   --->   "%weight_buf_load = load i4 %weight_buf_addr_9"   --->   Operation 12 'load' 'weight_buf_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 13 [2/2] (2.15ns)   --->   "%weight_buf_load_9 = load i4 %weight_buf_addr_10"   --->   Operation 13 'load' 'weight_buf_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 14 [2/2] (2.15ns)   --->   "%weight_buf_load_10 = load i4 %weight_buf_addr_11"   --->   Operation 14 'load' 'weight_buf_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%weight_buf_addr_12 = getelementptr i32 %weight_buf, i64 0, i64 3"   --->   Operation 15 'getelementptr' 'weight_buf_addr_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%weight_buf_addr_13 = getelementptr i32 %weight_buf, i64 0, i64 4"   --->   Operation 16 'getelementptr' 'weight_buf_addr_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/2] (2.15ns)   --->   "%weight_buf_load_9 = load i4 %weight_buf_addr_10"   --->   Operation 17 'load' 'weight_buf_load_9' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 18 [1/2] (2.15ns)   --->   "%weight_buf_load_10 = load i4 %weight_buf_addr_11"   --->   Operation 18 'load' 'weight_buf_load_10' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 19 [2/2] (2.15ns)   --->   "%weight_buf_load_11 = load i4 %weight_buf_addr_12"   --->   Operation 19 'load' 'weight_buf_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 20 [2/2] (2.15ns)   --->   "%weight_buf_load_12 = load i4 %weight_buf_addr_13"   --->   Operation 20 'load' 'weight_buf_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 6"   --->   Operation 21 'getelementptr' 'weight_buf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%weight_buf_addr_14 = getelementptr i32 %weight_buf, i64 0, i64 5"   --->   Operation 22 'getelementptr' 'weight_buf_addr_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/2] (2.15ns)   --->   "%weight_buf_load_11 = load i4 %weight_buf_addr_12"   --->   Operation 23 'load' 'weight_buf_load_11' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 24 [1/2] (2.15ns)   --->   "%weight_buf_load_12 = load i4 %weight_buf_addr_13"   --->   Operation 24 'load' 'weight_buf_load_12' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 25 [2/2] (2.15ns)   --->   "%weight_buf_load_13 = load i4 %weight_buf_addr_14"   --->   Operation 25 'load' 'weight_buf_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 26 [2/2] (2.15ns)   --->   "%weight_buf_load_14 = load i4 %weight_buf_addr"   --->   Operation 26 'load' 'weight_buf_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%biases_buf_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %biases_buf"   --->   Operation 27 'read' 'biases_buf_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%weight_buf_addr_15 = getelementptr i32 %weight_buf, i64 0, i64 7"   --->   Operation 28 'getelementptr' 'weight_buf_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%weight_buf_addr_16 = getelementptr i32 %weight_buf, i64 0, i64 8"   --->   Operation 29 'getelementptr' 'weight_buf_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/2] (2.15ns)   --->   "%weight_buf_load_13 = load i4 %weight_buf_addr_14"   --->   Operation 30 'load' 'weight_buf_load_13' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 31 [1/2] (2.15ns)   --->   "%weight_buf_load_14 = load i4 %weight_buf_addr"   --->   Operation 31 'load' 'weight_buf_load_14' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 32 [2/2] (2.15ns)   --->   "%weight_buf_load_15 = load i4 %weight_buf_addr_15"   --->   Operation 32 'load' 'weight_buf_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_5 : Operation 33 [2/2] (2.15ns)   --->   "%weight_buf_load_16 = load i4 %weight_buf_addr_16"   --->   Operation 33 'load' 'weight_buf_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 34 [1/2] (2.15ns)   --->   "%weight_buf_load_15 = load i4 %weight_buf_addr_15"   --->   Operation 34 'load' 'weight_buf_load_15' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 35 [1/2] (2.15ns)   --->   "%weight_buf_load_16 = load i4 %weight_buf_addr_16"   --->   Operation 35 'load' 'weight_buf_load_16' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 36 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [2/2] (0.00ns)   --->   "%call_ln0 = call void @convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %weight_buf_load, i32 %weight_buf_load_9, i32 %weight_buf_load_10, i32 %weight_buf_load_11, i32 %weight_buf_load_12, i32 %weight_buf_load_13, i32 %weight_buf_load_14, i32 %weight_buf_load_15, i32 %weight_buf_load_16, i32 %biases_buf_read, i32 %conv_to_pool_streams_6"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_6, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols, i32 %pad_img, i32 %weight_buf_load, i32 %weight_buf_load_9, i32 %weight_buf_load_10, i32 %weight_buf_load_11, i32 %weight_buf_load_12, i32 %weight_buf_load_13, i32 %weight_buf_load_14, i32 %weight_buf_load_15, i32 %weight_buf_load_16, i32 %biases_buf_read, i32 %conv_to_pool_streams_6"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [conv.cc:81]   --->   Operation 40 'ret' 'ret_ln81' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pad_img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ weight_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ biases_buf]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv_to_pool_streams_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
weight_buf_addr_9  (getelementptr) [ 00100000]
weight_buf_addr_10 (getelementptr) [ 00010000]
weight_buf_addr_11 (getelementptr) [ 00010000]
weight_buf_load    (load         ) [ 00011111]
weight_buf_addr_12 (getelementptr) [ 00001000]
weight_buf_addr_13 (getelementptr) [ 00001000]
weight_buf_load_9  (load         ) [ 00001111]
weight_buf_load_10 (load         ) [ 00001111]
weight_buf_addr    (getelementptr) [ 00000100]
weight_buf_addr_14 (getelementptr) [ 00000100]
weight_buf_load_11 (load         ) [ 00000111]
weight_buf_load_12 (load         ) [ 00000111]
biases_buf_read    (read         ) [ 00000011]
weight_buf_addr_15 (getelementptr) [ 00000010]
weight_buf_addr_16 (getelementptr) [ 00000010]
weight_buf_load_13 (load         ) [ 00000011]
weight_buf_load_14 (load         ) [ 00000011]
weight_buf_load_15 (load         ) [ 00000001]
weight_buf_load_16 (load         ) [ 00000001]
empty              (wait         ) [ 00000000]
specinterface_ln0  (specinterface) [ 00000000]
call_ln0           (call         ) [ 00000000]
ret_ln81           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pad_img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pad_img"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="biases_buf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="biases_buf"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_to_pool_streams_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_to_pool_streams_6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convolution.6_Pipeline_conv_for_rows_win_for_rows_win_for_cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="biases_buf_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="biases_buf_read/5 "/>
</bind>
</comp>

<comp id="48" class="1004" name="weight_buf_addr_9_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="1" slack="0"/>
<pin id="52" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_9/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="0"/>
<pin id="81" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf_load/1 weight_buf_load_9/2 weight_buf_load_10/2 weight_buf_load_11/3 weight_buf_load_12/3 weight_buf_load_13/4 weight_buf_load_14/4 weight_buf_load_15/5 weight_buf_load_16/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="weight_buf_addr_10_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_10/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight_buf_addr_11_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="3" slack="0"/>
<pin id="74" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_11/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="weight_buf_addr_12_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="3" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_12/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="weight_buf_addr_13_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="4" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_13/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="weight_buf_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weight_buf_addr_14_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="4" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_14/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="weight_buf_addr_15_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="4" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_15/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weight_buf_addr_16_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr_16/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="4"/>
<pin id="142" dir="0" index="3" bw="32" slack="3"/>
<pin id="143" dir="0" index="4" bw="32" slack="3"/>
<pin id="144" dir="0" index="5" bw="32" slack="2"/>
<pin id="145" dir="0" index="6" bw="32" slack="2"/>
<pin id="146" dir="0" index="7" bw="32" slack="1"/>
<pin id="147" dir="0" index="8" bw="32" slack="1"/>
<pin id="148" dir="0" index="9" bw="32" slack="0"/>
<pin id="149" dir="0" index="10" bw="32" slack="0"/>
<pin id="150" dir="0" index="11" bw="32" slack="1"/>
<pin id="151" dir="0" index="12" bw="32" slack="0"/>
<pin id="152" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="158" class="1005" name="weight_buf_addr_9_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_9 "/>
</bind>
</comp>

<comp id="163" class="1005" name="weight_buf_addr_10_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="1"/>
<pin id="165" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_10 "/>
</bind>
</comp>

<comp id="168" class="1005" name="weight_buf_addr_11_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="1"/>
<pin id="170" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_11 "/>
</bind>
</comp>

<comp id="173" class="1005" name="weight_buf_load_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="4"/>
<pin id="175" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="weight_buf_load "/>
</bind>
</comp>

<comp id="178" class="1005" name="weight_buf_addr_12_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_12 "/>
</bind>
</comp>

<comp id="183" class="1005" name="weight_buf_addr_13_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="1"/>
<pin id="185" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_13 "/>
</bind>
</comp>

<comp id="188" class="1005" name="weight_buf_load_9_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="3"/>
<pin id="190" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight_buf_load_9 "/>
</bind>
</comp>

<comp id="193" class="1005" name="weight_buf_load_10_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="3"/>
<pin id="195" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="weight_buf_load_10 "/>
</bind>
</comp>

<comp id="198" class="1005" name="weight_buf_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="1"/>
<pin id="200" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="weight_buf_addr_14_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_14 "/>
</bind>
</comp>

<comp id="208" class="1005" name="weight_buf_load_11_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="2"/>
<pin id="210" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_buf_load_11 "/>
</bind>
</comp>

<comp id="213" class="1005" name="weight_buf_load_12_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2"/>
<pin id="215" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="weight_buf_load_12 "/>
</bind>
</comp>

<comp id="218" class="1005" name="biases_buf_read_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biases_buf_read "/>
</bind>
</comp>

<comp id="223" class="1005" name="weight_buf_addr_15_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_15 "/>
</bind>
</comp>

<comp id="228" class="1005" name="weight_buf_addr_16_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="1"/>
<pin id="230" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr_16 "/>
</bind>
</comp>

<comp id="233" class="1005" name="weight_buf_load_13_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_13 "/>
</bind>
</comp>

<comp id="238" class="1005" name="weight_buf_load_14_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_14 "/>
</bind>
</comp>

<comp id="243" class="1005" name="weight_buf_load_15_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_15 "/>
</bind>
</comp>

<comp id="248" class="1005" name="weight_buf_load_16_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_load_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="22" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="48" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="62" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="84" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="101"><net_src comp="92" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="119"><net_src comp="102" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="120" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="137"><net_src comp="128" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="153"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="155"><net_src comp="56" pin="3"/><net_sink comp="138" pin=9"/></net>

<net id="156"><net_src comp="56" pin="7"/><net_sink comp="138" pin=10"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="138" pin=12"/></net>

<net id="161"><net_src comp="48" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="166"><net_src comp="62" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="171"><net_src comp="70" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="176"><net_src comp="56" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="181"><net_src comp="84" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="186"><net_src comp="92" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="191"><net_src comp="56" pin="7"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="138" pin=3"/></net>

<net id="196"><net_src comp="56" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="201"><net_src comp="102" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="206"><net_src comp="110" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="211"><net_src comp="56" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="138" pin=5"/></net>

<net id="216"><net_src comp="56" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="138" pin=6"/></net>

<net id="221"><net_src comp="42" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="138" pin=11"/></net>

<net id="226"><net_src comp="120" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="231"><net_src comp="128" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="236"><net_src comp="56" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="138" pin=7"/></net>

<net id="241"><net_src comp="56" pin="7"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="138" pin=8"/></net>

<net id="246"><net_src comp="56" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="138" pin=9"/></net>

<net id="251"><net_src comp="56" pin="7"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="138" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pad_img | {}
	Port: weight_buf | {}
	Port: conv_to_pool_streams_6 | {6 7 }
 - Input state : 
	Port: convolution.6 : pad_img | {6 7 }
	Port: convolution.6 : weight_buf | {1 2 3 4 5 6 }
	Port: convolution.6 : biases_buf | {5 }
	Port: convolution.6 : conv_to_pool_streams_6 | {}
  - Chain level:
	State 1
		weight_buf_load : 1
	State 2
		weight_buf_load_9 : 1
		weight_buf_load_10 : 1
	State 3
		weight_buf_load_11 : 1
		weight_buf_load_12 : 1
	State 4
		weight_buf_load_13 : 1
		weight_buf_load_14 : 1
	State 5
		weight_buf_load_15 : 1
		weight_buf_load_16 : 1
	State 6
		call_ln0 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 |    10   | 17.2674 |   2385  |   1634  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                         biases_buf_read_read_fu_42                        |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    10   | 17.2674 |   2385  |   1634  |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  biases_buf_read_reg_218 |   32   |
|weight_buf_addr_10_reg_163|    4   |
|weight_buf_addr_11_reg_168|    4   |
|weight_buf_addr_12_reg_178|    4   |
|weight_buf_addr_13_reg_183|    4   |
|weight_buf_addr_14_reg_203|    4   |
|weight_buf_addr_15_reg_223|    4   |
|weight_buf_addr_16_reg_228|    4   |
| weight_buf_addr_9_reg_158|    4   |
|  weight_buf_addr_reg_198 |    4   |
|weight_buf_load_10_reg_193|   32   |
|weight_buf_load_11_reg_208|   32   |
|weight_buf_load_12_reg_213|   32   |
|weight_buf_load_13_reg_233|   32   |
|weight_buf_load_14_reg_238|   32   |
|weight_buf_load_15_reg_243|   32   |
|weight_buf_load_16_reg_248|   32   |
| weight_buf_load_9_reg_188|   32   |
|  weight_buf_load_reg_173 |   32   |
+--------------------------+--------+
|           Total          |   356  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              grp_access_fu_56                             |  p0  |  10  |   4  |   40   ||    41   |
|                              grp_access_fu_56                             |  p2  |   8  |   0  |    0   ||    33   |
| grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 |  p9  |   2  |  32  |   64   ||    9    |
| grp_convolution_6_Pipeline_conv_for_rows_win_for_rows_win_for_cols_fu_138 |  p10 |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                   |      |      |      |   168  ||  6.894  ||    92   |
|---------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |   17   |  2385  |  1634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   92   |
|  Register |    -   |    -   |   356  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   24   |  2741  |  1726  |
+-----------+--------+--------+--------+--------+
