<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_AA486C21-46D4-464B-8F4F-57C10235084B"><title>Minimize DLVR Input Power Planesâ€™ Exposure</title><body><section id="SECTION_F6FB7EF0-8FF6-45AC-B880-3C22FC196CD6"><p>It is recommended that the DLVR input power plane (VCCCORE) size be minimized on surface layers while considering PI requirements. Refer to power integrity requirement for resistance and VR sense feedback recommendations. </p></section></body></topic>