
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035214                       # Number of seconds simulated
sim_ticks                                 35214160476                       # Number of ticks simulated
final_tick                               564778540413                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141820                       # Simulator instruction rate (inst/s)
host_op_rate                                   186338                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2355191                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920000                       # Number of bytes of host memory used
host_seconds                                 14951.72                       # Real time elapsed on the host
sim_insts                                  2120452466                       # Number of instructions simulated
sim_ops                                    2786079976                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       444928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       864896                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1312896                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1209088                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1209088                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3476                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         6757                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10257                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9446                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9446                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36349                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12634917                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     24561029                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                37283183                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36349                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50889                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              87238                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          34335278                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               34335278                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          34335278                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36349                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12634917                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50889                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     24561029                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               71618462                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                84446429                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30994141                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25424821                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2013670                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13074147                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096811                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3163607                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87287                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32004799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170048536                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30994141                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15260418                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36569396                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10790629                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6190860                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15661150                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808168                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83510095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.503215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.337650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46940699     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3649760      4.37%     60.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198143      3.83%     64.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3434184      4.11%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3032482      3.63%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1574899      1.89%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024873      1.23%     75.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2698987      3.23%     78.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17956068     21.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83510095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.367027                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.013685                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33673285                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5769061                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34781512                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       547638                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8738590                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5076261                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6496                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201746439                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51035                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8738590                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35331404                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2325454                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       743619                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33636073                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2734947                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194932431                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        10145                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1715828                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       746254                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           35                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270662302                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    908975405                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    908975405                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102403038                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33758                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17734                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7236904                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19253657                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10023051                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       239618                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3098345                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183848052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33747                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147730645                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281925                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60975804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186338009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1703                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83510095                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.769015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910977                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29342907     35.14%     35.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17849211     21.37%     56.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11918520     14.27%     70.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7618811      9.12%     79.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7562414      9.06%     88.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4433192      5.31%     94.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3379455      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       749065      0.90%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       656520      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83510095                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1085465     69.98%     69.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            39      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        204186     13.16%     83.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       261321     16.85%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121533129     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012425      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15726312     10.65%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8442757      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147730645                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.749401                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1551011                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010499                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    380804317                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244858653                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143580858                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149281656                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262485                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7041528                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          447                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1066                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2281378                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8738590                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1598900                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       156110                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183881799                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       310573                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19253657                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10023051                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17725                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        112190                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6639                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1066                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1228908                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1129988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358896                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145146507                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14786061                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584134                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22985165                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579364                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8199104                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.718800                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143727632                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143580858                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93670318                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261650971                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.700260                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357997                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61462945                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2038389                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74771505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.637280                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.175511                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29464818     39.41%     39.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20451625     27.35%     66.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8379947     11.21%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4289283      5.74%     83.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3680716      4.92%     88.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810930      2.42%     91.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1990136      2.66%     93.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008178      1.35%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3695872      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74771505                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3695872                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           254960498                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376516598                       # The number of ROB writes
system.switch_cpus0.timesIdled                  37079                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 936334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.844464                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.844464                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.184183                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.184183                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655319122                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196930193                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189167744                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                84446429                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30932270                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27044284                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1955160                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15489683                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14877790                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2221564                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        61875                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36458497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172122417                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30932270                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17099354                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35432232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9592776                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3756504                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         17972766                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       776080                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83273741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.378963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47841509     57.45%     57.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1751757      2.10%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3216992      3.86%     63.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3013183      3.62%     67.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4968824      5.97%     73.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5159615      6.20%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1224165      1.47%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          920073      1.10%     81.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15177623     18.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83273741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.366295                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.038244                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37586889                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3636516                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34291011                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       138468                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7620856                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3365854                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5636                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192554884                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1381                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7620856                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39158627                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1083594                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       444399                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32835114                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2131150                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     187483452                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        749965                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       823222                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    248875576                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    853335032                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    853335032                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    162231733                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        86643818                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22091                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10801                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5776586                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     28851628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6268041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       102926                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1844856                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177452398                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21588                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149857298                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       197591                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53110536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    145740192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83273741                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.799574                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.843787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28557669     34.29%     34.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15637894     18.78%     53.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13464068     16.17%     69.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8369390     10.05%     79.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8780436     10.54%     89.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5166324      6.20%     96.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2274393      2.73%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       605160      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       418407      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83273741                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590046     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        188938     21.23%     87.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       110926     12.46%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    117520663     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1180315      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10790      0.01%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     25804008     17.22%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5341522      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149857298                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774584                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             889910                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005938                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    384075834                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230584969                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144986864                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150747208                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367311                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8182229                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          951                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          448                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1529272                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7620856                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         537980                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        52213                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177473990                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208375                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     28851628                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6268041                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10800                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32850                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          448                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1042537                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1151171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2193708                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147066089                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     24807685                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2791205                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30016827                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22235043                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5209142                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741531                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145149235                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144986864                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89115747                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217403233                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716909                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.409910                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109018588                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123821819                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     53652815                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1960343                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75652885                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.636710                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.326034                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     34475152     45.57%     45.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16164295     21.37%     66.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9052078     11.97%     78.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3061304      4.05%     82.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2924022      3.87%     86.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1212720      1.60%     88.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3273814      4.33%     92.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       949116      1.25%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4540384      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75652885                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109018588                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123821819                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25408165                       # Number of memory references committed
system.switch_cpus1.commit.loads             20669396                       # Number of loads committed
system.switch_cpus1.commit.membars              10788                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19392051                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108083584                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1672078                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4540384                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           248587135                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          362576859                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1172688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109018588                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123821819                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109018588                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.774606                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.774606                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.290979                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.290979                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       680363624                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      189988416                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      198542763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21576                       # number of misc regfile writes
system.l20.replacements                          3486                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                         1178740                       # Total number of references to valid blocks.
system.l20.sampled_refs                         69022                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.077743                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43903.451600                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.997521                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1813.248774                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           159.344324                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         19649.957780                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.669914                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000153                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.027668                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002431                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.299835                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        91731                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  91731                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           42616                       # number of Writeback hits
system.l20.Writeback_hits::total                42616                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        91731                       # number of demand (read+write) hits
system.l20.demand_hits::total                   91731                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        91731                       # number of overall hits
system.l20.overall_hits::total                  91731                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3476                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3486                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3476                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3486                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3476                       # number of overall misses
system.l20.overall_misses::total                 3486                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst       765965                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    327507832                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      328273797                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst       765965                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    327507832                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       328273797                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst       765965                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    327507832                       # number of overall miss cycles
system.l20.overall_miss_latency::total      328273797                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95207                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95217                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        42616                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            42616                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95207                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95217                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95207                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95217                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.036510                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.036611                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.036510                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.036611                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.036510                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.036611                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 94219.744534                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 94169.190189                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 94219.744534                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 94169.190189                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 76596.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 94219.744534                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 94169.190189                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3466                       # number of writebacks
system.l20.writebacks::total                     3466                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3476                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3486                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3476                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3486                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3476                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3486                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst       691924                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    301486875                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    302178799                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst       691924                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    301486875                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    302178799                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst       691924                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    301486875                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    302178799                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.036510                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.036611                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.036510                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.036611                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.036510                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.036611                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69192.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 86733.853567                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 86683.533850                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 69192.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 86733.853567                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 86683.533850                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 69192.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 86733.853567                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 86683.533850                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          6771                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          342876                       # Total number of references to valid blocks.
system.l21.sampled_refs                         72307                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.741948                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        37509.347301                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.836170                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3468.381308                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst           173.285448                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         24371.149773                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.572347                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000211                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.052923                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002644                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.371874                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        47070                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47071                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           20788                       # number of Writeback hits
system.l21.Writeback_hits::total                20788                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        47070                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47071                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        47070                       # number of overall hits
system.l21.overall_hits::total                  47071                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         6757                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 6771                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         6757                       # number of demand (read+write) misses
system.l21.demand_misses::total                  6771                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         6757                       # number of overall misses
system.l21.overall_misses::total                 6771                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1741441                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    630818478                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      632559919                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1741441                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    630818478                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       632559919                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1741441                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    630818478                       # number of overall miss cycles
system.l21.overall_miss_latency::total      632559919                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        53827                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              53842                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        20788                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            20788                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        53827                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               53842                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        53827                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              53842                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125532                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.125757                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125532                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.125757                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125532                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.125757                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 124388.642857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 93357.773864                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 93421.934574                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 124388.642857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 93357.773864                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 93421.934574                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 124388.642857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 93357.773864                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 93421.934574                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5980                       # number of writebacks
system.l21.writebacks::total                     5980                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         6757                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            6771                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         6757                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             6771                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         6757                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            6771                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1631896                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    578452824                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    580084720                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1631896                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    578452824                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    580084720                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1631896                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    578452824                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    580084720                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125532                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.125757                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125532                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.125757                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125532                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.125757                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       116564                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85607.936066                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 85671.942106                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       116564                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 85607.936066                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 85671.942106                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       116564                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 85607.936066                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 85671.942106                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997519                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015668800                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846670.545455                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997519                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15661139                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15661139                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15661139                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15661139                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15661139                       # number of overall hits
system.cpu0.icache.overall_hits::total       15661139                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       927286                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       927286                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       927286                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       927286                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       927286                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15661150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15661150                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15661150                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15661150                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15661150                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15661150                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 84298.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 84298.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 84298.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       775965                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       775965                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       775965                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77596.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77596.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95207                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191894432                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95463                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2010.144580                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.490817                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.509183                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11630239                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11630239                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709410                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709410                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16939                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16939                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19339649                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19339649                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19339649                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19339649                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       349152                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       349152                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          115                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          115                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       349267                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        349267                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       349267                       # number of overall misses
system.cpu0.dcache.overall_misses::total       349267                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8763731074                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8763731074                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7295883                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7295883                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8771026957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8771026957                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8771026957                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8771026957                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11979391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11979391                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16939                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19688916                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19688916                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19688916                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19688916                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029146                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029146                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.017739                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017739                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.017739                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017739                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 25100.045464                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25100.045464                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 63442.460870                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63442.460870                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25112.670126                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25112.670126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25112.670126                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25112.670126                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        42616                       # number of writebacks
system.cpu0.dcache.writebacks::total            42616                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       253945                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       253945                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       254060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       254060                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       254060                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       254060                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95207                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95207                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95207                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95207                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95207                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1218134455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1218134455                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1218134455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1218134455                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1218134455                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1218134455                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007948                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004836                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004836                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004836                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004836                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12794.589211                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12794.589211                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12794.589211                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12794.589211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12794.589211                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12794.589211                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.835974                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929438738                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1714831.619926                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.835974                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023776                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868327                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     17972748                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       17972748                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     17972748                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        17972748                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     17972748                       # number of overall hits
system.cpu1.icache.overall_hits::total       17972748                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2370865                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2370865                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2370865                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2370865                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2370865                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2370865                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     17972766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     17972766                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     17972766                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     17972766                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     17972766                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     17972766                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 131714.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 131714.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 131714.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 131714.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 131714.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 131714.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1760115                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1760115                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1760115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1760115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1760115                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1760115                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       117341                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       117341                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       117341                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       117341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       117341                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       117341                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 53827                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232265988                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54083                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4294.621008                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.451176                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.548824                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829887                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170113                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22558023                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22558023                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4717173                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4717173                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10800                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10800                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10788                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10788                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27275196                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27275196                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27275196                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27275196                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138006                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138006                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138006                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138006                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138006                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138006                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   5706734561                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   5706734561                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   5706734561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   5706734561                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   5706734561                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   5706734561                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22696029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22696029                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4717173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4717173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10788                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27413202                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27413202                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27413202                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27413202                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006081                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006081                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005034                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005034                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005034                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005034                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41351.351108                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41351.351108                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41351.351108                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41351.351108                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41351.351108                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41351.351108                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20788                       # number of writebacks
system.cpu1.dcache.writebacks::total            20788                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        84179                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        84179                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        84179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        84179                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        84179                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        84179                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        53827                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        53827                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        53827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        53827                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        53827                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        53827                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    952495915                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    952495915                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    952495915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    952495915                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    952495915                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    952495915                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002372                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001964                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001964                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17695.504394                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17695.504394                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17695.504394                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17695.504394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17695.504394                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17695.504394                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
