$date
	Fri Aug 27 18:42:14 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module intro_tb $end
$var wire 1 ! B $end
$var reg 1 " A $end
$scope module DUT $end
$var wire 1 " A $end
$var wire 1 ! B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#20
1!
1"
#40
0!
0"
#60
