<!doctype html>
<html lang="en">
<head>
  <meta charset="utf-8">
  <title>Yuchen He – Computer Architecture</title>
  <meta name="viewport" content="width=device-width, initial-scale=1">
  <meta name="description"
        content="Yuchen He, M.S. student in Computer Engineering at UCSB. Research in computer architecture, hardware/software co-design, and memory hierarchy for graph workloads.">
  <link rel="stylesheet" href="styles.css">
</head>
<body>
<div class="container">
  <!-- Header / Basic Info -->
  <header class="header">
    <div class="profile">
      <!-- 如果你上传了头像到 images/profile.jpg 就把注释去掉 -->
      <!-- <img src="images/profile.jpg" alt="Photo of Yuchen He" class="profile-photo"> -->
      <div class="profile-text">
        <h1 class="name">Yuchen He</h1>
        <p class="title">M.S. Student, Computer Engineering<br>University of California, Santa Barbara</p>
        <p class="highlight">
          Research interests: computer architecture, hardware/software co-design, memory hierarchy,
          address translation for graph workloads, static analysis for SoC data movement.
        </p>
        <p class="contact">
          Email: <a href="mailto:yuchenhe@ucsb.edu">yuchenhe@ucsb.edu</a> ·
          GitHub: <a href="https://github.com/Yuchen-He1" target="_blank">Yuchen-He1</a>
          <!-- 如果你把 CV 上传为 cv.pdf 放在仓库根目录，可以打开下面这一行 -->
          <!-- · <a href="cv.pdf" target="_blank">CV (PDF)</a> -->
        </p>
      </div>
    </div>
  </header>

  <!-- Research Interests -->
  <section class="section" id="research-interests">
    <h2>Research Interests</h2>
    <ul>
      <li>Computer architecture and memory hierarchy design</li>
      <li>Hardware/software co-design for domain-specific workloads</li>
      <li>TLB and virtual memory optimization for graph applications</li>
      <li>Static analysis for SoC data movement and protocol compatibility</li>
      <li>Data-level parallelism extraction and acceleration metadata for hardware offload</li>
    </ul>
  </section>

  <!-- Research Experience (从 CV 精简来的) -->
  <section class="section" id="research">
    <h2>Research</h2>

    <div class="entry">
      <h3>Pinning Hot Pages to the STLB for Fast Address Translation in Graph Applications</h3>
      <p class="meta">
        M.S. research · July 2025 – Present · Advisors: Prof. Jonathan Balkind (UCSB), Prof. Juan Luis Aragón (UMU)
      </p>
      <p>
        Studying TLB behavior and address-translation bottlenecks in graph workloads using ChampSim.
        Identifying persistent STLB misses on hot pages due to limited capacity, and designing an oracle-based
        page-pinning mechanism and a prototype L3-TLB to reduce page-table walks and translation latency.
      </p>
    </div>

    <div class="entry">
      <h3>Static Analyzer for Protocol Compatibility Checking in Heterogeneous SoCs</h3>
      <p class="meta">
        Research with Prof. Jonathan Balkind · March 2025 – June 2025
      </p>
      <p>
        Built a libclang-based static analysis tool to infer device–driver memory-access ranges for protocol validation.
        Extracted I/O primitives, traced call graphs, and derived access widths and regions to enable automated
        cross-protocol compatibility checking, supporting Matchmaker for heterogeneous SoC integration.
      </p>
    </div>

    <div class="entry">
      <h3>Static Analyzer for General-Purpose Data-Level Parallelism in HW/SW Co-design</h3>
      <p class="meta">
        B.S. thesis with Prof. Xianfeng Li (M.U.S.T.) · July 2022 – May 2024
      </p>
      <p>
        Investigated automatic extraction of data-level parallelism (DLP) opportunities in RISC-V assembly.
        Developed a static analyzer to detect data dependencies, build control-flow and producer–consumer graphs in
        hot loops, and reschedule instructions to remove dependencies and memory conflicts. Embedded acceleration
        metadata into ELF binaries to enable hardware-side execution.
      </p>
    </div>
  </section>

  <!-- Publications（简洁静态版本） -->
  <section class="section" id="publications">
    <h2>Publications</h2>
    <ul>
      <li>
        <strong>Y. He</strong>, B. Parhami.
        “Implementing Parallel Counters Based on Sorting Networks.”
        <em>IEEE IEMCON 2025</em>.
      </li>
      <li>
        Y. Aghamohammadi, W. Xu, P. Jain, V. Seenivasan,
        <strong>Y. He</strong>, B. Asperheim, Z. D. Sisco, J. Balkind.
        “Matchmaker: Protocol Compatibility Checking for Heterogeneous SoCs.”
        Submitted to <em>DAC 2026</em>.
      </li>
    </ul>
  </section>

  <!-- Teaching & Service -->
  <section class="section" id="teaching">
    <h2>Teaching & Service</h2>

    <div class="entry">
      <h3>Teaching Assistant, ECE 154A – Introduction to Computer Architecture</h3>
      <p class="meta">UC Santa Barbara · Sep 2025 – Present</p>
      <p>
        Lead discussion sections and office hours on RISC-V assembly, stack operations,
        single-cycle CPU design, and virtual memory. Support students in debugging and deepening their understanding
        of fundamental computer architecture concepts.
      </p>
    </div>

    <div class="entry">
      <h3>Teaching Assistant, ECE 184 – Introduction to Video Game Development</h3>
      <p class="meta">UC Santa Barbara · March 2025 – June 2025</p>
      <p>
        Hosted weekly mentoring sessions and provided feedback on game design and implementation.
        Helped students with Unity debugging and project development.
      </p>
    </div>
  </section>

  <!-- Basic Info (Education + a bit of background) -->
  <section class="section" id="bio">
    <h2>Background</h2>

    <h3>Education</h3>
    <ul>
      <li>
        <strong>M.S. in Computer Engineering</strong>, University of California, Santa Barbara  
        September 2024 – Present  
        Prospective thesis: <em>Memory Hierarchy Optimization for Graph Applications</em>.
      </li>
      <li>
        <strong>B.S. in Computer Science</strong>, Macau University of Science and Technology  
        September 2020 – June 2024 · Dean’s Honor List (Top 10%)
        <br>
        Thesis: <em>Data-Level Parallelism Pattern Analysis and Extraction in Program Inner-Loops</em>.
      </li>
    </ul>

    <h3>Skills</h3>
    <p>
      <strong>Programming:</strong> C, C++, Python, Bash, RISC-V Assembly<br>
      <strong>Hardware/Tools:</strong> Verilog, PyRTL, Cocotb, ChampSim, Vivado, Verilator<br>
      <strong>Software/Tools:</strong> Git, GDB, Linux, libclang, GAP Benchmark Suite, CI/CD, LaTeX
    </p>
  </section>

  <footer class="footer">
    <p>&copy; <span id="year"></span> Yuchen He</p>
  </footer>
</div>

<script>
  // 自动填充当前年份
  document.getElementById('year').textContent = new Date().getFullYear();
</script>
</body>
</html>
