8f1fe39ded72 ("drm/i915/dp_mst: Configure MST after the link parameters are reset")
b2013783c445 ("drm/i915/display: Cache adpative sync caps to use it later")
73afc1e2fd1d ("drm/i915/dp_mst: Enable link training fallback for MST")
9eb4aab86a87 ("drm/i915/dp: Sanitize intel_dp_get_link_train_fallback_values()")
dd1eae474e4e ("drm/i915/dp: Move link train fallback to intel_dp_link_training.c")
6a03100200dd ("drm/i915/dp: Move link train params to a substruct in intel_dp")
5a5bdc17a2fc ("drm/i915/display: Send vrr vsync params whne vrr is enabled")
1676ecd303ac ("drm/i915: Compute CMRR and calculate vtotal")
5922f45329cd ("drm/i915/display: Compute vrr vsync params")
06173340336c ("drm/i915: Define and compute Transcoder CMRR registers")
6eb82761887a ("drm/i915: Separate VRR related register definitions")
fc8fc81cb830 ("drm/i915: Update indentation for VRR registers and bits")
15438b325987 ("drm/i915/alpm: Add compute config for lobf")
8bdbde7c4c84 ("drm/i915/alpm: Move alpm related code to a new file")
dd73925e3b84 ("drm/i915/alpm: Move alpm parameters from intel_psr")
30dee753ca0a ("drm/i915/psr: LunarLake PSR2_CTL[IO Wake Lines] is 6 bits wide")
45430e7b7c8d ("drm/i915/psr: LunarLake IO and Fast Wake time line count maximums are 68")
ba7cf33f233e ("drm/i915/psr: Rename psr2_enabled as sel_update_enabled")
1e52db8a439b ("drm/i915/psr: Rename has_psr2 as has_sel_update")
deac76110108 ("drm/i915: pass dev_priv explicitly to TRANS_VRR_VSYNC")
