// Seed: 3999785035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always disable id_5;
  assign id_2 = id_5;
endmodule
module module_1 (
    input wor id_0
    , id_26,
    output wire id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input wand id_7,
    input tri id_8,
    input wand id_9,
    input wand id_10,
    input uwire id_11,
    output tri0 id_12,
    input supply1 id_13,
    output wand id_14,
    input wand id_15,
    input supply0 id_16,
    output tri1 id_17,
    input tri1 id_18,
    input tri id_19,
    output uwire id_20,
    output wand id_21,
    input uwire id_22,
    input wand id_23,
    output tri1 id_24
);
  assign id_1 = id_18;
  and (
      id_21,
      id_16,
      id_7,
      id_10,
      id_3,
      id_15,
      id_22,
      id_0,
      id_8,
      id_13,
      id_6,
      id_11,
      id_4,
      id_23,
      id_19,
      id_18,
      id_2,
      id_26
  );
  module_0(
      id_26, id_26, id_26, id_26
  );
endmodule
