$date
	Wed Mar 11 18:53:50 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_add_tb $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module f $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#10
1!
0"
0%
0$
1#
#20
0!
0#
#40
1!
1#
#50
