[
    {
        "type": "text",
        "text": "10.1 A Pipelined Processor ",
        "text_level": 1,
        "page_idx": 413
    },
    {
        "type": "text",
        "text": "Let us quickly review where, we are. ",
        "page_idx": 413
    },
    {
        "type": "text",
        "text": "Way Point 7 ",
        "text_level": 1,
        "page_idx": 413
    },
    {
        "type": "text",
        "text": "1. We have designed a processor with five main stages \u2013 IF, OF, EX, MA, and RW.   \n2. We have designed a detailed data path and control path for the hardwired implementation of our processor.   \n3. We introduced a microprogram-based implementation of our processor in Section 9.4, and we designed a detailed data path and control path for it. ",
        "page_idx": 413
    },
    {
        "type": "text",
        "text": "Now, our aim is to make our processor fast and efficient. For this we focus on the hardwired implementation of our processor. We exclude microprogrammed processors from our discussion because we are explicitly looking for high performance, and flexibility/ reconfigurability are not important criteria for us in this section. Let us begin by pointing out some problems with the design of the hardwired processor as presented in Section 9.2. ",
        "page_idx": 413
    }
]