<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_u_dma_axi32_wrap_u_dma_axi32_dma_axi32_dual_core_dma_axi32_core0_top_dma_axi32_core0_dma_axi32_core0_arbiter_rdContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000072.htm">tb_top</a>/<a href="z000401.htm">u_dma_axi32_wrap</a>/<a href="z000667.htm">u_dma_axi32</a>/<a href="z000872.htm">dma_axi32_dual_core</a>/<a href="z001769.htm">dma_axi32_core0_top</a>/<a href="z001945.htm">dma_axi32_core0</a>/<a href="z002576.htm">dma_axi32_core0_arbiter_rd</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#87" z="advance_next" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#81" z="ch_go" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#82" z="ch_go_d" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#84" z="ch_go_high" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#80" z="ch_go_high_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#85" z="ch_go_next" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#77" z="ch_go_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#78" z="ch_go_pre_d" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#83" z="ch_go_top" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#79" z="ch_go_top_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#68" z="ch_last_pre" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/ch_num_pre[0]" lnk="__HDL_srcfile_10.htm#88"" z="ch_num_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/ch_num_pre[1]" lnk="__HDL_srcfile_10.htm#88"" z="ch_num_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/ch_num_pre[2]" lnk="__HDL_srcfile_10.htm#88"" z="ch_num_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#66" z="current_active[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#67" z="current_ready_only" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#86" z="hold_d" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#76" z="in_prog" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0[0]" lnk="__HDL_srcfile_10.htm#91"" z="next_ch_num0[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0[1]" lnk="__HDL_srcfile_10.htm#91"" z="next_ch_num0[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0[2]" lnk="__HDL_srcfile_10.htm#91"" z="next_ch_num0[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre2[0]" lnk="__HDL_srcfile_10.htm#90"" z="next_ch_num0_pre2[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre2[1]" lnk="__HDL_srcfile_10.htm#90"" z="next_ch_num0_pre2[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre2[2]" lnk="__HDL_srcfile_10.htm#90"" z="next_ch_num0_pre2[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre2[3]" lnk="__HDL_srcfile_10.htm#90"" z="next_ch_num0_pre2[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre[0]" lnk="__HDL_srcfile_10.htm#89"" z="next_ch_num0_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre[1]" lnk="__HDL_srcfile_10.htm#89"" z="next_ch_num0_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre[2]" lnk="__HDL_srcfile_10.htm#89"" z="next_ch_num0_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num0_pre[3]" lnk="__HDL_srcfile_10.htm#89"" z="next_ch_num0_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1[0]" lnk="__HDL_srcfile_10.htm#94"" z="next_ch_num1[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1[1]" lnk="__HDL_srcfile_10.htm#94"" z="next_ch_num1[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1[2]" lnk="__HDL_srcfile_10.htm#94"" z="next_ch_num1[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre2[0]" lnk="__HDL_srcfile_10.htm#93"" z="next_ch_num1_pre2[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre2[1]" lnk="__HDL_srcfile_10.htm#93"" z="next_ch_num1_pre2[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre2[2]" lnk="__HDL_srcfile_10.htm#93"" z="next_ch_num1_pre2[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre2[3]" lnk="__HDL_srcfile_10.htm#93"" z="next_ch_num1_pre2[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre[0]" lnk="__HDL_srcfile_10.htm#92"" z="next_ch_num1_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre[1]" lnk="__HDL_srcfile_10.htm#92"" z="next_ch_num1_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre[2]" lnk="__HDL_srcfile_10.htm#92"" z="next_ch_num1_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num1_pre[3]" lnk="__HDL_srcfile_10.htm#92"" z="next_ch_num1_pre[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num_pre[0]" lnk="__HDL_srcfile_10.htm#95"" z="next_ch_num_pre[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num_pre[1]" lnk="__HDL_srcfile_10.htm#95"" z="next_ch_num_pre[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/dma_axi32_core0/dma_axi32_core0_arbiter_rd/next_ch_num_pre[2]" lnk="__HDL_srcfile_10.htm#95"" z="next_ch_num_pre[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#71" z="next_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#72" z="next_ready0" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#73" z="next_ready1" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#75" z="prio_high_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#74" z="prio_top_ready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_10.htm#70" z="ready" h1="0" h2="0" c="R" p="0.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
