vhdl xil_defaultlib  \
"../../../bd/design1/ip/design1_axi_bram_ctrl_0_0/sim/design1_axi_bram_ctrl_0_0.vhd" \
"../../../bd/design1/ip/design1_axi_smc_0/bd_0/ip/ip_1/sim/bd_f176_psr_aclk_0.vhd" \
"../../../bd/design1/ip/design1_rst_ps7_0_50M_0/sim/design1_rst_ps7_0_50M_0.vhd" \

nosort
