# 50daysRTLcode
WELCOME TO MY 50DAYSOFRTL

My Name is venna ashok, I mostly use Xilinx vivado  and sometimes Modelsim software for the simulation of RTL Codes. And The Synthesis is performed by using Intel Quartus Prime Software.

Here is the list of Day wise RTL Codes:

Day 1 : Full Adder Using Half Adder

Day 2 : Ripple Carry Adder

Day 3: Full Subtractor Using Half Subtractor

Day 4: 5 Full Adder cum Full subtractor

Day 5: 4:1 mux

Day 6: 8:1 mux

Day 7: 16:1 mux

Day 8: 1:4 demux

Day 9: 4 bit comparator

Day 10: N-bit Comparator

Day 11: Priority Encoder

Day 12: Carry Select Adder

Day 13: Carry Look Ahead Adder

Day 14: BCD to 7segment

Day 15: 8-Bit Adder & Subtractor

Day 16: 4-Bit Multiplier

Day 17: Parity generator

Day 18: 8-Bit ALU 

Day 19: Master-Slave JK-flip_flop

Day 20: D-flip_flop

Day 21: Johnson Counter

Day 22: 4-bit_asynchronous_down counter

Day 23: Positive edge detector

Day 24: modN_upordown_counter



