<stg><name>fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="110" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %zext_ln23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln23

]]></Node>
<StgValue><ssdm name="zext_ln23_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %mul16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul16

]]></Node>
<StgValue><ssdm name="mul16_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %arg1_r_2_2_0282_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_0282_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_2_0282_reload_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %arg1_r_2_1_0281_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_0281_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_1_0281_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %arg1_r_2_0_0280_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_0_0280_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_0_0280_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %arg1_r_1_2_0278_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_0278_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_2_0278_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %arg1_r_1_1_0277_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_0277_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_1_0277_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %arg1_r_1_0_0276_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_0_0276_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_0_0276_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %arg1_r_0_0272_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_0272_reload

]]></Node>
<StgValue><ssdm name="arg1_r_0_0272_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %arg1_r_226_0274_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_226_0274_reload

]]></Node>
<StgValue><ssdm name="arg1_r_226_0274_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %arg1_r_125_0273_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_125_0273_reload

]]></Node>
<StgValue><ssdm name="arg1_r_125_0273_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %zext_ln23_cast = zext i32 %zext_ln23_read

]]></Node>
<StgValue><ssdm name="zext_ln23_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i4 1, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25:0 %i = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25:1 %icmp_ln23 = icmp_eq  i4 %i, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25:2 %br_ln23 = br i1 %icmp_ln23, void %for.inc25.split, void %VITIS_LOOP_34_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="8" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:9 %empty = sub i4 9, i4 %i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="4">
<![CDATA[
for.inc25.split:10 %zext_ln26 = zext i4 %empty

]]></Node>
<StgValue><ssdm name="zext_ln26"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc25.split:11 %mul_ln26 = mul i9 %zext_ln26, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln26"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="8" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="2" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:15 %trunc_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %mul_ln26, i32 6, i32 7

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx23.exit:0 %add_ln23 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx23.exit:1 %store_ln23 = store i4 %add_ln23, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln23"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.exit:2 %br_ln23 = br void %for.inc25

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="7" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="7" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="6" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="6" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="5" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="5" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="44" st_id="5" stage="4" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="4" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="46" st_id="6" stage="3" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="3" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="48" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="4">
<![CDATA[
for.inc25.split:3 %zext_ln22_1 = zext i4 %i

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc25.split:4 %mul_ln22 = mul i9 %zext_ln22_1, i9 22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="3" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc25.split:5 %tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln22, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="3">
<![CDATA[
for.inc25.split:6 %zext_ln22 = zext i3 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="2" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="2" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="4">
<![CDATA[
for.inc25.split:14 %empty_31 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:21 %arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_addr"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:22 %arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_1_addr"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.split:23 %arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22

]]></Node>
<StgValue><ssdm name="arr_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:24 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:25 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:26 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
VITIS_LOOP_34_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc25.split:0 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc25.split:1 %speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln22"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc25.split:2 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:7 %urem_ln22 = urem i4 %i, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln22"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="2" op_0_bw="2">
<![CDATA[
for.inc25.split:8 %trunc_ln22 = trunc i2 %urem_ln22

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="8">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="2" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.split:12 %urem_ln26 = urem i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="urem_ln26"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2">
<![CDATA[
for.inc25.split:13 %empty_30 = trunc i2 %urem_ln26

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.split:16 %phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_0272_reload_read, i32 %arg1_r_125_0273_reload_read, i32 %arg1_r_226_0274_reload_read, i32 %arg1_r_226_0274_reload_read, i2 %trunc_ln3

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.split:17 %phi_ln30_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_1_0_0276_reload_read, i32 %arg1_r_1_1_0277_reload_read, i32 %arg1_r_1_2_0278_reload_read, i32 %arg1_r_1_2_0278_reload_read, i2 %trunc_ln3

]]></Node>
<StgValue><ssdm name="phi_ln30_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc25.split:18 %phi_ln30_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_2_0_0280_reload_read, i32 %arg1_r_2_1_0281_reload_read, i32 %arg1_r_2_2_0282_reload_read, i32 %arg1_r_2_2_0282_reload_read, i2 %trunc_ln3

]]></Node>
<StgValue><ssdm name="phi_ln30_2"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="2">
<![CDATA[
for.inc25.split:19 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln, i32 %phi_ln30_1, i32 %phi_ln30_2, i2 %empty_30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
for.inc25.split:20 %zext_ln30 = zext i32 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:24 %arr_load = load i2 %arr_addr

]]></Node>
<StgValue><ssdm name="arr_load"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:25 %arr_1_load = load i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="arr_1_load"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="2">
<![CDATA[
for.inc25.split:26 %arr_2_load = load i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="arr_2_load"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
for.inc25.split:27 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.3i64.i2, i64 %arr_load, i64 %arr_1_load, i64 %arr_2_load, i2 %trunc_ln22

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc25.split:28 %shl_ln = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %mul16_read, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
for.inc25.split:29 %select_ln30 = select i1 %empty_31, i33 %zext_ln23_cast, i33 %shl_ln

]]></Node>
<StgValue><ssdm name="select_ln30"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="33">
<![CDATA[
for.inc25.split:30 %zext_ln30_1 = zext i33 %select_ln30

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:31 %mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc25.split:32 %add_ln30 = add i64 %tmp_1, i64 %mul_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc25.split:33 %switch_ln30 = switch i2 %trunc_ln22, void %arrayidx23.case.2, i2 0, void %arrayidx23.case.0, i2 1, void %arrayidx23.case.1

]]></Node>
<StgValue><ssdm name="switch_ln30"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx23.case.1:0 %store_ln30 = store i64 %add_ln30, i2 %arr_1_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.1:1 %br_ln30 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx23.case.0:0 %store_ln30 = store i64 %add_ln30, i2 %arr_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.0:1 %br_ln30 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22" val="!0"/>
<literal name="trunc_ln22" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
arrayidx23.case.2:0 %store_ln30 = store i64 %add_ln30, i2 %arr_2_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln22" val="!0"/>
<literal name="trunc_ln22" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx23.case.2:1 %br_ln30 = br void %arrayidx23.exit

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="111" name="arg1_r_125_0273_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_125_0273_reload"/></StgValue>
</port>
<port id="112" name="arg1_r_226_0274_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_226_0274_reload"/></StgValue>
</port>
<port id="113" name="arg1_r_0_0272_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_0_0272_reload"/></StgValue>
</port>
<port id="114" name="arg1_r_1_0_0276_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_0_0276_reload"/></StgValue>
</port>
<port id="115" name="arg1_r_1_1_0277_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_1_0277_reload"/></StgValue>
</port>
<port id="116" name="arg1_r_1_2_0278_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_1_2_0278_reload"/></StgValue>
</port>
<port id="117" name="arg1_r_2_0_0280_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_0_0280_reload"/></StgValue>
</port>
<port id="118" name="arg1_r_2_1_0281_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_1_0281_reload"/></StgValue>
</port>
<port id="119" name="arg1_r_2_2_0282_reload" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="arg1_r_2_2_0282_reload"/></StgValue>
</port>
<port id="120" name="arr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="121" name="arr_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="122" name="arr_2" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="123" name="mul16" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul16"/></StgValue>
</port>
<port id="124" name="zext_ln23" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln23"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="126" from="StgValue_125" to="i_1" fromId="125" toId="11">
</dataflow>
<dataflow id="128" from="_ssdm_op_Read.ap_auto.i32" to="zext_ln23_read" fromId="127" toId="12">
</dataflow>
<dataflow id="129" from="zext_ln23" to="zext_ln23_read" fromId="124" toId="12">
</dataflow>
<dataflow id="130" from="_ssdm_op_Read.ap_auto.i32" to="mul16_read" fromId="127" toId="13">
</dataflow>
<dataflow id="131" from="mul16" to="mul16_read" fromId="123" toId="13">
</dataflow>
<dataflow id="132" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_2_2_0282_reload_read" fromId="127" toId="14">
</dataflow>
<dataflow id="133" from="arg1_r_2_2_0282_reload" to="arg1_r_2_2_0282_reload_read" fromId="119" toId="14">
</dataflow>
<dataflow id="134" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_2_1_0281_reload_read" fromId="127" toId="15">
</dataflow>
<dataflow id="135" from="arg1_r_2_1_0281_reload" to="arg1_r_2_1_0281_reload_read" fromId="118" toId="15">
</dataflow>
<dataflow id="136" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_2_0_0280_reload_read" fromId="127" toId="16">
</dataflow>
<dataflow id="137" from="arg1_r_2_0_0280_reload" to="arg1_r_2_0_0280_reload_read" fromId="117" toId="16">
</dataflow>
<dataflow id="138" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_2_0278_reload_read" fromId="127" toId="17">
</dataflow>
<dataflow id="139" from="arg1_r_1_2_0278_reload" to="arg1_r_1_2_0278_reload_read" fromId="116" toId="17">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_1_0277_reload_read" fromId="127" toId="18">
</dataflow>
<dataflow id="141" from="arg1_r_1_1_0277_reload" to="arg1_r_1_1_0277_reload_read" fromId="115" toId="18">
</dataflow>
<dataflow id="142" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_1_0_0276_reload_read" fromId="127" toId="19">
</dataflow>
<dataflow id="143" from="arg1_r_1_0_0276_reload" to="arg1_r_1_0_0276_reload_read" fromId="114" toId="19">
</dataflow>
<dataflow id="144" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_0_0272_reload_read" fromId="127" toId="20">
</dataflow>
<dataflow id="145" from="arg1_r_0_0272_reload" to="arg1_r_0_0272_reload_read" fromId="113" toId="20">
</dataflow>
<dataflow id="146" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_226_0274_reload_read" fromId="127" toId="21">
</dataflow>
<dataflow id="147" from="arg1_r_226_0274_reload" to="arg1_r_226_0274_reload_read" fromId="112" toId="21">
</dataflow>
<dataflow id="148" from="_ssdm_op_Read.ap_auto.i32" to="arg1_r_125_0273_reload_read" fromId="127" toId="22">
</dataflow>
<dataflow id="149" from="arg1_r_125_0273_reload" to="arg1_r_125_0273_reload_read" fromId="111" toId="22">
</dataflow>
<dataflow id="150" from="zext_ln23_read" to="zext_ln23_cast" fromId="12" toId="23">
</dataflow>
<dataflow id="152" from="StgValue_151" to="store_ln0" fromId="151" toId="24">
</dataflow>
<dataflow id="153" from="i_1" to="store_ln0" fromId="11" toId="24">
</dataflow>
<dataflow id="154" from="i_1" to="i" fromId="11" toId="26">
</dataflow>
<dataflow id="155" from="i" to="icmp_ln23" fromId="26" toId="27">
</dataflow>
<dataflow id="157" from="StgValue_156" to="icmp_ln23" fromId="156" toId="27">
</dataflow>
<dataflow id="158" from="icmp_ln23" to="br_ln23" fromId="27" toId="28">
</dataflow>
<dataflow id="159" from="i" to="urem_ln22" fromId="26" toId="29">
</dataflow>
<dataflow id="161" from="StgValue_160" to="urem_ln22" fromId="160" toId="29">
</dataflow>
<dataflow id="162" from="StgValue_156" to="empty" fromId="156" toId="30">
</dataflow>
<dataflow id="163" from="i" to="empty" fromId="26" toId="30">
</dataflow>
<dataflow id="164" from="empty" to="zext_ln26" fromId="30" toId="31">
</dataflow>
<dataflow id="165" from="zext_ln26" to="mul_ln26" fromId="31" toId="32">
</dataflow>
<dataflow id="167" from="StgValue_166" to="mul_ln26" fromId="166" toId="32">
</dataflow>
<dataflow id="168" from="empty" to="urem_ln26" fromId="30" toId="33">
</dataflow>
<dataflow id="169" from="StgValue_160" to="urem_ln26" fromId="160" toId="33">
</dataflow>
<dataflow id="171" from="_ssdm_op_PartSelect.i2.i9.i32.i32" to="trunc_ln3" fromId="170" toId="34">
</dataflow>
<dataflow id="172" from="mul_ln26" to="trunc_ln3" fromId="32" toId="34">
</dataflow>
<dataflow id="174" from="StgValue_173" to="trunc_ln3" fromId="173" toId="34">
</dataflow>
<dataflow id="176" from="StgValue_175" to="trunc_ln3" fromId="175" toId="34">
</dataflow>
<dataflow id="177" from="i" to="add_ln23" fromId="26" toId="35">
</dataflow>
<dataflow id="178" from="StgValue_151" to="add_ln23" fromId="151" toId="35">
</dataflow>
<dataflow id="179" from="add_ln23" to="store_ln23" fromId="35" toId="36">
</dataflow>
<dataflow id="180" from="i_1" to="store_ln23" fromId="11" toId="36">
</dataflow>
<dataflow id="181" from="i" to="urem_ln22" fromId="26" toId="38">
</dataflow>
<dataflow id="182" from="StgValue_160" to="urem_ln22" fromId="160" toId="38">
</dataflow>
<dataflow id="183" from="empty" to="urem_ln26" fromId="30" toId="39">
</dataflow>
<dataflow id="184" from="StgValue_160" to="urem_ln26" fromId="160" toId="39">
</dataflow>
<dataflow id="185" from="i" to="urem_ln22" fromId="26" toId="40">
</dataflow>
<dataflow id="186" from="StgValue_160" to="urem_ln22" fromId="160" toId="40">
</dataflow>
<dataflow id="187" from="empty" to="urem_ln26" fromId="30" toId="41">
</dataflow>
<dataflow id="188" from="StgValue_160" to="urem_ln26" fromId="160" toId="41">
</dataflow>
<dataflow id="189" from="i" to="urem_ln22" fromId="26" toId="42">
</dataflow>
<dataflow id="190" from="StgValue_160" to="urem_ln22" fromId="160" toId="42">
</dataflow>
<dataflow id="191" from="empty" to="urem_ln26" fromId="30" toId="43">
</dataflow>
<dataflow id="192" from="StgValue_160" to="urem_ln26" fromId="160" toId="43">
</dataflow>
<dataflow id="193" from="i" to="urem_ln22" fromId="26" toId="44">
</dataflow>
<dataflow id="194" from="StgValue_160" to="urem_ln22" fromId="160" toId="44">
</dataflow>
<dataflow id="195" from="empty" to="urem_ln26" fromId="30" toId="45">
</dataflow>
<dataflow id="196" from="StgValue_160" to="urem_ln26" fromId="160" toId="45">
</dataflow>
<dataflow id="197" from="i" to="urem_ln22" fromId="26" toId="46">
</dataflow>
<dataflow id="198" from="StgValue_160" to="urem_ln22" fromId="160" toId="46">
</dataflow>
<dataflow id="199" from="empty" to="urem_ln26" fromId="30" toId="47">
</dataflow>
<dataflow id="200" from="StgValue_160" to="urem_ln26" fromId="160" toId="47">
</dataflow>
<dataflow id="201" from="i" to="zext_ln22_1" fromId="26" toId="48">
</dataflow>
<dataflow id="202" from="zext_ln22_1" to="mul_ln22" fromId="48" toId="49">
</dataflow>
<dataflow id="203" from="StgValue_166" to="mul_ln22" fromId="166" toId="49">
</dataflow>
<dataflow id="205" from="_ssdm_op_PartSelect.i3.i9.i32.i32" to="tmp_2" fromId="204" toId="50">
</dataflow>
<dataflow id="206" from="mul_ln22" to="tmp_2" fromId="49" toId="50">
</dataflow>
<dataflow id="207" from="StgValue_173" to="tmp_2" fromId="173" toId="50">
</dataflow>
<dataflow id="209" from="StgValue_208" to="tmp_2" fromId="208" toId="50">
</dataflow>
<dataflow id="210" from="tmp_2" to="zext_ln22" fromId="50" toId="51">
</dataflow>
<dataflow id="211" from="i" to="urem_ln22" fromId="26" toId="52">
</dataflow>
<dataflow id="212" from="StgValue_160" to="urem_ln22" fromId="160" toId="52">
</dataflow>
<dataflow id="213" from="empty" to="urem_ln26" fromId="30" toId="53">
</dataflow>
<dataflow id="214" from="StgValue_160" to="urem_ln26" fromId="160" toId="53">
</dataflow>
<dataflow id="215" from="i" to="empty_31" fromId="26" toId="54">
</dataflow>
<dataflow id="216" from="arr" to="arr_addr" fromId="120" toId="55">
</dataflow>
<dataflow id="218" from="StgValue_217" to="arr_addr" fromId="217" toId="55">
</dataflow>
<dataflow id="219" from="zext_ln22" to="arr_addr" fromId="51" toId="55">
</dataflow>
<dataflow id="220" from="arr_1" to="arr_1_addr" fromId="121" toId="56">
</dataflow>
<dataflow id="221" from="StgValue_217" to="arr_1_addr" fromId="217" toId="56">
</dataflow>
<dataflow id="222" from="zext_ln22" to="arr_1_addr" fromId="51" toId="56">
</dataflow>
<dataflow id="223" from="arr_2" to="arr_2_addr" fromId="122" toId="57">
</dataflow>
<dataflow id="224" from="StgValue_217" to="arr_2_addr" fromId="217" toId="57">
</dataflow>
<dataflow id="225" from="zext_ln22" to="arr_2_addr" fromId="51" toId="57">
</dataflow>
<dataflow id="226" from="arr_addr" to="arr_load" fromId="55" toId="58">
</dataflow>
<dataflow id="227" from="arr_1_addr" to="arr_1_load" fromId="56" toId="59">
</dataflow>
<dataflow id="228" from="arr_2_addr" to="arr_2_load" fromId="57" toId="60">
</dataflow>
<dataflow id="230" from="_ssdm_op_SpecPipeline" to="specpipeline_ln25" fromId="229" toId="61">
</dataflow>
<dataflow id="231" from="StgValue_125" to="specpipeline_ln25" fromId="125" toId="61">
</dataflow>
<dataflow id="233" from="StgValue_232" to="specpipeline_ln25" fromId="232" toId="61">
</dataflow>
<dataflow id="234" from="StgValue_232" to="specpipeline_ln25" fromId="232" toId="61">
</dataflow>
<dataflow id="235" from="StgValue_232" to="specpipeline_ln25" fromId="232" toId="61">
</dataflow>
<dataflow id="237" from="empty_3" to="specpipeline_ln25" fromId="236" toId="61">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln22" fromId="238" toId="62">
</dataflow>
<dataflow id="241" from="StgValue_240" to="speclooptripcount_ln22" fromId="240" toId="62">
</dataflow>
<dataflow id="242" from="StgValue_240" to="speclooptripcount_ln22" fromId="240" toId="62">
</dataflow>
<dataflow id="243" from="StgValue_240" to="speclooptripcount_ln22" fromId="240" toId="62">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="244" toId="63">
</dataflow>
<dataflow id="247" from="empty_11" to="specloopname_ln23" fromId="246" toId="63">
</dataflow>
<dataflow id="248" from="i" to="urem_ln22" fromId="26" toId="64">
</dataflow>
<dataflow id="249" from="StgValue_160" to="urem_ln22" fromId="160" toId="64">
</dataflow>
<dataflow id="250" from="urem_ln22" to="trunc_ln22" fromId="64" toId="65">
</dataflow>
<dataflow id="251" from="empty" to="urem_ln26" fromId="30" toId="66">
</dataflow>
<dataflow id="252" from="StgValue_160" to="urem_ln26" fromId="160" toId="66">
</dataflow>
<dataflow id="253" from="urem_ln26" to="empty_30" fromId="66" toId="67">
</dataflow>
<dataflow id="255" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="phi_ln" fromId="254" toId="68">
</dataflow>
<dataflow id="256" from="arg1_r_0_0272_reload_read" to="phi_ln" fromId="20" toId="68">
</dataflow>
<dataflow id="257" from="arg1_r_125_0273_reload_read" to="phi_ln" fromId="22" toId="68">
</dataflow>
<dataflow id="258" from="arg1_r_226_0274_reload_read" to="phi_ln" fromId="21" toId="68">
</dataflow>
<dataflow id="259" from="arg1_r_226_0274_reload_read" to="phi_ln" fromId="21" toId="68">
</dataflow>
<dataflow id="260" from="trunc_ln3" to="phi_ln" fromId="34" toId="68">
</dataflow>
<dataflow id="261" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="phi_ln30_1" fromId="254" toId="69">
</dataflow>
<dataflow id="262" from="arg1_r_1_0_0276_reload_read" to="phi_ln30_1" fromId="19" toId="69">
</dataflow>
<dataflow id="263" from="arg1_r_1_1_0277_reload_read" to="phi_ln30_1" fromId="18" toId="69">
</dataflow>
<dataflow id="264" from="arg1_r_1_2_0278_reload_read" to="phi_ln30_1" fromId="17" toId="69">
</dataflow>
<dataflow id="265" from="arg1_r_1_2_0278_reload_read" to="phi_ln30_1" fromId="17" toId="69">
</dataflow>
<dataflow id="266" from="trunc_ln3" to="phi_ln30_1" fromId="34" toId="69">
</dataflow>
<dataflow id="267" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="phi_ln30_2" fromId="254" toId="70">
</dataflow>
<dataflow id="268" from="arg1_r_2_0_0280_reload_read" to="phi_ln30_2" fromId="16" toId="70">
</dataflow>
<dataflow id="269" from="arg1_r_2_1_0281_reload_read" to="phi_ln30_2" fromId="15" toId="70">
</dataflow>
<dataflow id="270" from="arg1_r_2_2_0282_reload_read" to="phi_ln30_2" fromId="14" toId="70">
</dataflow>
<dataflow id="271" from="arg1_r_2_2_0282_reload_read" to="phi_ln30_2" fromId="14" toId="70">
</dataflow>
<dataflow id="272" from="trunc_ln3" to="phi_ln30_2" fromId="34" toId="70">
</dataflow>
<dataflow id="274" from="_ssdm_op_Mux.ap_auto.3i32.i2" to="tmp" fromId="273" toId="71">
</dataflow>
<dataflow id="275" from="phi_ln" to="tmp" fromId="68" toId="71">
</dataflow>
<dataflow id="276" from="phi_ln30_1" to="tmp" fromId="69" toId="71">
</dataflow>
<dataflow id="277" from="phi_ln30_2" to="tmp" fromId="70" toId="71">
</dataflow>
<dataflow id="278" from="empty_30" to="tmp" fromId="67" toId="71">
</dataflow>
<dataflow id="279" from="tmp" to="zext_ln30" fromId="71" toId="72">
</dataflow>
<dataflow id="280" from="arr_addr" to="arr_load" fromId="55" toId="73">
</dataflow>
<dataflow id="281" from="arr_1_addr" to="arr_1_load" fromId="56" toId="74">
</dataflow>
<dataflow id="282" from="arr_2_addr" to="arr_2_load" fromId="57" toId="75">
</dataflow>
<dataflow id="284" from="_ssdm_op_Mux.ap_auto.3i64.i2" to="tmp_1" fromId="283" toId="76">
</dataflow>
<dataflow id="285" from="arr_load" to="tmp_1" fromId="73" toId="76">
</dataflow>
<dataflow id="286" from="arr_1_load" to="tmp_1" fromId="74" toId="76">
</dataflow>
<dataflow id="287" from="arr_2_load" to="tmp_1" fromId="75" toId="76">
</dataflow>
<dataflow id="288" from="trunc_ln22" to="tmp_1" fromId="65" toId="76">
</dataflow>
<dataflow id="290" from="_ssdm_op_BitConcatenate.i33.i32.i1" to="shl_ln" fromId="289" toId="77">
</dataflow>
<dataflow id="291" from="mul16_read" to="shl_ln" fromId="13" toId="77">
</dataflow>
<dataflow id="293" from="StgValue_292" to="shl_ln" fromId="292" toId="77">
</dataflow>
<dataflow id="294" from="empty_31" to="select_ln30" fromId="54" toId="78">
</dataflow>
<dataflow id="295" from="zext_ln23_cast" to="select_ln30" fromId="23" toId="78">
</dataflow>
<dataflow id="296" from="shl_ln" to="select_ln30" fromId="77" toId="78">
</dataflow>
<dataflow id="297" from="select_ln30" to="zext_ln30_1" fromId="78" toId="79">
</dataflow>
<dataflow id="298" from="zext_ln30_1" to="mul_ln30" fromId="79" toId="80">
</dataflow>
<dataflow id="299" from="zext_ln30" to="mul_ln30" fromId="72" toId="80">
</dataflow>
<dataflow id="300" from="tmp_1" to="add_ln30" fromId="76" toId="81">
</dataflow>
<dataflow id="301" from="mul_ln30" to="add_ln30" fromId="80" toId="81">
</dataflow>
<dataflow id="302" from="trunc_ln22" to="switch_ln30" fromId="65" toId="82">
</dataflow>
<dataflow id="304" from="StgValue_303" to="switch_ln30" fromId="303" toId="82">
</dataflow>
<dataflow id="306" from="StgValue_305" to="switch_ln30" fromId="305" toId="82">
</dataflow>
<dataflow id="307" from="add_ln30" to="store_ln30" fromId="81" toId="83">
</dataflow>
<dataflow id="308" from="arr_1_addr" to="store_ln30" fromId="56" toId="83">
</dataflow>
<dataflow id="309" from="add_ln30" to="store_ln30" fromId="81" toId="85">
</dataflow>
<dataflow id="310" from="arr_addr" to="store_ln30" fromId="55" toId="85">
</dataflow>
<dataflow id="311" from="add_ln30" to="store_ln30" fromId="81" toId="87">
</dataflow>
<dataflow id="312" from="arr_2_addr" to="store_ln30" fromId="57" toId="87">
</dataflow>
<dataflow id="313" from="icmp_ln23" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="314" from="empty_31" to="StgValue_9" fromId="54" toId="9">
</dataflow>
<dataflow id="315" from="trunc_ln22" to="StgValue_9" fromId="65" toId="9">
</dataflow>
<dataflow id="316" from="icmp_ln23" to="StgValue_8" fromId="27" toId="8">
</dataflow>
</dataflows>


</stg>
