# 
# Synthesis run script generated by Vivado
# 

set_param gui.test TreeTableDev
debug::add_scope template.lib 1
set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000

create_project -in_memory -part xc7a35tcpg236-1
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir D:/Experiment/Experiment4/project_1/project_1.cache/wt [current_project]
set_property parent.project_path D:/Experiment/Experiment4/project_1/project_1.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
read_verilog -library xil_defaultlib D:/Experiment/Experiment4/project_1/project_1.srcs/sources_1/imports/lab4_1_sources/mealy_sequence_detector_3processes_template.v
read_xdc D:/Experiment/Experiment4/project_1/project_1.srcs/constrs_1/imports/lab4_1_sources/mealy_sequence_detector_3processes_basys3.xdc
set_property used_in_implementation false [get_files D:/Experiment/Experiment4/project_1/project_1.srcs/constrs_1/imports/lab4_1_sources/mealy_sequence_detector_3processes_basys3.xdc]

catch { write_hwdef -file mealy_sequence_detector_3processes.hwdef }
synth_design -top mealy_sequence_detector_3processes -part xc7a35tcpg236-1
write_checkpoint -noxdef mealy_sequence_detector_3processes.dcp
catch { report_utilization -file mealy_sequence_detector_3processes_utilization_synth.rpt -pb mealy_sequence_detector_3processes_utilization_synth.pb }
