**
```
# Course Syllabus
## Course Title: Advanced VLSI Design
**Course Code:** EE 432
**Credits:** 3
**Semester:** Fall 2024
**Instructor:** Dr. Eleanor Vance
**Contact:** eleanor.vance@university.edu
**Office Hours:** Tuesdays and Thursdays 2:00 PM - 3:30 PM, or by appointment

### Course Description:
This course provides an in-depth exploration of advanced Very Large Scale Integration (VLSI) design techniques. Students will delve into the principles of CMOS circuit design, logic synthesis, and physical design, with a strong emphasis on low-power design methodologies. The course will cover various aspects of VLSI design, including timing analysis, power analysis, and design for testability, culminating in practical projects utilizing industry-standard design tools.

### Prerequisites:
EE 331 (Digital Electronics), EE 332 (Analog Electronics) or equivalent.

### Learning Objectives:
1.  Analyze and design CMOS logic gates and complex circuits.
2.  Implement logic synthesis and optimization techniques for performance and power efficiency.
3.  Evaluate different physical design methodologies, including placement, routing, and floorplanning.
4.  Apply timing analysis techniques to ensure circuit functionality and performance.
5.  Implement low-power design strategies at the circuit and system levels.
6.  Design and simulate VLSI circuits using industry-standard design tools.
7.  Present and defend design choices in a professional manner.

### Required Textbooks:
- Neil H. E. Weste and David Harris, *CMOS VLSI Design: A Circuits and Systems Perspective*, 4th Edition, Pearson, 2010 (ISBN: 978-0321547743)

### Recommended Readings:
- Anantha Chandrakasan, Robert W. Brodersen, *Low Power CMOS Design*, IEEE Press, 1998.
- "Power Analysis and Optimization in VLSI Design" *IEEE Transactions on VLSI Systems*, Various Issues.

### Weekly Schedule:
**Week 1: Introduction to Advanced VLSI Design**
- Topics: Course overview, review of basic VLSI concepts, design methodologies, and trends.
- Readings: Weste & Harris, Chapter 1
- Activities: Introduction to design tools (Cadence/Synopsys), discussion on design flow.
- Due: N/A

**Week 2: CMOS Device Physics and Modeling**
- Topics: Review of MOSFET operation, I-V characteristics, device modeling.
- Readings: Weste & Harris, Chapter 2
- Activities: SPICE simulations of MOSFET characteristics.
- Due: Homework 1

**Week 3: CMOS Inverter Design**
- Topics: Inverter characteristics, noise margins, delay analysis.
- Readings: Weste & Harris, Chapter 3
- Activities: Lab 1: Inverter design and simulation.
- Due: N/A

**Week 4: Combinational Logic Design**
- Topics: Static and dynamic logic, pass transistor logic, and transmission gates.
- Readings: Weste & Harris, Chapter 4
- Activities: Design of combinational logic circuits using different logic styles.
- Due: Homework 2

**Week 5: Logic Synthesis and Optimization**
- Topics: Boolean algebra, logic minimization, and technology mapping.
- Readings: Weste & Harris, Chapter 5
- Activities: Introduction to logic synthesis tools, optimization techniques.
- Due: N/A

**Week 6: Sequential Logic Design**
- Topics: Latches and flip-flops, timing analysis, and clocking strategies.
- Readings: Weste & Harris, Chapter 6
- Activities: Design of sequential circuits, simulation of flip-flops.
- Due: Homework 3

**Week 7: Midterm Exam**
- Topics: Covers all topics from Weeks 1-6
- Readings: Review all assigned readings
- Activities: Exam
- Due: Midterm Exam

**Week 8: Arithmetic Building Blocks**
- Topics: Adders, multipliers, and arithmetic circuits.
- Readings: Weste & Harris, Chapter 7
- Activities: Design and simulation of adders and multipliers.
- Due: N/A

**Week 9: Memory Design**
- Topics: SRAM, DRAM, and memory architecture.
- Readings: Weste & Harris, Chapter 8
- Activities: Introduction to memory design concepts.
- Due: Homework 4

**Week 10: Physical Design: Placement and Floorplanning**
- Topics: Placement algorithms, floorplanning techniques, and interconnect analysis.
- Readings: Weste & Harris, Chapter 9
- Activities: Introduction to layout tools, placement and floorplanning exercises.
- Due: N/A

**Week 11: Physical Design: Routing**
- Topics: Routing algorithms, clock distribution, and power distribution.
- Readings: Weste & Harris, Chapter 10
- Activities: Routing exercises using layout tools.
- Due: Homework 5

**Week 12: Timing Analysis**
- Topics: Static timing analysis, delay calculation, and clock skew.
- Readings: Weste & Harris, Chapter 11
- Activities: Timing analysis of designed circuits.
- Due: N/A

**Week 13: Power Analysis and Optimization**
- Topics: Power dissipation sources, low-power design techniques.
- Readings: Weste & Harris, Chapter 12, Chandrakasan & Brodersen (selected chapters)
- Activities: Lab 2: Low-power design implementation and simulations.
- Due: N/A

**Week 14: Design for Testability**
- Topics: Fault modeling, testing strategies, and scan design.
- Readings: Weste & Harris, Chapter 13
- Activities: Introduction to testability techniques.
- Due: Homework 6

**Week 15: Project Presentations**
- Topics: Student project presentations.
- Readings: N/A
- Activities: Presentations and peer review.
- Due: Project Presentations

**Week 16: Final Exam**
- Topics: Comprehensive exam covering all course topics.
- Readings: Review all assigned readings
- Activities: Final Exam
- Due: Final Exam

### Assessment Breakdown:
- Midterm Exam: 25%
- Final Exam: 30%
- Projects: 30% (Includes design, simulation, and presentation)
- Homework Assignments: 15%

### Grading Scale:
A: 90-100%
B: 80-89%
C: 70-79%
D: 60-69%
F: Below 60%
```