$date
	Mon Dec 30 02:48:14 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ms
$end
$scope module testbench $end
$var wire 1 ! fail $end
$var wire 4 " value [3:0] $end
$var reg 1 # tb_clk $end
$var reg 1 $ tb_rst $end
$scope module my_sample_inst $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 4 % cnt [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
1$
0#
b0 "
0!
$end
#5
1#
#10
0#
0$
#15
b1 "
b1 %
1#
#20
0#
#25
b10 "
b10 %
1#
#30
0#
#35
b11 "
b11 %
1#
#40
0#
#45
b100 "
b100 %
1#
#50
0#
#55
b101 "
b101 %
1#
#60
0#
#65
b110 "
b110 %
1#
#70
0#
#75
b111 "
b111 %
1#
#80
0#
#83
b0 "
b0 %
0!
1$
#85
1#
#90
0#
#94
0$
#95
b1 "
b1 %
1#
#100
0#
#105
b10 "
b10 %
1#
#110
0#
#115
b11 "
b11 %
1#
#120
0#
#125
b100 "
b100 %
1#
#130
0#
#135
b101 "
b101 %
1#
#140
0#
#145
b110 "
b110 %
1#
#150
0#
#155
b111 "
b111 %
1#
#160
0#
#165
b1000 "
b1000 %
1#
#170
0#
#175
b1001 "
b1001 %
1#
#180
0#
#185
b1010 "
b1010 %
1#
#190
0#
#195
b1011 "
b1011 %
1#
#200
0#
#205
b1100 "
b1100 %
1#
#210
0#
#215
b1101 "
b1101 %
1#
#220
0#
#225
b1110 "
b1110 %
1#
#228
b0 "
b0 %
0!
1$
#230
0#
#235
1#
#240
0#
#245
1#
#250
0#
#255
1#
#260
0#
#265
1#
#270
0#
#275
1#
#280
0#
#285
b1 "
b1 %
1#
0$
#290
0#
#295
b10 "
b10 %
1#
#300
0#
#305
b11 "
b11 %
1#
#310
0#
#315
b100 "
b100 %
1#
#320
0#
#325
b101 "
b101 %
1#
#330
0#
#335
b110 "
b110 %
1#
#340
0#
#345
b111 "
b111 %
1#
#350
0#
#355
b1000 "
b1000 %
1#
#360
0#
#365
b1001 "
b1001 %
1#
#370
0#
#375
b1010 "
b1010 %
1#
#380
0#
#385
b1011 "
b1011 %
1#
#390
0#
#395
b1100 "
b1100 %
1#
#400
0#
#405
b1101 "
b1101 %
1#
#410
0#
#415
b1110 "
b1110 %
1#
#420
0#
#425
b1111 "
b1111 %
1#
#430
0#
#435
b0 "
b0 %
1#
#440
0#
#445
b1 "
b1 %
1#
#450
0#
#455
b10 "
b10 %
1#
#460
0#
#465
b11 "
b11 %
1#
#470
0#
#475
b100 "
b100 %
1#
#480
0#
#485
b101 "
b101 %
1#
