INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado/PUF_Project/Ring_Oscillator/Ring_Oscillator.sim/sim_1/synth/timing/xsim/ring_oscillator_wrapper_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_oscillator
INFO: [VRFC 10-311] analyzing module ring_oscillator_util_vector_logic_0_0
INFO: [VRFC 10-311] analyzing module ring_oscillator_util_vector_logic_0_2
INFO: [VRFC 10-311] analyzing module ring_oscillator_util_vector_logic_0_3
INFO: [VRFC 10-311] analyzing module ring_oscillator_util_vector_logic_2_0
INFO: [VRFC 10-311] analyzing module ring_oscillator_wrapper
INFO: [VRFC 10-311] analyzing module glbl
