FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0+
/*
 *	Driver for Broadcom 63xx SOCs integrated PHYs
 */
#include "bcm-phy-lib.h"
#include <linux/module.h>
#include <linux/phy.h>
/* bench 3713.3.0 a33fd1ff17e7 */
/* bench 3713.3.1 9f5e01af7387 */
/* bench 3713.3.2 f25945fa1417 */
/* bench 3713.3.3 58d0934d7a7e */
/* bench 3713.3.4 0190e9ec35f4 */
#define MII_BCM63XX_IR_DUPLEX	0x0800	/* duplex changed */
#define MII_BCM63XX_IR_SPEED	0x0400	/* speed changed */
#define MII_BCM63XX_IR_LINK	0x0200	/* link changed */
#define MII_BCM63XX_IR_GMASK	0x0100	/* global interrupt mask */

MODULE_DESCRIPTION("Broadcom 63xx internal PHY driver");
MODULE_AUTHOR("Maxime Bizon <mbizon@freebox.fr>");
MODULE_LICENSE("GPL");

static int bcm63xx_config_intr(struct phy_device *phydev)
{
	int reg, err;

	reg = phy_read(phydev, MII_BCM63XX_IR);
	if (reg < 0)
		return reg;

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED) {
		err = bcm_phy_ack_intr(phydev);
		if (err)
			return err;

		reg &= ~MII_BCM63XX_IR_GMASK;
		err = phy_write(phydev, MII_BCM63XX_IR, reg);
	} else {
		reg |= MII_BCM63XX_IR_GMASK;
		err = phy_write(phydev, MII_BCM63XX_IR, reg);
		if (err)
			return err;

		err = bcm_phy_ack_intr(phydev);
	}

	return err;
}

static int bcm63xx_config_init(struct phy_device *phydev)
{
/* bench 2100.5.0 f2ba3821f7ab */
/* bench 2100.5.1 9e6b2c10c050 */
/* bench 2100.5.2 aec8854e6f06 */
/* bench 2100.5.3 38bf173ede82 */
/* bench 2100.5.4 5317ce31e103 */
/* bench 2100.5.5 29e828ef34bc */
/* bench 2100.5.6 013aff7b8554 */
/* bench 2100.5.7 5d714723c814 */
/* bench 2100.5.8 d0ad1d743bb9 */
/* bench 2100.5.9 ee9524ccddf8 */
/* bench 2100.5.10 3dc1b944da9a */
/* bench 2100.5.11 0b198a82d7fd */

	/* ASYM_PAUSE bit is marked RO in datasheet, so don't cheat */
	linkmode_set_bit(ETHTOOL_LINK_MODE_Pause_BIT, phydev->supported);

	reg = phy_read(phydev, MII_BCM63XX_IR);
	if (reg < 0)
		return reg;

	/* Mask interrupts globally.  */
/* bench 23236.4.0 724806baff07 */
/* bench 23236.4.1 8a00821cd480 */
/* bench 23236.4.2 114921aadb0d */
/* bench 23236.4.3 df623d626531 */
/* bench 23236.4.4 c9eb98e9c85b */
/* bench 23236.4.5 4461921b1edc */
/* bench 23236.4.6 c3d405424652 */
/* bench 23236.4.7 f28d097e2938 */
/* bench 23236.4.8 3721cb5ae410 */
/* bench 23236.4.9 e82da441234c */
/* bench 23236.4.10 587bd91b045e */
/* bench 23236.4.11 3a284b1ef047 */
/* bench 23236.4.12 3b0e6ffb4246 */
/* bench 23236.4.13 8d6068248501 */
/* bench 23236.4.14 9fc719804c06 */
	reg |= MII_BCM63XX_IR_GMASK;
	err = phy_write(phydev, MII_BCM63XX_IR, reg);
	if (err < 0)
		return err;

	/* Unmask events we are interested in  */
	reg = ~(MII_BCM63XX_IR_DUPLEX |
		MII_BCM63XX_IR_SPEED |
		MII_BCM63XX_IR_LINK) |
		MII_BCM63XX_IR_EN;
	return phy_write(phydev, MII_BCM63XX_IR, reg);
}

static struct phy_driver bcm63xx_driver[] = {
{
	.phy_id		= 0x00406000,
	.phy_id_mask	= 0xfffffc00,
	.name		= "Broadcom BCM63XX (1)",
	/* PHY_BASIC_FEATURES */
	.flags		= PHY_IS_INTERNAL,
	.config_init	= bcm63xx_config_init,
	.config_intr	= bcm63xx_config_intr,
	.handle_interrupt = bcm_phy_handle_interrupt,
}, {
	/* same phy as above, with just a different OUI */
	.phy_id		= 0x002bdc00,
	.phy_id_mask	= 0xfffffc00,
	.name		= "Broadcom BCM63XX (2)",
	/* PHY_BASIC_FEATURES */
	.flags		= PHY_IS_INTERNAL,
	.config_init	= bcm63xx_config_init,
	.config_intr	= bcm63xx_config_intr,
	.handle_interrupt = bcm_phy_handle_interrupt,
} };

module_phy_driver(bcm63xx_driver);

static struct mdio_device_id __maybe_unused bcm63xx_tbl[] = {
	{ 0x00406000, 0xfffffc00 },
	{ 0x002bdc00, 0xfffffc00 },
	{ }
};

MODULE_DEVICE_TABLE(mdio, bcm63xx_tbl);
