From 5caa6414b0f4a7639294482e61c100fa1f743db7 Mon Sep 17 00:00:00 2001
From: Jing Xiang <jing.xiang@intel.com>
Date: Mon, 21 Mar 2016 18:54:59 +0800
Subject: [PATCH 3/4] 3gx: fix build problem after rebase

Change-Id: If689c7a44d9af8a054e2b2674ea545cc4067328e
Signed-off-by: Jing Xiang <jing.xiang@intel.com>
---
 .../make/sf_3gx_soc/board_sf_3gx/makeoptions.mk    |    1 +
 .../make/sf_3gx_soc/flag_dependencies.xml          |   19 +
 .../mem/scatterfile/SF_3GX/4096_ram_layout.xml     |   24 +
 .../mem/scatterfile/SF_3GX/mem_static_cfg.h        |  330 ++++++
 .../mem/scatterfile/SF_3GX/memory_map_def.h        |    1 +
 .../SF_3GX/memory_map_description_def.h            |    3 +
 .../mem/scatterfile/SF_3GX/modem_sw                |    7 +
 .../mem/scatterfile/SF_3GX/modem_sw.prg            |  Bin 0 -> 3292 bytes
 .../mem/scatterfile/SF_3GX/modem_sw_es2            |    7 +
 .../mem/scatterfile/SF_3GX/modem_sw_vmm            |    7 +
 .../mem/scatterfile/SF_3GX/modem_sw_vmm.prg        |  Bin 0 -> 3292 bytes
 .../mem/scatterfile/SF_3GX/modem_sw_vmm_es2        |    7 +
 .../mem/scatterfile/SF_3GX/partition.xml           |   40 +
 .../scatterfile/sf_3gx_soc/mem_static_chip_cfg.h   |  120 ++
 .../mem/scatterfile/sf_3gx_soc/register_layout.scf |  501 +++++++++
 .../scatterfile/sf_3gx_soc/register_layout_es1.scf |  509 +++++++++
 mhw_drv_src/security/fus/src/sf_3gx_soc            |    1 +
 system-build/configs/common/sf_3gx-platform.config |   15 +
 .../configs/sf_3gx/common-sf_3gx-driver.config     |   36 +
 .../configs/sf_3gx/common-sf_3gx-stt.config        |  378 +++++++
 system-build/configs/sf_3gx/sf_3gx-driver.config   |  223 ++++
 system-build/configs/sf_3gx/sf_3gx-mex.config      |  404 +++++++
 system-build/configs/sf_3gx/sf_3gx-stt.config      |  935 ++++++++++++++++
 system-build/configs/sf_3gx/sf_3gx.config          | 1150 ++++++++++++++++++++
 system-build/configs/sf_3gx/sf_3gx.makeoptions.mk  |  515 +++++++++
 25 files changed, 5233 insertions(+)
 create mode 100644 mhw_drv_src/memory_management/make/sf_3gx_soc/board_sf_3gx/makeoptions.mk
 create mode 100644 mhw_drv_src/memory_management/make/sf_3gx_soc/flag_dependencies.xml
 create mode 100644 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/4096_ram_layout.xml
 create mode 100755 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/mem_static_cfg.h
 create mode 100644 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_def.h
 create mode 100644 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_description_def.h
 create mode 100755 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw
 create mode 100644 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw.prg
 create mode 100755 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_es2
 create mode 100755 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm
 create mode 100644 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm.prg
 create mode 100755 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm_es2
 create mode 100644 mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/partition.xml
 create mode 100644 mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/mem_static_chip_cfg.h
 create mode 100755 mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout.scf
 create mode 100755 mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout_es1.scf
 create mode 120000 mhw_drv_src/security/fus/src/sf_3gx_soc
 create mode 100644 system-build/configs/common/sf_3gx-platform.config
 create mode 100644 system-build/configs/sf_3gx/common-sf_3gx-driver.config
 create mode 100644 system-build/configs/sf_3gx/common-sf_3gx-stt.config
 create mode 100644 system-build/configs/sf_3gx/sf_3gx-driver.config
 create mode 100644 system-build/configs/sf_3gx/sf_3gx-mex.config
 create mode 100644 system-build/configs/sf_3gx/sf_3gx-stt.config
 create mode 100644 system-build/configs/sf_3gx/sf_3gx.config
 create mode 100644 system-build/configs/sf_3gx/sf_3gx.makeoptions.mk

diff --git a/mhw_drv_src/memory_management/make/sf_3gx_soc/board_sf_3gx/makeoptions.mk b/mhw_drv_src/memory_management/make/sf_3gx_soc/board_sf_3gx/makeoptions.mk
new file mode 100644
index 0000000..97faf92
--- /dev/null
+++ b/mhw_drv_src/memory_management/make/sf_3gx_soc/board_sf_3gx/makeoptions.mk
@@ -0,0 +1 @@
+include ${GLOBALPATH}/mhw_drv_src/memory_management/make/sf_3g_soc/board_sf_3g/makeoptions.mk
diff --git a/mhw_drv_src/memory_management/make/sf_3gx_soc/flag_dependencies.xml b/mhw_drv_src/memory_management/make/sf_3gx_soc/flag_dependencies.xml
new file mode 100644
index 0000000..596267b
--- /dev/null
+++ b/mhw_drv_src/memory_management/make/sf_3gx_soc/flag_dependencies.xml
@@ -0,0 +1,19 @@
+<?xml version="1.0" encoding="us-ascii"?> 
+
+<sofia_3g>
+  <element name="Flag defines">
+  <flags name="MOBILEVISOR_CONFIG" depends_on="VMM_MOBILEVISOR" />
+  <flags name="MOBILEVISOR" depends_on="VMM_MOBILEVISOR" />
+  
+  <flags name="SECURE_VM" depends_on="VMM_MOBILEVISOR" />
+
+  <flags name="BOOT_IMG" depends_on="VMM_MOBILEVISOR and not STANDALONE_VMODEM" />
+  <flags name="COMBO_RECOVERY" depends_on="VMM_MOBILEVISOR" />
+  <flags name="COMBO_RECOVERY_MIRROR" depends_on="VMM_MOBILEVISOR" />
+
+  <flags name="LINUX_NVM_FS" depends_on="VMM_MOBILEVISOR" />
+  <flags name="CACHE" depends_on="VMM_MOBILEVISOR" />
+  <flags name="SYSTEM" depends_on="VMM_MOBILEVISOR" />
+  <flags name="USERDATA" depends_on="VMM_MOBILEVISOR" />
+  </element>
+</sofia_3g>
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/4096_ram_layout.xml b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/4096_ram_layout.xml
new file mode 100644
index 0000000..5d0738e
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/4096_ram_layout.xml
@@ -0,0 +1,24 @@
+<?xml version="1.0" encoding="us-ascii"?>
+
+<!-- Element/Memory maps base address and size can be configured in this XML.
+Base - can be <addr> or Nothing
+     <addr>        - considers this address as absolute base
+     Not specified - considers the Partition ID as base (make sure the name is same as FTLE mmap ID),
+	                 else picks it from Ram_layout.xml if passed with -b option
+Size - Can be <value>, <value KB>, <value MB>
+     <value>       -  considers the absolute value in HEX
+     <value KB>    -  Value in terms of KB (1024 bytes)
+     <value KB>    -  Value in terms of MB (1048576 bytes)
+depend on - Flag dependencies of the Memory map entry can be handled using this flag_dependencies.xml with -d option
+Todo : New mmap addition i.e. Element/Memory map addition
+
+-->
+
+<sofia_3g base="0x0" size="0x40000000">
+  <element name="ram_layout">
+    <ram base="0x1D000000" size="54 MB">
+      <mmap name="CODE_IMAGE" base="0x1D000000" size="54 MB" />
+      <mmap name="MODEM_NVM_MIRROR" base="0x20478000" size="1536 KB" />
+    </ram>
+  </element>
+</sofia_3g>
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/mem_static_cfg.h b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/mem_static_cfg.h
new file mode 100755
index 0000000..21b1c64
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/mem_static_cfg.h
@@ -0,0 +1,330 @@
+// BEGIN CCCT SECTION
+/* -------------------------------------------------------------------------
+ Copyright (C) 2013-2014 Intel Mobile Communications GmbH
+ 
+      Sec Class: Intel Confidential (IC)
+ ----------------------------------------------------------------------
+ Revision Information:
+    $File name:  /mhw_drv_src/memory_management/mem/scatterfile/XMM6321_REV_1.0/mem_static_cfg.h $
+ ----------------------------------------------------------------------
+ by CCCT (0.12l)
+ ---------------------------------------------------------------------- */
+// END CCCT SECTION
+
+#if !defined(MEM_STATIC_CFG_H)
+#define MEM_STATIC_CFG_H
+
+#if defined(MEMORY_MAP_HEADER_GEN_ENABLED)
+#include "memory_map.h"
+#include "ram_layout.h"
+#else
+#include "memory_map_def.h"
+#endif
+
+#define PLATFORM_PROJECTNAME                "SoFIA 3G"
+#define MMAP_DESCRIPTION_CATEGORY           android
+
+/* ToDo: use these to support for platforms where load and execution memories are different */
+#if defined(EXPAND_LOAD_START_MACROS)
+#include <load_addrs.lds>
+#endif
+
+#define MMAP_MODEM_SW_FLASH_CS              CS_NA
+#define MMAP_MODEM_SW_FLASH_SIZE            (8192 MB)
+#define MMAP_FLASH_BLOCK_SIZE               0x200
+
+/* Default Flash write protection size of 8MB */
+#if !defined(MMAP_WRITE_PROTECT_GPSIZE_SIZE)
+   #define MMAP_WRITE_PROTECT_GPSIZE_SIZE   0x800000
+#endif
+
+// IRAM Settings
+#define MMAP_SW_IRAM_SIZE                   (0x20000)
+#define MMAP_SW_IRAM_BASE                   (0xFFF00000)
+#define MMAP_SW_ERAM_BASE                   (0x00000100) // For Bootloader placement purpose setting it to 0x0(actual base) + 0x100(random offset)
+
+#define IRAM_DATA_SIZE                      (0x8800) //34 KB
+#define IRAM_DATA_START                     (MMAP_MODEM_SW_IRAM_BASE)
+#define IRAM_CODE_START                     (MMAP_MODEM_SW_IRAM_BASE + IRAM_DATA_SIZE)
+#define IRAM_BOOTINFO_SECTION_BASE          (IRAM_DATA_START + IRAM_DATA_SIZE - 0x900)
+#define IRAM_NOCLEARDATA_SECTION_BASE       (IRAM_DATA_START + IRAM_DATA_SIZE - 0x800)
+
+#if !defined(MMAP_BCB_BASE)
+#define MMAP_BCB_BASE                        0x00000000
+#endif
+#if !defined(MMAP_BCB_SIZE)
+#define MMAP_BCB_SIZE                        0x800
+#endif
+#if defined(LOLLIPOP_PARTITION_LAYOUT)
+#define BCB_PREVIOUS_BLOCK_PARTITION_ID PARTITION_ID_FW_UPDATE
+#else
+#define BCB_PREVIOUS_BLOCK_PARTITION_ID PARTITION_ID_COMBO_RECOVERY_MIRROR
+#endif
+// ERAM Settings
+#define MMAP_MODEM_SW_EXTRAM_CS             CS0
+
+#if defined(VMM_MOBILEVISOR)
+#define MMAP_MODEM_SW_EXTRAM_SIZE           (0x2C00000) //44MB
+#define EXTRAM_DATA_SIZE                    (0x1980000) //25.5MB
+#else
+#define MMAP_MODEM_SW_EXTRAM_SIZE           (0x3600000) //54MB
+#define EXTRAM_DATA_SIZE                    (0x2380000) //36 MB
+#endif
+
+#define EXTRAM_MODEM_CODE_SIZE              (0x01280000) //18.5MB
+
+/* Should be at the end of the Physical RAM always */
+#define NO_OF_VCPU                          (1)
+#define EXTRAM_VCPU_SHARED_MEM_SIZE         (0x8000*NO_OF_VCPU) //32KB
+
+
+/* RO Regions */
+#define MODEM_EXTRAM_BASE                   (MMAP_MODEM_SW_EXTRAM_BASE + MMAP_CODE_IMAGE_BASE)
+
+#define MODEM_SW_RO_BASE                    (MODEM_EXTRAM_BASE)
+#define MMAP_MODEM_SW_FI_BASE               (MMAP_MODEM_SW_STATIC_CFG_BASE + MMAP_MODEM_SW_STATIC_CFG_SIZE)
+
+#define MMAP_FIRMWARE_IMAGE_BASE_ADDRESS    (MODEM_EXTRAM_BASE + EXTRAM_MODEM_CODE_SIZE - MMAP_FIRMWARE_IMAGE_SIZE)
+#if defined(FEAT_OPM_MEM_SECTION_FIRMWARE)
+#define MMAP_FIRMWARE_IMAGE_SIZE            (0x80000) //512KB
+#else
+#define MMAP_FIRMWARE_IMAGE_SIZE            (0x0)
+#endif
+
+/* If the NVM partition and size not coming from ram_layout.h file, hard coded here so that security team can use */
+#if !defined(RAM_CONFIG_MODEM_NVM_CALIB_PSTART) && !defined(RAM_CONFIG_MODEM_NVM_CALIB_SIZE)
+#define RAM_CONFIG_MODEM_NVM_CALIB_PSTART     0x1FA78000
+#define RAM_CONFIG_MODEM_NVM_CALIB_SIZE       0x40000
+#endif
+
+#if !defined(RAM_CONFIG_MODEM_NVM_STATIC_FIX_PSTART) && !defined(RAM_CONFIG_MODEM_NVM_STATIC_FIX_SIZE)
+#define RAM_CONFIG_MODEM_NVM_STATIC_FIX_PSTART       0x1FAB8000
+#define RAM_CONFIG_MODEM_NVM_STATIC_FIX_SIZE         0x40000
+#endif
+
+#if !defined(RAM_CONFIG_MODEM_NVM_DYNAMIC_PSTART) && !defined(RAM_CONFIG_MODEM_NVM_DYNAMIC_SIZE)
+#define RAM_CONFIG_MODEM_NVM_DYNAMIC_PSTART          0x1FAF8000
+#define RAM_CONFIG_MODEM_NVM_DYNAMIC_SIZE            0x80000
+#endif
+
+/* External RAM Noclear section base fixed as it has known for SECVM to reload on resets */
+#define EXTRAM_NOCLEAR_DATA_SECTION_SIZE    0x8000
+
+// Below RAM_CONFIG macros comes from ram_layout.xml file in android/device/intel/sofia3gr
+#if defined(NVM_PARTITION_SEGGREGATION)
+#define MMAP_NVM_STATIC_CALIB_BASE       (RAM_CONFIG_MODEM_NVM_CALIB_PSTART)
+#define MMAP_NVM_STATIC_CALIB_SIZE       (RAM_CONFIG_MODEM_NVM_CALIB_SIZE)
+#define MMAP_NVM_STATIC_FIX_BASE         (RAM_CONFIG_MODEM_NVM_STATIC_FIX_PSTART)
+#define MMAP_NVM_STATIC_FIX_SIZE         (RAM_CONFIG_MODEM_NVM_STATIC_FIX_SIZE)
+#define MMAP_NVM_DYNAMIC_BASE            (RAM_CONFIG_MODEM_NVM_DYNAMIC_PSTART)
+#define MMAP_NVM_DYNAMIC_SIZE            (RAM_CONFIG_MODEM_NVM_DYNAMIC_SIZE)
+// macros used for partition size alignment
+#define MMAP_LOAD_NVM_DYNAMIC_SIZE        0x100000
+#define MMAP_LOAD_NVM_STATIC_FIX_SIZE     0x100000
+#define MMAP_LOAD_NVM_STATIC_CALIB_SIZE   0x100000
+// macros used in mem_static_cfg.c for MMU attributes
+#define MMAP_NVM_MIRROR_SECTION_BASE     (RAM_CONFIG_MODEM_NVM_CALIB_PSTART)
+#define MMAP_NVM_MIRROR_SECTION_SIZE     (RAM_CONFIG_MODEM_NVM_CALIB_SIZE+RAM_CONFIG_MODEM_NVM_STATIC_FIX_SIZE+RAM_CONFIG_MODEM_NVM_DYNAMIC_SIZE)
+#define EXTRAM_NOCLEAR_DATA_SECTION_BASE (MMAP_NVM_STATIC_CALIB_BASE - EXTRAM_NOCLEAR_DATA_SECTION_SIZE)
+#else
+#define MMAP_NVM_MIRROR_SECTION_SIZE     (RAM_CONFIG_MODEM_NVM_MIRROR_SIZE)
+#define MMAP_NVM_MIRROR_SECTION_BASE     (RAM_CONFIG_MODEM_NVM_MIRROR_PSTART)
+#define EXTRAM_NOCLEAR_DATA_SECTION_BASE (MMAP_NVM_MIRROR_SECTION_BASE - EXTRAM_NOCLEAR_DATA_SECTION_SIZE)
+#endif /* NVM_PARTITION_SEGGREGATION */
+
+#if defined(FEAT_OPM_MEM_SECTION_CERT) 
+#if !defined(VMM_MOBILEVISOR)
+#define MMAP_CERT_SECTION_BASE              (MMAP_FIRMWARE_IMAGE_BASE_ADDRESS - MMAP_CERT_SIZE) //Size is 0x40000, set in mem_static_internal.h
+#else
+#define MMAP_CERT_SECTION_BASE              (0x0000001B) //Size is 0x40000, set in mem_static_internal.h
+#endif
+#endif
+
+#define MMAP_MODEM_SW_STATIC_CFG_SIZE       (0xA000) //40 KB
+#define LOAD_MODEM_SW_RO_REGION             (MODEM_SW_RO_BASE)
+
+/* RW Regions */
+#define MODEM_SW_RW_BASE                    (MODEM_EXTRAM_BASE + EXTRAM_MODEM_CODE_SIZE)
+#define MMAP_MODEM_SW_RW_LIMIT              (EXTRAM_DATA_SIZE)
+#define MMAP_MODEM_SW_RW_SIZE               (MMAP_MODEM_SW_RW_LIMIT - MMAP_MODEM_SW_EXTRAM_PAGETABLE_SIZE)
+#define EXTRAM_VCPU_SHARED_MEM_BASE         (MODEM_SW_RW_BASE + MMAP_MODEM_SW_RW_LIMIT - EXTRAM_VCPU_SHARED_MEM_SIZE) //32KB
+
+/* ToDo: use bit masks for section attributes, no init attribute (bit 0), bss attribute (bit 1), early init (bit 2)  are used as of now */
+#define XATTR_INIT_BITMASK                  (0x1)
+#define XATTR_BSS_BITMASK                   (0x2)
+#define XATTR_EARLY_INIT_BITMASK            (0x4)
+#define XATTR_NOINIT                        (0)
+#define XATTR_INIT                          (1)
+#define DEFAULT_XATTR                       (0x1) /* used when explicit attributes are not used */
+#define XATTR_BSS                           (2)
+#define XATTR_NOBSS                         (0)
+#define XATTR_EARLY_INIT                    (1)
+#define XATTR_NOEARLY_INIT                  (0)
+
+#if defined (FEAT_OPM_MEM_GPT_SUPPORT)
+#if defined (FEAT_OPM_MEM_BLK_NUM_REL_EMMC_END)
+ #define BOOT_PARTITION_SIZE_IN_BLOCKS          (0x0000FF)
+ #define MEM_PRG_USABLE_FLASH_SIZE              (0x80000000)   /* MAXIMUM BLOCK NUMBER (-0x0) in signed magnitude number systems */ 
+#else /* #if defined (FEAT_OPM_MEM_BLK_NUM_REL_EMMC_END) */
+  #if defined(FEAT_OPM_MEM_BOOT_PART_SIZE_8K_BLKS) /* BOOT size partition is 0x2000 (blocks) for Loren-with Hynix memory */
+    #define BOOT_PARTITION_SIZE_IN_BLOCKS          (0x2000)
+  #else                                            /* BOOT size partition is 0x1000 (blocks) for A1, A2, Loren-with Samsung memory */
+    #define BOOT_PARTITION_SIZE_IN_BLOCKS          (0x1000)
+  #endif /* #if defined(FEAT_OPM_MEM_BOOT_PART_SIZE_8K_BLKS) */
+  #if defined(_65536MBIT_FLASH) 
+    #define MEM_PRG_USABLE_FLASH_SIZE             (0xE90000) /* in Blocks */
+  #elif defined(_32768MBIT_FLASH)
+    #define MEM_PRG_USABLE_FLASH_SIZE             (0x748000)
+  #elif defined(_4096MBIT_FLASH)
+    #define MEM_PRG_USABLE_FLASH_SIZE             (0xE9000)  
+  #endif /*#if defined(_65536MBIT_FLASH) */
+#endif /* #if defined (FEAT_OPM_MEM_BLK_NUM_REL_EMMC_END) */
+#endif /* #if defined (FEAT_OPM_MEM_GPT_SUPPORT) */
+
+#if defined(UCODE_PATCH_V2)
+#define UCODE_PATCH_INPUT_PATH                    "../../../android/device/intel/sofia3g_xges2_0_ages2_svb/ucode_patch/ucode_patch.bin"
+#elif defined(UCODE_PATCH_V1)
+#define UCODE_PATCH_INPUT_PATH                    "../../../android/device/intel/sofia3g_xges1_1_ages2_svb/ucode_patch/ucode_patch.bin"
+#else
+/* No ucode patch needed */
+#endif
+
+#if defined(VMM_MOBILEVISOR)
+// userdata size dummy map to overcome build errors. Prggen has to be adopted to remove this define
+#define MMAP_USERDATA_SIZE                        (0x40000000)
+#define ANDROID_OUTPUT_DIR                        "out/target/product/sofia3g_xges1_1_ages2_svb/fls"
+#define ANDROID_OUTPUT_FLS                        FALSE
+#define MVCONFIG_BIN_INPUT_PATH                   "out/target/product/sofia3g_xges1_1_ages2_svb/vmm_build/mvconfig.bin"
+#define MOBILEVISOR_BIN_INPUT_PATH                "out/target/product/sofia3g_xges1_1_ages2_svb/vmm_build/mobilevisor/mobilevisor.bin"
+#define SECURE_VM_BIN_INPUT_PATH                  "out/target/product/sofia3g_xges1_1_ages2_svb/secvm/secvm.bin"
+#define BOOT_IMG_BIN_INPUT_PATH                   "out/target/product/sofia3g_xges1_1_ages2_svb/secvm/secvm.bin"
+
+/* USERDATA is flexible partition, LINUX_NVM_FS,PT,PGPT,SGPT,BCB are in negative */
+#if !defined(MEM_DYNAMIC_PARTITION_ID)
+#define MEM_DYNAMIC_PARTITION_ID   0x45 //USERDATA  /* flexibile partition starts from here, anything below will be in negative partition */
+#endif
+#endif
+
+#if !defined(BOOT_TYPE)
+  #if defined(FEAT_FTLE_PRGGEN)
+    #define BOOT_TYPE                            "EMMC_BOOT"
+  #elif defined(FEAT_NAND_PRGGEN)                
+    #define BOOT_TYPE                            "NAND_BOOT"
+  #else
+    #define BOOT_TYPE                            "NOR_BOOT"
+  #endif
+#endif  /* BOOT_TYPE */
+#endif  /* MEM_STATIC_CFG_H */
+
+/* -------------------------------------------------------------------------------------------------------- */
+/* Below entries will result in the below: 
+ *         1. Memory Map entry in PRG
+ *         2. Partition in PRG
+ *         3. Entry in createfls file for FLS generation only if the rule is present in mem_description_tags.h
+ */
+#if defined(MMAP_INCLUDE_MEMORYMAP) && defined(MMAP_INCLUDE_PARTITION)
+
+/* Modem partition details addition */
+#if !defined(VMM_MOBILEVISOR)
+  MMAP_ADD_MEMORYMAP_ENTRY(CODE_IMAGE, MODEM_SW_RO_BASE, MMAP_CODE_IMAGE_SIZE)
+#if defined(FEAT_OPM_MEM_SECTION_FIRMWARE)
+  MMAP_ADD_MEMORYMAP_ENTRY(DSP_IMAGE, MMAP_FIRMWARE_IMAGE_BASE_ADDRESS, MMAP_FIRMWARE_IMAGE_SIZE)  
+#endif
+#if defined(FEAT_OPM_MEM_SECTION_NVM_MIRROR) && !defined(NVM_PARTITION_DISABLE) 
+  MMAP_ADD_MEMORYMAP_ENTRY(NVM_STATIC_CALIB, MMAP_NVM_MIRROR_SECTION_BASE, MMAP_NVM_MIRROR_SECTION_SIZE)  
+#endif /* #if defined(FEAT_OPM_MEM_SECTION_NVM_MIRROR) */
+#if defined(FEAT_OPM_MEM_SECTION_CERT)
+   MMAP_ADD_MEMORYMAP_ENTRY(CERTIFICATE_DATA, MMAP_CERT_SECTION_BASE, MMAP_CERT_SIZE)
+#endif
+#endif /* VMM_MOBILEVISOR */  
+
+#if defined(VMM_MOBILEVISOR)
+  #if defined(FEAT_OPM_MEM_SECTION_NVM_MIRROR)  && !defined(NVM_PARTITION_DISABLE) 
+  #if defined(NVM_PARTITION_SEGGREGATION)
+  MMAP_ADD_MEMORYMAP_ENTRY(NVM_STATIC_CALIB, MMAP_NVM_STATIC_CALIB_BASE, MMAP_LOAD_NVM_STATIC_CALIB_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(NVM_STATIC_FIX, MMAP_NVM_STATIC_FIX_BASE, MMAP_LOAD_NVM_STATIC_FIX_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(NVM_DYNAMIC, MMAP_NVM_DYNAMIC_BASE, MMAP_LOAD_NVM_DYNAMIC_SIZE)
+  #else
+  MMAP_ADD_MEMORYMAP_ENTRY(NVM_STATIC_CALIB, MMAP_NVM_MIRROR_SECTION_BASE, MMAP_NVM_MIRROR_SECTION_SIZE)
+  #endif
+  #endif /* #if defined(FEAT_OPM_MEM_SECTION_NVM_MIRROR) */
+  #if defined(MMAP_SECURITY_IMAGE_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(SECURITY_IMAGE , MMAP_SECURITY_IMAGE_BASE, MMAP_SECURITY_IMAGE_SIZE)
+  #endif
+  MMAP_ADD_MEMORYMAP_ENTRY(LINUX_NVM_FS, MMAP_LINUX_NVM_FS_BASE, MMAP_LINUX_NVM_FS_SIZE) 
+  MMAP_ADD_MEMORYMAP_ENTRY(MOBILEVISOR_CONFIG, MMAP_MOBILEVISOR_CONFIG_BASE, MMAP_MOBILEVISOR_CONFIG_SIZE)
+  /* NVM should be in Partition 3 of GPT in Android Build. So please dont change this order */
+  MMAP_ADD_MEMORYMAP_ENTRY(CODE_IMAGE, MMAP_MOBILEVISOR_BASE, MMAP_MOBILEVISOR_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(SECURE_VM, MMAP_SECURE_VM_BASE, MMAP_SECURE_VM_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(BOOT_IMG, MMAP_BOOT_IMG_BASE, MMAP_BOOT_IMG_SIZE)
+#if defined(LOLLIPOP_PARTITION_LAYOUT)
+  MMAP_ADD_MEMORYMAP_ENTRY(RECOVERY, MMAP_RECOVERY_BASE, MMAP_RECOVERY_SIZE)
+#endif  
+  MMAP_ADD_MEMORYMAP_ENTRY(STARTUP_IMAGE, MMAP_SPLASH_SCREEN_BASE, MMAP_SPLASH_SCREEN_SIZE)
+#if defined(LOLLIPOP_PARTITION_LAYOUT)
+  MMAP_ADD_MEMORYMAP_ENTRY(FW_UPDATE, MMAP_FW_UPDATE_BASE, MMAP_FW_UPDATE_SIZE)
+#else
+  MMAP_ADD_MEMORYMAP_ENTRY(COMBO_RECOVERY, MMAP_COMBO_RECOVERY_BASE, MMAP_COMBO_RECOVERY_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(COMBO_RECOVERY_MIRROR, MMAP_COMBO_RECOVERY_MIRROR_BASE, MMAP_COMBO_RECOVERY_MIRROR_SIZE)
+#endif
+  #if defined(MMAP_USER_DISC_EXTEND4_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(USER_DISC_EXTEND4, MMAP_USER_DISC_EXTEND4_BASE, MMAP_USER_DISC_EXTEND4_SIZE) 
+  #endif
+  #if defined(MMAP_USER_DISC_EXTEND2_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(USER_DISC_EXTEND2, MMAP_USER_DISC_EXTEND2_BASE, MMAP_USER_DISC_EXTEND2_SIZE) 
+  #endif
+  #if defined(MMAP_USER_DISC_EXTEND3_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(USER_DISC_EXTEND3, MMAP_USER_DISC_EXTEND3_BASE, MMAP_USER_DISC_EXTEND3_SIZE) 
+  #endif
+  MMAP_ADD_MEMORYMAP_ENTRY(CACHE, MMAP_CACHE_BASE, MMAP_CACHE_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(SYSTEM, MMAP_SYSTEM_BASE, MMAP_SYSTEM_SIZE)
+  // USERDATA  should be the last entry to ensure that all the free blocks gets allocated for this. So please add any new partitions above only.
+  MMAP_ADD_MEMORYMAP_ENTRY(USERDATA, MMAP_USERDATA_BASE, MMAP_USERDATA_SIZE) 
+#endif /* VMM Mobilevisor */
+#endif /* defined(MMAP_INCLUDE_MEMORYMAP) && defined(MMAP_INCLUDE_PARTITION) */
+
+/* -------------------------------------------------------------------------------------------------------- */
+/* Below entries will result in the below: 
+ *         1. Memory Map entry in PRG
+ */
+#if defined(MMAP_INCLUDE_MEMORYMAP) && !defined(MMAP_INCLUDE_PARTITION)
+#if defined(VMM_MOBILEVISOR)
+/* Memory Map entry needed for modem FLS - Here signed modem.fls generated will be packed in system image and no explicit parition needed for modem.fls.
+Building the modem.fls needs this dummy memory map */
+#if !defined(MMAP_CODE_IMAGE_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(MODEM_IMAGE, MODEM_SW_RO_BASE, 0x1C00000)
+#endif
+#if defined(FEAT_OPM_MEM_SINGLE_FILE_RECOVERY)
+  MMAP_ADD_MEMORYMAP_ENTRY(CUSTOMIZATION_DISC_EXTEND1, MMAP_MOBILEVISOR_CONFIG_BASE, MMAP_MOBILEVISOR_CONFIG_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(CUSTOMIZATION_DISC_EXTEND2, MMAP_MOBILEVISOR_BASE, MMAP_MOBILEVISOR_SIZE)
+  MMAP_ADD_MEMORYMAP_ENTRY(CUSTOMIZATION_DISC_EXTEND3, MMAP_BOOT_IMG_BASE, MMAP_BOOT_IMG_SIZE)
+#endif /* defined(FEAT_OPM_MEM_SINGLE_FILE_RECOVERY) */
+#endif /* defined(VMM_MOBILEVISOR) */
+  MMAP_ADD_MEMORYMAP_ENTRY(BCB, MMAP_BCB_BASE, MMAP_BCB_SIZE)
+#endif /* defined(MMAP_INCLUDE_MEMORYMAP) */
+
+/* -------------------------------------------------------------------------------------------------------- */
+/* Below entries will result in the below: 
+ *         MMAP_ADD_MEMORYMAP_ENTRY:
+ *           1. Memory Map entry in PRG
+ *           2. Partition in PRG
+ *         MMAP_ADD_PARTITION:
+ *           1. Partition in PRG
+ */
+#if !defined(MMAP_INCLUDE_MEMORYMAP) && defined(MMAP_INCLUDE_PARTITION)
+  // USERDATA  should be the last entry to ensure that all the free blocks gets allocated for this. So please add any new partitions above only.
+#endif  /* MMAP_INCLUDE_PARTITION */
+
+/* -------------------------------------------------------------------------------------------------------- */
+/* Below entries will update the Options in the Partitions */
+#if defined(MEMORY_MAP_HEADER_GEN_ENABLED)
+#include "memory_map_description.h"
+#else
+#include "memory_map_description_def.h"
+#endif
+#if defined(MMAP_INCLUDE_PARTITION_INFO)
+  MMAP_UPDATE_PARTITION_INFO_OPT(SLB_IMAGE, ACCEPTABLE_BIT_ERRORS, FALSE)
+  MMAP_UPDATE_PARTITION_INFO_OPT(SLB_IMAGE, ALIGNMENT, 0x0)
+#endif
+
+/* -------------------------------------------------------------------------------------------------------- */
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_def.h b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_def.h
new file mode 100644
index 0000000..4527e67
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_def.h
@@ -0,0 +1 @@
+#include "../SF_3G/memory_map_def.h"
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_description_def.h b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_description_def.h
new file mode 100644
index 0000000..47eb259
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/memory_map_description_def.h
@@ -0,0 +1,3 @@
+#if defined(MMAP_INCLUDE_PARTITION_INFO)
+
+#endif
\ No newline at end of file
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw
new file mode 100755
index 0000000..52ec81d
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw
@@ -0,0 +1,7 @@
+#!/bin/tcsh
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/psi_ram.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/psi_ram.xor_script.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag PSI_RAM ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/psi_ram.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/ebl.version.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag EBL ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/ebl.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --ebl ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag PSI_FLASH --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/psi_flash.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/psi_flash.xor_script.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/output/psi_flash.fls ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/psi_flash.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --tag UCODE_PATCH --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/output/ucode_patch.fls ../../../android/device/intel/sofia3g_xges1_1_ages2_svb/ucode_patch/ucode_patch.bin 
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --ebl ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag SLB --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/slb.version.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/output/slb.fls ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/slb.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --ebl ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag CODE_IMAGE --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/scatter_obj/output/code_image.fls  ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_EMMC_ONLY_REV_1.0/MODEM_DEBUG/SF_3G.ihex 
\ No newline at end of file
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw.prg b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw.prg
new file mode 100644
index 0000000000000000000000000000000000000000..a345354ce22eaee74ffa58869625d05e16ab0dd4
GIT binary patch
literal 3292
zcmeHK&rcIU6n?cuK~XCqN(7A2(8#4}1tIZZ+-^&)+5SkkdfgbiDhY`tfdq&LPW~Mp
zJnL0&#)}+@M=o&i00|**H>vNNAKRhbCWNc|n%SB8zW3g|dF{@d?#GE9kdzpAC)4wb
zTOYstDSjRLzV7c-<D1(Xzkhw6W;GgBdKXB35(XA$3~e9;yJ%p<I*>~t*kA}YbPB_Y
zM3+xth??jMw|7`b$Z;F%NQS89mb|)E)+9+H$?-}l<eUyCM!oh6j^#dkoV}l6z9n?z
zUNOv-y_(gqLC=F<2FL^C0`kJ{@L2#Nu%yZak?Z8xGz(KDPbY|e#N=*?>}tN?mC9DJ
zp!wP)(OBTW^0MsNmQ#Y0Iicb(p9pxnP;Yp7s{ua8{3>(?KLxy7!{$8Ku2)zkFFZt#
zC<9Rjq73|x85m9E`TUh4s}+xv61&R7Z;BgJJ^j>`Mjq{4e0t=p7!2L_3nlCBOwn|*
z#^N>orIlAxnMcj^RA#1`Zu+tkK~M0$-x9>@H*ZZ_jIVL~pbE<Dh{1M37oa&6-T?$j
zkanhysCCRwgy<yIGP+Noz#9US8)^=p_qe6@IET70EAE!+Zz?`@*sG&!<v4VhPaP?v
zkPhD=`1BKVCsI+zihTXO&JPVpI=E9{T2UC{?k80ycH8^>Jm{xF&zV6i54pv9L+Wc6
z5m5%tmx1GUiw(uQD}HadZ{kkrOp3eV`JDE(!aE)us9jpOd9MFg=z|9Da5o0~ZtPA7
KhBIZD8{{8p)?Xw5

literal 0
HcmV?d00001

diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_es2 b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_es2
new file mode 100755
index 0000000..296ee8a
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_es2
@@ -0,0 +1,7 @@
+#!/bin/tcsh
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/psi_ram.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/psi_ram.xor_script.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag PSI_RAM ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/psi_ram.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/ebl.version.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag EBL ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/ebl.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --ebl ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag PSI_FLASH --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/psi_flash.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/psi_flash.xor_script.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/output/psi_flash.fls ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/psi_flash.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --tag UCODE_PATCH --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/output/ucode_patch.fls ../../../android/device/intel/sofia3g_xges1_1_ages2_svb/ucode_patch/ucode_patch.bin 
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --ebl ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag SLB --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/slb.version.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/output/slb.fls ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/slb.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw.prg --ebl ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/psi_ram.fls --tag CODE_IMAGE --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/scatter_obj/output/code_image.fls  ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_EMMC_ONLY_REV_2.0/MODEM_DEBUG/SF_3G.ihex 
\ No newline at end of file
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm
new file mode 100755
index 0000000..33499bb
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm
@@ -0,0 +1,7 @@
+#!/bin/tcsh
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/psi_ram.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/psi_ram.xor_script.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag PSI_RAM ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/psi_ram.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/ebl.version.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag EBL ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/ebl.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --ebl ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag PSI_FLASH --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/psi_flash.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/psi_flash.xor_script.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/output/psi_flash.fls ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/psi_flash.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --tag UCODE_PATCH --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/output/ucode_patch.fls ../../../android/device/intel/sofia3g_xges1_1_ages2_svb/ucode_patch/ucode_patch.bin 
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --ebl ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag SLB --meta ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/slb.version.txt --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/output/slb.fls ../../system-build/make/../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/slb.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --ebl ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag MODEM_IMAGE --output ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/scatter_obj/output/modem_image.fls  ../HW/SF_3G_SOC_ES_1_1_AG620_ES2_VMM_EMMC_ONLY_REV_1.0/MEX_DEBUG/SF_3G.ihex
\ No newline at end of file
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm.prg b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm.prg
new file mode 100644
index 0000000000000000000000000000000000000000..b55882b21392f4d9c6cc8523d8f3b201f044acd8
GIT binary patch
literal 3292
zcmeH~%}x_h6vt1cDr(hgh!P~C5QuKDw1p-_3^UUy)O0#HQ<|`vsI4E-MEqvqqR|)d
z35+k`ij6B`)c736l?xX51bF`UV>+}m(XEj~ruWYI{m;E;&V1a<&jF%KBrV0wugj(T
zH@3&#Y@Xb*K8y`-kAE3>u=(}%Etb)c(j6fAmyY-b*oWg_jPFpyN34Mzj`0n~_>S!H
zVMd~(dwj^6=olaOFp;pGUCbj1(TZOUJj2nDB*=2U(rmNVWun&~U#S`X^8Cz1j`_OK
z$ZJK{bb=M5VF8!GAH&HV)B?6@b@>b&BC)Kh1d(4eIdlf0+O86PO6hpVE!$2|b(Sze
z9+J!gQ92yovb{!7HX0bjWcnPE!S^BeSCD+*TV9<dWl)~08}Bp&%dJ<cV*CPdmd76s
z<LgZ)u#8$2<Ie$8n&UG(f;7i9t2Mh>^<57Vc6I>5{7u(wsPu~^5bAJzHXPr#tyRws
znhr;ocmk0j(W1V7f6Z^$fW;z#SHu`^M>Mw#YuN^t$${><KF_w?rtPg^csak!U&n_$
zuXzV!g!zZOAh``1$#2!SJubh26lNvc|J|>^eg*!~3Jj&w{QZ?CS1aykrSCX*KPon?
zTKcS48u@AG#i!5y)`vj<QKf2JC@e(>*<cG=?T629PUdD?)04SEYr5554<&-P+v@_{
zzH>JOs&j(dSL%aZJRPCk)P*y8Dn^GREP{-SYQ$Q{d^ARrRnzD;jRihp2sx$BpKv?Q
z$JBSOp<b93JFD7rickGej+h4b2Yfmo%~A?=9#8ocJYP&D&UJ=0;Q7UVjb8UK1NdB}
zU!!xzO$49+#+sg#wB{viz^~PL&yt{d!5VP0$(n@vVBG{ao8y#1abpZ?C%F0UN}>k4
zA#igmS+fBR^GYR`m^0Q%@JU|qlk&OF8t{wI^jte5VR&}A<{fTugcg<8l^4%YlDP~p
z4>vgeW82xqyDi>bSw#NcWfsJ~QS6<t|HB@sLwGj1&6W9A?z@O^@6{d%@Q;Rfd^ABd
b!hZdKh5pdsJ@54)zSnm?#)ro~!w2j)$@7-2

literal 0
HcmV?d00001

diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm_es2 b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm_es2
new file mode 100755
index 0000000..06e8308
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/modem_sw_vmm_es2
@@ -0,0 +1,7 @@
+#!/bin/tcsh
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/psi_ram.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/psi_ram.xor_script.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag PSI_RAM ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/psi_ram.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/ebl.version.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag EBL ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/ebl.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --ebl ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag PSI_FLASH --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/psi_flash.version.txt --script ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/psi_flash.xor_script.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/output/psi_flash.fls ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/psi_flash.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --tag UCODE_PATCH --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/output/ucode_patch.fls ../../../android/device/intel/sofia3g_xges1_1_ages2_svb/ucode_patch/ucode_patch.bin 
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --ebl ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag SLB --meta ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/slb.version.txt --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/output/slb.fls ../../system-build/make/../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/bootloader/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/slb.hex
+../../msw_tools/FlashTool/release/bin/FlsTool --replace --prg ../../mhw_drv_src/memory_management/mem/scatterfile/SF_3G/modem_sw_vmm.prg --ebl ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/ebl.fls --psi ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/psi_ram.fls --tag MODEM_IMAGE --output ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/scatter_obj/output/modem_image.fls  ../HW/SF_3G_SOC_ES_2_0_AG620_ES2_VMM_EMMC_ONLY_REV_2.0/MEX_DEBUG/SF_3G.ihex 
\ No newline at end of file
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/partition.xml b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/partition.xml
new file mode 100644
index 0000000..28d8ed1
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/SF_3GX/partition.xml
@@ -0,0 +1,40 @@
+<?xml version="1.0" encoding="us-ascii"?>
+
+<!-- Element/Memory maps base address and size can be configured in this XML.
+Base - can be <addr> or Nothing
+     <addr>        - considers this address as absolute base
+     Not specified - considers the Partition ID as base (make sure the name is same as FTLE partition ID),
+	                 else picks it from Ram_layout.xml if passed with -b option
+Size - Can be <value>, <value KB>, <value MB>
+     <value>       -  considers the absolute value in HEX
+     <value KB>    -  Value in terms of KB (1024 bytes)
+     <value KB>    -  Value in terms of MB (1048576 bytes)
+depend on - Flag dependencies of the Memory map entry can be handled using this flag_dependencies.xml with -d option
+Todo : New partition addition i.e. Element/Memory map addition
+
+-->
+
+<sofia_3g>
+  <element name="bootloader">
+    <ram base="0x00000000" size="16 MB">
+      <partition name="SLB" base="0x2000" size="1 MB" />
+      <partition name="EBL" base="0x2000" size="1 MB" />
+      <partition name="UCODE_PATCH" size="12 KB" />
+      <partition name="SPLASH_SCREEN" size="10304 KB" />
+      <partition name="PSI_RAM" base="0xFFF00000" size="128 KB" />
+      <partition name="PSI_FLASH" base="0xFFF00000" size="128 KB" />
+      <partition name="PSI_MIRROR" size="128 KB" />
+      <partition name="VRL" size="256 KB" />
+    </ram>
+    <iram base="0xFFF00000" size="128 KB">
+      <partition name="PSI_RAM" base="0xFFF00000" size="128 KB" />
+      <partition name="PSI_FLASH" base="0xFFF00000" size="128 KB" />
+    </iram>
+  </element>
+
+  <element name="modem">
+    <ram base="0x1D000000" size="54 MB">
+      <partition name="CODE_IMAGE" base="0x1D000000" size="28 MB" />
+    </ram>
+  </element>
+</sofia_3g>
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/mem_static_chip_cfg.h b/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/mem_static_chip_cfg.h
new file mode 100644
index 0000000..97ff505
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/mem_static_chip_cfg.h
@@ -0,0 +1,120 @@
+
+/*  -------------------------------------------------------------------------
+    Copyright (C) 2013-2014 Intel Mobile Communications GmbH
+    
+         Sec Class: Intel Confidential (IC)
+    
+     ----------------------------------------------------------------------
+     Revision Information:
+       $$File name:  /mhw_drv_src/memory_management/mem/scatterfile/xgold632/mem_static_chip_cfg.h $
+     ---------------------------------------------------------------------- */
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   ITCM configuration
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_MODEM_SW_ITCM_BASE                  0
+#define MMAP_MODEM_SW_ITCM_SIZE                  0
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   DTCM configuration
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_MODEM_SW_DTCM_BASE                  0
+#define MMAP_MODEM_SW_DTCM_SIZE                  0
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   IRAM configuration
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#if defined (STANDALONE_VMODEM) || (VMM_MOBILEVISOR)
+#define MMAP_MODEM_SW_IRAM_BASE                  0xFFF11000
+#define MMAP_MODEM_SW_IRAM_SIZE                  0xF000
+#else // NATIVE MODEM
+#define MMAP_MODEM_SW_IRAM_BASE                  0xFFF10000
+#define MMAP_MODEM_SW_IRAM_SIZE                  0x10000
+#endif
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   IROM configuration
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_MODEM_SW_IROM_BASE                  0xFFFC0000
+#define MMAP_MODEM_SW_IROM_SIZE                  0x00040000
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   EBU address space configuration
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_EBU_PORT_CS0_BASE                   0x00000000
+#define MMAP_EBU_PORT_CS1_BASE                   0x40000000
+#define MMAP_EBU_PORT_CS2_BASE                   0
+#define MMAP_EBU_PORT_CS_NA_BASE                 0
+
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   On-Chip Trace buffer configuration
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_MODEM_SW_TRACE_BASE                 0x80000000
+#define MMAP_MODEM_SW_TRACE_SIZE                 0x01000000
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   Peripheral space configuration
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_MODEM_SW_PERIP_BASE                 0xE0000000
+#define MMAP_MODEM_SW_PERIP_SIZE                 0x10000000
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   IRAM WAKEUP DATA configuration (defined by bootloader)
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_MODEM_SW_IRAM_WAKEUP_DATA_ADDRESS   0xFFF10100
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   IRAM BOOTSTACK DATA configuration (defined by bootrom)
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define MMAP_MODEM_SW_IRAM_BOOTSTACK_BASE        (MMAP_MODEM_SW_IRAM_BASE + MMAP_MODEM_SW_IRAM_SIZE - 0x900)
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   IRAM NOCLEAR DATA configuration (defined by bootrom)
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#if defined(FEAT_VMM_SUPPORT) || defined(VMM_MOBILEVISOR)
+#define MMAP_MODEM_SW_IRAM_NEXT_BOOTMODE_REQ_SIZE     (64)
+#define MMAP_MODEM_SW_IRAM_NEXT_BOOTMODE_REQ_BASE    (MMAP_MODEM_SW_IRAM_BASE + MMAP_MODEM_SW_IRAM_SIZE - MMAP_MODEM_SW_IRAM_NEXT_BOOTMODE_REQ_SIZE)
+
+#define MMAP_MODEM_SW_IRAM_NOCLEARDATA_SIZE    (0x800 - MMAP_MODEM_SW_IRAM_NEXT_BOOTMODE_REQ_SIZE)
+#define MMAP_MODEM_SW_IRAM_NOCLEARDATA_BASE    (MMAP_MODEM_SW_IRAM_BASE + MMAP_MODEM_SW_IRAM_SIZE - (MMAP_MODEM_SW_IRAM_NOCLEARDATA_SIZE + MMAP_MODEM_SW_IRAM_NEXT_BOOTMODE_REQ_SIZE))
+#else   
+#define MMAP_MODEM_SW_IRAM_NOCLEARDATA_SIZE      0x800
+#define MMAP_MODEM_SW_IRAM_NOCLEARDATA_BASE      (MMAP_MODEM_SW_IRAM_BASE + MMAP_MODEM_SW_IRAM_SIZE - MMAP_MODEM_SW_IRAM_NOCLEARDATA_SIZE)
+#endif
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   IRAM VER HWID sync configuration (defined by bootloader)	
+   --------------------------------------------------------------------------------------------------------------------------------*/
+#if defined(GPIO_SHM_VER_SUPPORT) || defined(ADC_SHM_VER_SUPPORT)
+   #define MMAP_MODEM_SW_IRAM_HWID_SYNC_SIZE      32
+#else
+   #define MMAP_MODEM_SW_IRAM_HWID_SYNC_SIZE      0
+#endif
+
+#define MMAP_MODEM_SW_IRAM_HWID_SYNC_BASE      MMAP_MODEM_SW_IRAM_NOCLEARDATA_BASE - MMAP_MODEM_SW_IRAM_HWID_SYNC_SIZE
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   IRAM EMIC Shared settings configuration (defined by bootrom)
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#if defined(EMIC_SHARED_MEM_SETTINGS)
+  #define MODEM_SW_EMIC_SHARED_SETTINGS_SIZE               0x00000800
+  #define MODEM_SW_EMIC_SHARED_SETTINGS_BASE               0xFFF1D800
+  #define MMAP_MODEM_SW_IRAM_EMIC_SHARED_SETTINGS_SIZE     MODEM_SW_EMIC_SHARED_SETTINGS_SIZE
+  #define MMAP_MODEM_SW_IRAM_EMIC_SHARED_SETTINGS_BASE     MODEM_SW_EMIC_SHARED_SETTINGS_BASE
+#endif
+
+
+/* --------------------------------------------------------------------------------------------------------------------------------
+   FlashTool related stuffs
+   -------------------------------------------------------------------------------------------------------------------------------- */
+#define PLATFORM_CHIPSET                         SOFIA_3G
+#define PLATFORM_BOOTSPEED                       0x0001C200
+#define PLATFORM_HANDSHAKE_MODE                  0
+#define PLATFORM_USBCAPABLE                      0
+
+#if defined(NAND_ONLY) || defined(FEAT_FTLE_PRGGEN)
+  #define PLATFORM_FLASHTECHNOLOGY               1
+#else
+  #define PLATFORM_FLASHTECHNOLOGY               0
+#endif
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout.scf b/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout.scf
new file mode 100755
index 0000000..7ac521b
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout.scf
@@ -0,0 +1,501 @@
+ 
+  ALLCLC_REGS 0xE0000000 (NOLOAD):
+  {
+    * (ALLCLC_REG)
+  }
+
+  ICU_REGS 0xE0000000 (NOLOAD):
+  {
+    * (ICU_REG)
+  }
+
+  ICU_CPU 0xE0001000 (NOLOAD):
+  {
+    * (ICU_CPU_REG)
+  }
+
+  DMA8 0xE0100000 (NOLOAD):
+  {
+    * (DMA1_REG)
+  }  
+
+  ST_SBC1_MON 0xE0200000 (NOLOAD):
+  {
+    * (ST_SBC1MON_REG)
+  }
+ 
+  DCC 0xE1000000 (NOLOAD):
+  {
+    * (DCC_REG)
+  }
+
+  USIF1 0xE1100000 (NOLOAD):
+  {
+    * (USIF1_REG)
+  }
+  
+  USIF2 0xE1200000 (NOLOAD):
+  {
+    * (USIF2_REG)
+  }
+
+  I2C1 0xE1300000 (NOLOAD):
+  {
+    * (I2C1_REG)
+  }
+  
+  I2C2 0xE1500000 (NOLOAD):
+  {
+    * (I2C2_REG)
+  }
+  
+  I2C3 0xE1600000 (NOLOAD):
+  {
+    * (I2C3_REG)
+  }
+
+  MMCSDIF 0xE1400000 (NOLOAD):
+  {
+    * (SDMMC2_REG)
+  }
+  
+  SDIO 0xE1700000 (NOLOAD):
+  {
+    * (SDMMC3_REG)
+  }
+  
+  ST_SBC2_MON 0xE1800000 (NOLOAD):
+  {
+    * (ST_SBC2MON_REG)
+  }
+  
+  CIF 0xE2000000 (NOLOAD):
+  {
+    * (CIF_REG)
+  }  
+  
+  USB_HS 0xE2100000 (NOLOAD):
+  {
+    * (USB_HS_DWC_OTG_REG)
+  }
+  
+  CEU1 0xE2200000 (NOLOAD):
+  {
+    * (CEU1_REG)
+  }
+
+  CEU2 0xE2300000 (NOLOAD):
+  {
+    * (CEU2_REG)
+  }
+  
+  DMA2 0xE2400000 (NOLOAD):
+  {
+    * (DMA2_REG)
+  }
+   
+  NANDCTRL 0XE2600000 (NOLOAD):
+  {
+    * (NANDDFMC_REG)
+  }
+
+  EMMC 0xE2800000 (NOLOAD):
+  {
+    * (SDMMC1_REG)
+  }
+	
+  ST_SBC3_MON  0xE2900000 (NOLOAD):
+  {
+    * (ST_SBC3MON_REG)
+  }
+
+  ST_SBC4_MON 0xE2A00000 (NOLOAD):
+  {
+    * (ST_SBC4MON_REG)
+  }
+  
+  ST_SBC12_MON  0xE2B00000 (NOLOAD):
+  {
+    * (ST_SBC12MON_REG)
+  }
+  
+  ST_SBC6_MON 0xE2C00000 (NOLOAD):
+  {
+    * (ST_SBC6MON_REG)
+  }
+
+  VIDENC_REGS 0xE2D00000 (NOLOAD):
+  {
+    * (VIDENC_REG)
+  }
+
+  VIDDEC_REGS 0xE2D00200 (NOLOAD):
+  {
+    * (VIDDEC_REG)
+  } 
+
+  GPU_REGS 0xE2E00000 (NOLOAD):
+  {
+    * (GPU_REG)
+  } 
+  
+  USIM1 0xE3000000 (NOLOAD):
+  {
+    * (USIM_REG)
+  }
+  
+  USIM2 0xE3100000 (NOLOAD):
+  {
+    * (USIM2_REG)
+  }
+  
+  GUCIPH 0xE3200000 (NOLOAD):
+  {
+    * (GUCIPH_REG)
+  }
+  
+  GSI 0xE3300000 (NOLOAD):
+  {
+    * (GSI_REG)
+  }
+  
+  RAM_2G  0xE3400000 (NOLOAD):
+  {
+    * (OR_DSP_REG)
+  }
+  
+  RAM_AUDIO 0xE3600000 (NOLOAD):
+  {
+    * (SB_DSP_REG)
+  }
+
+  ST_SBC7_MON 0xE3800000 (NOLOAD):
+  {
+    * (ST_MON_SBC7)
+    * (ST_SBC7MON_REG)
+  }
+
+  ST_SBC8_MON 0xE3900000 (NOLOAD):
+  {
+    * (ST_MON_SBC8)
+    * (ST_SBC8MON_REG)
+  }
+
+  CAPCOM0 0xE4000000 (NOLOAD):
+  {
+    * (CAPCOM0_REG)
+  }
+  
+  CAPCOM1 0xE4100000 (NOLOAD):
+  {
+   * (CAPCOM1_REG)
+  }
+  
+  KEYPAD 0xE4200000 (NOLOAD):
+  {
+   * (KEYPAD_REG)
+  }
+  
+  STM  0xE4300000 (NOLOAD):
+  {
+    * (STM_REG)
+  }
+  
+  GPTU0 0xE4400000 (NOLOAD):
+  {
+    * (GPTU0_REG)
+  }
+#if !defined (SINGLE_GPTU_CONFIGURATION)  
+  GPTU1 0xE4500000 (NOLOAD):
+  {
+    * (GPTU1_REG)
+  }
+#endif
+  
+  PCL 0xE4600000 (NOLOAD):
+  {
+    * (PCL_REG)
+  }
+  
+  SPCU 0xE4700000 (NOLOAD):
+  {
+    * (SPCU_REG)
+  }
+  
+  CGU 0xE4700000 (NOLOAD):
+  {
+    * (CGU_REG)
+  }
+  
+  PRFCTRL 0xE4700000 (NOLOAD):
+  {
+    * (PRFCTRL_REG)
+  }
+  
+  SCU  0xE4800000 (NOLOAD):
+  {
+   * (SCU_REG)
+  }
+  
+  L2CCE 0xE4800054 (NOLOAD):
+  {
+   * (L2CCE_REG)
+  }
+  
+  ST_MON 0xE4900000 (NOLOAD):
+  {
+     *  (ST_MON_REG)
+  } 
+  
+  DEBUG_REGISTER 0XE4980000 (NOLOAD):
+  {
+    * (DEBUG_REGISTER_REG)
+  }
+
+  ST_ARBITER 0xE4A00000 (NOLOAD):
+  {
+    * (ST_ARBITER_REG)
+  }
+  
+  MTM1 0xE4B00000  (NOLOAD):
+  {
+    * (MTM1_REG)
+  }
+
+  MTM2 0xE4C00000 (NOLOAD):
+  {
+    * (MTM2_REG) 
+  }
+  
+  OCT 0xE4D00000 (NOLOAD):
+  {
+   * (OCT_REG)
+  }
+  
+  DAP 0xE4E00000 (NOLOAD):
+  {
+    * (DAP_REG)
+  }
+
+  CTI0 0xE4E58000 (NOLOAD):
+  {
+    * (CTI0_REG)
+  }
+  
+  CTI1 0xE4E01000 (NOLOAD):
+  {
+    * (CTI1_REG)
+  }
+  
+  CTI2 0xE4E02000 (NOLOAD):
+  {
+    * (CTI2_REG)
+  }
+  
+  CTI3 0xE4E59000 (NOLOAD):
+  {
+    * (CTI3_REG)
+  }
+  
+  TPIU 0xE4E03000 (NOLOAD):
+  {
+    * (TPIU_REG)
+  }
+  
+  FUNNEL0 0xE4E04000 (NOLOAD):
+  {
+    * (FUNNEL0_REG)
+  }
+  
+  FUNNEL1 0xE4E05000 (NOLOAD):
+  {
+    * (FUNNEL1_REG)
+  }
+  
+  FUNNEL2 0xE4E06000 (NOLOAD):
+  {
+    * (FUNNEL2_REG)
+  }
+  
+  ST_SBC9_MON 0xE4E80000 (NOLOAD):
+  {
+    * (ST_MON_SBC9)
+    * (ST_SBC9MON_REG)
+  }
+  
+  ST_SBC10_MON 0xE4F00000 (NOLOAD):
+  {
+    * (ST_MON_SBC10)
+    * (ST_SBC10MON_REG)
+  }
+  
+  ST_SBC11_MON 0xE4F80000 (NOLOAD):
+  {
+    * (ST_MON_SBC11)
+    * (ST_SBC11MON_REG)
+  }
+  
+  CRAMIF_3G 0xE5000000 (NOLOAD):
+  {
+    * (UCI_REG)
+  }
+  
+  ULEMACPHY 0xE5100000 (NOLOAD):
+  {
+    * (MPUL_REG)
+  }
+  
+  DLEMACPHY 0xE5200000 (NOLOAD):
+  {
+    *  (MPDL_REG)
+  }
+  
+  DIGRF4 0xE5300000 (NOLOAD):
+  {
+    * (DIGRF_REG)
+  }
+  
+  ST_SBC5_MON 0xE5400000 (NOLOAD):
+  {
+    * (ST_SBC5MON_REG)
+  }
+  
+  IDI_DSP 0xE6000000 (NOLOAD):
+  {
+    * (HSI_REG)
+  }
+  
+  IDI_CPU 0xE6100000 (NOLOAD):
+  {
+    * (HSI1_REG)
+  }
+  
+  L2CC  0xEE000000 (NOLOAD):
+  {
+    * (L2CC_REGS)
+  }
+  
+  EMIC 0xEE100000 (NOLOAD):
+  {
+    * (MCSHELLREGISTERLIST_REG)
+  }
+  
+  NOC_SERVICE_REGS_L1 0xEF000000 (NOLOAD):
+  {
+    * (NOC_SERVICE_REGS_L1_REG)
+  }
+  
+  NOC_SERVICE_REGS_L2 0xEF010000 (NOLOAD):
+  {
+    * (NOC_SERVICE_REGS_L2_REG)
+  }
+  
+  NOC_SERVICE_REGS_AID 0xEF020000 (NOLOAD):
+  {
+    * (NOC_SERVICE_REGS_AID_REG)
+  }
+
+  RTC_REGS 0xE6200000 (NOLOAD):
+  {
+    * (RTC_REG)
+  }
+  
+  AG610_SCU 0xE6A00000 (NOLOAD):
+  {
+    * (AG_SCU_REG)
+  }
+  
+  AG610_PCL  0xE6300000 (NOLOAD):
+  {
+    * (AG_PCL_REG)
+  }
+  
+  AG610_CGU 0xE6400000 (NOLOAD):
+  {
+    * (CGUABB_REG)
+  }
+
+  AG610_SPCU 0xE6400000 (NOLOAD):
+  {
+    * (SPCUABB_REG)
+  }
+
+  AG610_PMU 0xE6500000 (NOLOAD):
+  {
+    * (PMU_REG)
+  }
+  
+  AG610_IDI 0xE6600000 (NOLOAD): 
+  {
+    * (HSI3_REG)
+  }
+  
+  AG610_STARBITER 0xE6700000 (NOLOAD):
+  {
+    * (ST_ARBITER_ABB_REG)
+  }
+  
+  AG610_STMON 0xE6800000 (NOLOAD):
+  {
+    * (ST_MON_ABB_REG)
+  }
+  
+  AG610_MTM 0xE6900000 (NOLOAD):
+  {
+    * (MTM_REG)
+  }
+
+  AG610_MEAS 0xE6B00000 (NOLOAD):
+  {
+    * (MEAS_REG)
+  }
+  
+  AG610_SBC1 0xE6C00000 (NOLOAD):
+  {
+    * (ST_SBC1MON_ABB_REG)
+  }
+  
+  AG610_SBC2 0xE6D00000 (NOLOAD):
+  {
+    * (ST_SBC2MON_ABB_REG)
+  }
+  
+  AG610_ACI 0xE6E00000 (NOLOAD):
+  {
+    * (ACI_REG)
+  }
+ 
+  AG610_FMTRX  0xE7008000 (NOLOAD):
+  {
+    * (FMRREGISTERS_REG)
+  }
+  
+  AG610_AFE 0xE7100000 (NOLOAD):
+  {
+    * (AFE_REG)
+  }
+  
+  AG610_BTIF_ESS 0xE7200000 (NOLOAD):
+  {
+    * (BTIF_REG)
+  }
+  
+  AG610_BTIF_AUD 0xE7300000 (NOLOAD):
+  {
+    * (BT_AU_IF_REG)
+  }
+  
+  AG610_I2C 0xE7400000 (NOLOAD):
+  {
+    * (AG_I2C_REG)
+  }
+  
+  AG610_SBC3 0xE7500000 (NOLOAD):
+  {
+    * (ST_SBC3MON_ABB_REG)
+  }
+
+  HCI 0xF8000000 (NOLOAD):
+  {
+    * (AEN_REG_SECTION)
+  }
diff --git a/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout_es1.scf b/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout_es1.scf
new file mode 100755
index 0000000..df3b3c0
--- /dev/null
+++ b/mhw_drv_src/memory_management/mem/scatterfile/sf_3gx_soc/register_layout_es1.scf
@@ -0,0 +1,509 @@
+ 
+  ALLCLC_REGS 0xE0000000 (NOLOAD):
+  {
+    * (ALLCLC_REG)
+  }
+
+  ICU_REGS 0xE0000000 (NOLOAD):
+  {
+    * (ICU_REG)
+  }
+
+  ICU_CPU 0xE0001000 (NOLOAD):
+  {
+    * (ICU_CPU_REG)
+  }
+
+  DMA8 0xE0100000 (NOLOAD):
+  {
+    * (DMA1_REG)
+  }  
+
+  ST_SBC1_MON 0xE0200000 (NOLOAD):
+  {
+    * (ST_SBC1MON_REG)
+  }
+ 
+  DCC 0xE1000000 (NOLOAD):
+  {
+    * (DCC_REG)
+  }
+
+  USIF1 0xE1100000 (NOLOAD):
+  {
+    * (USIF1_REG)
+  }
+  
+  USIF2 0xE1200000 (NOLOAD):
+  {
+    * (USIF2_REG)
+  }
+
+  I2C1 0xE1300000 (NOLOAD):
+  {
+    * (I2C1_REG)
+  }
+  
+  I2C2 0xE1500000 (NOLOAD):
+  {
+    * (I2C2_REG)
+  }
+  
+  I2C3 0xE1600000 (NOLOAD):
+  {
+    * (I2C3_REG)
+  }
+
+  MMCSDIF 0xE1400000 (NOLOAD):
+  {
+    * (SDMMC2_REG)
+  }
+  
+  SDIO 0xE1700000 (NOLOAD):
+  {
+    * (SDMMC3_REG)
+  }
+  
+  ST_SBC2_MON 0xE1800000 (NOLOAD):
+  {
+    * (ST_SBC2MON_REG)
+  }
+  
+  CIF 0xE2000000 (NOLOAD):
+  {
+    * (CIF_REG)
+  }  
+  
+  USB_HS 0xE2100000 (NOLOAD):
+  {
+    * (USB_HS_DWC_OTG_REG)
+  }
+  
+  CEU1 0xE2200000 (NOLOAD):
+  {
+    * (CEU1_REG)
+  }
+
+  CEU2 0xE2300000 (NOLOAD):
+  {
+    * (CEU2_REG)
+  }
+  
+  DMA2 0xE2400000 (NOLOAD):
+  {
+    * (DMA2_REG)
+  }
+   
+  NANDCTRL 0XE2600000 (NOLOAD):
+  {
+    * (NANDDFMC_REG)
+  }
+
+  EMMC 0xE2800000 (NOLOAD):
+  {
+    * (SDMMC1_REG)
+  }
+	
+  ST_SBC3_MON  0xE2900000 (NOLOAD):
+  {
+    * (ST_SBC3MON_REG)
+  }
+
+  ST_SBC4_MON 0xE2A00000 (NOLOAD):
+  {
+    * (ST_SBC4MON_REG)
+  }
+  
+  ST_SBC12_MON  0xE2B00000 (NOLOAD):
+  {
+    * (ST_SBC12MON_REG)
+  }
+  
+  ST_SBC6_MON 0xE2C00000 (NOLOAD):
+  {
+    * (ST_SBC6MON_REG)
+  }
+
+  VIDENC_REGS 0xE2D00000 (NOLOAD):
+  {
+    * (VIDENC_REG)
+  }
+
+  VIDDEC_REGS 0xE2D00200 (NOLOAD):
+  {
+    * (VIDDEC_REG)
+  } 
+
+  GPU_REGS 0xE2E00000 (NOLOAD):
+  {
+    * (GPU_REG)
+  } 
+  
+  USIM1 0xE3000000 (NOLOAD):
+  {
+    * (USIM_REG)
+  }
+  
+  USIM2 0xE3100000 (NOLOAD):
+  {
+    * (USIM2_REG)
+  }
+  
+  GUCIPH 0xE3200000 (NOLOAD):
+  {
+    * (GUCIPH_REG)
+  }
+  
+  GSI 0xE3300000 (NOLOAD):
+  {
+    * (GSI_REG)
+  }
+  
+  RAM_2G  0xE3400000 (NOLOAD):
+  {
+    * (OR_DSP_REG)
+  }
+  
+  RAM_AUDIO 0xE3600000 (NOLOAD):
+  {
+    * (SB_DSP_REG)
+  }
+
+  ST_SBC7_MON 0xE3800000 (NOLOAD):
+  {
+    * (ST_MON_SBC7)
+    * (ST_SBC7MON_REG)
+  }
+
+  ST_SBC8_MON 0xE3900000 (NOLOAD):
+  {
+    * (ST_MON_SBC8)
+    * (ST_SBC8MON_REG)
+  }
+
+  CAPCOM0 0xE4000000 (NOLOAD):
+  {
+    * (CAPCOM0_REG)
+  }
+  
+  CAPCOM1 0xE4100000 (NOLOAD):
+  {
+   * (CAPCOM1_REG)
+  }
+  
+  KEYPAD 0xE4200000 (NOLOAD):
+  {
+   * (KEYPAD_REG)
+  }
+  
+  STM  0xE4300000 (NOLOAD):
+  {
+    * (STM_REG)
+  }
+  
+  GPTU0 0xE4400000 (NOLOAD):
+  {
+    * (GPTU0_REG)
+  }
+#if !defined (SINGLE_GPTU_CONFIGURATION)  
+  GPTU1 0xE4500000 (NOLOAD):
+  {
+    * (GPTU1_REG)
+  }
+#endif
+  
+  PCL 0xE4600000 (NOLOAD):
+  {
+    * (PCL_REG)
+  }
+  
+  SPCU 0xE4700000 (NOLOAD):
+  {
+    * (SPCU_REG)
+  }
+  
+  CGU 0xE4700000 (NOLOAD):
+  {
+    * (CGU_REG)
+  }
+  
+  PRFCTRL 0xE4700000 (NOLOAD):
+  {
+    * (PRFCTRL_REG)
+  }
+  
+  SCU  0xE4800000 (NOLOAD):
+  {
+   * (SCU_REG)
+  }
+  
+  L2CCE 0xE4800054 (NOLOAD):
+  {
+   * (L2CCE_REG)
+  }
+  
+  ST_MON 0xE4900000 (NOLOAD):
+  {
+     *  (ST_MON_REG)
+  } 
+  
+  DEBUG_REGISTER 0XE4980000 (NOLOAD):
+  {
+    * (DEBUG_REGISTER_REG)
+  }
+
+  ST_ARBITER 0xE4A00000 (NOLOAD):
+  {
+    * (ST_ARBITER_REG)
+  }
+  
+  MTM1 0xE4B00000  (NOLOAD):
+  {
+    * (MTM1_REG)
+  }
+
+  MTM2 0xE4C00000 (NOLOAD):
+  {
+    * (MTM2_REG) 
+  }
+  
+  OCT 0xE4D00000 (NOLOAD):
+  {
+   * (OCT_REG)
+  }
+  
+  DAP 0xE4E00000 (NOLOAD):
+  {
+    * (DAP_REG)
+  }
+
+  CTI0 0xE4E58000 (NOLOAD):
+  {
+    * (CTI0_REG)
+  }
+  
+  CTI1 0xE4E01000 (NOLOAD):
+  {
+    * (CTI1_REG)
+  }
+  
+  CTI2 0xE4E02000 (NOLOAD):
+  {
+    * (CTI2_REG)
+  }
+  
+  CTI3 0xE4E59000 (NOLOAD):
+  {
+    * (CTI3_REG)
+  }
+  
+  TPIU 0xE4E03000 (NOLOAD):
+  {
+    * (TPIU_REG)
+  }
+  
+  FUNNEL0 0xE4E04000 (NOLOAD):
+  {
+    * (FUNNEL0_REG)
+  }
+  
+  FUNNEL1 0xE4E05000 (NOLOAD):
+  {
+    * (FUNNEL1_REG)
+  }
+  
+  FUNNEL2 0xE4E06000 (NOLOAD):
+  {
+    * (FUNNEL2_REG)
+  }
+  
+  ST_SBC9_MON 0xE4E80000 (NOLOAD):
+  {
+    * (ST_MON_SBC9)
+    * (ST_SBC9MON_REG)
+  }
+  
+  ST_SBC10_MON 0xE4F00000 (NOLOAD):
+  {
+    * (ST_MON_SBC10)
+    * (ST_SBC10MON_REG)
+  }
+  
+  ST_SBC11_MON 0xE4F80000 (NOLOAD):
+  {
+    * (ST_MON_SBC11)
+    * (ST_SBC11MON_REG)
+  }
+  
+  CRAMIF_3G 0xE5000000 (NOLOAD):
+  {
+    * (UCI_REG)
+  }
+  
+  ULEMACPHY 0xE5100000 (NOLOAD):
+  {
+    * (MPUL_REG)
+  }
+  
+  DLEMACPHY 0xE5200000 (NOLOAD):
+  {
+    *  (MPDL_REG)
+  }
+  
+  DIGRF4 0xE5300000 (NOLOAD):
+  {
+    * (DIGRF_REG)
+  }
+  
+  ST_SBC5_MON 0xE5400000 (NOLOAD):
+  {
+    * (ST_SBC5MON_REG)
+  }
+  
+  IDI_DSP 0xE6000000 (NOLOAD):
+  {
+    * (HSI_REG)
+  }
+  
+  IDI_CPU 0xE6100000 (NOLOAD):
+  {
+    * (HSI1_REG)
+  }
+  
+#if !defined(IDI_TRANSPARENT_REG_ACCESS_SW_WA)  
+  IDI_ABB 0xE6600000 (NOLOAD):
+  {
+    * (HSI2_REG_FPGA)
+  }
+#endif
+  
+  L2CC  0xEE000000 (NOLOAD):
+  {
+    * (L2CC_REGS)
+  }
+  
+  EMIC 0xEE100000 (NOLOAD):
+  {
+    * (MCSHELLREGISTERLIST_REG)
+  }
+  
+  NOC_SERVICE_REGS_L1 0xEF000000 (NOLOAD):
+  {
+    * (NOC_SERVICE_REGS_L1_REG)
+  }
+  
+  NOC_SERVICE_REGS_L2 0xEF010000 (NOLOAD):
+  {
+    * (NOC_SERVICE_REGS_L2_REG)
+  }
+  
+  NOC_SERVICE_REGS_AID 0xEF020000 (NOLOAD):
+  {
+    * (NOC_SERVICE_REGS_AID_REG)
+  }
+#if !defined(IDI_TRANSPARENT_REG_ACCESS_SW_WA)
+  RTC_REGS 0xE6200000 (NOLOAD):
+  {
+    * (RTC_REG_FPGA)
+  }
+  
+  AG610_SCU 0xE6A00000 (NOLOAD):
+  {
+    * (AG_SCU_REG_FPGA)
+  }
+  
+  AG610_PCL  0xE6300000 (NOLOAD):
+  {
+    * (AG_PCL_REG_FPGA)
+  }
+  
+  AG610_CGU 0xE6400000 (NOLOAD):
+  {
+    * (CGUABB_REG_FPGA)
+  }
+
+  AG610_SPCU 0xE6400000 (NOLOAD):
+  {
+    * (SPCUABB_REG_FPGA)
+  }
+
+  AG610_PMU 0xE6500000 (NOLOAD):
+  {
+    * (PMU_REG_FPGA)
+  }
+  
+  AG610_IDI 0xE6600000 (NOLOAD): 
+  {
+    * (HSI3_REG_FPGA)
+  }
+  
+  AG610_STARBITER 0xE6700000 (NOLOAD):
+  {
+    * (ST_ARBITER_ABB_REG_FPGA)
+  }
+  
+  AG610_STMON 0xE6800000 (NOLOAD):
+  {
+    * (ST_MON_ABB_REG_FPGA)
+  }
+  
+  AG610_MTM 0xE6900000 (NOLOAD):
+  {
+    * (MTM_REG_FPGA)
+  }
+
+  AG610_MEAS 0xE6B00000 (NOLOAD):
+  {
+    * (MEAS_REG_FPGA)
+  }
+  
+  AG610_SBC1 0xE6C00000 (NOLOAD):
+  {
+    * (ST_SBC1MON_ABB_REG_FPGA)
+  }
+  
+  AG610_SBC2 0xE6D00000 (NOLOAD):
+  {
+    * (ST_SBC2MON_ABB_REG_FPGA)
+  }
+  
+  AG610_ACI 0xE6E00000 (NOLOAD):
+  {
+    * (ACI_REG_FPGA)
+  }
+ 
+  AG610_FMTRX  0xE7008000 (NOLOAD):
+  {
+    * (FMRREGISTERS_REG_FPGA)
+  }
+  
+  AG610_AFE 0xE7100000 (NOLOAD):
+  {
+    * (AFE_REG_FPGA)
+  }
+  
+  AG610_BTIF_ESS 0xE7200000 (NOLOAD):
+  {
+    * (BTIF_REG_FPGA)
+  }
+  
+  AG610_BTIF_AUD 0xE7300000 (NOLOAD):
+  {
+    * (BT_AU_IF_REG_FPGA)
+  }
+  
+  AG610_I2C 0xE7400000 (NOLOAD):
+  {
+    * (AG_I2C_REG_FPGA)
+  }
+  
+  AG610_SBC3 0xE7500000 (NOLOAD):
+  {
+    * (ST_SBC3MON_ABB_REG_FPGA)
+  }
+#endif
+
+  HCI 0xF8000000 (NOLOAD):
+  {
+    * (AEN_REG_SECTION)
+  }
diff --git a/mhw_drv_src/security/fus/src/sf_3gx_soc b/mhw_drv_src/security/fus/src/sf_3gx_soc
new file mode 120000
index 0000000..78e4114
--- /dev/null
+++ b/mhw_drv_src/security/fus/src/sf_3gx_soc
@@ -0,0 +1 @@
+sf_3gr_soc/
\ No newline at end of file
diff --git a/system-build/configs/common/sf_3gx-platform.config b/system-build/configs/common/sf_3gx-platform.config
new file mode 100644
index 0000000..8740815
--- /dev/null
+++ b/system-build/configs/common/sf_3gx-platform.config
@@ -0,0 +1,15 @@
+# BEGIN CCCT SECTION
+# -------------------------------------------------------------------------
+# Copyright (C) 2013 Intel Mobile Communications GmbH
+# 
+#      Sec Class: Intel Confidential (IC)
+# ----------------------------------------------------------------------
+# Revision Information:
+#    $File name:  /system-build/configs/common/xmm6321-platform.config $
+# ----------------------------------------------------------------------
+# by CCCT (0.12f)
+# ----------------------------------------------------------------------
+# END CCCT SECTION
+
+# mapping of CBE PROJECTNAME into PROJECTPLATFORM
+PROJECTPLATFORM = sf_3gx
diff --git a/system-build/configs/sf_3gx/common-sf_3gx-driver.config b/system-build/configs/sf_3gx/common-sf_3gx-driver.config
new file mode 100644
index 0000000..63e97ff
--- /dev/null
+++ b/system-build/configs/sf_3gx/common-sf_3gx-driver.config
@@ -0,0 +1,36 @@
+#
+#Copyright (C) 2013 Intel Mobile Communications GmbH
+#
+#
+#     Sec Class: Intel Confidential (IC)
+#
+#Copyright (C) 2007 COMNEON GmbH & Co. OHG. All rights reserved.=
+#=============================================================================
+#
+#=============================================================================
+#
+# This document contains proprietary information belonging to COMNEON.=
+# Passing on and copying of this document, use and communication of its=
+# contents is not permitted without prior written authorisation.=
+#
+#=============================================================================
+#
+# Revision Information :
+#   $File name:  /system-build/configs/xmm6321/common-xmm6321-driver.config $
+#
+#=============================================================================
+#
+# Template:
+#    project.cfg.default@@/main/template/3
+#
+#=============================================================================
+#
+# History:
+#    - see Clearcase versions
+#
+#=============================================================================
+#
+#----------------------------------------------------------------------------
+# xmm6310-driver.config
+#----------------------------------------------------------------------------
+include ../xmm6321/common-xmm6321-driver.config
diff --git a/system-build/configs/sf_3gx/common-sf_3gx-stt.config b/system-build/configs/sf_3gx/common-sf_3gx-stt.config
new file mode 100644
index 0000000..35c6692
--- /dev/null
+++ b/system-build/configs/sf_3gx/common-sf_3gx-stt.config
@@ -0,0 +1,378 @@
+#=============================================================================
+#
+#Copyright (C) 2013-2014 Intel Mobile Communications GmbH
+#
+#
+#     Sec Class: Intel Confidential (IC)
+#
+#Copyright (C) 2007 COMNEON electronic technology GmbH & Co. OHG
+#=============================================================================
+#
+#=============================================================================
+#
+# This document contains proprietary information belonging to COMNEON.
+# Passing on and copying of this document, use and communication of its
+# contents is not permitted without prior written authorisation.
+#
+#=============================================================================
+#
+# Revision Information :
+#   $File name:  /system-build/configs/xmm6321/common-xmm6321-stt.config $
+#
+#=============================================================================
+#
+#=============================================================================
+# History:
+#
+#=============================================================================
+# History:
+#
+# Based on
+#=============================================================================
+#
+# configuration parameters for integration stage STT/MODEM
+#
+
+
+
+
+## ----------------------------------------------------------------------------
+## SDL settings
+## ----------------------------------------------------------------------------
+export SDTVERSION   = 6.2
+export MSTOOLSPARAM = --many-receiver2
+
+## ----------------------------------------------------------------------------
+## Include paths  - TOBE removed
+## ----------------------------------------------------------------------------
+CC_${BUILD_LIB}_ADD_INCLUDE += ${GLOBALPATH}/ps_uas_src/design/ue-rrc/text
+CC_${BUILD_LIB}_ADD_INCLUDE += ${GLOBALPATH}/umts-l1-src/text_irat
+CC_${BUILD_LIB}_ADD_INCLUDE += ${GLOBALPATH}/umts-l1-src/text_hwal
+
+## ----------------------------------------------------------------------------
+## Library specific compiler flags
+## ----------------------------------------------------------------------------
+
+## ----------------------------------------------------------------------------
+## SYSTEM_DEFS
+## ----------------------------------------------------------------------------
+
+
+
+SYSTEM_DEFS += HSDPA_URLC_RAW_TRACE
+# SMS02299460
+#SYSTEM_DEFS += OM_UMTS_MULTI_CARRIER_SUPPORT
+SYSTEM_DEFS += R4_SUPPORT
+SYSTEM_DEFS += R5_SUPPORT
+SYSTEM_DEFS += R6_SUPPORT
+SYSTEM_DEFS += R7_SUPPORT
+SYSTEM_DEFS += R8_SUPPORT
+SYSTEM_DEFS += R9_SUPPORT
+SYSTEM_DEFS += SMS107980_PCLINT_WARN
+SYSTEM_DEFS += HSDPA_CATEGORY=14
+SYSTEM_DEFS += ROHC_DEBUG_ON
+SYSTEM_DEFS += MN_CPHS_FOR_USIM_ENABLED
+#SMS01688530
+SYSTEM_DEFS += FEAT_MM_NO_RAT_SWITCH_CAUSE_12
+# SMS01747418
+SYSTEM_DEFS += OM_BATTERY_CONSUMPTION_OPTIMIZATION_SUPPORTED
+SYSTEM_DEFS += ENHANCED_NW_DRX_SKIP
+
+## ----------------------------------------------------------------------------
+## FEATUREs
+## ----------------------------------------------------------------------------
+FEATURE += FEAT_CORE_DUMP
+FEATURE += CUSTOMIZE2
+#FEATURE += FEAT_DTM
+FEATURE += FEAT_DUMMY_BLOCK_SUPPRESSION
+FEATURE += FEAT_MUX_27_10
+FEATURE += FEAT_ONE_BURST_PAGING
+FEATURE += MEM_LEAK_DEBUG
+FEATURE += FEAT_ENHANCED_EMERGENCY_CALL_SETUP
+FEATURE += FEAT_BMO
+#FEATURE += FEAT_CRH
+FEATURE += FEAT_PDCP_CAPABILITY_CONFIG_1
+FEATURE += FEAT_DEFERRED_PBREADY_AFTER_CACHE
+FEATURE += FEAT_DISABLE_CLOCK_IRQ_DISABLE
+FEATURE += FEAT_MEDRM_TEST
+#SMS01528721
+#FEATURE += FEAT_BIP
+
+#-- caused by SMS01254143
+FEATURE += FEAT_CLIENT_SUPPORTS_STK_ICON
+
+#FEATURE_HW += ${BT_FEATURE}
+FEATURE_HW += EDGE
+FEATURE_HW += FEAT_CPHS_EMERG_999
+FEATURE_HW += FEAT_HSDPA
+FEATURE_HW += FEAT_HSUPA
+FEATURE_HW += FEAT_OPT_PPP
+FEATURE_HW += FEAT_SIO_L2P_HEADER_OFFSET
+
+#FEATURE_HW += GPS
+FEATURE_HW += QUADBAND
+
+#FEATURE_HW += FEAT_USB_CHARGING
+FEATURE_HW += TASK_PRIO_MODIF
+#FEATURE_HW += SYSTEM_PROFILING  #removed for SOFIA
+FEATURE_HW += SYSTEM_TIMER_4KHZ
+FEATURE_HW += FEAT_RFC1144_HEADER_COMPR
+#The following features are DM-REL6 specific and must be removed (if present):
+#FEATURE_HW += FEAT_PDCP_RFC2507_EF
+
+FEATURE_HW += FEAT_CROATIA_EN
+
+FEATURE_HOST += EDGE
+FEATURE_HOST += FEAT_CPHS_EMERG_999
+FEATURE_HOST += FEAT_HSDPA
+FEATURE_HOST += FEAT_HSUPA
+FEATURE_HOST += FEAT_OPT_PPP
+FEATURE_HOST += QUADBAND
+FEATURE_HOST += FEAT_RFC1144_HEADER_COMPR
+#The following features are DM-REL6 specific and must be removed (if present):
+#FEATURE_HOST += FEAT_PDCP_RFC2507_EF
+
+# DM-REL6.1 project specifc features:
+FEATURE += FEAT_PSHO
+FEATURE += FEAT_MSC3X
+FEATURE += FEAT_USIMAP_REL6
+#FEATURE += FEAT_AGPS_SIB15
+
+ifeq '$(findstring _VMM_,${PLATFORM})' '_VMM_'
+ifeq '$(filter SYSTEM_PROFILING,${FEATURE})' 'SYSTEM_PROFILING'
+  SYSTEM_DEFS += SYSPROF_NOF_PHYSICAL_CORES=4
+endif
+
+# Enable SEP tool support only for virtualized platform
+FEATURE += FEAT_SEP_SUPPORT
+endif
+
+# IPHC libraries are part of only HW or HOST builds (but not ALIHOST):
+ifneq '$(filter ${TARGETSYSTEM},HW HOST)' ''
+FEATURE += FEAT_PDCP_RFC2507
+FEATURE += FEAT_SN_RFC2507
+endif
+
+# SMS02503565: [XMM6360][CBE] CDS Image crashes during system initialization
+FEATURE += FEAT_TRACE_DEBUG
+
+#SMS01581689
+#FEATURE          += FEAT_TRACE_DEBUG_BKGRTRC_BUFF_SIZE_19
+
+#SMS04636533 -- to compensate losses in 3G FW
+FEATURE          += FEAT_TRACE_DEBUG_BKGRTRC_BUFF_SIZE_24
+
+# -------------------
+
+ifeq '${TARGETSYSTEM}' 'UHT'
+   SYSTEM_DEFS += NVR_COMPILE_WITHOUT_NVM_H
+endif
+
+# Removed for UTP SMS01860734 & SMS01782064
+#ifeq '${PLATFORMOS}' 'WIN32'
+# For atc_main.c in W32
+#   SYSTEM_DEFS += vsnprintf=_vsnprintf
+#   SYSTEM_DEFS += snprintf=_snprintf
+#endif
+
+
+
+FEATURE_UHT += FEAT_HSPA_DTX_DRX
+#SMS05354625 REMOVED FEAT_HSPA_HS_SCCHLESS
+#FEATURE_UHT += FEAT_HSPA_HS_SCCHLESS
+FEATURE_UHT += FEAT_HSPA_SLOT_FMT4
+FEATURE_UHT += FEAT_FDPCH
+FEATURE_UHT += FEAT_ENH_FDPCH
+
+
+ifneq '${TESTENVIRONMENT}' ''
+   # Set the values for the dual mode Unitest test environment
+   export MSVC_CC_OPTIONS += /DUTA_OS_THREAD_SIZE=320
+   export MSVC_CC_OPTIONS += /DUTA_OS_SEM_SIZE=92
+   export MSVC_CC_OPTIONS += /DUTA_OS_CRITICAL_SECTION_SIZE=96
+   export MSVC_CC_OPTIONS += /DUTA_OS_EVENTGROUP_SIZE=88
+   export MSVC_CC_OPTIONS += /DUTA_OS_QUEUE_SIZE=112
+   export MSVC_CC_OPTIONS += /DUTA_OS_TIMER_SIZE=52
+ifneq '${TESTENVIRONMENT}' 'REGI'
+   FEATURE_HW += FEAT_AGPS_SIB15
+   FEATURE_HW += GPS
+
+   ifeq '${TESTENVIRONMENT}' 'UGDCI_HW'
+     ifeq '${CHIPID}' 'xgold618'
+     else
+      FEATURE_HW += FEAT_HSPA_64QAM_DL
+      FEATURE_HW += FEAT_HSPA_16QAM_UL
+      FEATURE_HW += FEAT_HSPA_MIMO
+      FEATURE_HW += FEAT_HSPA_MAC_EHS
+      FEATURE_HW += FEAT_HSPA_DTX_DRX
+      #FEATURE_HW += FEAT_HSPA_HS_SCCHLESS
+      FEATURE_HW += FEAT_HSPA_SLOT_FMT4
+      FEATURE_HW += FEAT_HSPA_CS_VOICE
+      FEATURE_HW += FEAT_UEA2
+      FEATURE_HW += FEAT_UIA2
+     endif
+   else
+    FEATURE_HW += FEAT_HSPA_64QAM_DL
+    FEATURE_HW += FEAT_HSPA_16QAM_UL
+    FEATURE_HW += FEAT_HSPA_MIMO
+    FEATURE_HW += FEAT_HSPA_MAC_EHS
+    FEATURE_HW += FEAT_HSPA_DTX_DRX
+    #FEATURE_HW += FEAT_HSPA_HS_SCCHLESS
+    FEATURE_HW += FEAT_HSPA_SLOT_FMT4
+    FEATURE_HW += FEAT_HSPA_CS_VOICE
+    FEATURE_HW += FEAT_UEA2
+    FEATURE_HW += FEAT_UIA2
+   endif
+   FEATURE_HW += FEAT_SIB11BIS
+   FEATURE_HW += FEAT_FDPCH
+   FEATURE_HW += FEAT_ENH_FDPCH
+   SYSTEM_DEFS += HSDPA_CATEGORY=14
+   SYSTEM_DEFS += DARP_SUPPORT_ENABLED=DARP_PHASE_2_ALWAYS_ON
+   SYSTEM_DEFS += MULTI_SLOT_CLASS_GPRS=12
+   SYSTEM_DEFS += MULTI_SLOT_CLASS_EGPRS=12
+   ifeq '$(findstring FEAT_DTM,${FEATURE})' 'FEAT_DTM'
+    SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_GPRS=33
+    SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_EGPRS=33
+   else
+   # SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_GPRS=0
+   # SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_EGPRS=0
+   endif
+   endif
+else
+   # normal build environment
+   
+endif
+
+
+
+# ----------------------------------------------------------------------------
+# Introducing new features
+# ----------------------------------------------------------------------------
+
+# SMS01423585
+FEATURE_HW += FEAT_STORED_LIST_SEARCH_PREFERRED
+
+# SMS01571084
+FEATURE_HW += FEAT_SIB11BIS
+
+# SMS01709963
+FEATURE += FEAT_PRINTF_WITH_LEADIN
+
+# ----------------------------------------------------------------------------
+# Additional Settings
+# ----------------------------------------------------------------------------
+# enable the new PSHO interface
+SYSTEM_DEFS += PSHO_I2_SUPPORT=1
+
+#Impementation of USAT Letter Class i
+SYSTEM_DEFS += ATC_STK_LETTERCLASS_I
+
+#SMS00968591
+#SYSTEM_DEFS += GAS_L2_USE_2B_FILL_PATTERN
+
+# ----------------------------------------------------------------------------
+#XMM6260 project specific features:
+# ----------------------------------------------------------------------------
+FEATURE += POWER_CONCEPT_3
+FEATURE += POWER_CONCEPT_3_PLUS
+FEATURE += FEAT_DRV-CPS_IF_GENERATION_02
+FEATURE_HW += FEAT_MMU_STACK_PROTECTION
+#FEATURE_HW += FEAT_CPU_PERF
+#SMS00863999
+FEATURE_HW += FEAT_ATC_EXT_CEER_INFO
+#SMS00980672
+FEATURE += FEAT_RETRY_ON_REUSED_CONN_REL
+
+# Security Framework Cryptographic Driver
+# Disabled due to SMS01390041
+#FEATURE += FEAT_CEU
+
+ifneq '${TESTENVIRONMENT}' 'DM'
+#SMS00888978
+FEATURE   += FEAT_REP_XACCH
+endif# ifneq '${TESTENVIRONMENT}' 'DM'
+
+ifeq '$(filter ${INT_STAGE},MEX)' ''
+FEATURE += FEAT_SPI
+endif
+
+FEATURE_HW += FEAT_UTA_OS_OBJECT_NAME_SUPPORT
+FEATURE += FEAT_UTA_IO
+FEATURE += FEAT_UTA_SERIAL
+FEATURE += FEAT_UTA_TERMINAL
+FEATURE += FEAT_UTA_SOCK
+FEATURE += FEAT_UTA_OS
+FEATURE += FEAT_UTA_SYS
+
+#SMS00978717
+FEATURE += FEAT_STORED_FREQ_SCAN
+
+#SMS00926886
+FEATURE += FEAT_SEL_RABREESTAB
+
+# SMS01508557
+FEATURE += FEAT_SYSTRACE
+
+# SMS01551261: enable CPC by default
+FEATURE_HW += FEAT_HSPA_DTX_DRX
+
+ifneq '$(findstring _RRM_,${PLATFORM})' '_RRM_'
+#SMS01457556: Enable Snow f9 on HW
+FEATURE_HW += FEAT_UEA2
+FEATURE_HW += FEAT_UIA2
+endif
+
+
+## ----------------------------------------------------------------------------
+## UTA OS Interface
+## ----------------------------------------------------------------------------
+#SMS00958817 UTA OS Interface for MemRealloc
+ifeq '${UTA_CLIENT}' 'TESTBED'
+  include $(GLOBALPATH)/tyra_src/make/cbe_tyra.cfg
+endif
+
+## ----------------------------------------------------------------------------
+## BLUETOOTH features
+## ----------------------------------------------------------------------------
+BT_FEATURE   += BLUETOOTH
+BT_FEATURE   += FEAT_BTSOCKET
+BT_FEATURE   += FEAT_BT_A2DP
+BT_FEATURE   += FEAT_BT_AVRCP
+BT_FEATURE   += FEAT_BT_BIP
+BT_FEATURE   += FEAT_BT_BPP
+BT_FEATURE   += FEAT_BT_CHIP_BMU
+BT_FEATURE   += FEAT_BT_DNP
+BT_FEATURE   += FEAT_BT_FAXP
+BT_FEATURE   += FEAT_BT_GOEP
+BT_FEATURE   += FEAT_BT_HFP
+BT_FEATURE   += FEAT_BT_HSP
+BT_FEATURE   += FEAT_BT_L2CAP
+BT_FEATURE   += FEAT_BT_TL_TWU
+BT_FEATURE   += FEAT_DEDICATED_BT_RESET_PIN
+
+#BT Driver disabled in MEX and moved to Native .
+#FEATURE += FEAT_BTIF
+#FEATURE += FEAT_BLUETOOTH
+#FEATURE += FEAT_BT_IFX
+#FEATURE += FEAT_UTA_BTIO
+
+
+ifeq '${TARGETSYSTEM}' 'HW'
+    BT_FEATURE += FEAT_BT_SPP
+endif
+
+## ----------------------------------------------------------------------------
+## LIBSTOLINK
+## ----------------------------------------------------------------------------
+
+ifeq '$(findstring FEAT_IRDA,${FEATURE})' 'FEAT_IRDA'
+    LIBS_HW            += ${GLOBALPATH}/3p_irda_esi/lib/RVCT/irda_stack.lib
+endif # IRDA
+
+### --- libraries for host simulation
+LIBS_ALIHOST          += ${GLOBALPATH}/3p_tau_teo_lib/lib/sctworld.lib
+
+COMPONENT_MAKEFILES   +=$(GLOBALPATH)/uta_src/make/cbe_uta.mk
+COMPONENT_MAKEFILES   +=$(GLOBALPATH)/uta_fp_src/make/cbe_uta_fp.mk
+COMPONENT_MAKEOPTIONS +=$(GLOBALPATH)/uta_src/make/uta_global_makeoptions.mk
+
diff --git a/system-build/configs/sf_3gx/sf_3gx-driver.config b/system-build/configs/sf_3gx/sf_3gx-driver.config
new file mode 100644
index 0000000..b5ba737
--- /dev/null
+++ b/system-build/configs/sf_3gx/sf_3gx-driver.config
@@ -0,0 +1,223 @@
+#=============================================================================
+# 
+# Copyright (C) 2013 Intel Mobile Communications GmbH
+# 
+# 
+#      Sec Class: Intel Confidential (IC)
+# 
+# Copyright (C) 2008 - 2009 COMNEON GmbH            All rights reserved.
+#=============================================================================
+#
+# This document contains proprietary information belonging to COMNEON.
+# Passing on and copying of this document, use and communication of its
+# contents is not permitted without prior written authorisation.
+#
+#=============================================================================
+#
+# Revision Information :
+#   $File name:  /system-build/configs/xmm6321/xmm6321-driver.config $
+#
+#=============================================================================
+#
+#=============================================================================
+#
+# History:
+#    - see Clearcase versions
+#
+#=============================================================================
+#
+#----------------------------------------------------------------------------
+# xmm6310-driver.config
+#----------------------------------------------------------------------------
+#RF For SOFIA3GR
+SYSTEM_DEFS += RF_FE_AG620_MRD_FEID_352
+#SYSTEM_DEFS += RF_FE_AG620_GRANITE_FEID_284
+#STM TIMER 
+ifeq '${TESTENVIRONMENT}' 'REGI'
+SYSTEM_DEFS += TS_STM_WAKEUP_WA
+endif
+
+#SMS04709358
+#For DVFS: To be turned on
+
+ifeq '$(findstring _DVFS_,${PLATFORM})' '_DVFS_'
+FEATURE_HW += FEAT_CPU_CLOCK_HW_SCALING
+SYSTEM_DEFS += CPU_CLOCK_HW_SCALING
+endif
+
+#SMS04564251
+SYSTEM_DEFS += NOC_TRAP_STORE_EXCEPTION
+
+#SMS03490001
+SYSTEM_DEFS += USIF_HW_SINGLE_IRQ_VECTOR
+
+#SMS04682372 :Enable secure storage
+FEATURE += FEAT_SEC_SECURE_STORAGE
+# SMS01381714: [XMM6260] Change build system from 256MBIT/Top boot to 512MBIT/Bottom boot 
+#FEATURE_HW += FEAT_FLASH_TOP_BOOT_ENABLED
+#SYSTEM_DEFS += FEAT_FLASH_TOP_BOOT_ENABLED
+
+# SMS01242369: [XMM6260]: Scatter File
+FEATURE_HW += FEAT_MEMORY_MANAGER_SCATTER
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+ifeq '$(findstring _EMMC,${PLATFORM})' '_EMMC'
+FEATURE += FEAT_BLK_NUM_REL_EMMC_END
+endif
+endif
+#DL FIX DURING VOICE CALL
+SYSTEM_DEFS += MN_SEND_NAS_SYNCH_IND
+
+#SMS04224358
+#FEATURE += FEAT_TADI
+
+# DCXO support
+SYSTEM_DEFS += XMM6260_DCXO_HW_SUPPORT 
+
+# SMS01528910: [XMM6260 modem sw] at@i2c not supported any longer
+SYSTEM_DEFS += I2C_MODULE_TEST
+
+ifeq '${TESTENVIRONMENT}' ''
+  FEATURE += FEAT_BOOT_AND_MODE_MANAGER
+endif 
+
+#SMS0287920
+#SYSTEM_DEFS += CACHE_V7
+FEATURE     += FEAT_MMU_V6
+
+ifneq '$(findstring _VMM,${PLATFORM})' '_VMM'
+SYSTEM_DEFS += USE_MODEM_DMA_DRIVER_FOR_ALL_CONTROLLERS
+else 
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+ifeq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD'
+SYSTEM_DEFS += USE_MODEM_DMA_DRIVER_FOR_ALL_CONTROLLERS
+endif
+endif
+endif
+
+# GIC VPIC support for VLX5.1
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+   FEATURE += FEAT_ICU_VPIC_SUPPORT
+   FEATURE += FEAT_ICU_VPIC_GUEST_IRQ_CTRL
+   FEATURE += FEAT_GPT_SUPPORT
+   FEATURE += FEAT_NVM_MIRROR
+   FEATURE += FEAT_NATIVE_I2C_LINUX_PRESENT 
+   SYSTEM_DEFS += NATIVE_I2C_LINUX_PRESENT
+   FEATURE += FEAT_DISABLE_UTA_I2C
+   #FEATURE += FEAT_POW_XMM6321_PRH_POWERUP ##SMS04252862 
+   FEATURE += FEAT_NVM_ON_NATIVE_EMMC
+   FEATURE += FEAT_TIMESERVICES_WALL_CLOCK
+ifeq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD' # Stand Alone Virtual MODEM
+        FEATURE += FEAT_STANDALONE_VMODEM
+        SYSTEM_DEFS += STANDALONE_VMODEM
+        FEATURE += FEAT_AUDIO_CONTROL_MANAGER
+        FEATURE += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+        FEATURE += FEAT_NVM_ON_NATIVE_EMMC_STUB
+else
+        FEATURE += FEAT_NATIVE_DMA_LINUX_PRESENT
+        SYSTEM_DEFS += NATIVE_DMA_LINUX_PRESENT
+endif
+endif
+
+
+#temp work around to get MEX only CAT_SYSTEM build working
+ifeq '$(findstring CAT_SYSTEM,${UTA_CLIENT})' 'CAT_SYSTEM'
+#stubbed as it is not required
+#FEATURE_HW  += FEAT_NVM_ON_STUB
+endif
+
+
+
+#----------------------------------------------------------------------------
+# NAND Support
+#----------------------------------------------------------------------------
+
+ifeq '$(findstring _NAND,${PLATFORM})' '_NAND'
+   FEATURE_HW  += FEAT_NVM_ON_STUB
+   #FEATURE_HW  += NVM_ON_NAND
+   #FEATURE_HW  += FTL
+   FEATURE_HW  += FEAT_NANDDFMC
+   FEATURE_HW  += FEAT_NVM_SECTOR_FORMAT_V2
+   FEATURE_HW  += FEAT_NVM_LAS_REDUCTION
+SYSTEM_DEFS += NAND_ONLY
+SYSTEM_DEFS += LOCATE_CODE_IN_RAM
+SYSTEM_DEFS += NAND_FLASH_ON_CS0
+   #SYSTEM_DEFS += FTL_PARTITION_TABLE
+ifeq '${INT_STAGE}' 'MEX'
+SYSTEM_DEFS += FS_FTL_MULTI_PARTITIONS
+endif
+SYSTEM_DEFS += EBU_FLASH_UNSUPPORTED
+SYSTEM_DEFS += DISABLE_OTP_IMEI
+else
+ifneq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+ifneq '$(findstring _EMMC_ONLY,${PLATFORM})' '_EMMC_ONLY'
+FEATURE_HW  += NVM_ON_NOR
+FEATURE_HW  += FEAT_NVM_SECTOR_SIZE_ON_NOR_256
+FEATURE_HW  += FEAT_NVM_COMMON_FLASH_BLOCK_LAYOUT
+# SMS02374768: [XMM6360] Complement NOR memory configuration
+FEATURE_HW  += FEAT_LPDDR2_PCM
+FEATURE_HW  += FEAT_NVM_LAS_REDUCTION
+# SMS02733923
+FEATURE_HW  += FEAT_NVM_SECTOR_FORMAT_V2
+FEATURE_HW  += FEAT_NVM_LAS_REDUCTION
+endif
+endif
+endif
+
+ifneq '${TESTENVIRONMENT}' 'REGI'
+#SMS02459873 - CMM enable for 6360
+SYSTEM_DEFS += MM_CMM_ENABLED
+endif
+
+# SMS05021124 - To enable caching of Paging structures and Page translation
+SYSTEM_DEFS += PAGING_STRUCTS_IN_CACHE
+
+#----------------------------------------------------------------------------
+# additional rel7 driver settings / xmm6260-driver.config
+#----------------------------------------------------------------------------
+
+#FEATURE             += POWER_CONCEPT_3
+
+#DEEP SLEEP CONFIGURATION
+#FEATURE += FEAT_TIMESERVICES_WALL_CLOCK
+SYSTEM_DEFS += DEEP_SLEEP_ENABLED
+SYSTEM_DEFS += XMM6321_POW_SLEEP_WA_FIXES
+
+#SMS02905586
+SYSTEM_DEFS += POWER_CONTROL_PC4_ONLY
+
+#to differentiate the base XMM6321 ES2.0 and ES1.1 builds in Sofia
+#this is the XG632 Base ES2
+ifeq '$(filter XG_ES_2.0,${HW_BASE})' 'XG_ES_2.0'
+FEATURE += FEAT_POW_EMIF_MAX_DDR2_FREQ_333
+#1G support not ready. Temp turn off
+#FEATURE += FEAT_POW_CPU_FREQUENCY_1GHZ
+else
+FEATURE += FEAT_POW_EMIF_MAX_DDR2_FREQ_333
+endif
+
+
+#removed for sofia
+#SMS04486621
+#ifeq '$(findstring _ES_2_,${PLATFORM})' '_ES_2_'
+#FEATURE += FEAT_POW_EMIF_MAX_DDR2_FREQ_400
+#FEATURE += FEAT_POW_CPU_FREQUENCY_1GHZ
+#else
+#FEATURE += FEAT_POW_EMIF_MAX_DDR2_FREQ_234
+#endif
+
+
+export PMU_CFG_FOLDER = pmu_int_agold620
+
+
+ifeq '$(findstring _A1_,${PLATFORM})' '_A1_'
+export PMU_CFG_FOLDER = pmu_int_agold610
+endif
+
+ifeq '$(findstring _LOREN_,${PLATFORM})' '_LOREN_'
+export PMU_CFG_FOLDER = pmu_int_agold610
+endif
+
+#To enable EMMC ESD
+#SYSTEM_DEFS += EMMC_ESD_SUPPORT
+
+include ${CBE_CONFIG_PATH}/../xmm6321/common-xmm6321-driver.config
diff --git a/system-build/configs/sf_3gx/sf_3gx-mex.config b/system-build/configs/sf_3gx/sf_3gx-mex.config
new file mode 100644
index 0000000..cc15d46
--- /dev/null
+++ b/system-build/configs/sf_3gx/sf_3gx-mex.config
@@ -0,0 +1,404 @@
+# -------------------------------------------------------------------------
+# 
+# Copyright (C) 2013 Intel Mobile Communications GmbH
+# 
+# 
+#      Sec Class: Intel Confidential (IC)
+# 
+# Copyright (C) 2008 COMNEON GmbH & Co. OHG
+# All rights reserved.
+# -------------------------------------------------------------------------
+# This document contains proprietary information belonging to COMNEON.
+# Passing on and copying of this document, use and communication of its
+# contents is not permitted without prior written authorization.
+# -------------------------------------------------------------------------
+# Revision Information:
+#    $File name:  /system-build/configs/xmm6321/xmm6321-mex.config $
+# -------------------------------------------------------------------------
+
+## ----------------------------------------------------------------------------
+## FEATUREs
+## ----------------------------------------------------------------------------
+
+
+# ==============================
+# Security Framework
+# ==============================
+# Build RPC frontend in SEC module for virtualized systems. 
+# Security services are instead rerouted to secure VM.
+# ---------------------------------------
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+  ifneq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD'
+    FEATURE += FEAT_SEC_RPC
+  endif
+endif
+
+# Enable CEU SW crypto interfaces on modem
+FEATURE += FEAT_CEU
+FEATURE += FEAT_CEU_FORCE_SW
+# ==============================
+
+#SMS04117037
+FEATURE += FEAT_POS_SUPLV1_0
+FEATURE += FEAT_POS_SUPLV2_0
+
+## GRAPHICS MODULE FEATURE FLAGS BEGIN
+
+# SMS02244798
+#ifeq '$(findstring XMM2231_FF,${PLATFORM})' 'XMM2231_FF'
+#FEATURE += FEAT_IDS_TP
+#FEATURE += FEAT_INPUT_SENSOR
+#endif
+
+# SMS01849449
+FEATURE += FEAT_PMU_STARTUP_CAUSE_SUPPORT
+
+## SMS03228069
+ifeq '$(filter FEAT_IP_STACK_LWIP,${FEATURE})' 'FEAT_IP_STACK_LWIP'
+   SYSTEM_DEFS += LWIP_ENABLED
+endif
+ifeq '$(filter FEAT_UTA_USB,${FEATURE})' 'FEAT_UTA_USB'
+   SYSTEM_DEFS += USB_ENABLED
+endif
+# Moved to OptiCM in MEX 0921
+FEATURE += FEAT_UTA_SYS     # enables UTA system startup callbacks
+FEATURE += FEAT_UTA_OS      # enables UTA OS calls
+FEATURE += FEAT_UTA_FMR
+
+# SMS04311150 & SMS04311125
+#FEATURE += FEAT_BLK_NUM_REL_EMMC_END 
+FEATURE += FEAT_VMM_AT_LOW_PHY_RAM
+
+##### SMS03095415 
+## Graphics module is disabled for FSY build.
+####
+#FEATURE += FEAT_GDD
+#FEATURE += FEAT_GRA
+#FEATURE += FEAT_GTL
+#FEATURE += FEAT_CIF
+# To be enabled if any of the above features are enabled
+#FEATURE += FEAT_GFX
+
+
+## GRAPHICS MODULE FEATURE FLAGS END
+
+#FEATURE += FEAT_KEY
+#FEATURE += FEAT_ACC
+ifneq '${TESTENVIRONMENT}' 'REGI'
+  ifneq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD'
+    FEATURE += FEAT_AUDIO_MM          # enables audio multimedia
+  endif
+endif
+# enables audio applications like FM radio
+#ifneq '$(findstring _A2_,${PLATFORM})' '_A2_'
+#FEATURE += FEAT_AUDIO_APPLICATION
+#SYSTEM_DEFS += AUDIO_APPLICATION_PRESENT
+#endif
+#FEATURE += FEAT_LIGHT_SIGN
+#FEATURE += FEAT_KEY_UTA_KBD_CONFIGURATION_ENABLE
+#SYSTEM_DEFS += AUD_FEATURE_INTERNAL_FM_RADIO
+
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+# Enables virtualizer (VMM)
+FEATURE += FEAT_VIRTUALIZATION_VLX
+
+ifneq '$(filter FEAT_SOFIA3G_MODEM_USB,${FEATURE})' 'FEAT_SOFIA3G_MODEM_USB'
+FEATURE += FEAT_ADB_SUPPORT
+endif
+
+FEATURE += FEAT_LINUX_NATIVE_DRV
+ifneq '${TESTENVIRONMENT}' 'REGI'
+
+#FEATURE += FEAT_CAT_OCEAN
+endif
+#Touch panel driver moved to Native #FEATURE += FEAT_IDS_TP
+ifneq '${TESTENVIRONMENT}' 'REGI'
+SYSTEM_DEFS += VMM_ON_XMM6310
+endif
+SYSTEM_DEFS += CAT_XMM2231_SUPPORT
+SYSTEM_DEFS += CAT_BUILD_2231
+FEATURE += FEAT_VMM_MOBILEVISOR
+# Disabling CEU
+#FEATURE += FEAT_CEU				 #SMS04477514 -- secure storage
+SYSTEM_DEFS += RPC_REMOVE_SECURITY_DUMMY_CB
+endif
+
+#To enable wlan feature (NOT Required for MEX-Only Build).
+#FEATURE += FEAT_SPI_RAW
+##FEATURE += FEAT_SIO_SPIRAW_TEST
+#FEATURE += FEAT_WLAN
+#FEATURE += FEAT_CSR_SYNERGY
+#endif
+
+
+# Threadx feature flag for XMM2231
+# FEATURE += FEAT_VMM_THREADX_SUPPORT
+
+#ifneq '$(findstring MM,${INT_STAGE})' 'MM'
+#ifneq '$(findstring LEPTON,${PROJECTNAME})' 'LEPTON'
+#ifneq '$(findstring _VMM,${PLATFORM})' '_VMM'
+#    ifeq '$(findstring _FFPCBA,${PLATFORM})' '_FFPCBA'
+#	FEATURE += FEAT_FAT_FS
+#	FEATURE += FEAT_UTA_FS
+#    else # _FFPCBA
+##	FEATURE += FEAT_FAT_FS
+#	FEATURE += FEAT_UTA_FS
+#	FEATURE += FEAT_FFS
+#    endif # for all
+#endif
+#endif
+#endif
+
+#FEATURE += FEAT_MSFS
+#FEATURE += FEAT_FTLE_GLUE_LAYER_PRESENT
+#SYSTEM_DEFS += FS_DEVICES_PRESENT
+
+#FEATURE += FEAT_MMCSD
+FEATURE += FEAT_CSI_ENGINEERING_MODE
+FEATURE += FEAT_UTA
+
+
+ifeq '${TARGETSYSTEM}' 'HW'
+
+##### SMS03095415 
+## Graphics module is disabled.
+####
+#FEATURE+=FEAT_UTA_DISPLAY
+#FEATURE+=FEAT_UTA_GFX
+#FEATURE+=FEAT_UTA_CAMERA
+#FEATURE+=FEAT_UTA_VIDEOREN
+
+#SMS03200934:-
+#FEATURE += FEAT_GRAPHICS_MIPI_CSI_DUALLANE_SUPPORT
+endif # Check end for FSY Platform String.
+
+#FEATURE+=FEAT_UTA_KBD
+#FEATURE+=FEAT_UTA_LS
+#FEATURE+=FEAT_UTA_ACC
+FEATURE+=FEAT_UTA_AUDIOMM
+FEATURE += FEAT_UTA_EM
+FEATURE += FEAT_UTA_SWU #SMS02006953
+
+
+ifeq '${TARGETSYSTEM}' 'HW'
+ifneq '$(findstring _VMM,${PLATFORM})' '_VMM'
+FEATURE += FEAT_USB_EXTENDED
+endif
+endif
+#FEATURE += FEAT_SIM_BT_ACC_SERVER       # enables bluetooth SIM access profile server
+
+FEATURE += FEAT_FMRRDS
+
+## FEATUREs valid only for TARGETSYSTEM HW
+#FEATURE_HW += FEAT_MSFS
+#FEATURE_HW += FEAT_MMCSD
+# FEATURE_HW += FEAT_TRACE_ABOUT_FS
+
+
+## ----------------------------------------------------------------------------
+## SYSTEM_DEFS
+## ----------------------------------------------------------------------------
+#SYSTEM_DEFS += SIO_MAX_GLUE_DEVICES=15
+ifeq '$(findstring FEAT_SIM_BT_ACC_SERVER,${FEATURE})' 'FEAT_SIM_BT_ACC_SERVER'
+SYSTEM_DEFS += BT_SAP_SRV_AVAILABLE=1       # enables bluetooth SIM access profile  server in stack
+endif
+
+#--------------------------------------------------------------------------------
+#Display configurations
+#--------------------------------------------------------------------------------
+SYSTEM_DEFS_HW += UTA_DISPLAY_COUNT=1
+SYSTEM_DEFS_HW += UTA_DISPLAY_0_WIDTH=320 
+SYSTEM_DEFS_HW += UTA_DISPLAY_0_HEIGHT=480
+
+#--------------------------------------------------------------------------------
+#Accessory detection
+#--------------------------------------------------------------------------------
+SYSTEM_DEFS += ACC_DETECT_VIA_VU_MIC
+SYSTEM_DEFS += ACC_VUMIC_CONTROL
+
+##------------------------------#
+## SYSTEM DEFINES
+##-----------------------------#
+#ifeq '$(findstring FEAT_AUDIO_APPLICATION,${FEATURE})' 'FEAT_AUDIO_APPLICATION'
+#SYSTEM_DEFS += AUD_FEATURE_INTERNAL_FM_RADIO
+#endif
+
+ifneq '${TESTENVIRONMENT}' 'REGI'
+  ifneq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD'
+    # SMS02932556
+    SYSTEM_DEFS += AUDIO_MM_PRESENT
+  endif
+endif
+
+## ----------------------------------------------------------------------------
+## UTA_CLIENT configuration
+## ----------------------------------------------------------------------------
+ifeq '${UTA_CLIENT}' 'UTA_TESTSUITE'
+####Mini AT + GTI triggered testcases
+SYSTEM_DEFS += UTA_STANDALONE
+SYSTEM_DEFS += UTA_ATTEST_DUMMYCB
+FEATURE_HW+=UTA_TEST_INTERFACE
+include ${GLOBALPATH}/uta_sys_test/make/cbe_utasys_pcd_include.cfg
+endif
+
+ifeq '${UTA_CLIENT}' 'CAT_SYSTEM'
+SYSTEM_DEFS += UTA_CAT_PTEST_FULL_INIT
+SYSTEM_DEFS += CAT_SYSTEM_DUMMYCB
+SYSTEM_DEFS += CATSYSTEM_ENABLED
+FEATURE_HW += CAT_SYSTEM_INTERFACE
+FEATURE_HW += UTA_CAT_TEST_INTERFACE
+FEATURE_HW += UTA_TEST_INTERFACE
+#SYSTEM_DEFS += UTA_ATTEST_DUMMYCB
+SYSTEM_DEFS += UTA_TEST_ENABLED
+#SYSTEM_DEFS += GTI_UTA_TESTSUITE
+SYSTEM_DEFS += SI_CARD_IND_ALLOWED
+SYSTEM_DEFS += SI_IMSI_IND_ALLOWED
+SYSTEM_DEFS += CAT_SINGLE_SYSTEM_CLIENT
+
+#FEATURE += FEAT_CAT_OCEAN
+
+FEATURE += FEAT_UTA_SIM_TK_PROACTIVE_COMMANDS_HANDLED_BY_MODEM
+#STK RAW ACCESS
+FEATURE += FEAT_UTA_SIM_TK_RAW_ACCESS
+SYSTEM_DEFS += SI_GEN_STK_ENFORCED_SUPPORT
+SYSTEM_DEFS += SI_DONT_FETCH_WITHOUT_PROACTIVE_CLIENT
+SYSTEM_DEFS += CAT_STK_COMMAND_HANDLED_BY_MN_AND_SIM
+SYSTEM_DEFS += SI_APPLICATION_IND_ALLOWED
+#SYSTEM_DEFS += XMM6260_CAT_COMMANDS
+
+#Picking specific XMM2231_RRIL dispacther
+ifneq '$(findstring _NO_VIRT,${PLATFORM})' '_NO_VIRT'
+#FEATURE += FEAT_CAT_XMM2231_RRIL
+else # PLATFORM=_NO_VIRT
+#FEATURE += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+#FEATURE += FEAT_AUDIO_CONTROL_MANAGER
+endif # ifneq '$(findstring _NO_VIRT,${PLATFORM})' '_NO_VIRT'
+
+
+endif # ifeq '${UTA_CLIENT}' 'CAT_SYSTEM'
+
+ifeq '${UTA_CLIENT}' 'RED_ARROW'
+SYSTEM_DEFS += CAT_SYSTEM_DUMMYCB
+SYSTEM_DEFS += CATSYSTEM_ENABLED
+FEATURE_HW += CAT_SYSTEM_INTERFACE
+FEATURE_HW += UTA_CAT_TEST_INTERFACE
+FEATURE_HW += UTA_TEST_INTERFACE
+SYSTEM_DEFS += UTA_ATTEST_DUMMYCB
+SYSTEM_DEFS += UTA_TEST_ENABLED
+### SYSTEM_DEFS += GTI_UTA_TESTSUITE
+
+# For UTA_CLIENT=RED_ARROW, that means INT_STAGE=FSY, so common-bsy.config will be included
+# and in common-bsy.config, they have been included, so no need to include again and this will case link warnings
+# include ${GLOBALPATH}/uta_sys_test/make/cbe_utasys_pcd_include.cfg
+# include ${GLOBALPATH}/msw_cat_src/cat/make/cbe_catsys_pcd_include.cfg
+endif
+
+
+ifeq '${UTA_CLIENT}' 'RPC'
+FEATURE += FEAT_RPC
+FEATURE += FEAT_SEC_VALIDATE_CERT
+#SMS04708802:SIM not shown in SIM widget while in flight mode
+FEATURE += FEAT_ALWAYS_HANDLE_CARD_STATUS_EVENT
+include ${GLOBALPATH}/msw_cat_src/cat/make/cbe_catsys_pcd_include.cfg
+include ${GLOBALPATH}/msw_rpc/make/rpc_lib_include.cfg
+endif
+
+#SMS04423978 -- enabled as per initial request
+#SMS04497784 -- decommitting this flag
+#SMS04564194 -- reintroduced flag after changes in DRV_TARGET_TEST via SMS04501417
+FEATURE += FEAT_MODE_MANAGER_MAP_ATC_STARTUP_MODE_TEST_TO=UTA_MODE_CALIBRATION
+
+ifeq '${UTA_CLIENT}' 'TEST_SYSTEM'
+SYSTEM_DEFS += UTA_CAT_PTEST_FULL_INIT
+SYSTEM_DEFS += CAT_SYSTEM_DUMMYCB
+SYSTEM_DEFS += CATSYSTEM_ENABLED
+FEATURE_HW += CAT_SYSTEM_INTERFACE
+FEATURE_HW += UTA_CAT_TEST_INTERFACE
+FEATURE_HW += UTA_TEST_INTERFACE
+SYSTEM_DEFS += UTA_TEST_ENABLED
+
+SYSTEM_DEFS += SI_CARD_IND_ALLOWED
+SYSTEM_DEFS += SI_IMSI_IND_ALLOWED
+SYSTEM_DEFS += SI_APPLICATION_IND_ALLOWED
+SYSTEM_DEFS += SI_GEN_STK_ENFORCED_SUPPORT
+SYSTEM_DEFS += SI_DONT_FETCH_WITHOUT_PROACTIVE_CLIENT
+
+SYSTEM_DEFS += UTA_ATTEST_DUMMYCB
+SYSTEM_DEFS += CAT_SYSTEM_SINGLE_CLIENT
+# Enable Below if required for DSDS
+#SYSTEM_DEFS += CAT_DSDS_SEPARATE_FLAG
+
+#STK RAW ACCESS
+FEATURE += FEAT_UTA_SIM_TK_PROACTIVE_COMMANDS_HANDLED_BY_MODEM
+FEATURE += FEAT_UTA_SIM_TK_RAW_ACCESS
+SYSTEM_DEFS += CAT_STK_COMMAND_HANDLED_BY_MN_AND_SIM
+SYSTEM_DEFS += CAT_TRACE_ENABLE
+SYSTEM_DEFS += CAT_NET_FAST_DORMANCY_SUPPORT
+SYSTEM_DEFS += XMM6260_CAT_COMMANDS
+
+#FEATURE += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+#FEATURE += FEAT_AUDIO_CONTROL_MANAGER
+FEATURE    += FEAT_CPS_API
+FEATURE    += FEAT_SIC_UTA
+FEATURE    += FEAT_CAT_MUX_SUPPORT
+FEATURE    += FEAT_DISABLE_FAX
+
+SYSTEM_DEFS += GTI_UTA_TESTSUITE
+include ${GLOBALPATH}/uta_sys_test/make/cbe_utasys_pcd_include.cfg
+
+ifeq '$(findstring FEAT_UTA_FS,${FEATURE})' 'FEAT_UTA_FS'
+	      FEATURE += FEAT_CFG_PLATFORM_CPP_INITIALISE_OPM
+              SYSTEM_DEFS += FS_ENABLED
+              SYSTEM_DEFS += MULTI_LEVEL_BOOT
+endif
+
+ifeq '$(filter FEAT_UTA_DISPLAY,${FEATURE})' 'FEAT_UTA_DISPLAY'
+              SYSTEM_DEFS += DISPLAY_ENABLED
+endif
+
+ifeq '$(filter FEAT_UTA_CAMERA,${FEATURE})' 'FEAT_UTA_CAMERA'
+              SYSTEM_DEFS += CAMERA_ENABLED
+endif
+
+ifeq '$(filter FEAT_UTA_SWU,${FEATURE})' 'FEAT_UTA_SWU'
+              SYSTEM_DEFS += SWU_ENABLED
+endif
+
+ifeq '$(filter FEAT_UTA_MSY,${FEATURE})' 'FEAT_UTA_MSY'
+              SYSTEM_DEFS += MSY_ENABLED
+endif
+
+ifeq '$(findstring _NAND,${PLATFORM})' '_NAND'
+      FEATURE += FEAT_FAT_FS
+endif 
+
+COMPONENT_MAKEOPTIONS += ${GLOBALPATH}/msw_cat_src/cat/make/cbe_catsys_pcd_include.cfg
+endif # ifeq '${UTA_CLIENT}' 'TEST_SYSTEM'
+
+ifeq '${UTA_CLIENT}' 'CUSTOMER'
+####settings, which affect customer SW only
+include ${CUSTOMERPATH}/cbe_cust_pcd_include.cfg
+endif #CUSTOMER
+
+ifneq '${TESTENVIRONMENT}' 'REGI'
+#Add FMR_RDS
+COMPONENT_MAKEFILES +=${GLOBALPATH}/msw_fmr/make/fmr_rds.mk
+endif
+
+## ----------------------------------------------------------------------------
+## Including component specific config files
+## ----------------------------------------------------------------------------
+##include $(GLOBALPATH)/uta_src/make/cbe_uta_mex.config
+
+## ----------------------------------------------------------------------------
+## Catfish Specific Defines
+## ----------------------------------------------------------------------------
+ifeq '${UTA_CLIENT}' 'OPTIGLUE'
+SYSTEM_DEFS += CUSTT_CMD_TABLE_1
+endif
+
+# SMS01925458
+ifeq '${UTA_CLIENT}' 'RED_ARROW'
+SYSTEM_DEFS += UTA_CAT_PTEST_FULL_INIT
+endif
+
diff --git a/system-build/configs/sf_3gx/sf_3gx-stt.config b/system-build/configs/sf_3gx/sf_3gx-stt.config
new file mode 100644
index 0000000..4df4341
--- /dev/null
+++ b/system-build/configs/sf_3gx/sf_3gx-stt.config
@@ -0,0 +1,935 @@
+#=============================================================================
+# 
+# Copyright (C) 2013 Intel Mobile Communications GmbH
+# 
+# 
+#      Sec Class: Intel Confidential (IC)
+# 
+# Copyright (C) 2008 - 2012 COMNEON GmbH.           All rights reserved.
+#=============================================================================
+#
+#=============================================================================
+#
+# This document contains proprietary information belonging to COMNEON.
+# Passing on and copying of this document, use and communication of its
+# contents is not permitted without prior written authorisation.
+#
+#=============================================================================
+#
+# Revision Information :
+#   $File name:  /system-build/configs/xmm6321/xmm6321-stt.config $
+#
+#=============================================================================
+#
+#=============================================================================
+# History:
+#
+#=============================================================================
+# History:
+#
+# Based on
+#=============================================================================
+#
+# configuration parameters for integration stage STT/MODEM
+#
+
+## ----------------------------------------------------------------------------
+## SDL settings
+## ----------------------------------------------------------------------------
+export SDTVERSION   = 6.2
+export MSTOOLSPARAM = --many-receiver2
+
+# -----------------------------------------------------------------------------
+# STT (System Trace Tool) decoder build configuration
+# -----------------------------------------------------------------------------
+
+# enable STT decoders by default
+ifneq '$(BUILDMODE)' 'RELEASE'
+ifneq '$(DELIVERY)' 'YES'
+FEATURE_HW += FEAT_STT_DECODERS  
+#else
+endif # DELIVERY
+SYSTEM_DEFS += TRACE_DEBUG_MONITOR_SDL_ENABLED
+endif # RELEASE
+
+# naming and versioning of built STT decoders
+CBE_STT_SYSVER_INFO = ${PROJECTLCNAME}
+
+ifneq '${SWVERSTRING}' ''
+CBE_STT_SYSVER_VERSION = ${SWVERSTRING}
+endif
+
+# indelivery STT decoders
+CBE_STT_PREBUILT += ${GLOBALPATH}/mhw_drv_src/target_test/xllt_decoder/msvc/Release/sttdecoder-bb_sw-xllt_?.dll
+CBE_STT_PREBUILT += ${GLOBALPATH}/msw_tools/indeliverydecoders/release/sttdecoder-bb_sw-uascii-?.dll
+CBE_STT_PREBUILT += ${GLOBALPATH}/msw_tools/indeliverydecoders/release/sttdecoder-bb_sw-fascii-?.dll
+CBE_STT_PREBUILT += ${GLOBALPATH}/msw_tools/indeliverydecoders/release/xmm6310/sttdecoder-idi-0.dll
+CBE_STT_PREBUILT += ${GLOBALPATH}/platform-src/cdd/decoder/trap/msvc/Release/sttdecoder-bb_sw-trap-*.dll
+CBE_STT_PREBUILT += ${GLOBALPATH}/platform-src/cdd/decoder/cdd/msvc/Release/sttdecoder-bb_sw-cdd-*.dll
+
+#SMS05613919
+SYSTEM_DEFS += PCH_NO_DEFAULT_BEARER_CONTEXT
+
+#SMS04605614
+FEATURE += FEAT_BC_P2
+#SMS04380015
+FEATURE += FEAT_LLT_USE_TRACE_HANDLER
+
+ifneq '${TESTENVIRONMENT}' 'REGI'
+#SMS04475930 #ADDED BY:lonkar@WK1351:17
+FEATURE += FEAT_XL1_TEST_INTERFACE
+SYSTEM_DEFS += XL1_TEST_IF_ENABLED
+endif
+
+#SMS05468018 [Sofia 3G] LTE-BTR-1-5734 fails at step# 20
+SYSTEM_DEFS += SI_CHECK_CALL_TYPE_FOR_DELAY_REFRESH
+
+## ----------------------------------------------------------------------------
+## SYSTEM_DEFS
+## ----------------------------------------------------------------------------
+ifeq '$(filter FEAT_DUAL_SIM,${FEATURE})' 'FEAT_DUAL_SIM'
+   export RVCT_CC_OPTIONS_l1g += -DL1_ATC_IF_NO_GRR_SI_IN_TBF
+endif
+
+ifeq '$(filter FEAT_DUAL_SIM,${FEATURE})' 'FEAT_DUAL_SIM'
+   SYSTEM_DEFS += GRR_DSDS_SR8148_SUPPORT
+   SYSTEM_DEFS += ENABLE_OVERLAPPING_PAGING
+   SYSTEM_DEFS += MMI_DUAL_SIM
+   SYSTEM_DEFS += L1G_TWO_PS_SINGLE_FOI_TOI
+   SYSTEM_DEFS += CELL_BASED_FOFFS
+   SYSTEM_DEFS += RF_DEV_CELL_BASED_FOFFS
+   SYSTEM_DEFS += CELL_BASED_FOFFS_UMTS
+   #SYSTEM_DEFS += UICC_ENABLE_BATTERY_IN_OUT_DETECTION
+   #SYSTEM_DEFS += UICC_ENABLE_IN_OUT_DETECTION
+   SYSTEM_DEFS += L1G_TWO_PS_ADV_ARP
+   SYSTEM_DEFS += L1G_TWO_PS_ARP
+   SYSTEM_DEFS += FAST_OOS_INDICATION_SUPPORT
+   SYSTEM_DEFS += MM_FAST_OOS_INDICATION
+   SYSTEM_DEFS += RR_FAST_OOS_INDICATION
+   SYSTEM_DEFS += UICC_DUAL_SIM_SUPPORT_DUALBLOCK
+   SYSTEM_DEFS += DSDS_SR8148_ROP_2G
+   FEATURE += FEAT_MSIM_DVP
+   FEATURE += FEAT_MSIM_DVP_STATIONARY
+   #e-DVP Features Start#
+   ifneq '${TESTENVIRONMENT}' 'REGI'
+       FEATURE += FEAT_MSIM_DVP_ENHANCED
+       FEATURE += FEAT_MSIM_DVP_SLS_ONLY_SEARCH
+       SYSTEM_DEFS += MSIM_DVP_ENHANCED_SUPPORT
+   endif
+   #e-DVP Features End#
+   FEATURE += FEAT_ETWS
+   FEATURE += FEAT_DSDS_SR8148_ROP_2G
+    
+endif
+
+ifeq '$(filter FEAT_DUAL_SIM,$(sort ${FEATURE}))' 'FEAT_DUAL_SIM'
+    export UICC            = USIM
+    FEATURE += FEAT_DUAL_SIM_WITHOUT_EXT_MUX
+endif
+
+# SMS04303196
+FEATURE += FEAT_DEFAULT_RAT_AT_POWER_ON
+
+# SMS03143259
+FEATURE += FEAT_RAT_CHANGE_IN_AIRPLANE_MODE_SUPPORT
+#SMS02905586
+SYSTEM_DEFS += POWER_CONTROL_PC4_ONLY
+
+# SMS02245088
+SYSTEM_DEFS += HSPA_MAC_EHS_ENABLED
+
+SYSTEM_DEFS += HSDPA_URLC_RAW_TRACE
+# SMS02299460
+# SYSTEM_DEFS += OM_UMTS_MULTI_CARRIER_SUPPORT
+SYSTEM_DEFS += R4_SUPPORT
+SYSTEM_DEFS += R5_SUPPORT
+SYSTEM_DEFS += R6_SUPPORT
+SYSTEM_DEFS += R7_SUPPORT
+SYSTEM_DEFS += R8_SUPPORT
+SYSTEM_DEFS += SMS107980_PCLINT_WARN
+SYSTEM_DEFS += HSDPA_CATEGORY=14
+SYSTEM_DEFS += ROHC_DEBUG_ON
+SYSTEM_DEFS += MN_CPHS_FOR_USIM_ENABLED
+
+SYSTEM_DEFS += OPM_BYPASS_STARTUP_DET
+
+#--SMS04294520
+SYSTEM_DEFS += VAMOS_I_ENABLED
+
+#SMS02696059
+SYSTEM_DEFS += MN_DISABLE_2G_CSD
+
+#SMS03366544
+# Wed 22/Jan/2014 -- to be handled via SMS04681624
+#SYSTEM_DEFS += SI_CUST_PROF_PRJ=xmm6310
+#SMS04681624
+SYSTEM_DEFS += SI_CUST_PROF_PRJ=xmm6321
+# SMS02978196
+ifeq '$(filter FEAT_TADI,${FEATURE})' 'FEAT_TADI'
+SYSTEM_DEFS += TRACE_DEBUG_MONITOR_SDL_ENABLED
+SYSTEM_DEFS += MS_TRC_DEFAULT_IS_TADI
+endif
+
+ifeq '${TESTENVIRONMENT}' 'REGI'
+SYSTEM_DEFS += MS_TRC_DEFAULT_IS_TADI
+SYSTEM_DEFS += PBM_USE_NOCACHE_BUFFERS
+endif
+
+# SMS03187186
+SYSTEM_DEFS += EGPRS_SUPPORT
+SYSTEM_DEFS += EGPRS_IR_SUPPORT
+
+FEATURE += FEAT_BC_P34
+FEATURE += FEAT_BC_P5
+
+
+#SMS02700117
+FEATURE += FEAT_LIMITED_SERV_WHEN_SIM_LOCKED
+
+# enable the new PSHO interface
+SYSTEM_DEFS += PSHO_I2_SUPPORT=1
+# Impementation of USAT Letter Class i
+SYSTEM_DEFS += ATC_STK_LETTERCLASS_I
+# SMS00969826 : Workaround for R&S, which gets confused by random bits
+#SYSTEM_DEFS += GAS_L2_USE_2B_FILL_PATTERN
+# SMS01375074 : Adopt config settings from XMM6180
+# original issue SMS01318733
+SYSTEM_DEFS += MN_AUSTRALIA_000_IS_ECC
+ifeq '${TARGETSYSTEM}' 'UHT'
+   SYSTEM_DEFS += NVR_COMPILE_WITHOUT_NVM_H
+endif
+
+#SMS02879207
+SYSTEM_DEFS += UMTS_RLC_MAX_AM_ENTITY=E_UMTS_RLC_MAX_AM_ENTITY_8
+
+ifneq '$(findstring _VMM,${PLATFORM})' '_VMM'
+FEATURE     += FEAT_IDI_SUPPORT
+SYSTEM_DEFS += IDI_SUPPORT
+FEATURE     += FEAT_USIF
+else 
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+ifeq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD'
+FEATURE     += FEAT_IDI_SUPPORT
+SYSTEM_DEFS += IDI_SUPPORT
+FEATURE     += FEAT_USIF
+else
+FEATURE += FEAT_IDI_IRQ_SUPPORT
+
+FEATURE += FEAT_FREQUENCY_MANAGER    #SMS04026609
+
+SYSTEM_DEFS += MN_SUPPRESS_REG_INFO_FOR_PLMN_SEARCH
+
+
+#SMS04350413 
+# GPS/GNSS Disabled for Sofia
+FEATURE  += GPS
+FEATURE  += FEAT_GPS_LP
+FEATURE  += FEAT_GPS_CTS  #removed for Sofia
+FEATURE  += FEAT_GLONASS
+SYSTEM_DEFS += CAT_CTS_GPS
+SYSTEM_DEFS += GPS_ENABLED
+
+endif
+endif
+endif
+
+FEATURE += FEAT_CDD_USIF
+
+SYSTEM_DEFS += XMM6310_HCI
+
+#AUDIO_FEATURES
+  #FEATURE += FEAT_AUDIO_APPLICATION
+  ifneq '${TESTENVIRONMENT}' 'REGI'
+   FEATURE += FEAT_AUDIO_VOCODEC_ON_MCU
+endif
+   FEATURE += ACC_DETECT_VIA_VU_MIC
+  ifneq '${TESTENVIRONMENT}' 'REGI'   
+   FEATURE += AUDIO_MM_PRESENT
+  endif      
+  #FEATURE += AUDIO_APPLICATION_PRESENT
+  #FEATURE += AUD_FEATURE_INTERNAL_FM_RADIO
+
+ifneq '${TESTENVIRONMENT}' 'REGI'
+# USB disbled as moved to native.
+ifneq '$(findstring _VMM,${PLATFORM})' '_VMM'
+FEATURE += FEAT_USB
+#SMS04442022
+##Disabled for SF_3G.
+#FEATURE += FEAT_VTRAP_PHASE_1
+endif
+endif
+
+ifneq '$(findstring FEAT_SOFIA3G_MODEM_USB,${FEATURE})' 'FEAT_SOFIA3G_MODEM_USB'
+#This system define avoids usb driver initialization during boot up
+SYSTEM_DEFS += NATIVE_USB_LINUX_PRESENT
+endif
+
+ifneq '$(findstring _VMM,${PLATFORM})' '_VMM'
+# SMS04236192
+ifeq '$(findstring FEAT_USB,${FEATURE})' 'FEAT_USB'
+# USB
+ifneq '$(findstring FEAT_SOFIA3G_MODEM_USB,${FEATURE})' 'FEAT_SOFIA3G_MODEM_USB'
+   FEATURE += FEAT_USB_CDD_ONLY
+endif
+   FEATURE += FEAT_USB_HAL
+   FEATURE += FEAT_INT_CORE_DUMP
+endif
+endif 
+
+# Enable coredump in VMM
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+SYSTEM_DEFS += VMM_COREDUMP_SUPPORT
+endif
+
+# ----  temporarily enabled Features  -----------------------------------------
+# SMS01877341
+#FEATURE += FEAT_PTF_FIXED_POOLS_SIGNALS 
+# -----------------------------------------------------------------------------
+
+## ----------------------------------------------------------------------------
+## Rel-8 FEATUREs
+## ----------------------------------------------------------------------------
+#FEATURE += FEAT_LTE                    LTE functionality should not be enabled by default
+# ----  LTE dependend Features  -----------------------------------------------
+ifeq '$(filter FEAT_LTE,${FEATURE})' 'FEAT_LTE'
+   FEATURE += FEAT_EUTRA_MEAS_REP_IN_RR_DED
+   FEATURE += FEAT_PSHO_UTRAN_TO_EUTRA
+   FEATURE += FEAT_EUTRA_MEAS_REP_IN_UTRAN_CM
+   FEATURE += FEAT_RESEL_CELL_URA_PCH_TO_EUTRA
+   FEATURE += FEAT_PSHO_GERAN_TO_EUTRA
+   FEATURE += FEAT_NW_RESEL_GERAN_TO_EUTRA
+   FEATURE += FEAT_RESEL_GERAN_PTM_TO_EUTRA
+   FEATURE += FEAT_ABS_PRIO_RESEL_GERAN_UTRAN
+   FEATURE += FEAT_ABS_PRIO_RESEL_IN_UTRAN
+endif
+## ----------------------------------------------------------------------------
+## Rel-7 specific features (taken from XMM6260 project)
+## ----------------------------------------------------------------------------
+
+FEATURE += FEAT_NSP_SUPPORT
+FEATURE += FEAT_EDPCCH_PWR_BOOST
+FEATURE += FEAT_EHPLMN_SUPPORT
+FEATURE += FEAT_FORCED_PS_CONN_REL
+#FEATURE += FEAT_HSDSCH_CELL_FACH
+#FEATURE += FEAT_HSDSCH_CELL_URA_PCH
+
+FEATURE_HW += FEAT_FDPCH
+
+# SMS03009845 
+FEATURE_HW += FEAT_HSPA_MAC_EHS
+
+# SMS03187186
+FEATURE += FEAT_EGPRS_RX_ONLY
+
+# SMS01508636 : enable swtich for E/// IOTs
+# do not enable in customer builds
+SYSTEM_DEFS += UAS_IOT_SUPPRESSEVENTS_2X
+   
+# SMS01569683
+# FEATURE += FEAT_DTM
+
+ifneq '$(DELIVERY)' 'YES'
+FEATURE_HW += FEAT_SN_RFC3095_EF
+endif 
+FEATURE_HW += FEAT_SYNC_PPP
+
+   FEATURE_HW += FEAT_SIB11BIS
+# -------------------------------------------------------------------------------
+# SMS03028923 - SMS03261486  XMM6310 FEATURES  
+# ------------------------------------------------------------------------------
+FEATURE += FEAT_UTA_SIM_TK_TERMINAL_PROFILE_SUPPORT
+FEATURE += FEAT_IPV6_SUPPORT
+SYSTEM_DEFS += MS_IPV6_SUPPORT
+SYSTEM_DEFS += CAT_IPV6_SUPPORT
+SYSTEM_DEFS += UTA_INET_IPV6_FEAT
+## ----------------------------------------------------------------------------
+## FEATUREs --- Rel7 - XMM6260
+## ----------------------------------------------------------------------------
+#Not for all customers projects
+
+
+FEATURE_HOST += FEAT_SN_RFC3095_EF
+FEATURE_HOST += FEAT_PDCP_RFC3095_EF
+
+# SMS01473305
+FEATURE += FEAT_UTA_SIM_TK_PROACTIVE_COMMANDS_HANDLED_BY_MODEM
+
+FEATURE_HW += FEAT_NBAMR_8PSK
+FEATURE_HW += FEAT_WBAMR_8PSK
+
+#SMS01447336
+FEATURE += FEAT_FAST_DORMANCY_PHASE_II
+
+# SMS01416305 and SMS01556089
+FEATURE_HW += FEAT_PSSI_XNVM
+FEATURE_HW += FEAT_PSSI_XAACOPS
+
+#SMS01511157
+FEATURE += FEAT_3G_FAST_CELL_SEARCH
+
+#SMS01572261/disable feature SMS01580596,wrong Feat name
+#FEATURE += FEATURE_3G_FAST_CELL_SEARCH_LIMITED
+
+#SMS01560013 
+FEATURE_HW += FEAT_EDPDCH_PWR_INTERPOLATION
+#Removed from 6310 Config.
+#FEATURE_HW += FEAT_SECOND_DRX_PCH
+
+#SMS01564990: AT Flow control not yet implemented for CAT
+#FEATURE_HW += FEAT_ATC_FLOW_CTRL
+
+ifeq '$(findstring FEAT_NW_ADAPT,${FEATURE})' 'FEAT_NW_ADAPT'
+   # SMS02232353
+   FEATURE += FEAT_SIM_BASED_ENS_RAT
+else
+   # SMS01448356: [KEPLER][SUWON][SIM]EF-RAT MODE
+   SYSTEM_DEFS += SIM_BASED_ENS_RAT_SUPPORTED
+endif
+
+#SMS03028923 -SMS03264315
+# SMS04234247 --Removed below Three for RXDIV
+#SYSTEM_DEFS += NVR_STA_DARP_CTRL_MODE_3G=1
+#SYSTEM_DEFS += NVR_STA_DARP_CTRL_MODE_2G=1
+#SYSTEM_DEFS += NVR_STA_DARP_DARP=3
+
+SYSTEM_DEFS += SI_PB_CACHE_ALLOWED
+SYSTEM_DEFS += SI_RAM_CACHE=15
+SYSTEM_DEFS += SI_STK_FETCH_DISABLED_DEFAULT
+SYSTEM_DEFS += SI_STK_POLL_INTERVAL_DELTA=20
+SYSTEM_DEFS += MN_ALERT_AFTER_PROGRESS
+SYSTEM_DEFS += MN_ALW_SEND_DIAG_IND
+SYSTEM_DEFS += OM_POWER_OFF_BY_APPLICATION
+SYSTEM_DEFS += PMI_UTA_SYS
+
+#SMS03028923-SMS03339650
+SYSTEM_DEFS += MS_NO_CSD_IN_GSM
+SYSTEM_DEFS += PMI_SUPPRESS_SEND_OM_CONTROL_REQ
+SYSTEM_DEFS += UMTS_RLC_AM_BUFFER_SIZE=E_UMTS_RLC_AM_BUFFER_SIZE_400
+FEATURE += FEAT_SIM_BT_ACC_SERVER
+FEATURE += FEAT_DISABLE_2G_CSD
+FEATURE += FEAT_IP_STACK_DUAL_STACK
+
+
+# BT Disabled.
+#FEATURE += FEAT_BTAUIF
+#FEATURE += FEAT_BTAUD_SWR_PTEST
+
+## ----------------------------------------------------------------------------
+## Rel-7 SIC specific features (taken from XMM6260 project)
+## ----------------------------------------------------------------------------
+
+SYSTEM_DEFS += SI_MI_NOT_PRESENT
+SYSTEM_DEFS += SI_DR_NOT_PRESENT
+
+FEATURE += FEAT_SIC_BASED_MMI
+FEATURE += FEAT_SIC_SMS_HANDLER
+
+
+###########------------- Rel7 & Rel8 ------------------------------------------
+
+
+#FEATURE_HW += FEAT_MSY_IF
+
+# SMS00957433 / SMS01355972
+FEATURE_HW += FEAT_DWD_XDRV
+
+# SMS03231792
+FEATURE += FEAT_CSCALL_ACTIVE_REJ_PS_REQ
+
+#SMS00930744
+FEATURE_HW += FEAT_OM_AMR_WB_ENABLED
+
+# SMS01325812: MIPI not needed in XMM6260 anymore. Will be in future in trace_dbg
+#FEATURE_HW += FEAT_MIPI_DBG
+
+FEATURE_HW += FEAT_FAST_DORMANCY
+
+FEATURE_HW += FEAT_WBAMR_GMSK
+
+ifneq '$(BUILDMODE)' 'RELEASE'
+# SMS01508557
+FEATURE += FEAT_SYSTRACE
+endif
+
+# SMS01551261: enable CPC by default
+FEATURE_HW += FEAT_HSPA_DTX_DRX
+
+# Disabling for now Laszlo enable after Cortex A5 porting 
+# SMS02167541 : enable sysmon
+# SMS02341015 : 
+# SMS03114681 :
+
+#SMS04574431#change-date:wk1352#lonkar
+#ifneq '$(BUILDMODE)' 'RELEASE'
+#FEATURE_HW += FEAT_SYSMON
+#FEATURE_HW += FEAT_ICU_SYSMON
+#endif 
+
+# SMS02864440
+FEATURE += FEAT_GDCI
+
+## ----------------------------------------------------------------------------
+## FEATUREs
+## ----------------------------------------------------------------------------
+ifeq '$(BUILDMODE)' 'DEBUG'
+FEATURE += FEAT_CORE_DUMP
+endif 
+
+FEATURE += CUSTOMIZE2
+FEATURE += FEAT_DUMMY_BLOCK_SUPPRESSION
+FEATURE += FEAT_MUX_27_10
+FEATURE += FEAT_ONE_BURST_PAGING
+FEATURE += MEM_LEAK_DEBUG
+FEATURE += FEAT_ENHANCED_EMERGENCY_CALL_SETUP
+FEATURE += FEAT_BMO
+# FEATURE += FEAT_CRH
+FEATURE += FEAT_PDCP_CAPABILITY_CONFIG_1
+FEATURE += FEAT_DEFERRED_PBREADY_AFTER_CACHE
+FEATURE += FEAT_DISABLE_CLOCK_IRQ_DISABLE
+FEATURE += FEAT_MEDRM_TEST
+# FEATURE += FEAT_BIP                            disabled by SMS01574532
+FEATURE += FEAT_PSHO
+FEATURE += FEAT_MSC3X
+FEATURE += FEAT_USIMAP_REL6
+# -- FEATURE_HW += FEAT_HPLMN_SEARCH_IN_ROAMING_COUNTRY
+FEATURE += FEAT_HPLMN_SEARCH_IN_ROAMING_COUNTRY
+FEATURE += FEAT_SEL_RABREESTAB
+# -- caused by SMS00968118
+#FEATURE += FEAT_DMAD3
+# -- caused by SMS00978717
+FEATURE += FEAT_STORED_FREQ_SCAN
+# -- caused by SMS01254143
+FEATURE += FEAT_CLIENT_SUPPORTS_STK_ICON
+
+#_ _ SMS04294520
+FEATURE += FEAT_VAMOS_I
+
+#SMS02932960
+FEATURE += FEAT_CAT_AUTO_RESPONSE
+FEATURE += FEAT_CAT_AUTO_ACCEPT
+
+# SMS03294583
+FEATURE += FEAT_ENG_MODE_METRICS
+
+# -- SMS01367861  Security Framework Cryptographic Driver
+#FEATURE += FEAT_CEU
+FEATURE_HW += EDGE
+FEATURE_HW += FEAT_CPHS_EMERG_999
+FEATURE_HW += FEAT_HSDPA
+FEATURE_HW += FEAT_HSUPA
+FEATURE_HW += FEAT_OPT_PPP
+FEATURE_HW += FEAT_SIO_L2P_HEADER_OFFSET
+FEATURE_HW += QUADBAND
+FEATURE_HW += TASK_PRIO_MODIF
+ifneq '$(BUILDMODE)' 'RELEASE'
+ifneq '${TESTENVIRONMENT}' ''
+#FEATURE_HW += SYSTEM_PROFILING  #removed for sofia
+endif
+endif # RELEASE
+FEATURE_HW += SYSTEM_TIMER_4KHZ
+FEATURE_HW += FEAT_RFC1144_HEADER_COMPR
+FEATURE_HW += FEAT_OPM_PTEST_PSV_DISABLE
+FEATURE_HW += FEAT_CROATIA_EN
+
+# SMS02416446: [XMM6360] Driver TimeServices needs new feature/define: FEAT_TIMESERVICES_RTT_IN_TS
+# SMS02543416: [XMM6360 Unitest] Under unitest this flag has to be disabled
+ifeq '${TESTENVIRONMENT}' ''
+  FEATURE_HW += FEAT_TIMESERVICES_RTT_IN_TS
+endif
+
+## ----------------------------------------------------------------------------
+## Rel 6.1 FEATUREs - available in Rel7 also
+## ----------------------------------------------------------------------------
+ifneq '$(DELIVERY)' 'YES'
+FEATURE_HW += FEAT_PDCP_RFC3095_EF
+endif
+# -- caused by SMS01252787
+ifeq '$(findstring FEAT_DMAD3,${FEATURE})' 'FEAT_DMAD3'
+    FEATURE_HW += FEAT_AUD_DMA_DSP_TRANSFER
+endif
+# -- caused by SMS01360643
+FEATURE_HW += FEAT_STORED_LIST_SEARCH_PREFERRED
+FEATURE_HW += FEAT_OM_AMR_WB_ENABLED
+FEATURE += POWER_CONCEPT_3
+FEATURE += POWER_CONCEPT_3_PLUS
+FEATURE += FEAT_DRV-CPS_IF_GENERATION_02
+FEATURE_HW += FEAT_MMU_STACK_PROTECTION
+FEATURE_HW += FEAT_ATC_EXT_CEER_INFO
+FEATURE += FEAT_RETRY_ON_REUSED_CONN_REL
+ifneq '${TESTENVIRONMENT}' 'DM'
+#SMS00888978
+FEATURE += FEAT_REP_XACCH
+endif
+ifeq '$(filter ${INT_STAGE},MEX AEM)' ''
+  FEATURE += FEAT_SPI
+endif
+FEATURE_HW += FEAT_UTA_OS_OBJECT_NAME_SUPPORT
+FEATURE += FEAT_UTA_IO
+FEATURE += FEAT_UTA_SERIAL
+FEATURE += FEAT_UTA_TERMINAL
+FEATURE += FEAT_UTA_SOCK
+FEATURE += FEAT_UTA_SYS
+FEATURE += FEAT_UTA_OS
+## ----------------------------------------------------------------------------
+## UHT and HOST configurations
+## ----------------------------------------------------------------------------
+FEATURE_UHT += EDGE
+FEATURE_UHT += FEAT_CPHS_EMERG_999
+FEATURE_UHT += FEAT_HSDPA
+FEATURE_UHT += FEAT_HSUPA
+FEATURE_UHT += FEAT_OPT_PPP
+FEATURE_UHT += QUADBAND
+FEATURE_UHT += FEAT_RFC1144_HEADER_COMPR
+FEATURE_UHT += FEAT_SN_RFC3095_EF
+FEATURE_UHT += FEAT_HSPA_DTX_DRX
+#SMS05354625 REMOVED FEAT_HSPA_HS_SCCHLESS
+#FEATURE_UHT += FEAT_HSPA_HS_SCCHLESS
+FEATURE_UHT += FEAT_HSPA_SLOT_FMT4
+#FEATURE_UHT += FEAT_FDPCH
+#FEATURE_UHT += FEAT_ENH_FDPCH
+FEATURE_HOST += EDGE
+FEATURE_HOST += FEAT_CPHS_EMERG_999
+FEATURE_HOST += FEAT_HSDPA
+FEATURE_HOST += FEAT_HSUPA
+FEATURE_HOST += FEAT_OPT_PPP
+FEATURE_HOST += QUADBAND
+FEATURE_HOST += FEAT_RFC1144_HEADER_COMPR
+FEATURE_HOST += FEAT_SN_RFC3095_EF
+
+## ----------------------------------------------------------------------------
+## UNITEST configuration
+## ----------------------------------------------------------------------------
+ifneq '${TESTENVIRONMENT}' ''
+ifneq '${TESTENVIRONMENT}' 'REGI'
+   # Set the values for the dual mode Unitest test environment
+   export MSVC_CC_OPTIONS += /DUTA_OS_THREAD_SIZE=320
+   export MSVC_CC_OPTIONS += /DUTA_OS_SEM_SIZE=92
+   export MSVC_CC_OPTIONS += /DUTA_OS_CRITICAL_SECTION_SIZE=96
+   export MSVC_CC_OPTIONS += /DUTA_OS_EVENTGROUP_SIZE=88
+   export MSVC_CC_OPTIONS += /DUTA_OS_QUEUE_SIZE=112
+   export MSVC_CC_OPTIONS += /DUTA_OS_TIMER_SIZE=52
+   #FEATURE += FEAT_DTM
+   #FEATURE += FEAT_LTE
+   FEATURE += FEAT_HSDSCH_DRX_CELL_FACH
+   FEATURE += FEAT_DUAL_CELL_DL
+   FEATURE += FEAT_CELL_SPEC_TX_DIV
+   FEATURE += FEAT_ADJ_FREQ_MEAS_WO_CM
+   FEATURE += FEAT_ENH_HS_CELL_CHANGE
+   FEATURE += FEAT_EDCH_CELL_FACH
+   FEATURE += FEAT_HSPA_MAC_IIS
+   FEATURE += FEAT_MIMO_AND_DL64QAM
+   FEATURE += FEAT_ETWS
+   FEATURE += FEAT_CSG_SUPPORT
+
+   # JFI NBC
+   # FEATURE += FEAT_DRV_4G_PS_L1IF_5_03
+   # FEATURE += FEAT_MIPI_HSI_ROUTER
+   FEATURE += FEAT_PBM 
+   FEATURE += FEAT_PTM
+   SYSTEM_DEFS += PBM_MEM_PROTECT_ABOUT_IRQ 
+   #Using cached buffers for PBM SMS05533126
+   #SYSTEM_DEFS += PBM_USE_NOCACHE_BUFFERS
+   SYSTEM_DEFS += CAT_MIPI_IPC
+   SYSTEM_DEFS += STK_LTE_NEW_BUFFER_CONCEPT_FEATURE_FLAG
+
+   FEATURE += FEAT_EUTRA_MEAS_REP_IN_RR_DED
+   FEATURE += FEAT_PSHO_UTRAN_TO_EUTRA
+   FEATURE += FEAT_EUTRA_MEAS_REP_IN_UTRAN_CM
+   FEATURE += FEAT_RESEL_CELL_URA_PCH_TO_EUTRA
+   FEATURE += FEAT_PSHO_GERAN_TO_EUTRA
+   FEATURE += FEAT_NW_RESEL_GERAN_TO_EUTRA
+   FEATURE += FEAT_RESEL_GERAN_PTM_TO_EUTRA
+   FEATURE += FEAT_ABS_PRIO_RESEL_GERAN_UTRAN
+   FEATURE += FEAT_ABS_PRIO_RESEL_IN_UTRAN
+   FEATURE_HW += FEAT_AGPS_SIB15
+   FEATURE_HW += GPS
+   FEATURE_HW += FEAT_GDCDL
+   FEATURE_HW += FEAT_RL_TBF
+
+    FEATURE += FEAT_HSDSCH_CELL_FACH
+    FEATURE += FEAT_HSDSCH_CELL_URA_PCH
+
+   ifeq '${TESTENVIRONMENT}' 'UGDCI_HW'
+      FEATURE_HW += FEAT_HSPA_64QAM_DL
+      FEATURE_HW += FEAT_HSPA_16QAM_UL
+      FEATURE_HW += FEAT_HSPA_MIMO
+      FEATURE_HW += FEAT_HSPA_MAC_EHS
+      FEATURE_HW += FEAT_HSPA_DTX_DRX
+      #FEATURE_HW += FEAT_HSPA_HS_SCCHLESS
+      FEATURE_HW += FEAT_HSPA_SLOT_FMT4
+      FEATURE_HW += FEAT_HSPA_CS_VOICE
+      FEATURE_HW += FEAT_UEA2
+      FEATURE_HW += FEAT_UIA2
+   else
+    FEATURE_HW += FEAT_HSPA_64QAM_DL
+    FEATURE_HW += FEAT_HSPA_16QAM_UL
+    FEATURE_HW += FEAT_HSPA_MIMO
+    FEATURE_HW += FEAT_HSPA_MAC_EHS
+    FEATURE_HW += FEAT_HSPA_DTX_DRX
+    #FEATURE_HW += FEAT_HSPA_HS_SCCHLESS
+    FEATURE_HW += FEAT_HSPA_SLOT_FMT4
+    FEATURE_HW += FEAT_HSPA_CS_VOICE
+    FEATURE_HW += FEAT_UEA2
+    FEATURE_HW += FEAT_UIA2
+   endif
+   FEATURE_HW += FEAT_SIB11BIS
+   FEATURE_HW += FEAT_FDPCH
+   FEATURE_HW += FEAT_ENH_FDPCH
+   SYSTEM_DEFS += HSDPA_CATEGORY=14
+   SYSTEM_DEFS += DARP_SUPPORT_ENABLED=2
+   SYSTEM_DEFS += MULTI_SLOT_CLASS_GPRS=12
+   SYSTEM_DEFS += MULTI_SLOT_CLASS_EGPRS=12
+   SYSTEM_DEFS += UGDCI_TRACE_GATE_MSG
+endif
+else
+   # normal build environment
+   SYSTEM_DEFS += MULTI_SLOT_CLASS_GPRS=12
+   SYSTEM_DEFS += MULTI_SLOT_CLASS_EGPRS=12
+   #SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_GPRS=33
+   #SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_EGPRS=33
+endif
+# IPHC libraries are part of only HW or HOST builds (but not ALIHOST):
+ifneq '$(filter ${TARGETSYSTEM},HW HOST)' ''
+    FEATURE += FEAT_PDCP_RFC2507
+    FEATURE += FEAT_SN_RFC2507
+endif
+
+FEATURE_HW += FEAT_HSPA_64QAM_DL
+
+## ----------------------------------------------------------------------------
+## Virtual Protoype
+## ----------------------------------------------------------------------------
+
+ifeq '$(findstring XMM6260_AVP_REV_,${PLATFORM})' 'XMM6260_AVP_REV_'
+    FEATURE += FEAT_AVP_STANDALONE
+endif
+
+ifeq '$(findstring XMM6260_AVP_2G_DSP_REV_,${PLATFORM})' 'XMM6260_AVP_2G_DSP_REV_'
+    FEATURE += FEAT_AVP_2G_DSP
+endif
+
+ifeq '$(findstring XMM6260_AVP_COMBINED_REV_,${PLATFORM})' 'XMM6260_AVP_COMBINED_REV_'
+    FEATURE += FEAT_COMBINED_VP
+endif
+
+
+## ----------------------------------------------------------------------------
+## AUDIO
+## ----------------------------------------------------------------------------
+# -- not supported by XMM6260
+#ifneq '$(filter ${INT_STAGE},MEX)' 'MEX'
+#    FEATURE_HW += FEAT_AUDIO_CONTROL_MANAGER_GLUE
+#    FEATURE_HW += FEAT_AUDIO_CONTROL_MANAGER
+#
+#    FEATURE_HW += FEAT_ACM_SERVER
+#endif
+## ----------------------------------------------------------------------------
+## GPS - from 6260 SIC config
+## ----------------------------------------------------------------------------
+
+# SMS02449946: Improper use of commandline parameter RMV_FEATURE
+# special builds for GPS TEST
+ifeq '$(findstring _GPS_,${PLATFORM})' '_GPS_'
+   FEATURE += GPS
+endif
+
+FEATURE_HW += GPS                      # disable GPS SMS01579597
+#FEATURE_HW += FEAT_GPS_DRIVER
+#FEATURE_HW += FEAT_LCS
+#FEATURE_HW += FEAT_POS_CPLANE
+#FEATURE_HW += FEAT_POS_SUPLV1_0
+
+ifneq '${TESTENVIRONMENT}' 'REGI'
+# SMS02866804 Features for NonXposys
+FEATURE_HW += FEAT_GPS_LP
+endif
+FEATURE += FEAT_LP_MODULE
+#FEATURE += FEAT_CAT_XML_SUPPORT #removed for Sofia
+FEATURE += FEAT_AT_COMMAND_LINE_SET_SIZE_2K
+ifneq '${TESTENVIRONMENT}' 'REGI'
+FEATURE += FEAT_CTS_GPS
+FEATURE += FEAT_GPS_CTS
+# SMS01851565: [AGPS SW][Build_Config-Clone] Support for fine time assistance.
+ifeq '$(findstring GPS,${FEATURE_HW})' 'GPS'
+FEATURE += FEAT_GPS_CTS
+endif
+endif
+ifeq '$(findstring FEAT_LCS,${FEATURE_HW})' 'FEAT_LCS'
+   COMPONENT_MAKEFILES += ${GLOBALPATH}/msw_pos_src/make/cbe_pos.mk
+   SYSTEM_DEFS += CAT_FEAT_LCS
+   SYSTEM_DEFS += FEAT_SECURE_SOCKET
+   SYSTEM_DEFS += CAT_NMEA
+endif
+
+
+ 
+# SMS03804755:Implementation of AT Handler ("SIO Bridge/Extender")
+   ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+   FEATURE += FEAT_SIO_EXTENDER_LINUX_GS
+
+endif
+
+#FEATURE_HW += FEAT_SECURITY_TLS
+#FEATURE_HW += FEAT_SECURITY_TLS_NO_FLASH
+
+## ----------------------------------------------------------------------------
+## UTA OS Interface
+## ----------------------------------------------------------------------------
+# UTA OS interface for hosttest builds
+ifeq '${UTA_CLIENT}' 'TESTBED'
+    include $(GLOBALPATH)/tyra_src/make/cbe_tyra.cfg
+endif
+## ----------------------------------------------------------------------------
+## UTA_CLIENT configuration
+## ----------------------------------------------------------------------------
+#SMS01564235/SMS01580541
+UTA_CLIENT_EXTENDED_MODULES = sys cbs net_cell net_homezone net_nitz net_rat sim_bt_acc sim_sec ss net_plmn sim_access sim_tk call_cs call_ps sms sim_pb net_main ss_lcs em
+
+#SMS03196661
+ifneq '$(filter FEAT_BOOT_AND_MODE_MANAGER, ${FEATURE})' ''
+    UTA_CLIENT_EXTENDED_MODULES += cps_stack
+endif
+# end SMS03196661
+
+#export UTA_CLIENT = DUMMY
+export UTA_CLIENT = CAT_SYSTEM
+
+ifeq '${UTA_CLIENT}' ''
+   export UTA_CLIENT = CAT_SYSTEM
+endif
+ifeq '${INT_STAGE}' '$(findstring ${INT_STAGE},MM)'
+   export UTA_CLIENT = IMMF_STANDALONE
+endif
+
+# SMS03161753
+# for UAS Unitest  set UTA_CLIENT=UNITEST
+ifneq '${TESTENVIRONMENT}' ''
+ifneq '${TESTENVIRONMENT}' 'REGI'
+   export UTA_CLIENT = UNITEST
+endif
+endif
+
+ifeq '${UTA_CLIENT}' 'CAT_SYSTEM'
+    FEATURE_HW += CAT_SYSTEM_INTERFACE
+    FEATURE_HW += UTA_CAT_TEST_INTERFACE
+    #SMS01259805
+    #FEATURE_HW += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+    FEATURE    += FEAT_CPS_API
+    #SMS00957361
+	#FEATURE += FEAT_AUDIO_CONTROL_MANAGER
+    #SMS01655748
+    FEATURE    += FEAT_SIC_UTA
+    # testing SMS01467638
+    FEATURE += FEAT_UTA_EM
+    #[SMS01354489]
+    FEATURE    += FEAT_CAT_MUX_SUPPORT
+    FEATURE    += FEAT_DISABLE_FAX
+    SYSTEM_DEFS += CAT_SYSTEM_DUMMYCB
+    SYSTEM_DEFS += CATSYSTEM_ENABLED
+    SYSTEM_DEFS += CAT_TRACE_ENABLE
+    SYSTEM_DEFS += UTA_ATTEST_DUMMYCB
+    SYSTEM_DEFS += UTA_TEST_ENABLED
+    #[SMS01411268]
+    SYSTEM_DEFS += XMM6260_CAT_COMMANDS
+    # [SMS01515826]
+    # only temporarily removed
+    # SYSTEM_DEFS += CAT_R7_SUPPORT
+    SYSTEM_DEFS += CAT_NET_FAST_DORMANCY_SUPPORT
+    #SMS00957603
+    SYSTEM_DEFS += SI_CARD_IND_ALLOWED
+    SYSTEM_DEFS += SI_IMSI_IND_ALLOWED
+    SYSTEM_DEFS += SI_APPLICATION_IND_ALLOWED
+    COMPONENT_MAKEOPTIONS += ${GLOBALPATH}/msw_cat_src/cat/make/cbe_catsys_pcd_include.cfg
+
+endif
+ifeq '${UTA_CLIENT}' 'IMMF_STANDALONE'
+   #FEATURE      += FEAT_AUDIO_CONTROL_MANAGER
+   FEATURE      += FEAT_UTA_SIM_TK_RAW_ACCESS
+   FEATURE      += FEAT_CPS_API
+   FEATURE      += FEAT_SIC_UTA
+   FEATURE      += FEAT_CAT_MUX_SUPPORT
+   #FEATURE_HW   += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+   FEATURE_HW   += CAT_SYSTEM_INTERFACE
+   SYSTEM_DEFS  += UTA_SIM_TK_RAW_ACCESS
+   SYSTEM_DEFS  += CAT_SYSTEM_DUMMYCB
+   SYSTEM_DEFS  += CATSYSTEM_ENABLED
+   SYSTEM_DEFS  += UTA_AUDIO_INTERFACE
+   FEATURE    += FEAT_DISABLE_FAX
+   # This overwrites the setting in graphics_makeoptions.mk
+   # Can be removed once graphics_makeoptions.mk was changed.
+   # Make sure USE_DEPRECATED_DISPLAY_INTERFACES is off!
+   SYSTEM_DEFS  += USE_NEW_UTA_INTERFACE
+    COMPONENT_MAKEOPTIONS += ${GLOBALPATH}/msw_cat_src/cat/make/cbe_catsys_pcd_include.cfg
+endif
+
+ifeq '${UTA_CLIENT}' 'DUMMY'
+        #SMS01229164
+    FEATURE    += FEAT_SIC_ATS
+    FEATURE    += FEAT_SIC_UTA
+   FEATURE_HW += CAT_SYSTEM_INTERFACE
+   FEATURE_HW += UTA_CAT_TEST_INTERFACE
+   FEATURE    += FEAT_UTA_SIM_TK_RAW_ACCESS
+   #FEATURE_HW += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+   FEATURE    += FEAT_CPS_API
+# SMS00957361
+   #FEATURE += FEAT_AUDIO_CONTROL_MANAGER
+# SMS00975186
+   FEATURE    += FEAT_CAT_MUX_SUPPORT
+   FEATURE    += FEAT_SIC_UTA
+   SYSTEM_DEFS += CAT_SYSTEM_DUMMYCB
+   SYSTEM_DEFS += CATSYSTEM_ENABLED
+   SYSTEM_DEFS += CAT_TRACE_ENABLE
+   SYSTEM_DEFS += UTA_ATTEST_DUMMYCB
+   SYSTEM_DEFS += UTA_TEST_ENABLED
+# SMS00957603
+   SYSTEM_DEFS += SI_CARD_IND_ALLOWED
+   SYSTEM_DEFS += SI_IMSI_IND_ALLOWED
+   SYSTEM_DEFS += SI_APPLICATION_IND_ALLOWED
+   SYSTEM_DEFS += CAT_SYSTEM_SINGLE_CLIENT
+   COMPONENT_MAKEOPTIONS += ${GLOBALPATH}/msw_cat_src/cat/make/cbe_catsys_pcd_include.cfg
+endif 
+
+ifeq '${UTA_CLIENT}' 'MULTICLIENT_SYSTEM'
+   FEATURE_HW += CAT_SYSTEM_INTERFACE
+   FEATURE_HW += UTA_CAT_TEST_INTERFACE
+   FEATURE    += FEAT_UTA_SIM_TK_RAW_ACCESS
+   #FEATURE_HW += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+   FEATURE    += FEAT_CPS_API
+   #SMS00957361
+   #FEATURE += FEAT_AUDIO_CONTROL_MANAGER
+   #SMS00975186
+   FEATURE    += FEAT_CAT_MUX_SUPPORT
+   FEATURE    += FEAT_SIC_UTA
+   SYSTEM_DEFS += UTA_SIM_TK_RAW_ACCESS
+   SYSTEM_DEFS += CAT_SYSTEM_DUMMYCB
+   SYSTEM_DEFS += CATSYSTEM_ENABLED
+   #SYSTEM_DEFS += CAT_TRACE_ENABLE
+   SYSTEM_DEFS += UTA_ATTEST_DUMMYCB
+   SYSTEM_DEFS += UTA_TEST_ENABLED
+   #SMS00957603
+   SYSTEM_DEFS += SI_CARD_IND_ALLOWED
+   SYSTEM_DEFS += SI_IMSI_IND_ALLOWED
+   SYSTEM_DEFS += SI_APPLICATION_IND_ALLOWED
+   SYSTEM_DEFS += MULTICLIENT_SYSTEM_ENABLED
+   ifeq '$(filter FEAT_UTA_PRINTSERVICE,${FEATURE})' 'FEAT_UTA_PRINTSERVICE'
+      SYSTEM_DEFS += PRINT_SERVICE_ENABLED
+   endif
+   COMPONENT_MAKEOPTIONS += ${GLOBALPATH}/msw_cat_src/cat/make/cbe_catsys_pcd_include.cfg
+endif
+ifeq '$(filter FEAT_METRIC_MASTERAGENT,${FEATURE})' 'FEAT_METRIC_MASTERAGENT'
+   FEATURE += FEAT_UTA_FS 
+endif
+## ----------------------------------------------------------------------------
+## LIBS TO LINK
+## ----------------------------------------------------------------------------
+### --- libraries for host simulation
+  LIBS_ALIHOST  += ${GLOBALPATH}/3p_tau_teo_lib/lib/sctworld.lib
+### --- libraries for UHT
+ifeq '$(filter ${TARGETSYSTEM},UHT)' 'UHT'
+  ADD_LIBSTOBUILD += iphc_wrap.$(LIBFILEEXT)
+endif
+
+# ----------------------------------------------------------------------------
+# Including component specific config files
+# ----------------------------------------------------------------------------
+include ${CBE_CONFIG_PATH}/common-sf_3gx-stt.config
diff --git a/system-build/configs/sf_3gx/sf_3gx.config b/system-build/configs/sf_3gx/sf_3gx.config
new file mode 100644
index 0000000..4e727ed
--- /dev/null
+++ b/system-build/configs/sf_3gx/sf_3gx.config
@@ -0,0 +1,1150 @@
+#=============================================================================
+# Copyright (C) 2013 Intel Mobile Communications GmbH
+# 
+#      Sec Class: Intel Confidential (IC)
+#=============================================================================
+#
+# This document contains proprietary information belonging to COMNEON.
+# Passing on and copying of this document, use and communication of its
+# contents is not permitted without prior written authorisation.
+#
+#=============================================================================
+#
+# Revision Information :
+#   $File name:  /system-build/configs/xmm6321/xmm6321.config $
+#
+#=============================================================================
+#
+#=============================================================================
+# History:
+#
+# Based on
+#=============================================================================
+#
+# this file contains project dependent & integration stage independent
+# configuration
+#
+## ----------------------------------------------------------------------------
+## DSDS Settings
+## ----------------------------------------------------------------------------
+
+export BUILDMODE       = DEBUG
+export TARGETSYSTEM    = HW
+
+ifeq '$(findstring _SB,${PLATFORM})' '_SB'
+   ifneq  '$(filter MSY, ${INT_STAGE})' 'MSY'
+#    FEATURE += FEAT_DUAL_SIM
+#    FEATURE += FEAT_DUAL_SIM_3G_2G
+#    FEATURE += FEAT_DUAL_SIM_2G_3G#
+ifneq '${TESTENVIRONMENT}' 'REGI'
+#    FEATURE += FEAT_SINGLE_BUILD_SUPPORT
+endif 
+#    FEATURE += FEAT_FAST_OOS_INDICATION
+   endif
+endif
+
+ifeq '$(findstring _DSDS,${PLATFORM})' '_DSDS'
+    FEATURE += FEAT_DUAL_SIM
+    FEATURE += FEAT_DUAL_SIM_3G_2G
+    FEATURE += FEAT_DUAL_SIM_2G_3G
+    FEATURE += FEAT_FAST_OOS_INDICATION
+endif
+    FEATURE += FEAT_FTD
+    RMV_FEATURE += FEAT_SIM_BASED_ENS_RAT
+
+
+ifeq '$(filter FEAT_DUAL_SIM,$(sort ${FEATURE}))' 'FEAT_DUAL_SIM'
+    FEATURE += FEAT_CAT_SYSTEM_DUAL_SIM_CONFIG
+    FEATURE += FEAT_DUAL_SIM_CONFLICT
+    FEATURE += FEAT_DUAL_SIM_PS_SUSPEND
+endif
+
+ifeq '$(filter FEAT_DUAL_SIM_2G_3G,$(sort ${FEATURE}))' 'FEAT_DUAL_SIM_2G_3G'
+    FEATURE += FEAT_SIM_BASED_ENS_RAT
+endif
+
+ifeq '$(filter FEAT_DUAL_SIM_3G_2G,$(sort ${FEATURE}))' 'FEAT_DUAL_SIM_3G_2G'
+    FEATURE += FEAT_SIM_BASED_ENS_RAT
+endif
+#------------------------------------------
+SYSTEM_DEFS += SECOND_DRX_PCH_ENABLED
+SYSTEM_DEFS += MSAP_FDN_CHECK_SMS_SCA_ENABLE
+#start sofia flags enabled during initial configuration
+
+
+#SMS05752731
+SYSTEM_DEFS += SI_SMS_RAM_CACHE
+#SMS05847419
+SYSTEM_DEFS += SI_SEND_GEN_SIGNAL_FLAG=TRUE
+#SMS05925610
+SYSTEM_DEFS += LP_NO_ABORT_AID_REQ
+#SMS06008393
+
+
+FEATURE += FEAT_NVM_GTI_EXPOSE_GROUPS
+FEATURE += FEAT_MM_SEND_EARLY_GMMREG_IND
+
+ifeq '${CARRIER}' 'ATT'
+    FEATURE += FEAT_SIM_BASED_ENS_RAT
+    FEATURE += FEAT_CAT_AUTO_RESPONSE
+    FEATURE += FEAT_DETACH_WITH_AIRPLANE_MODE
+    SYSTEM_DEFS += MM_CS_ATTACH_IND
+    SYSTEM_DEFS += MN_SEND_LOCATION_STATUS_IF_PLMN_SEARCH_END
+    FEATURE += FEAT_SIM_BASED_ENS_RAT
+    SYSTEM_DEFS += OM_EF_RAT_ONLY_ALLOWED_VALUES
+    FEATURE += FEAT_RPM_SUPPORT
+    FEATURE += FEAT_DAM
+    SYSTEM_DEFS += SI_CUSTOM_ENS_MASK=31
+    ifeq '$(filter FEAT_DAM,${FEATURE})' 'FEAT_DAM'
+    SYSTEM_DEFS += CAT_DAM_SUPPORT
+    endif
+
+    ifneq '$(findstring _V2,${PLATFORM})' '_V2'
+        SYSTEM_DEFS += NVR_DYN_EUTRAN_CAPS_BITMAP_FEATURE_GROUP_INDICATORS_B8_BIT_25=0
+    endif
+    SYSTEM_DEFS += SI_L3_REFRESH_ATTEMTS=80
+    
+    CUST_${PROJECTNAME}_RMV_SYSTEM_DEFS += NVM_DYN_CPS_DAM_SUPPORT=0
+    CUST_${PROJECTNAME}_RMV_SYSTEM_DEFS += NVM_DYN_IMS_VOLTE_OPERATOR=0        
+    CUST_${PROJECTNAME}_RMV_FEATURE += FEAT_IPV6_SUPPORT        
+  endif
+
+
+ifeq '$(findstring _VP_,${PLATFORM})' '_VP_'
+SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_RF
+FEATURE += FEAT_VP_MCU #VP
+FEATURE += FEAT_VP_MCU_2G #VP
+FEATURE += FEAT_VP_SKIP  
+endif
+
+SYSTEM_DEFS += __x86
+ifeq '$(findstring _SOC_ES_1_1,${PLATFORM})' '_SOC_ES_1_1'
+SYSTEM_DEFS += SF3G_ES1_1_CHIP_WA #With the removal of the ucode patch, CPU freezes are seen. So WA for the same.
+export CHIP_REV   = es_1_0
+else
+ifeq '$(findstring _SOC_ES_2_0,${PLATFORM})' '_SOC_ES_2_0'
+export CHIP_REV   = es_2_0
+else
+ifeq '$(findstring _SOC_ES_2_1,${PLATFORM})' '_SOC_ES_2_1'
+export CHIP_REV   = es_2_1
+else
+ifeq '$(findstring _SOC_ES_1_0,${PLATFORM})' '_SOC_ES_1_0'
+export CHIP_REV   = es_1_0
+SYSTEM_DEFS += SF_MMIO_SSE_COPY_32BIT_ALIGN_WA #SMS06101739
+else
+SYSTEM_DEFS += SF3G_ES1_CHIP_WA
+FEATURE += FEAT_DIGITAL_MICROPHONE
+endif
+endif
+endif
+endif
+
+#SMS05828316
+ifeq '$(BUILDMODE)' 'DEBUG'
+ifneq '${TESTENVIRONMENT}' 'REGI'
+FEATURE += FEAT_SYSMON_LITE
+endif
+endif
+
+
+#SYSTEM_DEFS += SOFIA_POW_BRINGUP
+ifeq '$(findstring MODEM,${INT_STAGE})' 'MODEM'
+SYSTEM_DEFS += DRV_SEC_VIRGIN_ACCEPT_ALLSIMS
+endif
+ifeq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD' # Stand Alone Virtual Modem
+SYSTEM_DEFS += DRV_SEC_VIRGIN_ACCEPT_ALLSIMS
+endif
+
+#SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_RF  #VP
+SYSTEM_DEFS += CFG_PLATFORM_CPP_INITIALISE_EXTERNAL
+ifneq '${TESTENVIRONMENT}' 'REGI'
+RMV_SYSTEM_DEFS += MS_TRC_DEFAULT_IS_TADI
+FEATURE += FEAT_AVS
+FEATURE += FEAT_AUDIO_DSP_NO_POWER_HANDLING
+endif
+RMV_SYSTEM_DEFS += BOOT_MANAGER_STACK_SURVEILLANCE
+RMV_SYSTEM_DEFS += XDRV_PRESENT
+RMV_SYSTEM_DEFS += NANDDFMC_PRESENT
+
+FEATURE += FEAT_SSE_ENABLE
+FEATURE += FEAT_SSE_TX_LAZY_CTS_STICKY_ALWAYS
+
+FEATURE += FEAT_DEACT_SPLIT_SECTION
+FEATURE += FEAT_DSLB_IA
+FEATURE += FEAT_AUDIO_CODEC_IPP
+#FEATURE += FEAT_VP_MCU #VP
+#FEATURE += FEAT_VP_MCU_2G #VP
+#FEATURE += FEAT_VP_SKIP   
+ifeq '${UNITEST_XT}' ''
+ifeq '${TARGETSYSTEM}' 'HW'
+  FEATURE += FEAT_BIONIC_LIBC
+endif
+endif
+FEATURE += FEAT_SOFIA_THREADX
+FEATURE += STT_CHECKED_DISABLED
+RMV_FEATURE += FEAT_NVM_ON_PCM
+RMV_FEATURE += FEAT_FTL
+
+
+
+# SoFIA MODEM - USB related configuration 
+#----------------------------------------
+ifneq '$(findstring _VMM_,${PLATFORM})' '_VMM_' # Native Modem
+ ifneq '${TESTENVIRONMENT}' 'REGI' #sofia_netsim_start
+   FEATURE += FEAT_SOFIA3G_MODEM_USB
+   #SYSTEM_DEFS += UCODE_PATCH_V2  Not needed for ES2.0 and above versions
+ endif #sofia_netsim_end
+else
+ ifeq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD' # Stand Alone Virtual Modem
+    FEATURE += FEAT_SOFIA3G_MODEM_USB
+ endif
+endif
+
+ifeq '$(filter FEAT_SOFIA3G_MODEM_USB,${FEATURE})' 'FEAT_SOFIA3G_MODEM_USB'   
+   FEATURE += USB
+   FEATURE += FEAT_USB
+   FEATURE += FEAT_USB_MW
+   FEATURE += FEAT_UTA_USB
+   SYSTEM_DEFS += USB_ENABLED
+endif #FEAT_SOFIA3G_MODEM_USB
+
+#----------------------------------------
+
+#end flags enabled during initial configuration
+#----------------------------------------------------
+
+##------------------------------ 
+## END of DSDS settings
+##--------------------------------- 
+ifeq  '$(filter MODEM, ${INT_STAGE})' 'MODEM'
+ifeq '$(findstring _EMMC_ONLY,${PLATFORM})' '_EMMC_ONLY'
+ifneq '$(findstring _VMM,${PLATFORM})' '_VMM'
+FEATURE += FEAT_SIC_UTA
+FEATURE += FEAT_CPS_API
+# for audio
+ifneq '${TESTENVIRONMENT}' 'REGI' #sofia_netsim_start
+FEATURE += FEAT_AUDIO_CONTROL_MANAGER
+FEATURE += FEAT_AUDIO_CONTROL_MANAGER_CAT_INTERFACE
+FEATURE += FEAT_NVM_MIRROR
+FEATURE += FEAT_GPT_SUPPORT
+#SYSTEM_DEFS += MN_SEND_NAS_SYNCH_IND #available in sf_3g-driver.config file
+FEATURE += FEAT_NVM_ON_NATIVE_EMMC
+FEATURE += FEAT_NVM_ON_NATIVE_EMMC_STUB
+#FEATURE += FEAT_NVM_ON_STUB
+endif #sofia_netsim_end
+RMV_FEATURE += FEAT_AUDIO_CONTROL_MANAGER_GLUE
+endif
+endif
+endif
+
+# RXDIV defines
+    FEATURE += FEAT_3G_DYNAMIC_RXDIV
+    FEATURE += FEAT_DYNAMIC_RXDIV
+    FEATURE += FEAT_STATIC_RXDIV
+    SYSTEM_DEFS += DYN_RXDIV_3G_SUPPORTED
+    SYSTEM_DEFS += DYN_RXDIV_SUPPORTED
+    SYSTEM_DEFS += DUMMY_2G_DIVERSITY_SUPPORT
+
+## ----------------------------------------------------------------------------
+## Project default settings
+## ----------------------------------------------------------------------------
+export SWRELEASE       = SWRELEASE_NOT_DEFINED
+export INT_STAGE       = MODEM
+export DELIVERY        = NO
+export PROJECTNAME     = SF_3GX
+ifneq '${INT_STAGE}' 'CDS'
+  export STACK         = UMTSDM
+else
+  export STACK         = CDS
+endif
+export BUILDMODE       = DEBUG
+export TARGETSYSTEM    = HW
+export PLATFORM        = SF_3G_SB_EMMC_ONLY_REV_1.0
+export SDLCODEGEN      = NO
+export SDLSCR          = NO
+export SWVERSTRING     = SWVERSTRING_NOT_DEFINED
+export SWVERSTRINGTYPE = CUSTOMER SHORT
+export BUILDID         = ${PLATFORM}
+export DEPENDENCIES    = YES
+export ERRORLOG        = YES
+export GPERL           = perl
+export ATCPARSERGEN    = YES
+export TX_LIB_VARIANT  = xgold618
+export BOOTLOADER_EXTRA_EXTENSION=
+export BUILD_BOOTLOADER_FROM_SRC = YES
+export CREATEFLS       = YES
+
+## ----------------------------------------------------------------------------
+## Delivery settings
+## ----------------------------------------------------------------------------
+
+ifeq '$(DELIVERY)' 'YES'
+   export GLOBALPATH       = ../..
+   export DEL_DIR          = $(GLOBALPATH)/OUT_DIR/$(PLATFORM)
+   export BUILDMODE        = DEBUG
+   export WARNINGS         = YES
+   export ERRORLOG         = YES
+   export VIAFILE          = YES
+   
+
+ifeq '$(PLATFORM)' 'SF_3GX_SOC_ES_1_0_AG620_ES2_DVFS_VMM_EMMC_ONLY_REV_1.0_DSDS'
+LIBS_HW += ${MAKEDIR}/lib/a-gps.lib
+LIBS_HW += ${MAKEDIR}/lib/ali.lib
+LIBS_HW += ${MAKEDIR}/lib/asm.lib
+#LIBS_HW += ${MAKEDIR}/lib/asn1.lib commented on Feb 19 2015
+LIBS_HW += ${MAKEDIR}/lib/bionic_libc_common.lib
+LIBS_HW += ${MAKEDIR}/lib/biph.lib
+LIBS_HW += ${MAKEDIR}/lib/bmm_gti.lib
+LIBS_HW += ${MAKEDIR}/lib/boot_manager.lib
+LIBS_HW += ${MAKEDIR}/lib/cat_system.lib
+LIBS_HW += ${MAKEDIR}/lib/ceu.lib
+LIBS_HW += ${MAKEDIR}/lib/cdd.lib
+LIBS_HW += ${MAKEDIR}/lib/cgdci.lib
+LIBS_HW += ${MAKEDIR}/lib/cm.lib
+LIBS_HW += ${MAKEDIR}/lib/cplane.lib
+LIBS_HW += ${MAKEDIR}/lib/cps_api.lib
+LIBS_HW += ${MAKEDIR}/lib/cps_fwk.lib
+LIBS_HW += ${MAKEDIR}/lib/csn1.lib
+LIBS_HW += ${MAKEDIR}/lib/dispatcher.lib
+LIBS_HW += ${MAKEDIR}/lib/driver.lib
+LIBS_HW += ${MAKEDIR}/lib/dr.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_audio_codec.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_audio_mm.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_audio_modem.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_battery_management.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_connectivity.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_core_drivers.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_driver_libraries.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_graphics_gra.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_memory_management.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_nv_memory_driver.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_operation_maintenance.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_power_control.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_power_management.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_rtc.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_security_dslb.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_security.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_sensor.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_sim.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_target_test.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_time_services.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_trace_debug.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_xdrv.lib
+LIBS_HW += ${MAKEDIR}/lib/ds.lib
+LIBS_HW += ${MAKEDIR}/lib/egw.lib
+LIBS_HW += ${MAKEDIR}/lib/fm.lib
+LIBS_HW += ${MAKEDIR}/lib/fmr_rds.lib
+LIBS_HW += ${MAKEDIR}/lib/gas.lib
+LIBS_HW += ${MAKEDIR}/lib/gm.lib
+LIBS_HW += ${MAKEDIR}/lib/gps_lp.lib
+LIBS_HW += ${MAKEDIR}/lib/iphc_prop.lib
+LIBS_HW += ${MAKEDIR}/lib/iphc_wrap.lib
+LIBS_HW += ${MAKEDIR}/lib/ir.lib
+LIBS_HW += ${MAKEDIR}/lib/l1e.lib
+LIBS_HW += ${MAKEDIR}/lib/l1g.lib
+LIBS_HW += ${MAKEDIR}/lib/l1u.lib
+LIBS_HW += ${MAKEDIR}/lib/l2.lib
+LIBS_HW += ${MAKEDIR}/lib/ll.lib
+LIBS_HW += ${MAKEDIR}/lib/lp.lib
+LIBS_HW += ${MAKEDIR}/lib/ma.lib
+LIBS_HW += ${MAKEDIR}/lib/metrics_client_em.lib
+LIBS_HW += ${MAKEDIR}/lib/metrics_client_gm.lib
+LIBS_HW += ${MAKEDIR}/lib/metrics_engine.lib
+LIBS_HW += ${MAKEDIR}/lib/mm.lib
+LIBS_HW += ${MAKEDIR}/lib/mn.lib
+LIBS_HW += ${MAKEDIR}/lib/mode_manager.lib
+LIBS_HW += ${MAKEDIR}/lib/msap.lib
+LIBS_HW += ${MAKEDIR}/lib/mtc.lib
+LIBS_HW += ${MAKEDIR}/lib/mv_guest_lib.lib
+LIBS_HW += ${MAKEDIR}/lib/nas.lib
+LIBS_HW += ${MAKEDIR}/lib/nas_vlte.lib
+LIBS_HW += ${MAKEDIR}/lib/om.lib
+LIBS_HW += ${MAKEDIR}/lib/pb.lib
+LIBS_HW += ${MAKEDIR}/lib/pbm.lib
+LIBS_HW += ${MAKEDIR}/lib/ph.lib
+LIBS_HW += ${MAKEDIR}/lib/psdata.lib
+LIBS_HW += ${MAKEDIR}/lib/ptm.lib
+LIBS_HW += ${MAKEDIR}/lib/rl.lib
+LIBS_HW += ${MAKEDIR}/lib/rohc.lib
+LIBS_HW += ${MAKEDIR}/lib/rohc_wrap.lib
+LIBS_HW += ${MAKEDIR}/lib/rpc_lib.lib
+LIBS_HW += ${MAKEDIR}/lib/rr.lib
+LIBS_HW += ${MAKEDIR}/lib/security.lib
+LIBS_HW += ${MAKEDIR}/lib/sic.lib
+LIBS_HW += ${MAKEDIR}/lib/sif.lib
+LIBS_HW += ${MAKEDIR}/lib/sio.lib
+LIBS_HW += ${MAKEDIR}/lib/sm.lib
+LIBS_HW += ${MAKEDIR}/lib/sn.lib
+LIBS_HW += ${MAKEDIR}/lib/sys_ver.lib
+LIBS_HW += ${MAKEDIR}/lib/THREADX.lib
+LIBS_HW += ${MAKEDIR}/lib/uas.lib
+LIBS_HW += ${MAKEDIR}/lib/ubmc.lib
+LIBS_HW += ${MAKEDIR}/lib/ugdci.lib
+LIBS_HW += ${MAKEDIR}/lib/umac.lib
+LIBS_HW += ${MAKEDIR}/lib/uplane.lib
+LIBS_HW += ${MAKEDIR}/lib/urabmupdcp.lib
+LIBS_HW += ${MAKEDIR}/lib/urlc.lib
+LIBS_HW += ${MAKEDIR}/lib/urrcbp.lib
+LIBS_HW += ${MAKEDIR}/lib/urrcdc.lib
+LIBS_HW += ${MAKEDIR}/lib/urrc.lib
+LIBS_HW += ${MAKEDIR}/lib/urrcm.lib
+#LIBS_HW += ${MAKEDIR}/lib/usbhal.lib
+#LIBS_HW += ${MAKEDIR}/lib/usbwrap.lib
+LIBS_HW += ${MAKEDIR}/lib/usim.lib
+LIBS_HW += ${MAKEDIR}/lib/uta_boot_system.lib
+LIBS_HW += ${MAKEDIR}/lib/uta_common.lib
+LIBS_HW += ${MAKEDIR}/lib/uta_dbg.lib
+LIBS_HW += ${MAKEDIR}/lib/uta_io.lib
+LIBS_HW += ${MAKEDIR}/lib/uta_os.lib
+LIBS_HW += ${MAKEDIR}/lib/uta_sock.lib
+LIBS_HW += ${MAKEDIR}/lib/uta_swu.lib
+LIBS_HW += ${MAKEDIR}/lib/util.lib
+LIBS_HW += ${MAKEDIR}/lib/xdr.lib
+LIBS_HW += ${MAKEDIR}/lib/platform.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_2g_ps_drivers.lib
+LIBS_HW += ${MAKEDIR}/lib/drv_3g_ps_drivers.lib
+endif
+ifeq '$(findstring _GARNET,${PLATFORM})' '_GARNET'
+CC_${BUILD_LIB}_ADD_INCLUDE += ${DEL_DIR}/src/THREADX
+CPP_${BUILD_LIB}_ADD_INCLUDE += ${DEL_DIR}/src/THREADX
+LIBS_HW += ${DEL_DIR}/libs/mv_guest_lib.lib
+LIBS_HW += ${DEL_DIR}/libs/platform.lib
+LIBS_HW += ${DEL_DIR}/libs/drv_time_services.lib
+LIBS_HW += ${DEL_DIR}/libs/drv_2g_ps_drivers.lib
+LIBS_HW += ${DEL_DIR}/libs/drv_3g_ps_drivers.lib
+LIBS_HW += ${DEL_DIR}/libs/THREADX.lib
+LIBS_HW += ${DEL_DIR}/libs/l1u.lib
+LIBS_HW += ${DEL_DIR}/libs/bionic_libc_common.lib
+LIBS_HW += ${DEL_DIR}/libs/drv_audio_codec.lib
+endif
+else
+   export GLOBALPATH       = ../..
+   export BUILDMODE        = DEBUG
+   export WARNINGS         = YES
+   export ERRORLOG         = YES
+endif
+
+## ----------------------------------------------------------------------------
+## Debug information and code optimization level
+## ----------------------------------------------------------------------------
+ifeq '$(BUILDMODE)' 'DEBUG'
+   # add symbolic information in object code for debugging
+   export DEBUGINFO      = YES
+else
+   # remove the symbolic information in object code
+   export DEBUGINFO      = NO
+endif
+
+
+## ----------------------------------------------------------------------------
+## SW version string (Include productversion.config if present)
+## ----------------------------------------------------------------------------
+ifneq ($(wildcard ${GLOBALPATH}/system-build/product/productversion.config),)
+    include ${GLOBALPATH}/system-build/product/productversion.config
+else
+    export SWVERSTRING    = UNDEFINED
+endif
+
+
+## ----------------------------------------------------------------------------
+## PLATFORM config values
+## ----------------------------------------------------------------------------
+
+IS_PLATFORM_KNOWN = NO
+
+# valid for all HW/PLATFORM variances
+
+#board & chip variants
+export PROJECTFOLDER  = sf_3gx
+export CHIPID         = sf_3gx_soc
+export BOARDID    = board_sf_3gx
+export ACHIPID = agold620
+export DEFAULTPROJECTFOLDER  = sf_3g
+export DEFAULTPROJECTNAME = SF_3G
+export DEFAULTBOARDID  = board_sf_3g
+# - - - - - - - - - - - - - - - -
+# CPU Build for Eval boards Configuration
+
+ifeq '${IS_PLATFORM_KNOWN}' 'NO'
+   ifeq '$(findstring _CPU_,${PLATFORM})' '_CPU_'
+      export BOARDID    = board_xmm6310
+      export CHIP_REV   = es_1_0
+     export FLASHSIZE  = 512
+
+      export BOARD_REV  = eval
+      
+      export SCATTER_TEMPLATE_FOLDER = SF_3GX
+      export BOOT_VECT_2      = ${MAKEDIR}/${ARTEFACTSNAME}/BOOT_VECT2
+      export TEMP_BOOT_VECT_2 = ${TEMP}/cbe/${ARTEFACTSNAME}/BOOT_VECT2
+
+      IS_PLATFORM_KNOWN = YES
+
+      SYSTEM_DEFS += XMM6260_SUE2_A1
+      SYSTEM_DEFS += XMM6260_CPS_ES2
+      SYSTEM_DEFS += XMM6260_SUE2_A1_PMU2
+
+      ifeq '$(findstring _NAND,${PLATFORM})' '_NAND'
+         folder_exists := $(wildcard ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NAND_OPEN_BOOT/${BOARDID}_${CHIP_REV})
+         # for es2.0 seperate bootloader necessary
+         ifeq ($(strip $(folder_exists)),)
+            export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NAND_OPEN_BOOT/${BOARDID}
+         else
+            export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NAND_OPEN_BOOT/${BOARDID}_${CHIP_REV}
+         endif
+
+         export SCATTERTEMPLATENAME = progsm_nand.scf.in
+         export BUILD_VERSION    = ${MAKEDIR}/project.cfg.log
+      else
+         # SMS01613531
+         ifeq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+            export SCATTERTEMPLATENAME = progsm_flashless.scf.in
+         else
+            export SCATTERTEMPLATENAME = progsm.scf.in
+         endif
+      endif
+   endif
+endif
+
+
+# - - - - - - - - - - - - - - - -
+# MODEM Build Configurations
+
+ifeq '${IS_PLATFORM_KNOWN}' 'NO'
+
+   ifeq '$(findstring SF_3GX_,${PLATFORM})' 'SF_3GX_'
+   # leave as long as possible the board revision equals rev_1_0 to avoid overhead
+   # CN95.1.x Modem Boards
+
+   # SMS02449274 : [XMM6360] Enable the feature define for Unified Scatterfile "FEAT_MM_SCF_PRG_SYNC"
+      ifeq '$(words $(findstring _NAND,${PLATFORM}) $(findstring _FLASHLESS,${PLATFORM}))' '0'
+        ifneq '$(findstring LEPTON,${PROJECTNAME})' 'LEPTON'
+          FEATURE += FEAT_MM_SCF_PRG_SYNC
+        endif
+      endif
+
+      # NBC: Newbuffer Concept
+      ifneq  '$(filter CDS, ${INT_STAGE})' 'CDS'
+         FEATURE += FEAT_PBM
+         FEATURE += FEAT_PTM
+         SYSTEM_DEFS += PBM_MEM_PROTECT_ABOUT_IRQ 
+         #Using cached buffers for PBM SMS05533126
+         #SYSTEM_DEFS += PBM_USE_NOCACHE_BUFFERS
+         SYSTEM_DEFS += STK_LTE_NEW_BUFFER_CONCEPT_FEATURE_FLAG
+      endif
+
+      ifeq '$(findstring _EMMC_ONLY,${PLATFORM})' '_EMMC_ONLY'
+         export FLASHSIZE  = 65536
+         ifeq '$(findstring _VMM_,${PLATFORM})' '_VMM_'
+            export RAMSIZE    = 8192
+         else
+            export RAMSIZE    = 4096
+         endif
+      else
+         export FLASHSIZE  = 512
+         # SMS01768920--(making scatter file content invariant to project's external memory configuration(size)).
+         export RAMSIZE    = 512
+      endif
+      
+      ifeq '$(findstring _FFPCBA_,${PLATFORM})' '_FFPCBA_'
+         FEATURE += FEAT_UICC_6321FFPCBA_SIM2_DETECT
+      endif
+
+            	SYSTEM_DEFS += XMM6310_ES1_01_SUPPORT
+                export ACHIP_REV  = es_1_0
+                SYSTEM_DEFS += RF_ENGINE_VARIANT_C2_1
+                SYSTEM_DEFS += RF_AGOLD620_ES1
+
+      ifeq '$(findstring _REV_1.0,${PLATFORM})' '_REV_1.0'
+   	 export BOARD_REV=rev_1_0
+      endif
+
+      ifeq '$(findstring _REV_2.0,${PLATFORM})' '_REV_2.0'
+	 export BOARD_REV=rev_2_0
+      endif
+
+      ifeq '$(findstring _REV_3.0,${PLATFORM})' '_REV_3.0'
+         export BOARD_REV=rev_3_0
+      endif
+
+      ifeq '$(findstring _GARNET,${PLATFORM})' '_GARNET'
+         export BOARD_REV=garnet
+      endif
+
+      ifeq '$(findstring _GARNET_MRD,${PLATFORM})' '_GARNET_MRD'
+         export BOARD_REV=garnet_mrd
+      endif
+
+      ifeq '$(findstring _NOMODEM,${PLATFORM})' '_NOMODEM'
+         SYSTEM_DEFS += DISABLE_GERAN_RAT
+         SYSTEM_DEFS += DISABLE_UTRAN_RAT
+      endif
+
+
+#to differentiate the base XMM6321 ES2.0 and ES1.1 builds in Sofia
+#this is the XG632 Base ES2
+      ifeq '$(filter XG_ES_2.0,${HW_BASE})' 'XG_ES_2.0'
+         SYSTEM_DEFS += XG632_ES2_0_DEFINED
+      else
+  	 export CHIP_REV=es_1_0
+      endif
+    
+     ifeq '${TESTENVIRONMENT}' 'REGI' #HACK till Regi Switches to new build variant.
+	export CHIP_REV=es_2_0
+     endif
+
+     ifeq '${ACHIPID}' 'agold620'
+        SYSTEM_DEFS+=ACHIPID=agold620
+     endif
+
+     ifeq '${ACHIPID}' 'agold610'
+        SYSTEM_DEFS+=ACHIPID=agold610
+     endif
+
+     ifeq '$(findstring VIRTUAL_PROTOTYPE_NO_RF,${SYSTEM_DEFS})' 'VIRTUAL_PROTOTYPE_NO_RF'
+     	SYSTEM_DEFS+=MM_DISABLE_FAST_MCC_DETECTION
+ 	SYSTEM_DEFS+=NON_MODEM_BUILD
+     endif
+
+     ifeq '$(findstring _AG620_ES2_,${PLATFORM})' '_AG620_ES2_'
+	SYSTEM_DEFS += AG620_ES2_0_DEFINED
+     endif
+      export SCATTER_TEMPLATE_FOLDER = SF_3GX
+      export BOOT_VECT_2      = ${MAKEDIR}/${ARTEFACTSNAME}/BOOT_VECT2
+      export TEMP_BOOT_VECT_2 = ${TEMP}/cbe/${ARTEFACTSNAME}/BOOT_VECT2
+
+      IS_PLATFORM_KNOWN = YES
+
+      #SMS02286646
+      FEATURE += FEAT_TEST_MODE_ACTIVATION
+     
+      SYSTEM_DEFS += XMM6260_SUE2_A1
+      SYSTEM_DEFS += XMM6260_CPS_ES2
+      SYSTEM_DEFS += XMM6260_SUE2_A1_PMU2
+      # SMS02474094
+      SYSTEM_DEFS += UICC_IPDB_USIM_T1_WORK_AROUND
+      # SMS02469728
+      FEATURE += FEAT_ENH_FDPCH 
+      #SMS05354625 REMOVED FEAT_HSPA_HS_SCCHLESS
+      #FEATURE += FEAT_HSPA_HS_SCCHLESS
+      FEATURE += FEAT_HSPA_SLOT_FMT4
+      
+      #SMS02556536:
+      SYSTEM_DEFS += MN_DEDICATED_MODE_STK_SETUP_CALL_ECC_CHECK
+      #SMS02561438:   
+      SYSTEM_DEFS += CELL_SPEC_TX_DIV_ENABLED
+      
+      #SMS02534627
+      #SMS04349950 -- disabled to have SIM Toolkit
+      #SYSTEM_DEFS += SI_IDLEMODE_TEXT_GEN_FLAG=FALSE
+      #SYSTEM_DEFS += SI_GET_INKEY_GEN_FLAG=FALSE
+      #SYSTEM_DEFS += SI_GET_INPUT_GEN_FLAG=FALSE
+      #SYSTEM_DEFS += SI_SELECT_ITEM_GEN_FLAG=FALSE
+      #SYSTEM_DEFS += SI_SETUP_EVENT_LIST_GEN_FLAG=FALSE
+      
+      #SMS02900524
+      #SYSTEM_DEFS += XMM6310_DCXO_HW_SUPPORT
+
+      #SMS03507084
+     SYSTEM_DEFS += XMM6321_DCXO_HW_SUPPORT
+
+      ifeq '$(findstring _NAND,${PLATFORM})' '_NAND'
+         export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/xmm6310/NAND_OPEN_BOOT/${BOARDID}
+         export SCATTERTEMPLATENAME = progsm_nand.scf.in
+         export BUILD_VERSION    = ${MAKEDIR}/project.cfg.log
+      else
+         # SMS01613531
+         ifeq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+            export SCATTERTEMPLATENAME = progsm_flashless.scf.in
+         else
+            export SCATTERTEMPLATENAME = progsm.scf.in
+         endif
+      endif
+   endif
+
+   # ADAPT Feature Build
+   ifeq '$(findstring _ADAPT_,${PLATFORM})' '_ADAPT_'
+      FEATURE_HW += FEAT_NW_ADAPT
+   endif
+
+ #### Removed from 6310 
+  # SMS02761843
+  #  SYSTEM_DEFS  += CACHE_RETENTION_FAILURE_WORKAROUND
+
+# place for other MODEM HW Platform variants
+
+endif
+
+# - - - - - - - - - - - - - - - -
+
+# Definition of Featureline/HW variances Platform builds
+# only if correct HW Platform is defined. (might be usefull if typo in the command line)
+
+ifeq '${IS_PLATFORM_KNOWN}' 'YES'
+
+# - - - - - - - - - - - - - - - -
+# support of additional HW versions
+
+# only validated in combination of REV_1.2
+
+# CN95.3.x
+# PMU2.0 (more info in 2g_ps_driver.mk file)
+   ifeq '$(findstring _PMU2.0,${PLATFORM})' '_PMU2.0'
+      # dummy entry since no further requirments
+
+      # PENTA build (BAND 124568)
+      ifeq '$(findstring _PENTA,${PLATFORM})' '_PENTA'
+         # dummy entry since no further requirments
+      endif
+   endif
+
+   # for SP6260 only _PMU2.5 is available
+
+   ifeq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+      # SMS01596147
+      FEATURE +=FEAT_NVM_ON_FLASHPLUGIN
+      FEATURE +=FEAT_FLASHLESS_SYSTEM 
+      FEATURE +=FEAT_XDRV_FLASHPLUGIN_IMPL
+
+      # SMS01613531
+      SYSTEM_DEFS += EBU_FLASH_UNSUPPORTED
+   endif
+
+   # NAND
+   ifeq '$(findstring _LARGEBLOCK_NAND_,${PLATFORM})' '_LARGEBLOCK_NAND_'
+      # dummy entry since no further requirments
+   endif
+
+   # - - - - - - - - - - - - - - - -
+
+   # DEBUG Platform builds
+   
+   # special builds for RRM CT to disable Snow f9 Feature
+   ifeq '$(findstring _RRM_,${PLATFORM})' '_RRM_'
+      # dummy entry, if  necessary system define can be entered here
+   endif
+
+   #---------------------------------
+   
+endif # PLATFORM KNOWN
+
+# - - - - - - - - - - - - - - - -
+
+ifeq '${IS_PLATFORM_KNOWN}' 'NO'
+#no supported platform has handled the PLATFORM parameter
+   $(error Unsupported platform ${PLATFORM})
+endif
+
+
+# set default
+export FLASHDEVICE = NOR
+
+ifeq '$(findstring _EMMC_ONLY,${PLATFORM})' '_EMMC_ONLY'
+   export FLASHDEVICE = EMMC
+#Below EMMC Flags are disabled as MMC driver has moved to native.
+      #   FEATURE += FEAT_EMMC
+      #   FEATURE += FEAT_MMCSD
+      #   FEATURE += FEAT_UTA_FS
+      #   FEATURE += FEAT_MSFS
+      #   FEATURE += FEAT_FS_DEVICES_LAYER
+      #   FEATURE += FEAT_FS_FTLE_MULTI_PARTITIONS
+      #   FEATURE += FEAT_NVM_ON_NAND
+          FEATURE += FEAT_EMIC_NO_LPDDR2_NVM
+     #	  FEATURE +=  FEAT_NVM_ON_STUB
+	  SYSTEM_DEFS += DISABLE_OTP_IMEI
+      #   SYSTEM_DEFS += FTLE_PRESENT
+      #   SYSTEM_DEFS += FTLE_USER_DISC_INTERNAL_ACCESS
+      #	  SYSTEM_DEFS += EMMC_ESD_SUPPORT
+      #	  SYSTEM_DEFS += NAND_ONLY
+	  
+endif
+
+ifeq '$(findstring _NAND,${PLATFORM})' '_NAND'
+   export FLASHDEVICE = NAND
+endif
+
+ifeq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+  export FLASHDEVICE = FLASHLESS
+endif
+
+#-------------------------
+# Bootloader Folder select
+#-------------------------
+ifeq '${BUILD_BOOTLOADER_FROM_SRC}' 'YES'
+   export BOOTLDR_DIR = ${GLOBALPATH}/system-build/make/$(MAKEDIR)/bootloader/${PLATFORM}
+   SOCLIB_PROJECTNAME = SOFIA3GX_GARNET
+   SOCLIB_PLATFORM = ${PLATFORM}
+else
+   export BOOTLDR_DIR = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/EMMC_BOOT/${BOARDID}
+endif
+
+# ---------------------------
+# Scatter template definition
+# ---------------------------
+   
+ifeq '${FLASHDEVICE}' 'EMMC'
+   folder_exists := $(wildcard ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/EMMC_BOOT/${BOARDID}_${BOARD_REV})
+   # for AG620 es2.0 seperate bootloader necessary
+   ifeq '$(findstring _AG620_ES2_,${PLATFORM})' '_AG620_ES2_' 
+      export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/EMMC_BOOT/${BOARDID}_xges2_ages2
+   else
+      # for es2.0 seperate bootloader necessary
+      ifeq ($(strip $(folder_exists)),)
+         export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/EMMC_BOOT/${BOARDID}
+      else
+        export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/EMMC_BOOT/${BOARDID}_${BOARD_REV}
+      endif  
+   endif # AG620 
+   
+      export SCATTERTEMPLATENAME = progsm_nand.scf.in
+      export BUILD_VERSION    = ${MAKEDIR}/project.cfg.log   
+else
+   ifeq '${FLASHDEVICE}' 'NAND'
+      folder_exists := $(wildcard ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NAND_OPEN_BOOT/${BOARDID}_${CHIP_REV}${BOOTLOADER_EXTRA_EXTENSION})
+      # for es2.0 seperate bootloader necessary
+      ifeq ($(strip $(folder_exists)),)
+	export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NAND_OPEN_BOOT/${BOARDID}${BOOTLOADER_EXTRA_EXTENSION}
+      else
+	export NAND_BOOT_DIR    = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NAND_OPEN_BOOT/${BOARDID}_${CHIP_REV}${BOOTLOADER_EXTRA_EXTENSION}
+      endif
+
+      export SCATTERTEMPLATENAME = progsm_nand.scf.in
+      export BUILD_VERSION    = ${MAKEDIR}/project.cfg.log
+   else
+      ifeq '${FLASHDEVICE}' 'FLASHLESS'
+         export SCATTERTEMPLATENAME = progsm_flashless.scf.in
+      else  # DEFAULT
+         export SCATTERTEMPLATENAME = progsm.scf.in
+      endif # Flashless
+   endif # NAND
+endif # EMC
+
+
+# FLASHLESS ----
+ifeq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+   # SMS01596147
+   FEATURE +=FEAT_NVM_ON_FLASHPLUGIN
+   FEATURE +=FEAT_FLASHLESS_SYSTEM 
+   FEATURE +=FEAT_XDRV_FLASHPLUGIN_IMPL
+
+   # SMS01613531
+   SYSTEM_DEFS += EBU_FLASH_UNSUPPORTED
+endif
+
+# NAND ---------
+ifeq '$(findstring _LARGEBLOCK_NAND_,${PLATFORM})' '_LARGEBLOCK_NAND_'
+   # dummy entry since no further requirments
+endif
+
+#SMS03055509 
+#FEATURE += FEAT_NO_UNALIGNED_ACCESS  #removed for sofia
+
+## ----------------------------------------------------------------------------
+## Global compiler/linker options
+## ----------------------------------------------------------------------------
+#export RVCT_CC_OPTIONS_${BUILD_LIB} = --no_unaligned_access
+#export RVCT_CPP_OPTIONS_${BUILD_LIB} = --no_unaligned_access
+
+export RVCT_ASM_OPTIONS_${BUILD_LIB}  = --keep
+export RVCT_LINKER_OPTIONS            = --nomerge --no_inlineveneer
+
+FEATURE += FEAT_ENUM_IS_INT
+
+## ----------------------------------------------------------------------------
+## Targetsystem Settings
+## ----------------------------------------------------------------------------
+# --- HW configuration
+ifeq '${TARGETSYSTEM}' 'HW'
+   export CORE            = x86
+   export CPU             = SF_3GX_CPU
+   export COMPILER        = ICC
+   export PLATFORMOS      = THREADX
+   export SCATTER         = ${MAKEDIR}/${PLATFORM}.scf
+ifeq '$(findstring FEAT_MM_SCF_PRG_SYNC,${FEATURE})' 'FEAT_MM_SCF_PRG_SYNC'
+   ifeq '$(findstring FEAT_MM_SCF_PRG_SYNC,${RMV_FEATURE})' 'FEAT_MM_SCF_PRG_SYNC'
+      export SCATTERTEMPLATE = ${GLOBALPATH}/mhw_drv_src/memory_management/mem/scatterfile/${SCATTER_TEMPLATE_FOLDER}/${SCATTERTEMPLATENAME}
+   else
+      export SCATTERTEMPLATE = ${GLOBALPATH}/mhw_drv_src/memory_management/mem/scatterfile/modem_sw.scf.in
+   endif
+else
+   export SCATTERTEMPLATE = ${GLOBALPATH}/mhw_drv_src/memory_management/mem/scatterfile/${SCATTER_TEMPLATE_FOLDER}/${SCATTERTEMPLATENAME}
+endif
+   export FORMAT          = I32
+   export EEPROMSIZE      = 64
+   export WINKIN          = YES
+   export HWLIBS          = drv_operation_maintenance/init_hw.o
+   export ASMCODEGEN      = NO
+   export IMAGE_ENTRY_POINT = ${OBJDIR}/drv_operation_maintenance/init_hw.${OBJFILEEXT}
+endif
+
+
+# --------------------------------
+# Flashfile generation definition
+# --------------------------------
+
+ifeq '${FLASHDEVICE}' 'NAND'
+   # required for CDS on NAND:
+   export EXT_BOOT_LOADER  = ${MAKEDIR}/${ARTEFACTSNAME}/ebl.${BOOTOUTPUTFILEEXT}
+   export PRIM_SIGNAL_IF   = ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT}
+
+   export HEXTOFLSEXE_S1   = ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT}
+   export HEXTOFLSOPTIONS_S1 = --prg $(PRG_FILE) --output ${HEXTOFLSEXE_S1} \
+                               -s ${NAND_BOOT_DIR}/psi_ram.xor_script.txt \
+                               --tag PSI_RAM ${NAND_BOOT_DIR}/psi_ram.hex
+   export HEXTOFLSEXE_S2   = ${MAKEDIR}/${ARTEFACTSNAME}/ebl.${BOOTOUTPUTFILEEXT}
+   export HEXTOFLSOPTIONS_S2 = --prg $(PRG_FILE) --output ${HEXTOFLSEXE_S2} \
+                               --psi ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT} \
+                               --tag EBL ${NAND_BOOT_DIR}/ebl.hex
+   export HEXTOFLSEXE_S3   = ${MAKEDIR}/psi.${OUTPUTFILEEXT}
+   export HEXTOFLSOPTIONS_S3 = --prg $(PRG_FILE) --output ${HEXTOFLSEXE_S3} \
+                               -s ${NAND_BOOT_DIR}/psi_flash.xor_script.txt \
+                               --ebl ${MAKEDIR}/${ARTEFACTSNAME}/ebl.${BOOTOUTPUTFILEEXT} \
+                               --psi ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT} \
+                               --tag PSI_FLASH ${NAND_BOOT_DIR}/psi_flash.hex
+   export HEXTOFLSEXE_S4   = ${MAKEDIR}/slb.${OUTPUTFILEEXT}
+   export HEXTOFLSOPTIONS_S4 = --prg $(PRG_FILE) --output ${HEXTOFLSEXE_S4} \
+                               --ebl ${MAKEDIR}/${ARTEFACTSNAME}/ebl.${BOOTOUTPUTFILEEXT} \
+                               --psi ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT} \
+                               --tag SLB ${NAND_BOOT_DIR}/slb.hex
+   ifneq '${INT_STAGE}' 'CDS'
+      export HEXTOFLSEXE_S5   = ${MAKEDIR}/${ARTEFACTSNAME}.${OUTPUTFILEEXT}
+      # combined FLS into one
+      export CONFIGS_CREATEFLS_CMD_S1 = ${FLSSIGN} -p --ebl $(EXT_BOOT_LOADER) --psi $(PRIM_SIGNAL_IF) \
+                                    -o${MAKEDIR}/${ARTEFACTSNAME}_NAND.${OUTPUTFILEEXT} \
+                                    ${MAKEDIR}/AENEAS_FW.${OUTPUTFILEEXT} \
+                                    ${MAKEDIR}/${ARTEFACTSNAME}.${OUTPUTFILEEXT} \
+                                    ${MAKEDIR}/slb.fls \
+                                    ${MAKEDIR}/psi.fls
+
+      ifeq '$(findstring _PAGING,${PLATFORM})' '_PAGING'
+         export HEXTOFLSOPTIONS_S5 = --prg $(PRG_FILE) --output ${HEXTOFLSEXE_S5} \
+                                     -v ${BUILD_VERSION} \
+                                     --ebl ${MAKEDIR}/${ARTEFACTSNAME}/ebl.${BOOTOUTPUTFILEEXT} \
+                                     --psi ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT} \
+                                     --tag CODE ${MAKEDIR}/${ARTEFACTSNAME}/BOOT_VECT ${MAKEDIR}/${ARTEFACTSNAME}/PAGING_IMAGE_PERSISTENT_START
+      else
+         export HEXTOFLSOPTIONS_S5 = --prg $(PRG_FILE) --output ${HEXTOFLSEXE_S5} \
+                                     -v ${BUILD_VERSION} \
+                                     --ebl ${MAKEDIR}/${ARTEFACTSNAME}/ebl.${BOOTOUTPUTFILEEXT} \
+                                     --psi ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT} \
+                                     --tag CODE ${MAKEDIR}/${ARTEFACTSNAME}/BOOT_VECT
+      endif
+      export HEXTOFLSEXE_S6   = ${MAKEDIR}/AENEAS_FW.${OUTPUTFILEEXT}
+      export HEXTOFLSOPTIONS_S6 = --prg $(PRG_FILE) --output ${HEXTOFLSEXE_S6} \
+                                  -v ${BUILD_VERSION} \
+                                  --ebl ${MAKEDIR}/${ARTEFACTSNAME}/ebl.${BOOTOUTPUTFILEEXT} \
+                                  --psi ${MAKEDIR}/${ARTEFACTSNAME}/psi_ram.${BOOTOUTPUTFILEEXT} \
+                                  --tag AENEAS ${MAKEDIR}/${ARTEFACTSNAME}/FIRMWARE_IMAGE_RESERVED_SECTION
+   endif
+else # NOR build
+
+   ifeq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+
+      folder_exists := $(wildcard ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_OPEN_BOOT/${BOARDID}_${CHIP_REV}${BOOTLOADER_EXTRA_EXTENSION})
+
+      ifeq ($(strip $(folder_exists)),)
+         export EXT_BOOT_LOADER  = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/FLASHLESS_OPEN_BOOT/${BOARDID}${BOOTLOADER_EXTRA_EXTENSION}/ebl.fls
+         export PRIM_SIGNAL_IF   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/FLASHLESS_OPEN_BOOT/${BOARDID}${BOOTLOADER_EXTRA_EXTENSION}/psi_ram.fls
+         export PRE_ERASE_FILE   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/FLASHLESS_OPEN_BOOT/${BOARDID}${BOOTLOADER_EXTRA_EXTENSION}/xmm6310_ini.zip
+      else
+	 export EXT_BOOT_LOADER  = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/FLASHLESS_OPEN_BOOT/${BOARDID}_${CHIP_REV}${BOOTLOADER_EXTRA_EXTENSION}/ebl.fls
+         export PRIM_SIGNAL_IF   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/FLASHLESS_OPEN_BOOT/${BOARDID}_${CHIP_REV}${BOOTLOADER_EXTRA_EXTENSION}/psi_ram.fls
+         export PRE_ERASE_FILE   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/FLASHLESS_OPEN_BOOT/${BOARDID}_${CHIP_REV}${BOOTLOADER_EXTRA_EXTENSION}/xmm6310_ini.zip
+      endif
+   else
+
+      folder_exists := $(wildcard ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_OPEN_BOOT/${BOARDID}_${BOARD_REV})
+
+      ifeq ($(strip $(folder_exists)),)
+         # for es2.0 seperate bootloader necessary
+         folder_exists := $(wildcard ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${CHIP_REV})
+         ifeq ($(strip $(folder_exists)),)
+            export EXT_BOOT_LOADER  = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}/ebl.fls
+            export PRIM_SIGNAL_IF   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}/psi_ram.fls
+            export PRE_ERASE_FILE   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}/xmm6310_ini.zip
+         else
+            export EXT_BOOT_LOADER  = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_OPEN_BOOT/${BOARDID}_${CHIP_REV}/ebl.fls
+            export PRIM_SIGNAL_IF   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_OPEN_BOOT/${BOARDID}_${CHIP_REV}/psi_ram.fls
+            export PRE_ERASE_FILE   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_OPEN_BOOT/${BOARDID}_${CHIP_REV}/xmm6310_ini.zip
+         endif
+      else
+         # for es2.0 seperate bootloader necessary
+         folder_exists := $(wildcard ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${BOARD_REV}_${CHIP_REV})
+         ifeq ($(strip $(folder_exists)),)
+            export EXT_BOOT_LOADER  = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${BOARD_REV}/ebl.fls
+            export PRIM_SIGNAL_IF   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${BOARD_REV}/psi_ram.fls
+            export PRE_ERASE_FILE   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${BOARD_REV}/xmm6310_ini.zip
+         else
+            export EXT_BOOT_LOADER  = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${BOARD_REV}_${CHIP_REV}/ebl.fls
+            export PRIM_SIGNAL_IF   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${BOARD_REV}_${CHIP_REV}/psi_ram.fls
+            export PRE_ERASE_FILE   = ${GLOBALPATH}/dwdtools/boot/${PROJECTFOLDER}/NOR_BOOT/${BOARDID}_${BOARD_REV}_${CHIP_REV}/xmm6310_ini.zip
+         endif
+      endif
+   endif # Flashless
+
+   # SMS01631855
+   ifeq '$(findstring _FLASHLESS_,${PLATFORM})' '_FLASHLESS_'
+      export HEXTOFLSEXE_S1   = ${MAKEDIR}/${ARTEFACTSNAME}.${OUTPUTFILEEXT}
+      export HEXTOFLSOPTIONS_S1 = --prg $(PRG_FILE) --output ${MAKEDIR}/${ARTEFACTSNAME}.${OUTPUTFILEEXT} \
+                                  --ebl $(EXT_BOOT_LOADER) --psi $(PRIM_SIGNAL_IF) --zip $(PRE_ERASE_FILE) \
+                                  --tag CODE ${MAKEDIR}/${ARTEFACTSNAME}/BOOT_VECT
+   else
+      export HEXTOFLSEXE_S1   = ${MAKEDIR}/${ARTEFACTSNAME}.${OUTPUTFILEEXT}
+      export HEXTOFLSOPTIONS_S1 = --prg $(PRG_FILE) --output ${MAKEDIR}/${ARTEFACTSNAME}.${OUTPUTFILEEXT} \
+                                  --ebl $(EXT_BOOT_LOADER) --psi $(PRIM_SIGNAL_IF) --zip $(PRE_ERASE_FILE) \
+                                  --tag CODE ${MAKEDIR}/${ARTEFACTSNAME}/BOOT_VECT $(BOOT_VECT_2)
+   endif # HEXTOFLS
+
+endif # if NAND/NOR
+
+#
+# Customer Firmware section
+#
+export FWPATH      = ${GLOBALPATH}/fw-build/fw-xg636-es10/firmware
+export FWTOBINPATH = ${GLOBALPATH}/fw-build/fw-xg636-es10/firmware
+export FWTOBIN     = ${FWTOBINPATH}/Fwxg6262bin.exe
+export CUST_S1     = ${FWPATH}/Fw.cust
+export CUST_BIN_S1 = ${FWPATH}/Fw.bin
+export HEXTOCUSTOPTIONS_S1 = --prg $(PRG_FILE) --output $(CUST_S1) --ebl $(EXT_BOOT_LOADER) --psi $(PRIM_SIGNAL_IF) \
+                             --zip $(PRE_ERASE_FILE) --tag AENEAS $(CUST_BIN_S1)
+#
+# Local Function Stack Check ( LFSC ) section
+#
+LFSC             = NO
+LFSC_SCRIPT      = cbe_checkstack.pl
+LFSC_THRESHOLD   = 4096
+LFSC_WHITELIST   = ${CBE_CONFIG_PATH}/${PROJECTLCNAME}.whitelist
+ifeq '${LFSC}' 'YES'
+   RVCT_LINKER_OPTIONS += --callgraph
+endif
+
+
+# --- UHT configuration
+ifeq '${TARGETSYSTEM}' 'UHT'
+   export BUILDMODE       = DEBUG
+   export ERRORLOG        = YES
+   export ERRORDISPLAY    = YES
+   export CORE            =
+   export CPU             = INTELAMD
+   export COMPILER        = MSVC
+   export PLATFORMOS      = WIN32
+   export SCATTER         =
+   export SCATTERTEMPLATE =
+   export FLASHSIZE       =
+   export FORMAT          =
+   export EEPROMSIZE      =
+   export WINKIN          = NO
+   export HWLIBS          =
+   export DEPENDENCIES    = NO
+   export STACK           = UMTSSM
+endif
+
+# --- HOST configuration
+ifeq '${TARGETSYSTEM}' 'HOST'
+   export BUILDMODE       = DEBUG
+   export ERRORLOG        = YES
+   export ERRORDISPLAY    = YES
+   export CORE            =
+   export CPU             = INTELAMD
+   export COMPILER        = MSVC
+   export PLATFORMOS      = WIN32
+   export SCATTER         =
+   export SCATTERTEMPLATE =
+   export FLASHSIZE       =
+   export FORMAT          =
+   export EEPROMSIZE      =
+   export WINKIN          = NO
+   export HWLIBS          =
+   export DEPENDENCIES    = NO
+   export STACK           = UMTSDM
+endif
+
+# --- ALIHOST configuration
+ifeq '${TARGETSYSTEM}' 'ALIHOST'
+   export BUILDMODE       = DEBUG
+   export ERRORLOG        = NO
+   export CORE            =
+   export CPU             = INTELAMD
+   export COMPILER        = MSVC
+   export PLATFORMOS      = WIN32
+   export SIO_OS          = WIN32
+   export SCATTER         =
+   export SCATTERTEMPLATE =
+   export FLASHSIZE       =
+   export FORMAT          =
+   export EEPROMSIZE      =
+   export WINKIN          = NO
+   export HWLIBS          =
+   export DEPENDENCIES    = NO
+   export PLATFORM        = XMM6260_ALIHOST
+endif
+
+# --- UNITEST configuration
+ifneq '${TESTENVIRONMENT}' ''
+  ifeq '${TESTENVIRONMENT}' 'REGI'
+ 	# --- REGI system test configuration
+   export COMPILER        = GCC
+   export PLATFORMOS      = OPTIKERN
+   export VIAFILE         = YES
+   export WARNINGS        = YES
+   export ERRORLOG        = YES
+  else
+ 	# --- UNITEST configuration
+   export CPU             = INTELAMD
+   export COMPILER        = MSVC
+   export BUILDMODE       = DEBUG
+   export PLATFORMOS      = NUC32
+   export SWVERSTRINGTYPE = SHORT
+endif
+endif
+## ----------------------------------------------------------------------------
+## Additional global project settings
+## ----------------------------------------------------------------------------
+
+#SMS01233165 - prev setting was 39
+export SYS_SCC_MAX_CHANNEL_NO_VALUE = 55
+
+#SMS01375074
+export SYS_SIO_NUMBER_OF_MUX_CHANNELS_VALUE = 8
+
+#Removed from 6310 Config.
+#export SI_CUST_PROF_PRJ = r8_XMM6260
+
+#SYSTEM_DEFS += RF_POWERSAVE_ENABLED
+
+# inherited from Rev 5.0 XMM6180 settings
+SYSTEM_DEFS += USB_VBUS_EINT_ACTIVE_LOW
+CBT_ISPEC_DOC = ..\..\uta_doc\01_Specification\doxygen.bat -chm -debug
+
+
+## ----------------------------------------------------------------------------
+## Dynamic Memory Management (DMM) settings
+## ----------------------------------------------------------------------------
+
+# To disable signals via DMM, uncomment the following line:
+#   FEATURE += FEAT_PTF_FIXED_POOLS_SIGNALS
+
+# To disable DMM, uncomment the following line as well as the line above (!!!):
+#   FEATURE += FEAT_PTF_FIXED_POOLS_DYNMEM
+
+ifneq '$(findstring FEAT_PTF_FIXED_POOLS_DYNMEM,${FEATURE})' 'FEAT_PTF_FIXED_POOLS_DYNMEM'
+   ifneq '${INT_STAGE}' 'CDS'
+      SYSTEM_DEFS += PTF_HEAP_SIZE=3145728
+
+      SYSTEM_DEFS += PTF_HEAP_NOF_DEBUG_BLOCKS=1500
+
+      ifneq '$(findstring FEAT_PTF_FIXED_POOLS_SIGNALS,${FEATURE})' 'FEAT_PTF_FIXED_POOLS_SIGNALS'
+         SYSTEM_DEFS += DMM_MAX_SIGNAL_CNT=1000
+      endif
+   else
+      SYSTEM_DEFS += PTF_HEAP_SIZE=131072
+      ifneq '$(findstring FEAT_PTF_FIXED_POOLS_SIGNALS,${FEATURE})' 'FEAT_PTF_FIXED_POOLS_SIGNALS'
+         SYSTEM_DEFS += DMM_MAX_SIGNAL_CNT=100
+      endif
+   endif
+endif
+
+
+## ----------------------------------------------------------------------------
+## SDL settings
+## ----------------------------------------------------------------------------
+FEATURE += FEAT_LTE_SDL
diff --git a/system-build/configs/sf_3gx/sf_3gx.makeoptions.mk b/system-build/configs/sf_3gx/sf_3gx.makeoptions.mk
new file mode 100644
index 0000000..3729588
--- /dev/null
+++ b/system-build/configs/sf_3gx/sf_3gx.makeoptions.mk
@@ -0,0 +1,515 @@
+#=============================================================================
+# Copyright (C) 2013 Intel Mobile Communications GmbH
+# 
+#      Sec Class: Intel Confidential (IC)
+# 
+#=============================================================================
+#
+#=============================================================================
+#
+# This document contains proprietary information belonging to Intel Comneon.
+# Passing on and copying of this document, use and communication of its
+# contents is not permitted without prior written authorisation.
+#
+#=============================================================================
+#
+# Revision Information :
+#   $File name:  /system-build/configs/xmm6321/xmm6321.makeoptions.mk $
+#
+#=============================================================================
+#
+#=============================================================================
+#
+# History:
+#
+#=============================================================================
+#
+# Description:
+# This makefile defines PLATFORM specific settings.
+#
+#SMS05106172 | AGPS Control Plane has to be enalbed from 1419 release onwards
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+FEATURE += FEAT_CONTROL_PLANE_POS_SUPPORT
+endif
+
+#SMS06600301 | Not getting the Fine time assistance (FTA) pulse from modem to AP
+ifneq '${TESTENVIRONMENT}' 'REGI'
+FEATURE += FEAT_AGPS_TIME_STAMP
+endif
+#----------------------------------------------------------------------------
+# XMM6310 Based platforms
+#----------------------------------------------------------------------------
+#SMS04311333 Enable Trace over USB via STT
+ifeq '$(findstring _VMM,${PLATFORM})' '_VMM'
+  ifneq '$(findstring _SA_VMOD,${PLATFORM})' '_SA_VMOD' #Stand Alone Virtual Modem.
+     FEATURE += FEAT_TRACE_DEBUG_OCT_ON_AP #not required for sofia modem standalone
+  endif
+  # Use Single GPTU Configuration, where GPTU0 will be assigned to Modem, whilst GPTU1 will be assigned to VMM
+  SYSTEM_DEFS += SINGLE_GPTU_CONFIGURATION
+endif
+
+#SMS03061032 
+#Adding the system def for VMM_SUPPORT
+ifeq '$(findstring FEAT_VMM_SUPPORT,${FEATURE})' 'FEAT_VMM_SUPPORT'
+      SYSTEM_DEFS += FEAT_VMM_SUPPORT
+endif #SYSTEM_DEF = VMM_SUPPORT
+
+ifeq '$(filter FEAT_VMM_MOBILEVISOR,${FEATURE})' 'FEAT_VMM_MOBILEVISOR'
+      SYSTEM_DEFS += VMM_MOBILEVISOR
+      SYSTEM_DEFS += MODEM_VIRTUAL_ANDROID_ENV
+      SYSTEM_DEFS += MODEM_VIRTUAL_ENV	
+endif #SYSTEM_DEF = VMM_MOBILEVISOR
+
+
+#SMS06762304: echo AT cmd under ADB Shell for Fusing at ASUS/debug
+#ifeq '$(findstring _DSDS_GARNET,${FEATURE})' '_DSDS_GARNET'
+SYSTEM_DEFS += ENABLE_NEW_AT_PORTS
+#endif
+
+#------------------- CAT/ATC feature selection ------------------------------
+
+ifeq '$(findstring FEAT_CAT_MUX_SUPPORT,${FEATURE})' 'FEAT_CAT_MUX_SUPPORT'
+   SYSTEM_DEFS += FEAT_CAT_MUX_SUPPORT
+   SYSTEM_DEFS += CAT_MUX_SUPPORT
+endif #FEATURE = FEAT_CAT_MUX_SUPPORT
+
+#SIC build requires a bit over 16MB now
+SYSTEM_DEFS += INIT_RAM_EXTERNAL_SIZE_32M
+#SMS04243929
+FEATURE += FEAT_GRAPHICS_READ_BACK_PATH_SUPPORT
+
+#SMS01527381
+SYSTEM_DEFS += CBS_DRX_ON
+
+#------------------- Virtual Prototype section ------------------------------
+
+ifeq '$(findstring _VP_,${PLATFORM})' '_VP_'
+   #VIRTUAL PROTOTYPE
+   FEATURE     += FEAT_AVP_BUILD
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE 
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_DSP 
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_RF 
+   SYSTEM_DEFS += FEATURE_NO_UMTS_MODEM_CHIP_MOUNTED
+   #FEATURE += FEAT_VP_MCU 
+   #FEATURE += FEAT_VP_MCU_2G 
+   #FEATURE += FEAT_VP_SKIP   
+endif
+
+#--- select MCU only Virtual Prototype build ---
+ifeq '$(filter FEAT_VP_MCU,${FEATURE})' 'FEAT_VP_MCU'
+   SYSTEM_DEFS += SIO_XMM6180_EHS2AGR_UART_PSV_DISABLE
+   #FEATURE     := $(subst USB,USB_REMOVED,${FEATURE}) # eq. FEATURE_HW -= USB
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_LTE
+   FEATURE     += FEAT_AVP_BUILD
+   FEATURE     += FEAT_AVP_STANDALONE
+   SYSTEM_DEFS += FEATURE_NO_UMTS_MODEM_CHIP_MOUNTED
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_UMTS
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_DSP
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE
+endif
+
+#--- select MCU and 2G DSP combined VP build ---
+ifeq '$(filter FEAT_VP_MCU_2G,${FEATURE})' 'FEAT_VP_MCU_2G'
+   SYSTEM_DEFS += SIO_XMM6180_EHS2AGR_UART_PSV_DISABLE
+   #FEATURE     := $(subst USB,USB_REMOVED,${FEATURE}) # eq. FEATURE_HW -= USB
+   FEATURE     += FEAT_AVP_BUILD
+   FEATURE     += FEAT_AVP_2G_DSP
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_LTE
+   SYSTEM_DEFS += FEATURE_NO_UMTS_MODEM_CHIP_MOUNTED
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_UMTS
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE
+endif
+
+#--- select MCU, 2G DSP and 3G L1 combined VP build ---
+ifeq '$(filter FEAT_VP_MCU_2G_3G,${FEATURE})' 'FEAT_VP_MCU_2G_3G'
+   SYSTEM_DEFS += SIO_XMM6180_EHS2AGR_UART_PSV_DISABLE
+   #FEATURE     := $(subst USB,USB_REMOVED,${FEATURE}) # eq. FEATURE_HW -= USB
+   FEATURE     += FEAT_AVP_BUILD
+   FEATURE     += FEAT_COMBINED_VP
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE_NO_LTE
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE
+endif
+   
+#--- select MCU,2G DSP, 3G L1 and 4G L1 combined VP build ---
+ifeq '$(filter FEAT_VP_MCU_2G_3G_4G,${FEATURE})' 'FEAT_VP_MCU_2G_3G_4G'
+   SYSTEM_DEFS += SIO_XMM6180_EHS2AGR_UART_PSV_DISABLE
+   #FEATURE     := $(subst USB,USB_REMOVED,${FEATURE}) # eq. FEATURE_HW -= USB
+   FEATURE     += FEAT_AVP_BUILD
+   SYSTEM_DEFS += VIRTUAL_PROTOTYPE
+endif
+
+
+#------------------- 3G FW selection section ------------------------------
+
+UMTSFW_PLATFORM  =  NOT_DEF
+UMTSFW_PLATFORM_INCL = NOT_DEF
+
+
+SYSTEM_DEFS += XMM6260_CPS_ES2
+UMTSFW_PLATFORM  = fw-xg636-es10
+UMTSFW_PLATFORM_INCL = es10
+
+ifeq '${UMTSFW_PLATFORM}' 'NOT_DEF'
+   $(error Unsupported CHIP REV ${CHIP_REV})
+endif
+
+CBE_UMTSFW_REVISION = ${UMTSFW_PLATFORM_INCL}
+CBE_UMTSFW_PLATFORM = ${UMTSFW_PLATFORM}
+
+# Customer Firmware section
+#
+export FWPATH      = ${GLOBALPATH}/fw-build/${UMTSFW_PLATFORM}/firmware
+export FWTOBINPATH = ${GLOBALPATH}/fw-build/${UMTSFW_PLATFORM}/firmware
+export FWTOBIN     = ${FWTOBINPATH}/Fwxg6262bin.exe
+export CUST_S1     = ${FWPATH}/Fw.cust
+export CUST_BIN_S1 = ${FWPATH}/Fw.bin
+export HEXTOCUSTOPTIONS_S1 = --prg $(PRG_FILE) --output $(CUST_S1) --ebl $(EXT_BOOT_LOADER) --psi $(PRIM_SIGNAL_IF) \
+                             --zip $(PRE_ERASE_FILE) --tag AENEAS $(CUST_BIN_S1)
+
+# SMS02346046 : [7060] defines for feature FEAT_USB_SIM
+ifeq '$(filter FEAT_USB_SIM,${FEATURE})' 'FEAT_USB_SIM'
+   SYSTEM_DEFS += USB_SIM_SUPPORT
+   SYSTEM_DEFS += FEATURE_USB_UICC_ENABLED
+   SYSTEM_DEFS += CFG_PLATFORM_PRIO_CHANGE__CPP_INIT_PRIO
+   SYSTEM_DEFS += UICC_MODULE_INCLUDE
+   SYSTEM_DEFS += UICC_USB
+endif
+
+# SMS02167866 : [XMM6360] Driver TimeServices needs new feature/define: FEAT_TIMESERVICES_RTT_IN_TS
+ifeq '$(filter FEAT_TIMESERVICES_RTT_IN_TS,${FEATURE})' 'FEAT_TIMESERVICES_RTT_IN_TS'
+   SYSTEM_DEFS += TIMESERVICES_RTT_IN_TS
+endif
+
+# SMS02343548 : [XMM6360][system-build] power concept 4 compiler switch definition
+ifeq '$(filter FEAT_POWER_MANAGEMENT_USE_PRH_IF,${FEATURE})' 'FEAT_POWER_MANAGEMENT_USE_PRH_IF'
+   SYSTEM_DEFS += POWER_MANAGEMENT_USE_PRH_IF
+   ifeq '$(findstring _GARNET,${PLATFORM})' '_GARNET' 
+     ifneq '$(findstring _SVB_REV_1.0,${PLATFORM})' '_SVB_REV_1.0'
+      # Only applicable to non SVB Board. 
+      # NOTE: Also need to use together with SOCLIB's define "SF3GR_GARNET_4_LEVEL_CPUFREQ" 
+      SYSTEM_DEFS += PRH_CPU_4_LEVEL_CPUFREQ_SUPPORT
+     endif
+   endif
+endif
+
+
+ifeq '$(filter FEAT_CACHE_L2_ENABLE,${FEATURE})' 'FEAT_CACHE_L2_ENABLE'
+   SYSTEM_DEFS   += FEAT_CACHE_L2_ENABLED
+   SYSTEM_DEFS   += FEAT_CACHE_UNIFIED_DRIVER
+endif
+
+ifeq '$(filter FEAT_CACHE_UNIFIED_DRIVER,${FEATURE})' 'FEAT_CACHE_UNIFIED_DRIVER'
+   SYSTEM_DEFS   += FEAT_CACHE_UNIFIED_DRIVER
+endif
+
+SYSTEM_DEFS += PA_BOOTCODE_PA_EN_B5_ON_BANDSELECT
+
+SYSTEM_DEFS += SF_3G_SOC
+
+SYSTEM_DEFS += L1_NEW_DRV_INTERFACE
+SYSTEM_DEFS += XMM6180_REMOVE_WHEN_UPDATED_TO_NEW_ARCHITECTURE
+SYSTEM_DEFS += SMPOWER3
+SYSTEM_DEFS += UMTS_AENEAS
+SYSTEM_DEFS += ATC_DISABLE_BATT_CHECK
+SYSTEM_DEFS += BOARDTYPE=1
+#   SYSTEM_DEFS += DAI_INTERFACE
+SYSTEM_DEFS += SERIAL_DMA
+SYSTEM_DEFS += SIO_USE_DATA_CACHE=1
+#   SYSTEM_DEFS += SMARTI_PM
+SYSTEM_DEFS += EE_SIBLEY_LAYOUT
+#   SYSTEM_DEFS += KEY_MULTI
+SYSTEM_DEFS += SIO_AT_DEVICE=IO_UART_NAME_0
+SYSTEM_DEFS += SIO_TRACE_DEVICE=IO_UART_NAME_1
+SYSTEM_DEFS += SIO_PTP_DEVICE=IO_UART_NAME_0
+SYSTEM_DEFS += SIO_DS_DEVICE=IO_UART_NAME_0
+SYSTEM_DEFS += L1_WITH_PDCH_FILTER
+SYSTEM_DEFS += ENABLE_FORCED_SCELL_DEBUG_OPTION
+SYSTEM_DEFS += L1_RT_MEAS
+SYSTEM_DEFS += L1_TCLT_CPU_PERF_MON
+SYSTEM_DEFS += L1U_ONLY_SKIP_RF_BOARD_IDENTIFICATION
+SYSTEM_DEFS += ENABLE_FORCED_BALIST_DEBUG_OPTION
+SYSTEM_DEFS += DWD_CENTRAL_STARTUP_HANDLING
+SYSTEM_DEFS += L1_R99
+#   SYSTEM_DEFS += GDD_LCD_UPDATE_CALLBACK
+#   SYSTEM_DEFS += DWD_AUD_NEW_RC
+#   SYSTEM_DEFS += DWD_AUD_NEW_INTERFACE
+#   SYSTEM_DEFS += FFS_FORCED_GC
+#   SYSTEM_DEFS += FFS_EXTENDED_CALLBACK
+SYSTEM_DEFS += TU_8_MON_CONCEPT
+#   SYSTEM_DEFS += DWD_MODULE_TEST_EE
+SYSTEM_DEFS += KEY_NO_FLIP_SUPPORT
+SYSTEM_DEFS += TU_CLASS12
+SYSTEM_DEFS += MULTI_SLOT_CLASS_GPRS=12
+SYSTEM_DEFS += MULTI_SLOT_CLASS_EGPRS=12
+# SMS01569683
+ifeq '$(findstring FEAT_DTM,${FEATURE})' 'FEAT_DTM'
+   SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_GPRS=33
+   SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_EGPRS=33
+else
+  # SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_GPRS=0
+  # SYSTEM_DEFS += DTM_MULTI_SLOT_CLASS_EGPRS=0
+endif
+SYSTEM_DEFS += ANTENNA_SWITCH
+SYSTEM_DEFS += TU_WITH_BATTERY_MEASUREMENT
+SYSTEM_DEFS += EGAIM_NOT_SUPPORTED
+SYSTEM_DEFS += SBC_ENCODER
+#   SYSTEM_DEFS += LLT_DEFAULT_ON
+SYSTEM_DEFS += SIO_HMC_SUPPORTED=0
+SYSTEM_DEFS += SIO_HMC_USE_HW_LINES=0
+SYSTEM_DEFS += SIO_FLEXIBLE_DEVICES_AVAILABLE
+#   SYSTEM_DEFS += RF_WORKBENCH
+SYSTEM_DEFS += DONGLELESS_SEC_CONCEPT
+SYSTEM_DEFS += CPU_TASK_TRACKING_OFF
+#   SYSTEM_DEFS += IFWD_AUD_NEW_RC_PARAMETER
+SYSTEM_DEFS += DIRECT_OFFLINE_MODE
+SYSTEM_DEFS += NVR_STARTUP_MODE_SUPPORT
+
+# SMS01609247
+ifneq '$(findstring _MRD0_P0,${PLATFORM})' '_MRD0_P0'
+ifneq '$(findstring _MRD5_P1,${PLATFORM})' '_MRD5_P1'
+ifneq '$(findstring _LOREN_,${PLATFORM})' '_LOREN_'
+ifneq '$(findstring _CPU_,${PLATFORM})' '_CPU_'
+# just follow sofia3g es 2.1 change 
+ifneq '$(findstring _SOC_ES_1_0,${PLATFORM})' '_SOC_ES_1_0'  
+   SYSTEM_DEFS += UICC_ENABLE_IN_OUT_DETECTION
+endif
+endif
+endif
+endif
+endif
+
+ifeq '$(findstring _GARNET,${PLATFORM})' '_GARNET'
+   SYSTEM_DEFS += UICC_CC_IN_POLARITY
+endif
+
+ifeq '$(findstring _MRD7_P1,${PLATFORM})' '_MRD7_P1'
+   SYSTEM_DEFS += UICC_ RF_FE_AG620_MRD_FEID_351
+   SYSTEM_DEFS += UICC_CC_IN_POLARITY
+endif
+
+ifeq '$(findstring _MRD5_P1,${PLATFORM})' '_MRD5_P1'
+   SYSTEM_DEFS += UICC_ RF_FE_AG620_MRD_FEID_352
+endif
+
+SYSTEM_DEFS += RF_RAMPS_IN_EEP
+SYSTEM_DEFS += RECOVERY_MECHANISM_SUPPORTED
+SYSTEM_DEFS += ALWAYS_SILENT_RESET
+SYSTEM_DEFS += OM_RM_PRIORITY_MODE_DISABLE
+SYSTEM_DEFS += ENABLE_LEGACY_MALLOC_DECLARATIONS
+SYSTEM_DEFS += USIF_HW_BAUD_TABLE=104
+SYSTEM_DEFS += ENABLE_USE_HEAP_INTERFACE_MACROS
+SYSTEM_DEFS += GTU_ASYNC_WAKEUP_SUPPORT
+#   SYSTEM_DEFS += POW_26MHZ_STARTUP_TIME_3_MS
+SYSTEM_DEFS += SI_SIM_ERROR_AUTO_RESTART
+SYSTEM_DEFS += SW_RESET_CHV
+SYSTEM_DEFS += NO_RESTART_ON_CCI_ERROR
+#   SYSTEM_DEFS += MMCI_CLOCK_FIXED_104MHZ
+SYSTEM_DEFS += FEAT_SM_ACT_WITHOUT_RAB
+#   SYSTEM_DEFS += RELOCATE_CODE_TO_RAM
+#   SYSTEM_DEFS += GMSK_MULTISLOT_PWR_PROFILE=2
+SYSTEM_DEFS += GMSK_MULTISLOT_PWR_PROFILE=0
+SYSTEM_DEFS += GMSK_TX_ONLY_SUPPORT
+SYSTEM_DEFS += PSK8_MULTISLOT_PWR_PROFILE=2
+SYSTEM_DEFS += SINGLE_ANTENNA_SUPPORT
+SYSTEM_DEFS += UGDCI_HW
+# SMS01255312: only one I2C Controller on xgold626
+#Enabled via SMS03076402
+SYSTEM_DEFS += I2C_TWO_CONTROLLERS
+#SMS01457620
+SYSTEM_DEFS += SIO_3G_BCH_SUPPORT
+
+#ifeq '$(filter FEAT_GTI_NVM_INTERFACE,${FEATURE})' 'FEAT_GTI_NVM_INTERFACE'
+#   SYSTEM_DEFS += AUDIO_GTI_IF_ENABLED
+#endif # FEAT_GTI_NVM_INTERFACE
+
+ifeq '$(findstring FEAT_AUDIO_CONTROL_MANAGER,${FEATURE})' 'FEAT_AUDIO_CONTROL_MANAGER'
+   SYSTEM_DEFS += MN_AUDIO_CONTROL_OFF
+   #SMS00888158
+   SYSTEM_DEFS += AUD_MN_AUDIO_CONTROL_OFF
+endif #FEAT_AUDIO_CONTROL_MANAGER
+
+ifeq '$(findstring UTA_TEST_INTERFACE,${FEATURE})' 'UTA_TEST_INTERFACE'
+   SYSTEM_DEFS += UTA_TEST_ENABLED
+endif #FEATURE = UTA_TEST_INTERFACE
+
+ifeq '$(filter FEAT_UTA_FS,${FEATURE})' 'FEAT_UTA_FS'
+   SYSTEM_DEFS += UTA_FS_SUPPORT
+   ifeq '$(filter FEAT_FAT_FS,${FEATURE})' 'FEAT_FAT_FS'
+      SYSTEM_DEFS += UTA_FS_FAT_FS_SUPPORT
+   endif
+   ifeq '$(filter FEAT_FFS,${FEATURE})' 'FEAT_FFS'
+      SYSTEM_DEFS += UTA_FS_FFS_SUPPORT
+   endif
+endif
+
+ifeq '$(findstring CEU,${FEATURE})' 'CEU'
+   SYSTEM_DEFS += CEU_PRESENT
+endif
+
+ifeq '$(filter FEAT_MMU_STACK_PROTECTION,${FEATURE})' 'FEAT_MMU_STACK_PROTECTION'
+   SYSTEM_DEFS += MMU_STACK_PROTECTION
+endif # MMU_STACK_PROTECTION
+
+#SMS00888978
+ifeq '$(findstring FEAT_REP_XACCH,${FEATURE})' 'FEAT_REP_XACCH'
+   SYSTEM_DEFS += REP_FACCH_SACCH
+   SYSTEM_DEFS += REPEATED_ACCH_CAP_ENABLE
+endif
+
+#SMS00897436
+ifeq '$(filter FEAT_XL1_TEST_INTERFACE,${FEATURE})' 'FEAT_XL1_TEST_INTERFACE'
+   ifeq '$(filter FEAT_XL1_TEST_INTERFACE_IQTRACE ,${FEATURE})' 'FEAT_XL1_TEST_INTERFACE_IQTRACE'
+      SYSTEM_DEFS += XL1_IQ_TRACE
+   endif
+endif
+
+#SMS00900494
+ifeq '$(filter FEAT_UTA_OS_TIMER_IN_TSDRIVER,${FEATURE})' 'FEAT_UTA_OS_TIMER_IN_TSDRIVER'
+   SYSTEM_DEFS += UTA_OS_TIMER_IN_TSDRIVER
+endif
+
+#SMS01358986 : Port DES Cyrpto HW application to ES3 modem build
+ifeq '$(findstring FEAT_CEU,${FEATURE})' 'FEAT_CEU'
+   SYSTEM_DEFS += CEU_PRESENT
+endif
+# SMS01383448 XMM6260_Build_Config
+ifeq '$(filter FEAT_ENUM_AS_INT,${FEATURE})' 'FEAT_ENUM_AS_INT'
+   export RVCT_CC_OPTIONS_${BUILD_LIB}   += --enum_is_int
+   export RVCT_CPP_OPTIONS_${BUILD_LIB}  += --enum_is_int
+endif
+
+#   ASM_DEFS_PLATFORM += --pd 'SGOLD3 SETL {TRUE}'
+ASM_DEFS_PLATFORM += --pd 'CPU_TASK_TRACKING_OFF SETL {TRUE}'
+
+SYSTEM_DEFS += PB_RAM_CACHE=75
+SYSTEM_DEFS += SI_PB_BYPASS
+SYSTEM_DEFS += UMTS_FW_TRACING
+SYSTEM_DEFS += NVM_PRESENT
+
+SYSTEM_DEFS += HSUPA_CATEGORY=6
+SYSTEM_DEFS += HSDPA_CATEGORY=14
+SYSTEM_DEFS += L1UD_LIMIT_MAX_TX_POWER
+SYSTEM_DEFS += ATC_HW_TEST_IF
+#SMS00887991
+#SMS02458856 [XMM6360][REGI]: The RLC AM entities are not enabled in build file for HSDPA physical catogery ext 24 by default
+SYSTEM_DEFS += UMTS_RLC_AM_BUFFER_SIZE=E_UMTS_RLC_AM_BUFFER_SIZE_750
+#SMS00887801
+SYSTEM_DEFS += E_UMTS_MAX_NO_OF_ROHC_CTXT_SESSIONS=E_UMTS_MAX_NO_OF_ROHC_CTXT_SESSIONS_8
+#SMS00866032
+SYSTEM_DEFS += ATC_PBH_EXT_REC_SUPPORT
+
+#SMS00934704
+SYSTEM_DEFS += GRR_MON_ON
+SYSTEM_DEFS += GRR_MON_TARGET
+
+CUST_${PROJECTNAME}_RMV_SYSTEM_DEFS += KEY_MAIL_CONFIRM
+CUST_${PROJECTNAME}_RMV_SYSTEM_DEFS +=TRAP_USE_EXTENDED_FORMAT
+# SMS01888707:-[OCEAN] TTY Sequence diagrams
+# CUST_${PROJECTNAME}_RMV_SYSTEM_DEFS += MN_ACC_HANDLING_ADAPTED
+
+# FEAT_HPLMN_SEARCH_IN_ROAMING_COUNTRY  feature settings
+ifeq '$(findstring FEAT_HPLMN_SEARCH_IN_ROAMING_COUNTRY,${FEATURE})' 'FEAT_HPLMN_SEARCH_IN_ROAMING_COUNTRY'
+   SYSTEM_DEFS += MM_HPLMN_SEARCH_IN_ROAMING_COUNTRY
+endif
+
+#SYSTEM_DEFS += TX_USR_DISABLE_EVENT_LOG
+
+#SMS00973236  Protocol stack: Adapt to new EEP concept
+SYSTEM_DEFS += NVR_USE_PS_GROUP_DEF
+SYSTEM_DEFS += EEP_WITHOUT_STACKDATA
+
+#SMS00975498
+SYSTEM_DEFS += SIO_LT_GET_TRACE_BUFFER_SUPPORT
+
+#SMS01245306
+# disabled temp for xmm6260
+#SYSTEM_DEFS += RF_EXTENDED_POWERSAVE_ENABLED
+
+#V2 cannot be build inside 16M
+SYSTEM_DEFS += INIT_RAM_EXTERNAL_SIZE_32M
+
+#SMS01235156 : to be enabled when feature work properly
+#SYSTEM_DEFS += DSP_PC3_CLOCKSCALE
+
+#SMS01303598
+SYSTEM_DEFS += MN_CCBS_NOT_SUPPORTED
+SYSTEM_DEFS += CMSP_CCBS_DISABLE
+
+
+#SMS01379706
+ifeq '$(findstring FEAT_WBAMR_GMSK,${FEATURE})' 'FEAT_WBAMR_GMSK'
+   SYSTEM_DEFS += AMR_WB_SUPPORT
+endif # WB AMR over GMPSK
+
+ifeq '$(filter FEAT_UTA_PRINTSERVICE,${FEATURE})' 'FEAT_UTA_PRINTSERVICE'
+   SYSTEM_DEFS += PRINT_SERVICE_ENABLED
+endif
+
+#SMS01527381
+SYSTEM_DEFS += CBS_DRX_ON
+
+# FEAT_AGPS_SIB15 feature settings
+ifeq '$(findstring FEAT_AGPS_SIB15,${FEATURE})' 'FEAT_AGPS_SIB15'
+   SYSTEM_DEFS += GPS_SIB15_ENABLED
+endif
+
+#SMS01720824: [Orange][XMM6260] Change in the handling of the HPLMN timer requested by Orange
+#SMS01745677: [I9000][Protocol][Orange Requirement]UE should rescan HPLMN between different MCCs regardless of power consumption.
+ifeq '$(findstring FEAT_NW_ORANGE,${FEATURE})' 'FEAT_NW_ORANGE'
+   SYSTEM_DEFS += MM_HPLMN_SCAN_REGARDLESS_MCC
+endif
+
+# SMS01850352: [CIQ][GS83-V1.4] HSUPA STATISTICS reporting should be modified to include new parameters as specified in V1.4 of ATT spec
+ifeq '$(findstring FEAT_METRIC_API,${FEATURE})' 'FEAT_METRIC_API'
+   SYSTEM_DEFS += UMTS_ETFCI_STAT
+endif
+
+# SMS01603371 NVM Cust file implementation
+# SMS01577166
+# enable only if EXT_DYNAMIC_ALLOC_DISABLED is not set
+# SMS01716140 disable FLEXIBILE_TIMESLOT_ASSIGNMENT
+#ifneq '$(filter EXT_DYNAMIC_ALLOC_DISABLED,${SYSTEM_DEFS})' 'EXT_DYNAMIC_ALLOC_DISABLED'
+   #SYSTEM_DEFS += FLEXIBILE_TIMESLOT_ASSIGNMENT_SUPPORTED
+#endif
+
+ifneq  '$(filter CDS, ${INT_STAGE})' 'CDS'
+
+#SMS01562634
+   ifeq '$(filter ${BUILDPCOS}${CYGWIN},WIN32 WIN32NO)' '${BUILDPCOS}${CYGWIN}'
+      RVCT_LINKER_OPTIONS += ${MAKEDIR}/obj/l1u/Fwxg631.o --keep *.o(FIRMWARE_IMAGE)
+   else
+      RVCT_LINKER_OPTIONS += ${MAKEDIR}/obj/l1u/Fwxg631.o --keep *.o\(FIRMWARE_IMAGE\)
+   endif
+endif
+
+
+# -------------------------
+# special provider Settings
+# -------------------------
+
+# ADAPT Feature Build
+
+ifeq '$(findstring FEAT_NW_ADAPT,${FEATURE})' 'FEAT_NW_ADAPT'
+
+   ifneq '$(findstring FEAT_DUAL_SIM,${FEATURE})' 'FEAT_DUAL_SIM'
+   ifneq '$(findstring XMM6321-REL8,${PROJECTNAME})' 'XMM6321-REL8'
+    #SMS02225469: Radio Policy Management
+    FEATURE += FEAT_RPM_SUPPORT
+   endif
+   endif
+
+
+   #SMS02215663: [AT&T_ADAPT] Need a new FEAT flag for AT Auto response generation
+   FEATURE += FEAT_CAT_AUTO_RESPONSE
+
+   # SMS01896014: [AT&T ADAPT] UE not issuing Envelope (Location status event)  to USIM after registering in 2G
+   SYSTEM_DEFS += MN_SEND_LOCATION_STATUS_IF_PLMN_SEARCH_END
+
+   #SMS02327544: [AT&T_ADAPT] - No Indication after CS registration in NMO-II
+   SYSTEM_DEFS += MM_CS_ATTACH_IND
+
+endif
+
+
+
+
-- 
1.9.1

