
test2_can.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae98  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000033c  0800b0d0  0800b0d0  0000c0d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b40c  0800b40c  0000c40c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800b414  0800b414  0000c414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800b418  0800b418  0000c418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000005c  20000000  0800b41c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000a78  2000005c  0800b478  0000d05c  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000ad4  0800b478  0000dad4  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000d05c  2**0
                  CONTENTS, READONLY
 10 .debug_info   000221e9  00000000  00000000  0000d092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00003dfa  00000000  00000000  0002f27b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001b98  00000000  00000000  00033078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 0000156e  00000000  00000000  00034c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039ef4  00000000  00000000  0003617e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000236d6  00000000  00000000  00070072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00165133  00000000  00000000  00093748  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f887b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007d4c  00000000  00000000  001f88c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000063  00000000  00000000  0020060c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	2000005c 	.word	0x2000005c
 8000254:	00000000 	.word	0x00000000
 8000258:	0800b0b8 	.word	0x0800b0b8

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000060 	.word	0x20000060
 8000274:	0800b0b8 	.word	0x0800b0b8

08000278 <strlen>:
 8000278:	4603      	mov	r3, r0
 800027a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800027e:	2a00      	cmp	r2, #0
 8000280:	d1fb      	bne.n	800027a <strlen+0x2>
 8000282:	1a18      	subs	r0, r3, r0
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr

08000288 <__aeabi_uldivmod>:
 8000288:	b953      	cbnz	r3, 80002a0 <__aeabi_uldivmod+0x18>
 800028a:	b94a      	cbnz	r2, 80002a0 <__aeabi_uldivmod+0x18>
 800028c:	2900      	cmp	r1, #0
 800028e:	bf08      	it	eq
 8000290:	2800      	cmpeq	r0, #0
 8000292:	bf1c      	itt	ne
 8000294:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000298:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800029c:	f000 b9b0 	b.w	8000600 <__aeabi_idiv0>
 80002a0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002a4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a8:	f000 f806 	bl	80002b8 <__udivmoddi4>
 80002ac:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002b4:	b004      	add	sp, #16
 80002b6:	4770      	bx	lr

080002b8 <__udivmoddi4>:
 80002b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002bc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002be:	4688      	mov	r8, r1
 80002c0:	4604      	mov	r4, r0
 80002c2:	468e      	mov	lr, r1
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d14a      	bne.n	800035e <__udivmoddi4+0xa6>
 80002c8:	428a      	cmp	r2, r1
 80002ca:	4617      	mov	r7, r2
 80002cc:	d95f      	bls.n	800038e <__udivmoddi4+0xd6>
 80002ce:	fab2 f682 	clz	r6, r2
 80002d2:	b14e      	cbz	r6, 80002e8 <__udivmoddi4+0x30>
 80002d4:	f1c6 0320 	rsb	r3, r6, #32
 80002d8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002dc:	40b7      	lsls	r7, r6
 80002de:	40b4      	lsls	r4, r6
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002e8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002ec:	fa1f fc87 	uxth.w	ip, r7
 80002f0:	0c23      	lsrs	r3, r4, #16
 80002f2:	fbbe f1f8 	udiv	r1, lr, r8
 80002f6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002fa:	fb01 f20c 	mul.w	r2, r1, ip
 80002fe:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000302:	429a      	cmp	r2, r3
 8000304:	d907      	bls.n	8000316 <__udivmoddi4+0x5e>
 8000306:	18fb      	adds	r3, r7, r3
 8000308:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 800030c:	d202      	bcs.n	8000314 <__udivmoddi4+0x5c>
 800030e:	429a      	cmp	r2, r3
 8000310:	f200 8154 	bhi.w	80005bc <__udivmoddi4+0x304>
 8000314:	4601      	mov	r1, r0
 8000316:	1a9b      	subs	r3, r3, r2
 8000318:	b2a2      	uxth	r2, r4
 800031a:	fbb3 f0f8 	udiv	r0, r3, r8
 800031e:	fb08 3310 	mls	r3, r8, r0, r3
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800032a:	4594      	cmp	ip, r2
 800032c:	d90b      	bls.n	8000346 <__udivmoddi4+0x8e>
 800032e:	18ba      	adds	r2, r7, r2
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000334:	bf2c      	ite	cs
 8000336:	2401      	movcs	r4, #1
 8000338:	2400      	movcc	r4, #0
 800033a:	4594      	cmp	ip, r2
 800033c:	d902      	bls.n	8000344 <__udivmoddi4+0x8c>
 800033e:	2c00      	cmp	r4, #0
 8000340:	f000 813f 	beq.w	80005c2 <__udivmoddi4+0x30a>
 8000344:	4618      	mov	r0, r3
 8000346:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800034a:	eba2 020c 	sub.w	r2, r2, ip
 800034e:	2100      	movs	r1, #0
 8000350:	b11d      	cbz	r5, 800035a <__udivmoddi4+0xa2>
 8000352:	40f2      	lsrs	r2, r6
 8000354:	2300      	movs	r3, #0
 8000356:	e9c5 2300 	strd	r2, r3, [r5]
 800035a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800035e:	428b      	cmp	r3, r1
 8000360:	d905      	bls.n	800036e <__udivmoddi4+0xb6>
 8000362:	b10d      	cbz	r5, 8000368 <__udivmoddi4+0xb0>
 8000364:	e9c5 0100 	strd	r0, r1, [r5]
 8000368:	2100      	movs	r1, #0
 800036a:	4608      	mov	r0, r1
 800036c:	e7f5      	b.n	800035a <__udivmoddi4+0xa2>
 800036e:	fab3 f183 	clz	r1, r3
 8000372:	2900      	cmp	r1, #0
 8000374:	d14e      	bne.n	8000414 <__udivmoddi4+0x15c>
 8000376:	4543      	cmp	r3, r8
 8000378:	f0c0 8112 	bcc.w	80005a0 <__udivmoddi4+0x2e8>
 800037c:	4282      	cmp	r2, r0
 800037e:	f240 810f 	bls.w	80005a0 <__udivmoddi4+0x2e8>
 8000382:	4608      	mov	r0, r1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e8      	beq.n	800035a <__udivmoddi4+0xa2>
 8000388:	e9c5 4e00 	strd	r4, lr, [r5]
 800038c:	e7e5      	b.n	800035a <__udivmoddi4+0xa2>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f000 80ac 	beq.w	80004ec <__udivmoddi4+0x234>
 8000394:	fab2 f682 	clz	r6, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	f040 80bb 	bne.w	8000514 <__udivmoddi4+0x25c>
 800039e:	1a8b      	subs	r3, r1, r2
 80003a0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003a4:	b2bc      	uxth	r4, r7
 80003a6:	2101      	movs	r1, #1
 80003a8:	0c02      	lsrs	r2, r0, #16
 80003aa:	b280      	uxth	r0, r0
 80003ac:	fbb3 fcfe 	udiv	ip, r3, lr
 80003b0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003b4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003b8:	fb04 f20c 	mul.w	r2, r4, ip
 80003bc:	429a      	cmp	r2, r3
 80003be:	d90e      	bls.n	80003de <__udivmoddi4+0x126>
 80003c0:	18fb      	adds	r3, r7, r3
 80003c2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c6:	bf2c      	ite	cs
 80003c8:	f04f 0901 	movcs.w	r9, #1
 80003cc:	f04f 0900 	movcc.w	r9, #0
 80003d0:	429a      	cmp	r2, r3
 80003d2:	d903      	bls.n	80003dc <__udivmoddi4+0x124>
 80003d4:	f1b9 0f00 	cmp.w	r9, #0
 80003d8:	f000 80ec 	beq.w	80005b4 <__udivmoddi4+0x2fc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003e4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003e8:	fb04 f408 	mul.w	r4, r4, r8
 80003ec:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d90b      	bls.n	800040c <__udivmoddi4+0x154>
 80003f4:	18ba      	adds	r2, r7, r2
 80003f6:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80003fa:	bf2c      	ite	cs
 80003fc:	2001      	movcs	r0, #1
 80003fe:	2000      	movcc	r0, #0
 8000400:	4294      	cmp	r4, r2
 8000402:	d902      	bls.n	800040a <__udivmoddi4+0x152>
 8000404:	2800      	cmp	r0, #0
 8000406:	f000 80d1 	beq.w	80005ac <__udivmoddi4+0x2f4>
 800040a:	4698      	mov	r8, r3
 800040c:	1b12      	subs	r2, r2, r4
 800040e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000412:	e79d      	b.n	8000350 <__udivmoddi4+0x98>
 8000414:	f1c1 0620 	rsb	r6, r1, #32
 8000418:	408b      	lsls	r3, r1
 800041a:	fa08 f401 	lsl.w	r4, r8, r1
 800041e:	fa00 f901 	lsl.w	r9, r0, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	fa28 f806 	lsr.w	r8, r8, r6
 800042a:	408a      	lsls	r2, r1
 800042c:	431f      	orrs	r7, r3
 800042e:	fa20 f306 	lsr.w	r3, r0, r6
 8000432:	0c38      	lsrs	r0, r7, #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fa1f fc87 	uxth.w	ip, r7
 800043a:	0c1c      	lsrs	r4, r3, #16
 800043c:	fbb8 fef0 	udiv	lr, r8, r0
 8000440:	fb00 881e 	mls	r8, r0, lr, r8
 8000444:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000448:	fb0e f80c 	mul.w	r8, lr, ip
 800044c:	45a0      	cmp	r8, r4
 800044e:	d90e      	bls.n	800046e <__udivmoddi4+0x1b6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000456:	bf2c      	ite	cs
 8000458:	f04f 0b01 	movcs.w	fp, #1
 800045c:	f04f 0b00 	movcc.w	fp, #0
 8000460:	45a0      	cmp	r8, r4
 8000462:	d903      	bls.n	800046c <__udivmoddi4+0x1b4>
 8000464:	f1bb 0f00 	cmp.w	fp, #0
 8000468:	f000 80b8 	beq.w	80005dc <__udivmoddi4+0x324>
 800046c:	46d6      	mov	lr, sl
 800046e:	eba4 0408 	sub.w	r4, r4, r8
 8000472:	fa1f f883 	uxth.w	r8, r3
 8000476:	fbb4 f3f0 	udiv	r3, r4, r0
 800047a:	fb00 4413 	mls	r4, r0, r3, r4
 800047e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000482:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000486:	45a4      	cmp	ip, r4
 8000488:	d90e      	bls.n	80004a8 <__udivmoddi4+0x1f0>
 800048a:	193c      	adds	r4, r7, r4
 800048c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000490:	bf2c      	ite	cs
 8000492:	f04f 0801 	movcs.w	r8, #1
 8000496:	f04f 0800 	movcc.w	r8, #0
 800049a:	45a4      	cmp	ip, r4
 800049c:	d903      	bls.n	80004a6 <__udivmoddi4+0x1ee>
 800049e:	f1b8 0f00 	cmp.w	r8, #0
 80004a2:	f000 809f 	beq.w	80005e4 <__udivmoddi4+0x32c>
 80004a6:	4603      	mov	r3, r0
 80004a8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004ac:	eba4 040c 	sub.w	r4, r4, ip
 80004b0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004b4:	4564      	cmp	r4, ip
 80004b6:	4673      	mov	r3, lr
 80004b8:	46e0      	mov	r8, ip
 80004ba:	d302      	bcc.n	80004c2 <__udivmoddi4+0x20a>
 80004bc:	d107      	bne.n	80004ce <__udivmoddi4+0x216>
 80004be:	45f1      	cmp	r9, lr
 80004c0:	d205      	bcs.n	80004ce <__udivmoddi4+0x216>
 80004c2:	ebbe 0302 	subs.w	r3, lr, r2
 80004c6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ca:	3801      	subs	r0, #1
 80004cc:	46e0      	mov	r8, ip
 80004ce:	b15d      	cbz	r5, 80004e8 <__udivmoddi4+0x230>
 80004d0:	ebb9 0203 	subs.w	r2, r9, r3
 80004d4:	eb64 0408 	sbc.w	r4, r4, r8
 80004d8:	fa04 f606 	lsl.w	r6, r4, r6
 80004dc:	fa22 f301 	lsr.w	r3, r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	431e      	orrs	r6, r3
 80004e4:	e9c5 6400 	strd	r6, r4, [r5]
 80004e8:	2100      	movs	r1, #0
 80004ea:	e736      	b.n	800035a <__udivmoddi4+0xa2>
 80004ec:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f0:	0c01      	lsrs	r1, r0, #16
 80004f2:	4614      	mov	r4, r2
 80004f4:	b280      	uxth	r0, r0
 80004f6:	4696      	mov	lr, r2
 80004f8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004fc:	2620      	movs	r6, #32
 80004fe:	4690      	mov	r8, r2
 8000500:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000504:	4610      	mov	r0, r2
 8000506:	fbb1 f1f2 	udiv	r1, r1, r2
 800050a:	eba3 0308 	sub.w	r3, r3, r8
 800050e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000512:	e74b      	b.n	80003ac <__udivmoddi4+0xf4>
 8000514:	40b7      	lsls	r7, r6
 8000516:	f1c6 0320 	rsb	r3, r6, #32
 800051a:	fa01 f206 	lsl.w	r2, r1, r6
 800051e:	fa21 f803 	lsr.w	r8, r1, r3
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	fa20 f303 	lsr.w	r3, r0, r3
 800052a:	b2bc      	uxth	r4, r7
 800052c:	40b0      	lsls	r0, r6
 800052e:	4313      	orrs	r3, r2
 8000530:	0c02      	lsrs	r2, r0, #16
 8000532:	0c19      	lsrs	r1, r3, #16
 8000534:	b280      	uxth	r0, r0
 8000536:	fbb8 f9fe 	udiv	r9, r8, lr
 800053a:	fb0e 8819 	mls	r8, lr, r9, r8
 800053e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	4588      	cmp	r8, r1
 8000548:	d951      	bls.n	80005ee <__udivmoddi4+0x336>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000550:	bf2c      	ite	cs
 8000552:	f04f 0a01 	movcs.w	sl, #1
 8000556:	f04f 0a00 	movcc.w	sl, #0
 800055a:	4588      	cmp	r8, r1
 800055c:	d902      	bls.n	8000564 <__udivmoddi4+0x2ac>
 800055e:	f1ba 0f00 	cmp.w	sl, #0
 8000562:	d031      	beq.n	80005c8 <__udivmoddi4+0x310>
 8000564:	eba1 0108 	sub.w	r1, r1, r8
 8000568:	fbb1 f9fe 	udiv	r9, r1, lr
 800056c:	fb09 f804 	mul.w	r8, r9, r4
 8000570:	fb0e 1119 	mls	r1, lr, r9, r1
 8000574:	b29b      	uxth	r3, r3
 8000576:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800057a:	4543      	cmp	r3, r8
 800057c:	d235      	bcs.n	80005ea <__udivmoddi4+0x332>
 800057e:	18fb      	adds	r3, r7, r3
 8000580:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000584:	bf2c      	ite	cs
 8000586:	f04f 0a01 	movcs.w	sl, #1
 800058a:	f04f 0a00 	movcc.w	sl, #0
 800058e:	4543      	cmp	r3, r8
 8000590:	d2bb      	bcs.n	800050a <__udivmoddi4+0x252>
 8000592:	f1ba 0f00 	cmp.w	sl, #0
 8000596:	d1b8      	bne.n	800050a <__udivmoddi4+0x252>
 8000598:	f1a9 0102 	sub.w	r1, r9, #2
 800059c:	443b      	add	r3, r7
 800059e:	e7b4      	b.n	800050a <__udivmoddi4+0x252>
 80005a0:	1a84      	subs	r4, r0, r2
 80005a2:	eb68 0203 	sbc.w	r2, r8, r3
 80005a6:	2001      	movs	r0, #1
 80005a8:	4696      	mov	lr, r2
 80005aa:	e6eb      	b.n	8000384 <__udivmoddi4+0xcc>
 80005ac:	443a      	add	r2, r7
 80005ae:	f1a8 0802 	sub.w	r8, r8, #2
 80005b2:	e72b      	b.n	800040c <__udivmoddi4+0x154>
 80005b4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b8:	443b      	add	r3, r7
 80005ba:	e710      	b.n	80003de <__udivmoddi4+0x126>
 80005bc:	3902      	subs	r1, #2
 80005be:	443b      	add	r3, r7
 80005c0:	e6a9      	b.n	8000316 <__udivmoddi4+0x5e>
 80005c2:	443a      	add	r2, r7
 80005c4:	3802      	subs	r0, #2
 80005c6:	e6be      	b.n	8000346 <__udivmoddi4+0x8e>
 80005c8:	eba7 0808 	sub.w	r8, r7, r8
 80005cc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005d0:	4441      	add	r1, r8
 80005d2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d6:	fb09 f804 	mul.w	r8, r9, r4
 80005da:	e7c9      	b.n	8000570 <__udivmoddi4+0x2b8>
 80005dc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005e0:	443c      	add	r4, r7
 80005e2:	e744      	b.n	800046e <__udivmoddi4+0x1b6>
 80005e4:	3b02      	subs	r3, #2
 80005e6:	443c      	add	r4, r7
 80005e8:	e75e      	b.n	80004a8 <__udivmoddi4+0x1f0>
 80005ea:	4649      	mov	r1, r9
 80005ec:	e78d      	b.n	800050a <__udivmoddi4+0x252>
 80005ee:	eba1 0108 	sub.w	r1, r1, r8
 80005f2:	46cc      	mov	ip, r9
 80005f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f8:	fb09 f804 	mul.w	r8, r9, r4
 80005fc:	e7b8      	b.n	8000570 <__udivmoddi4+0x2b8>
 80005fe:	bf00      	nop

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <LL_AHB2_GRP1_EnableClock>:
  *
  *        (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000604:	b480      	push	{r7}
 8000606:	b085      	sub	sp, #20
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR1, Periphs);
 800060c:	4b0a      	ldr	r3, [pc, #40]	@ (8000638 <LL_AHB2_GRP1_EnableClock+0x34>)
 800060e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000612:	4909      	ldr	r1, [pc, #36]	@ (8000638 <LL_AHB2_GRP1_EnableClock+0x34>)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	4313      	orrs	r3, r2
 8000618:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR1, Periphs);
 800061c:	4b06      	ldr	r3, [pc, #24]	@ (8000638 <LL_AHB2_GRP1_EnableClock+0x34>)
 800061e:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	4013      	ands	r3, r2
 8000626:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000628:	68fb      	ldr	r3, [r7, #12]
}
 800062a:	bf00      	nop
 800062c:	3714      	adds	r7, #20
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	46020c00 	.word	0x46020c00

0800063c <LL_APB1_GRP2_EnableClock>:
  *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
  *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1 (*)
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
 800063c:	b480      	push	{r7}
 800063e:	b085      	sub	sp, #20
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR2, Periphs);
 8000644:	4b0a      	ldr	r3, [pc, #40]	@ (8000670 <LL_APB1_GRP2_EnableClock+0x34>)
 8000646:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800064a:	4909      	ldr	r1, [pc, #36]	@ (8000670 <LL_APB1_GRP2_EnableClock+0x34>)
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	4313      	orrs	r3, r2
 8000650:	f8c1 30a0 	str.w	r3, [r1, #160]	@ 0xa0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8000654:	4b06      	ldr	r3, [pc, #24]	@ (8000670 <LL_APB1_GRP2_EnableClock+0x34>)
 8000656:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	4013      	ands	r3, r2
 800065e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000660:	68fb      	ldr	r3, [r7, #12]
}
 8000662:	bf00      	nop
 8000664:	3714      	adds	r7, #20
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	46020c00 	.word	0x46020c00

08000674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b0cc      	sub	sp, #304	@ 0x130
 8000678:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800067a:	f001 fdfb 	bl	8002274 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 800067e:	f000 fa69 	bl	8000b54 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000682:	f000 fa03 	bl	8000a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000686:	f000 fe2d 	bl	80012e4 <MX_GPIO_Init>
  MX_ADF1_Init();
 800068a:	f000 fa71 	bl	8000b70 <MX_ADF1_Init>
  MX_I2C2_Init();
 800068e:	f000 fb71 	bl	8000d74 <MX_I2C2_Init>
  MX_ICACHE_Init();
 8000692:	f000 fbaf 	bl	8000df4 <MX_ICACHE_Init>
  MX_OCTOSPI1_Init();
 8000696:	f000 fbc1 	bl	8000e1c <MX_OCTOSPI1_Init>
  MX_OCTOSPI2_Init();
 800069a:	f000 fc39 	bl	8000f10 <MX_OCTOSPI2_Init>
  MX_SPI2_Init();
 800069e:	f000 fcb3 	bl	8001008 <MX_SPI2_Init>
  MX_UART4_Init();
 80006a2:	f000 fd1f 	bl	80010e4 <MX_UART4_Init>
  MX_USART1_UART_Init();
 80006a6:	f000 fd69 	bl	800117c <MX_USART1_UART_Init>
  MX_UCPD1_Init();
 80006aa:	f000 fdb3 	bl	8001214 <MX_UCPD1_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006ae:	f000 fde7 	bl	8001280 <MX_USB_OTG_FS_PCD_Init>
  MX_FDCAN1_Init();
 80006b2:	f000 faab 	bl	8000c0c <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */
  /* quick debug note to confirm FDCAN init returned */
  HAL_UART_Transmit(&huart1, (uint8_t*)"After MX_FDCAN1_Init\r\n", strlen("After MX_FDCAN1_Init\r\n"), HAL_MAX_DELAY);
 80006b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80006ba:	2216      	movs	r2, #22
 80006bc:	49c3      	ldr	r1, [pc, #780]	@ (80009cc <main+0x358>)
 80006be:	48c4      	ldr	r0, [pc, #784]	@ (80009d0 <main+0x35c>)
 80006c0:	f008 fe46 	bl	8009350 <HAL_UART_Transmit>
  /* USER CODE BEGIN 2 */
  const char *msg_tick = "Tick\r\n";
 80006c4:	4bc3      	ldr	r3, [pc, #780]	@ (80009d4 <main+0x360>)
 80006c6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  /* Query and print protocol status (helps detect Bus-Off etc.) */
  {
    FDCAN_ProtocolStatusTypeDef pstat;
    if (HAL_FDCAN_GetProtocolStatus(&hfdcan1, &pstat) == HAL_OK)
 80006ca:	463b      	mov	r3, r7
 80006cc:	4619      	mov	r1, r3
 80006ce:	48c2      	ldr	r0, [pc, #776]	@ (80009d8 <main+0x364>)
 80006d0:	f002 fbf0 	bl	8002eb4 <HAL_FDCAN_GetProtocolStatus>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d123      	bne.n	8000722 <main+0xae>
    {
      char pbuf[64];
      sprintf(pbuf, "FDCAN PS: BusOff=%u EP=%u LastErr=%u\r\n", (unsigned)pstat.BusOff, (unsigned)pstat.ErrorPassive, (unsigned)pstat.LastErrorCode);
 80006da:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006de:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80006e2:	695a      	ldr	r2, [r3, #20]
 80006e4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006e8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80006ec:	68d9      	ldr	r1, [r3, #12]
 80006ee:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006f2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80006fc:	9300      	str	r3, [sp, #0]
 80006fe:	460b      	mov	r3, r1
 8000700:	49b6      	ldr	r1, [pc, #728]	@ (80009dc <main+0x368>)
 8000702:	f00a f827 	bl	800a754 <siprintf>
      HAL_UART_Transmit(&huart1, (uint8_t*)pbuf, strlen(pbuf), HAL_MAX_DELAY);
 8000706:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800070a:	4618      	mov	r0, r3
 800070c:	f7ff fdb4 	bl	8000278 <strlen>
 8000710:	4603      	mov	r3, r0
 8000712:	b29a      	uxth	r2, r3
 8000714:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000718:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800071c:	48ac      	ldr	r0, [pc, #688]	@ (80009d0 <main+0x35c>)
 800071e:	f008 fe17 	bl	8009350 <HAL_UART_Transmit>
    }
  }
  /* Activate notification for RX FIFO0 (idempotent) */
  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000722:	2200      	movs	r2, #0
 8000724:	2101      	movs	r1, #1
 8000726:	48ac      	ldr	r0, [pc, #688]	@ (80009d8 <main+0x364>)
 8000728:	f002 fc44 	bl	8002fb4 <HAL_FDCAN_ActivateNotification>

  FDCAN_TxHeaderTypeDef TxHeader;

  uint8_t TxData[8] = { 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H' };
 800072c:	4aac      	ldr	r2, [pc, #688]	@ (80009e0 <main+0x36c>)
 800072e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000732:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000736:	e883 0003 	stmia.w	r3, {r0, r1}

  TxHeader.Identifier = 0x123;
 800073a:	f240 1323 	movw	r3, #291	@ 0x123
 800073e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000742:	2300      	movs	r3, #0
 8000744:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000748:	2300      	movs	r3, #0
 800074a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800074e:	2308      	movs	r3, #8
 8000750:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000754:	2300      	movs	r3, #0
 8000756:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 800075a:	2300      	movs	r3, #0
 800075c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000760:	2300      	movs	r3, #0
 8000762:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000766:	2300      	movs	r3, #0
 8000768:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
  TxHeader.MessageMarker = 0;
 800076c:	2300      	movs	r3, #0
 800076e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* Periodic heartbeat on UART */
  HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000772:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8000776:	f7ff fd7f 	bl	8000278 <strlen>
 800077a:	4603      	mov	r3, r0
 800077c:	b29a      	uxth	r2, r3
 800077e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000782:	f8d7 1114 	ldr.w	r1, [r7, #276]	@ 0x114
 8000786:	4892      	ldr	r0, [pc, #584]	@ (80009d0 <main+0x35c>)
 8000788:	f008 fde2 	bl	8009350 <HAL_UART_Transmit>
  /* Queue a CAN frame; keep the controller running (do NOT Stop/Start here) */
  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData) == HAL_OK)
 800078c:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8000790:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000794:	4619      	mov	r1, r3
 8000796:	4890      	ldr	r0, [pc, #576]	@ (80009d8 <main+0x364>)
 8000798:	f002 fa3f 	bl	8002c1a <HAL_FDCAN_AddMessageToTxFifoQ>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d10b      	bne.n	80007ba <main+0x146>
  {
    HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);  // blink to show sending
 80007a2:	2180      	movs	r1, #128	@ 0x80
 80007a4:	488f      	ldr	r0, [pc, #572]	@ (80009e4 <main+0x370>)
 80007a6:	f002 ffad 	bl	8003704 <HAL_GPIO_TogglePin>
    HAL_UART_Transmit(&huart1, (uint8_t*)"TX queued\r\n", strlen("TX queued\r\n"), HAL_MAX_DELAY);
 80007aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80007ae:	220b      	movs	r2, #11
 80007b0:	498d      	ldr	r1, [pc, #564]	@ (80009e8 <main+0x374>)
 80007b2:	4887      	ldr	r0, [pc, #540]	@ (80009d0 <main+0x35c>)
 80007b4:	f008 fdcc 	bl	8009350 <HAL_UART_Transmit>
 80007b8:	e036      	b.n	8000828 <main+0x1b4>
  }
  else
  {
    char dbuf[128];
    uint32_t free = HAL_FDCAN_GetTxFifoFreeLevel(&hfdcan1);
 80007ba:	4887      	ldr	r0, [pc, #540]	@ (80009d8 <main+0x364>)
 80007bc:	f002 fbe8 	bl	8002f90 <HAL_FDCAN_GetTxFifoFreeLevel>
 80007c0:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
    FDCAN_ProtocolStatusTypeDef pstat;
    if (HAL_FDCAN_GetProtocolStatus(&hfdcan1, &pstat) == HAL_OK)
 80007c4:	463b      	mov	r3, r7
 80007c6:	4619      	mov	r1, r3
 80007c8:	4883      	ldr	r0, [pc, #524]	@ (80009d8 <main+0x364>)
 80007ca:	f002 fb73 	bl	8002eb4 <HAL_FDCAN_GetProtocolStatus>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d113      	bne.n	80007fc <main+0x188>
    {
      sprintf(dbuf, "TX FAIL free=%lu BusOff=%u LastErr=%u\r\n", (unsigned long)free, (unsigned)pstat.BusOff, (unsigned)pstat.LastErrorCode);
 80007d4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80007d8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007dc:	695a      	ldr	r2, [r3, #20]
 80007de:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80007e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80007ec:	9300      	str	r3, [sp, #0]
 80007ee:	4613      	mov	r3, r2
 80007f0:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 80007f4:	497d      	ldr	r1, [pc, #500]	@ (80009ec <main+0x378>)
 80007f6:	f009 ffad 	bl	800a754 <siprintf>
 80007fa:	e007      	b.n	800080c <main+0x198>
    }
    else
    {
      sprintf(dbuf, "TX FAIL free=%lu ProtocolStatusErr\r\n", (unsigned long)free);
 80007fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000800:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000804:	497a      	ldr	r1, [pc, #488]	@ (80009f0 <main+0x37c>)
 8000806:	4618      	mov	r0, r3
 8000808:	f009 ffa4 	bl	800a754 <siprintf>
    }
    HAL_UART_Transmit(&huart1, (uint8_t*)dbuf, strlen(dbuf), HAL_MAX_DELAY);
 800080c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000810:	4618      	mov	r0, r3
 8000812:	f7ff fd31 	bl	8000278 <strlen>
 8000816:	4603      	mov	r3, r0
 8000818:	b29a      	uxth	r2, r3
 800081a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 800081e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000822:	486b      	ldr	r0, [pc, #428]	@ (80009d0 <main+0x35c>)
 8000824:	f008 fd94 	bl	8009350 <HAL_UART_Transmit>
  }
  HAL_Delay(1000);
 8000828:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800082c:	f001 fde8 	bl	8002400 <HAL_Delay>
  /* Simple RX polling: if a message is waiting in FIFO0, read it, toggle LED and print a short debug message */
  if (HAL_FDCAN_GetRxFifoFillLevel(&hfdcan1, FDCAN_RX_FIFO0) > 0)
 8000830:	2140      	movs	r1, #64	@ 0x40
 8000832:	4869      	ldr	r0, [pc, #420]	@ (80009d8 <main+0x364>)
 8000834:	f002 fb8e 	bl	8002f54 <HAL_FDCAN_GetRxFifoFillLevel>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	f000 811c 	beq.w	8000a78 <main+0x404>
  {
    if (HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK)
 8000840:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000844:	f107 02b4 	add.w	r2, r7, #180	@ 0xb4
 8000848:	2140      	movs	r1, #64	@ 0x40
 800084a:	4863      	ldr	r0, [pc, #396]	@ (80009d8 <main+0x364>)
 800084c:	f002 fa2a 	bl	8002ca4 <HAL_FDCAN_GetRxMessage>
 8000850:	4603      	mov	r3, r0
 8000852:	2b00      	cmp	r3, #0
 8000854:	f040 8110 	bne.w	8000a78 <main+0x404>
    {
      HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000858:	2140      	movs	r1, #64	@ 0x40
 800085a:	4862      	ldr	r0, [pc, #392]	@ (80009e4 <main+0x370>)
 800085c:	f002 ff52 	bl	8003704 <HAL_GPIO_TogglePin>
      /* Print received CAN message: ID, DLC and data bytes in hex */
      char rbuf[128];
      const char *idtype = (rxHeader.IdType == FDCAN_STANDARD_ID) ? "STD" : "EXT";
 8000860:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8000864:	2b00      	cmp	r3, #0
 8000866:	d101      	bne.n	800086c <main+0x1f8>
 8000868:	4b62      	ldr	r3, [pc, #392]	@ (80009f4 <main+0x380>)
 800086a:	e000      	b.n	800086e <main+0x1fa>
 800086c:	4b62      	ldr	r3, [pc, #392]	@ (80009f8 <main+0x384>)
 800086e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
      unsigned int dlc = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
      /* Map DataLength enum to actual byte count (common values 0..8) */
      switch (rxHeader.DataLength)
 8000878:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800087c:	2b08      	cmp	r3, #8
 800087e:	d839      	bhi.n	80008f4 <main+0x280>
 8000880:	a201      	add	r2, pc, #4	@ (adr r2, 8000888 <main+0x214>)
 8000882:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000886:	bf00      	nop
 8000888:	080008ad 	.word	0x080008ad
 800088c:	080008b5 	.word	0x080008b5
 8000890:	080008bd 	.word	0x080008bd
 8000894:	080008c5 	.word	0x080008c5
 8000898:	080008cd 	.word	0x080008cd
 800089c:	080008d5 	.word	0x080008d5
 80008a0:	080008dd 	.word	0x080008dd
 80008a4:	080008e5 	.word	0x080008e5
 80008a8:	080008ed 	.word	0x080008ed
      {
        case FDCAN_DLC_BYTES_0: dlc = 0; break;
 80008ac:	2300      	movs	r3, #0
 80008ae:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008b2:	e023      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_1: dlc = 1; break;
 80008b4:	2301      	movs	r3, #1
 80008b6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008ba:	e01f      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_2: dlc = 2; break;
 80008bc:	2302      	movs	r3, #2
 80008be:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008c2:	e01b      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_3: dlc = 3; break;
 80008c4:	2303      	movs	r3, #3
 80008c6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008ca:	e017      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_4: dlc = 4; break;
 80008cc:	2304      	movs	r3, #4
 80008ce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008d2:	e013      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_5: dlc = 5; break;
 80008d4:	2305      	movs	r3, #5
 80008d6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008da:	e00f      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_6: dlc = 6; break;
 80008dc:	2306      	movs	r3, #6
 80008de:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008e2:	e00b      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_7: dlc = 7; break;
 80008e4:	2307      	movs	r3, #7
 80008e6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008ea:	e007      	b.n	80008fc <main+0x288>
        case FDCAN_DLC_BYTES_8: dlc = 8; break;
 80008ec:	2308      	movs	r3, #8
 80008ee:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008f2:	e003      	b.n	80008fc <main+0x288>
        default: dlc = 8; break;
 80008f4:	2308      	movs	r3, #8
 80008f6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80008fa:	bf00      	nop
      }
      int pos = sprintf(rbuf, "RX %s ID=0x%lX DLC=%u DATA=", idtype, (unsigned long)rxHeader.Identifier, dlc);
 80008fc:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8000900:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8000904:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000908:	9300      	str	r3, [sp, #0]
 800090a:	4613      	mov	r3, r2
 800090c:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8000910:	493a      	ldr	r1, [pc, #232]	@ (80009fc <main+0x388>)
 8000912:	f009 ff1f 	bl	800a754 <siprintf>
 8000916:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 800091a:	2300      	movs	r3, #0
 800091c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8000920:	e024      	b.n	800096c <main+0x2f8>
      {
        pos += sprintf(rbuf + pos, "%02X%s", rxData[i], (i+1<dlc) ? " " : "");
 8000922:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000926:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800092a:	18d0      	adds	r0, r2, r3
 800092c:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 8000930:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000934:	4413      	add	r3, r2
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	4619      	mov	r1, r3
 800093a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800093e:	3301      	adds	r3, #1
 8000940:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 8000944:	429a      	cmp	r2, r3
 8000946:	d901      	bls.n	800094c <main+0x2d8>
 8000948:	4b2d      	ldr	r3, [pc, #180]	@ (8000a00 <main+0x38c>)
 800094a:	e000      	b.n	800094e <main+0x2da>
 800094c:	4b2d      	ldr	r3, [pc, #180]	@ (8000a04 <main+0x390>)
 800094e:	460a      	mov	r2, r1
 8000950:	492d      	ldr	r1, [pc, #180]	@ (8000a08 <main+0x394>)
 8000952:	f009 feff 	bl	800a754 <siprintf>
 8000956:	4602      	mov	r2, r0
 8000958:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800095c:	4413      	add	r3, r2
 800095e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 8000962:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000966:	3301      	adds	r3, #1
 8000968:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800096c:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8000970:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000974:	429a      	cmp	r2, r3
 8000976:	d203      	bcs.n	8000980 <main+0x30c>
 8000978:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800097c:	2b07      	cmp	r3, #7
 800097e:	d9d0      	bls.n	8000922 <main+0x2ae>
      }
      /* Append ASCII representation (printable chars or '.' for non-printable) */
      pos += sprintf(rbuf + pos, "  ASCII=\"");
 8000980:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000984:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000988:	4413      	add	r3, r2
 800098a:	4920      	ldr	r1, [pc, #128]	@ (8000a0c <main+0x398>)
 800098c:	4618      	mov	r0, r3
 800098e:	f009 fee1 	bl	800a754 <siprintf>
 8000992:	4602      	mov	r2, r0
 8000994:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000998:	4413      	add	r3, r2
 800099a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 800099e:	2300      	movs	r3, #0
 80009a0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 80009a4:	e045      	b.n	8000a32 <main+0x3be>
      {
        unsigned char c = rxData[i];
 80009a6:	f107 02ac 	add.w	r2, r7, #172	@ 0xac
 80009aa:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 80009ae:	4413      	add	r3, r2
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        rbuf[pos++] = (isprint(c) ? (char)c : '.');
 80009b6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80009ba:	4618      	mov	r0, r3
 80009bc:	f009 fec2 	bl	800a744 <isprint>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d024      	beq.n	8000a10 <main+0x39c>
 80009c6:	f897 110b 	ldrb.w	r1, [r7, #267]	@ 0x10b
 80009ca:	e022      	b.n	8000a12 <main+0x39e>
 80009cc:	0800b0d0 	.word	0x0800b0d0
 80009d0:	200003cc 	.word	0x200003cc
 80009d4:	0800b0e8 	.word	0x0800b0e8
 80009d8:	20000138 	.word	0x20000138
 80009dc:	0800b0f0 	.word	0x0800b0f0
 80009e0:	0800b1b8 	.word	0x0800b1b8
 80009e4:	42021c00 	.word	0x42021c00
 80009e8:	0800b118 	.word	0x0800b118
 80009ec:	0800b124 	.word	0x0800b124
 80009f0:	0800b14c 	.word	0x0800b14c
 80009f4:	0800b174 	.word	0x0800b174
 80009f8:	0800b178 	.word	0x0800b178
 80009fc:	0800b17c 	.word	0x0800b17c
 8000a00:	0800b198 	.word	0x0800b198
 8000a04:	0800b19c 	.word	0x0800b19c
 8000a08:	0800b1a0 	.word	0x0800b1a0
 8000a0c:	0800b1a8 	.word	0x0800b1a8
 8000a10:	212e      	movs	r1, #46	@ 0x2e
 8000a12:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000a16:	1c5a      	adds	r2, r3, #1
 8000a18:	f8c7 2120 	str.w	r2, [r7, #288]	@ 0x120
 8000a1c:	f503 7394 	add.w	r3, r3, #296	@ 0x128
 8000a20:	443b      	add	r3, r7
 8000a22:	460a      	mov	r2, r1
 8000a24:	f803 2cfc 	strb.w	r2, [r3, #-252]
      for (unsigned int i = 0; i < dlc && i < sizeof(rxData); ++i)
 8000a28:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8000a32:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8000a36:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000a3a:	429a      	cmp	r2, r3
 8000a3c:	d203      	bcs.n	8000a46 <main+0x3d2>
 8000a3e:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8000a42:	2b07      	cmp	r3, #7
 8000a44:	d9af      	bls.n	80009a6 <main+0x332>
      }
      pos += sprintf(rbuf + pos, "\"\r\n");
 8000a46:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000a4a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8000a4e:	4413      	add	r3, r2
 8000a50:	490c      	ldr	r1, [pc, #48]	@ (8000a84 <main+0x410>)
 8000a52:	4618      	mov	r0, r3
 8000a54:	f009 fe7e 	bl	800a754 <siprintf>
 8000a58:	4602      	mov	r2, r0
 8000a5a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000a5e:	4413      	add	r3, r2
 8000a60:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
      HAL_UART_Transmit(&huart1, (uint8_t*)rbuf, pos, HAL_MAX_DELAY);
 8000a64:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000a68:	b29a      	uxth	r2, r3
 8000a6a:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000a6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a72:	4805      	ldr	r0, [pc, #20]	@ (8000a88 <main+0x414>)
 8000a74:	f008 fc6c 	bl	8009350 <HAL_UART_Transmit>
    }
  }

  HAL_Delay(1000);
 8000a78:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a7c:	f001 fcc0 	bl	8002400 <HAL_Delay>
  HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000a80:	e677      	b.n	8000772 <main+0xfe>
 8000a82:	bf00      	nop
 8000a84:	0800b1b4 	.word	0x0800b1b4
 8000a88:	200003cc 	.word	0x200003cc

08000a8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b09e      	sub	sp, #120	@ 0x78
 8000a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a92:	f107 0318 	add.w	r3, r7, #24
 8000a96:	2260      	movs	r2, #96	@ 0x60
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4618      	mov	r0, r3
 8000a9c:	f009 fe7c 	bl	800a798 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aa0:	463b      	mov	r3, r7
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	605a      	str	r2, [r3, #4]
 8000aa8:	609a      	str	r2, [r3, #8]
 8000aaa:	60da      	str	r2, [r3, #12]
 8000aac:	611a      	str	r2, [r3, #16]
 8000aae:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ab0:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8000ab4:	f004 fa02 	bl	8004ebc <HAL_PWREx_ControlVoltageScaling>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000abe:	f000 fd73 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 8000ac2:	2332      	movs	r3, #50	@ 0x32
 8000ac4:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ac6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aca:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000acc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ad0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ad2:	2310      	movs	r3, #16
 8000ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000ada:	2310      	movs	r3, #16
 8000adc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_4;
 8000ade:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ae2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000ae8:	2301      	movs	r3, #1
 8000aea:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV1;
 8000aec:	2300      	movs	r3, #0
 8000aee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000af0:	2301      	movs	r3, #1
 8000af2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000af4:	2350      	movs	r3, #80	@ 0x50
 8000af6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000af8:	2302      	movs	r3, #2
 8000afa:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000afc:	2302      	movs	r3, #2
 8000afe:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b00:	2302      	movs	r3, #2
 8000b02:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_0;
 8000b04:	2300      	movs	r3, #0
 8000b06:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b0c:	f107 0318 	add.w	r3, r7, #24
 8000b10:	4618      	mov	r0, r3
 8000b12:	f004 facf 	bl	80050b4 <HAL_RCC_OscConfig>
 8000b16:	4603      	mov	r3, r0
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d001      	beq.n	8000b20 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000b1c:	f000 fd44 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b20:	231f      	movs	r3, #31
 8000b22:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b24:	2303      	movs	r3, #3
 8000b26:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b28:	2300      	movs	r3, #0
 8000b2a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b2c:	2300      	movs	r3, #0
 8000b2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b30:	2300      	movs	r3, #0
 8000b32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000b38:	463b      	mov	r3, r7
 8000b3a:	2104      	movs	r1, #4
 8000b3c:	4618      	mov	r0, r3
 8000b3e:	f005 f995 	bl	8005e6c <HAL_RCC_ClockConfig>
 8000b42:	4603      	mov	r3, r0
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000b48:	f000 fd2e 	bl	80015a8 <Error_Handler>
  }
}
 8000b4c:	bf00      	nop
 8000b4e:	3778      	adds	r7, #120	@ 0x78
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}

08000b54 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000b58:	f004 fa9c 	bl	8005094 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000b5c:	2002      	movs	r0, #2
 8000b5e:	f004 fa39 	bl	8004fd4 <HAL_PWREx_ConfigSupply>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000b68:	f000 fd1e 	bl	80015a8 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}

08000b70 <MX_ADF1_Init>:
  * @brief ADF1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADF1_Init(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE END ADF1_Init 1 */

  /**
    AdfHandle0 structure initialization and HAL_MDF_Init function call
  */
  AdfHandle0.Instance = ADF1_Filter0;
 8000b74:	4b22      	ldr	r3, [pc, #136]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000b76:	4a23      	ldr	r2, [pc, #140]	@ (8000c04 <MX_ADF1_Init+0x94>)
 8000b78:	601a      	str	r2, [r3, #0]
  AdfHandle0.Init.CommonParam.ProcClockDivider = 1;
 8000b7a:	4b21      	ldr	r3, [pc, #132]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	609a      	str	r2, [r3, #8]
  AdfHandle0.Init.CommonParam.OutputClock.Activation = DISABLE;
 8000b80:	4b1f      	ldr	r3, [pc, #124]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	731a      	strb	r2, [r3, #12]
  AdfHandle0.Init.SerialInterface.Activation = ENABLE;
 8000b86:	4b1e      	ldr	r3, [pc, #120]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000b88:	2201      	movs	r2, #1
 8000b8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  AdfHandle0.Init.SerialInterface.Mode = MDF_SITF_LF_MASTER_SPI_MODE;
 8000b8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	629a      	str	r2, [r3, #40]	@ 0x28
  AdfHandle0.Init.SerialInterface.ClockSource = MDF_SITF_CCK0_SOURCE;
 8000b94:	4b1a      	ldr	r3, [pc, #104]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	62da      	str	r2, [r3, #44]	@ 0x2c
  AdfHandle0.Init.SerialInterface.Threshold = 4;
 8000b9a:	4b19      	ldr	r3, [pc, #100]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000b9c:	2204      	movs	r2, #4
 8000b9e:	631a      	str	r2, [r3, #48]	@ 0x30
  AdfHandle0.Init.FilterBistream = MDF_BITSTREAM0_FALLING;
 8000ba0:	4b17      	ldr	r3, [pc, #92]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_MDF_Init(&AdfHandle0) != HAL_OK)
 8000ba6:	4816      	ldr	r0, [pc, #88]	@ (8000c00 <MX_ADF1_Init+0x90>)
 8000ba8:	f002 ff28 	bl	80039fc <HAL_MDF_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <MX_ADF1_Init+0x46>
  {
    Error_Handler();
 8000bb2:	f000 fcf9 	bl	80015a8 <Error_Handler>
  /**
    AdfFilterConfig0 structure initialization

    WARNING : only structure is filled, no specific init function call for filter
  */
  AdfFilterConfig0.DataSource = MDF_DATA_SOURCE_BSMX;
 8000bb6:	4b14      	ldr	r3, [pc, #80]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	601a      	str	r2, [r3, #0]
  AdfFilterConfig0.Delay = 0;
 8000bbc:	4b12      	ldr	r3, [pc, #72]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	605a      	str	r2, [r3, #4]
  AdfFilterConfig0.CicMode = MDF_ONE_FILTER_SINC4;
 8000bc2:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bc4:	2240      	movs	r2, #64	@ 0x40
 8000bc6:	609a      	str	r2, [r3, #8]
  AdfFilterConfig0.DecimationRatio = 2;
 8000bc8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bca:	2202      	movs	r2, #2
 8000bcc:	60da      	str	r2, [r3, #12]
  AdfFilterConfig0.Gain = 0;
 8000bce:	4b0e      	ldr	r3, [pc, #56]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	615a      	str	r2, [r3, #20]
  AdfFilterConfig0.ReshapeFilter.Activation = DISABLE;
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	761a      	strb	r2, [r3, #24]
  AdfFilterConfig0.HighPassFilter.Activation = DISABLE;
 8000bda:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	f883 2020 	strb.w	r2, [r3, #32]
  AdfFilterConfig0.SoundActivity.Activation = DISABLE;
 8000be2:	4b09      	ldr	r3, [pc, #36]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  AdfFilterConfig0.AcquisitionMode = MDF_MODE_ASYNC_CONT;
 8000bea:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	665a      	str	r2, [r3, #100]	@ 0x64
  AdfFilterConfig0.FifoThreshold = MDF_FIFO_THRESHOLD_NOT_EMPTY;
 8000bf0:	4b05      	ldr	r3, [pc, #20]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	669a      	str	r2, [r3, #104]	@ 0x68
  AdfFilterConfig0.DiscardSamples = 0;
 8000bf6:	4b04      	ldr	r3, [pc, #16]	@ (8000c08 <MX_ADF1_Init+0x98>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* USER CODE BEGIN ADF1_Init 2 */

  /* USER CODE END ADF1_Init 2 */

}
 8000bfc:	bf00      	nop
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20000078 	.word	0x20000078
 8000c04:	46024080 	.word	0x46024080
 8000c08:	200000bc 	.word	0x200000bc

08000c0c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000c12:	4b54      	ldr	r3, [pc, #336]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c14:	4a54      	ldr	r2, [pc, #336]	@ (8000d68 <MX_FDCAN1_Init+0x15c>)
 8000c16:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000c18:	4b52      	ldr	r3, [pc, #328]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000c1e:	4b51      	ldr	r3, [pc, #324]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000c24:	4b4f      	ldr	r3, [pc, #316]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000c2a:	4b4e      	ldr	r3, [pc, #312]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000c30:	4b4c      	ldr	r3, [pc, #304]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000c36:	4b4b      	ldr	r3, [pc, #300]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;    // Changed for more standard 125kbps
 8000c3c:	4b49      	ldr	r3, [pc, #292]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c3e:	2214      	movs	r2, #20
 8000c40:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000c42:	4b48      	ldr	r3, [pc, #288]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c44:	2201      	movs	r2, #1
 8000c46:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;     // Changed for proper bit timing
 8000c48:	4b46      	ldr	r3, [pc, #280]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c4a:	220d      	movs	r2, #13
 8000c4c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;      // Changed for proper bit timing
 8000c4e:	4b45      	ldr	r3, [pc, #276]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c50:	2202      	movs	r2, #2
 8000c52:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;       // Data phase same as nominal for classic CAN
 8000c54:	4b43      	ldr	r3, [pc, #268]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c56:	2214      	movs	r2, #20
 8000c58:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000c5a:	4b42      	ldr	r3, [pc, #264]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;        // Data phase same as nominal
 8000c60:	4b40      	ldr	r3, [pc, #256]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c62:	220d      	movs	r2, #13
 8000c64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 2;         // Data phase same as nominal
 8000c66:	4b3f      	ldr	r3, [pc, #252]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c68:	2202      	movs	r2, #2
 8000c6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;  // Need at least 1 filter if configuring filters
 8000c6c:	4b3d      	ldr	r3, [pc, #244]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000c72:	4b3c      	ldr	r3, [pc, #240]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000c78:	4b3a      	ldr	r3, [pc, #232]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000c7e:	4839      	ldr	r0, [pc, #228]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000c80:	f001 fdc6 	bl	8002810 <HAL_FDCAN_Init>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000c8a:	f000 fc8d 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* Simple test: try different filter configurations */
  /* Option 1: Accept all standard messages */
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000c8e:	4b37      	ldr	r3, [pc, #220]	@ (8000d6c <MX_FDCAN1_Init+0x160>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIndex = 0;
 8000c94:	4b35      	ldr	r3, [pc, #212]	@ (8000d6c <MX_FDCAN1_Init+0x160>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000c9a:	4b34      	ldr	r3, [pc, #208]	@ (8000d6c <MX_FDCAN1_Init+0x160>)
 8000c9c:	2202      	movs	r2, #2
 8000c9e:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000ca0:	4b32      	ldr	r3, [pc, #200]	@ (8000d6c <MX_FDCAN1_Init+0x160>)
 8000ca2:	2201      	movs	r2, #1
 8000ca4:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterID1 = 0x000;    // ID to match
 8000ca6:	4b31      	ldr	r3, [pc, #196]	@ (8000d6c <MX_FDCAN1_Init+0x160>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterID2 = 0x000;    // Mask (0x000 = accept all)
 8000cac:	4b2f      	ldr	r3, [pc, #188]	@ (8000d6c <MX_FDCAN1_Init+0x160>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	615a      	str	r2, [r3, #20]
  
  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000cb2:	492e      	ldr	r1, [pc, #184]	@ (8000d6c <MX_FDCAN1_Init+0x160>)
 8000cb4:	482b      	ldr	r0, [pc, #172]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000cb6:	f001 fefd 	bl	8002ab4 <HAL_FDCAN_ConfigFilter>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d00d      	beq.n	8000cdc <MX_FDCAN1_Init+0xd0>
  {
    // Filter config failed - indicate with LED
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	2140      	movs	r1, #64	@ 0x40
 8000cc4:	482a      	ldr	r0, [pc, #168]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000cc6:	f002 fd05 	bl	80036d4 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8000cca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cce:	f001 fb97 	bl	8002400 <HAL_Delay>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	2140      	movs	r1, #64	@ 0x40
 8000cd6:	4826      	ldr	r0, [pc, #152]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000cd8:	f002 fcfc 	bl	80036d4 <HAL_GPIO_WritePin>
  }
  
  /* Configure Global Filter - be permissive for testing */
  if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_ACCEPT_IN_RX_FIFO0, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 8000cdc:	2300      	movs	r3, #0
 8000cde:	9300      	str	r3, [sp, #0]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	481f      	ldr	r0, [pc, #124]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000ce8:	f001 ff3e 	bl	8002b68 <HAL_FDCAN_ConfigGlobalFilter>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00d      	beq.n	8000d0e <MX_FDCAN1_Init+0x102>
  {
    // Global filter failed
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	2140      	movs	r1, #64	@ 0x40
 8000cf6:	481e      	ldr	r0, [pc, #120]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000cf8:	f002 fcec 	bl	80036d4 <HAL_GPIO_WritePin>
    HAL_Delay(2000);
 8000cfc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d00:	f001 fb7e 	bl	8002400 <HAL_Delay>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	2140      	movs	r1, #64	@ 0x40
 8000d08:	4819      	ldr	r0, [pc, #100]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000d0a:	f002 fce3 	bl	80036d4 <HAL_GPIO_WritePin>
  }
  
  /* Start the FDCAN module */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 8000d0e:	4815      	ldr	r0, [pc, #84]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000d10:	f001 ff5b 	bl	8002bca <HAL_FDCAN_Start>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d00e      	beq.n	8000d38 <MX_FDCAN1_Init+0x12c>
  {
    // Start failed - indicate with LED
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_SET);
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	2140      	movs	r1, #64	@ 0x40
 8000d1e:	4814      	ldr	r0, [pc, #80]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000d20:	f002 fcd8 	bl	80036d4 <HAL_GPIO_WritePin>
    HAL_Delay(3000);
 8000d24:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000d28:	f001 fb6a 	bl	8002400 <HAL_Delay>
    HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2140      	movs	r1, #64	@ 0x40
 8000d30:	480f      	ldr	r0, [pc, #60]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000d32:	f002 fccf 	bl	80036d4 <HAL_GPIO_WritePin>
 8000d36:	e00c      	b.n	8000d52 <MX_FDCAN1_Init+0x146>
  }
  else
  {
    // Start successful - quick green flash
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_SET);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	2180      	movs	r1, #128	@ 0x80
 8000d3c:	480c      	ldr	r0, [pc, #48]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000d3e:	f002 fcc9 	bl	80036d4 <HAL_GPIO_WritePin>
    HAL_Delay(200);
 8000d42:	20c8      	movs	r0, #200	@ 0xc8
 8000d44:	f001 fb5c 	bl	8002400 <HAL_Delay>
    HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000d48:	2200      	movs	r2, #0
 8000d4a:	2180      	movs	r1, #128	@ 0x80
 8000d4c:	4808      	ldr	r0, [pc, #32]	@ (8000d70 <MX_FDCAN1_Init+0x164>)
 8000d4e:	f002 fcc1 	bl	80036d4 <HAL_GPIO_WritePin>
  }

  HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 8000d52:	2200      	movs	r2, #0
 8000d54:	2101      	movs	r1, #1
 8000d56:	4803      	ldr	r0, [pc, #12]	@ (8000d64 <MX_FDCAN1_Init+0x158>)
 8000d58:	f002 f92c 	bl	8002fb4 <HAL_FDCAN_ActivateNotification>

  /* USER CODE END FDCAN1_Init 2 */

}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}
 8000d62:	bf00      	nop
 8000d64:	20000138 	.word	0x20000138
 8000d68:	4000a400 	.word	0x4000a400
 8000d6c:	20000944 	.word	0x20000944
 8000d70:	42021c00 	.word	0x42021c00

08000d74 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000d78:	4b1b      	ldr	r3, [pc, #108]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000d7a:	4a1c      	ldr	r2, [pc, #112]	@ (8000dec <MX_I2C2_Init+0x78>)
 8000d7c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30909DEC;
 8000d7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000d80:	4a1b      	ldr	r2, [pc, #108]	@ (8000df0 <MX_I2C2_Init+0x7c>)
 8000d82:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000d84:	4b18      	ldr	r3, [pc, #96]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000d86:	2200      	movs	r2, #0
 8000d88:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d8a:	4b17      	ldr	r3, [pc, #92]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d90:	4b15      	ldr	r3, [pc, #84]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000d96:	4b14      	ldr	r3, [pc, #80]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000d9c:	4b12      	ldr	r3, [pc, #72]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000da2:	4b11      	ldr	r3, [pc, #68]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000da8:	4b0f      	ldr	r3, [pc, #60]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000dae:	480e      	ldr	r0, [pc, #56]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000db0:	f002 fcc2 	bl	8003738 <HAL_I2C_Init>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d001      	beq.n	8000dbe <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000dba:	f000 fbf5 	bl	80015a8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	4809      	ldr	r0, [pc, #36]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000dc2:	f002 fd54 	bl	800386e <HAL_I2CEx_ConfigAnalogFilter>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000dcc:	f000 fbec 	bl	80015a8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	4805      	ldr	r0, [pc, #20]	@ (8000de8 <MX_I2C2_Init+0x74>)
 8000dd4:	f002 fd96 	bl	8003904 <HAL_I2CEx_ConfigDigitalFilter>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000dde:	f000 fbe3 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	2000019c 	.word	0x2000019c
 8000dec:	40005800 	.word	0x40005800
 8000df0:	30909dec 	.word	0x30909dec

08000df4 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f002 fdcf 	bl	800399c <HAL_ICACHE_ConfigAssociativityMode>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000e04:	f000 fbd0 	bl	80015a8 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000e08:	f002 fde8 	bl	80039dc <HAL_ICACHE_Enable>
 8000e0c:	4603      	mov	r3, r0
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d001      	beq.n	8000e16 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000e12:	f000 fbc9 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}
	...

08000e1c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b088      	sub	sp, #32
 8000e20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000e22:	f107 0308 	add.w	r3, r7, #8
 8000e26:	2200      	movs	r2, #0
 8000e28:	601a      	str	r2, [r3, #0]
 8000e2a:	605a      	str	r2, [r3, #4]
 8000e2c:	609a      	str	r2, [r3, #8]
 8000e2e:	60da      	str	r2, [r3, #12]
 8000e30:	611a      	str	r2, [r3, #16]
 8000e32:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8000e34:	463b      	mov	r3, r7
 8000e36:	2200      	movs	r2, #0
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000e3c:	4b31      	ldr	r3, [pc, #196]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e3e:	4a32      	ldr	r2, [pc, #200]	@ (8000f08 <MX_OCTOSPI1_Init+0xec>)
 8000e40:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000e42:	4b30      	ldr	r3, [pc, #192]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e44:	2201      	movs	r2, #1
 8000e46:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000e48:	4b2e      	ldr	r3, [pc, #184]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e4a:	2200      	movs	r2, #0
 8000e4c:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_APMEMORY;
 8000e4e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e50:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000e54:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 23;
 8000e56:	4b2b      	ldr	r3, [pc, #172]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e58:	2217      	movs	r2, #23
 8000e5a:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000e5c:	4b29      	ldr	r3, [pc, #164]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e5e:	2201      	movs	r2, #1
 8000e60:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000e62:	4b28      	ldr	r3, [pc, #160]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000e68:	4b26      	ldr	r3, [pc, #152]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8000e6e:	4b25      	ldr	r3, [pc, #148]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 2;
 8000e74:	4b23      	ldr	r3, [pc, #140]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e76:	2202      	movs	r2, #2
 8000e78:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000e7a:	4b22      	ldr	r3, [pc, #136]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8000e80:	4b20      	ldr	r3, [pc, #128]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000e86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 10;
 8000e88:	4b1e      	ldr	r3, [pc, #120]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e8a:	220a      	movs	r2, #10
 8000e8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8000e8e:	4b1d      	ldr	r3, [pc, #116]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 8000e94:	4b1b      	ldr	r3, [pc, #108]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 100;
 8000e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000e9c:	2264      	movs	r2, #100	@ 0x64
 8000e9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 8000ea0:	4818      	ldr	r0, [pc, #96]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000ea2:	f002 ff57 	bl	8003d54 <HAL_OSPI_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_OCTOSPI1_Init+0x94>
  {
    Error_Handler();
 8000eac:	f000 fb7c 	bl	80015a8 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 1;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 1;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8000ebc:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8000ec0:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_1_HIGH;
 8000ec2:	4b12      	ldr	r3, [pc, #72]	@ (8000f0c <MX_OCTOSPI1_Init+0xf0>)
 8000ec4:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ec6:	f107 0308 	add.w	r3, r7, #8
 8000eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ece:	4619      	mov	r1, r3
 8000ed0:	480c      	ldr	r0, [pc, #48]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000ed2:	f003 f87f 	bl	8003fd4 <HAL_OSPIM_Config>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_OCTOSPI1_Init+0xc4>
  {
    Error_Handler();
 8000edc:	f000 fb64 	bl	80015a8 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi1, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8000ee8:	463b      	mov	r3, r7
 8000eea:	4619      	mov	r1, r3
 8000eec:	4805      	ldr	r0, [pc, #20]	@ (8000f04 <MX_OCTOSPI1_Init+0xe8>)
 8000eee:	f003 fe61 	bl	8004bb4 <HAL_OSPI_DLYB_SetConfig>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d001      	beq.n	8000efc <MX_OCTOSPI1_Init+0xe0>
  {
    Error_Handler();
 8000ef8:	f000 fb56 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8000efc:	bf00      	nop
 8000efe:	3720      	adds	r7, #32
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	200001f0 	.word	0x200001f0
 8000f08:	420d1400 	.word	0x420d1400
 8000f0c:	01000001 	.word	0x01000001

08000f10 <MX_OCTOSPI2_Init>:
  * @brief OCTOSPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI2_Init(void)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b088      	sub	sp, #32
 8000f14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI2_Init 0 */

  /* USER CODE END OCTOSPI2_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000f16:	f107 0308 	add.w	r3, r7, #8
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	601a      	str	r2, [r3, #0]
 8000f1e:	605a      	str	r2, [r3, #4]
 8000f20:	609a      	str	r2, [r3, #8]
 8000f22:	60da      	str	r2, [r3, #12]
 8000f24:	611a      	str	r2, [r3, #16]
 8000f26:	615a      	str	r2, [r3, #20]
  HAL_OSPI_DLYB_CfgTypeDef HAL_OSPI_DLYB_Cfg_Struct = {0};
 8000f28:	463b      	mov	r3, r7
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN OCTOSPI2_Init 1 */

  /* USER CODE END OCTOSPI2_Init 1 */
  /* OCTOSPI2 parameter configuration*/
  hospi2.Instance = OCTOSPI2;
 8000f30:	4b31      	ldr	r3, [pc, #196]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f32:	4a32      	ldr	r2, [pc, #200]	@ (8000ffc <MX_OCTOSPI2_Init+0xec>)
 8000f34:	601a      	str	r2, [r3, #0]
  hospi2.Init.FifoThreshold = 4;
 8000f36:	4b30      	ldr	r3, [pc, #192]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f38:	2204      	movs	r2, #4
 8000f3a:	605a      	str	r2, [r3, #4]
  hospi2.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000f3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	609a      	str	r2, [r3, #8]
  hospi2.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8000f42:	4b2d      	ldr	r3, [pc, #180]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f44:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8000f48:	60da      	str	r2, [r3, #12]
  hospi2.Init.DeviceSize = 26;
 8000f4a:	4b2b      	ldr	r3, [pc, #172]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f4c:	221a      	movs	r2, #26
 8000f4e:	611a      	str	r2, [r3, #16]
  hospi2.Init.ChipSelectHighTime = 2;
 8000f50:	4b29      	ldr	r3, [pc, #164]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f52:	2202      	movs	r2, #2
 8000f54:	615a      	str	r2, [r3, #20]
  hospi2.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000f56:	4b28      	ldr	r3, [pc, #160]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	619a      	str	r2, [r3, #24]
  hospi2.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8000f5c:	4b26      	ldr	r3, [pc, #152]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	61da      	str	r2, [r3, #28]
  hospi2.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 8000f62:	4b25      	ldr	r3, [pc, #148]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	621a      	str	r2, [r3, #32]
  hospi2.Init.ClockPrescaler = 4;
 8000f68:	4b23      	ldr	r3, [pc, #140]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi2.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000f6e:	4b22      	ldr	r3, [pc, #136]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi2.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8000f74:	4b20      	ldr	r3, [pc, #128]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f76:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000f7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi2.Init.ChipSelectBoundary = 0;
 8000f7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi2.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_USED;
 8000f82:	4b1d      	ldr	r3, [pc, #116]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi2.Init.MaxTran = 0;
 8000f88:	4b1b      	ldr	r3, [pc, #108]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi2.Init.Refresh = 0;
 8000f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi2) != HAL_OK)
 8000f94:	4818      	ldr	r0, [pc, #96]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000f96:	f002 fedd 	bl	8003d54 <HAL_OSPI_Init>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <MX_OCTOSPI2_Init+0x94>
  {
    Error_Handler();
 8000fa0:	f000 fb02 	bl	80015a8 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 2;
 8000fa4:	2302      	movs	r3, #2
 8000fa6:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.DQSPort = 2;
 8000fa8:	2302      	movs	r3, #2
 8000faa:	60fb      	str	r3, [r7, #12]
  sOspiManagerCfg.NCSPort = 2;
 8000fac:	2302      	movs	r3, #2
 8000fae:	613b      	str	r3, [r7, #16]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_2_LOW;
 8000fb0:	4b13      	ldr	r3, [pc, #76]	@ (8001000 <MX_OCTOSPI2_Init+0xf0>)
 8000fb2:	617b      	str	r3, [r7, #20]
  sOspiManagerCfg.IOHighPort = HAL_OSPIM_IOPORT_2_HIGH;
 8000fb4:	4b13      	ldr	r3, [pc, #76]	@ (8001004 <MX_OCTOSPI2_Init+0xf4>)
 8000fb6:	61bb      	str	r3, [r7, #24]
  if (HAL_OSPIM_Config(&hospi2, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fb8:	f107 0308 	add.w	r3, r7, #8
 8000fbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fc0:	4619      	mov	r1, r3
 8000fc2:	480d      	ldr	r0, [pc, #52]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000fc4:	f003 f806 	bl	8003fd4 <HAL_OSPIM_Config>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d001      	beq.n	8000fd2 <MX_OCTOSPI2_Init+0xc2>
  {
    Error_Handler();
 8000fce:	f000 faeb 	bl	80015a8 <Error_Handler>
  }
  HAL_OSPI_DLYB_Cfg_Struct.Units = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	603b      	str	r3, [r7, #0]
  HAL_OSPI_DLYB_Cfg_Struct.PhaseSel = 0;
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	607b      	str	r3, [r7, #4]
  if (HAL_OSPI_DLYB_SetConfig(&hospi2, &HAL_OSPI_DLYB_Cfg_Struct) != HAL_OK)
 8000fda:	463b      	mov	r3, r7
 8000fdc:	4619      	mov	r1, r3
 8000fde:	4806      	ldr	r0, [pc, #24]	@ (8000ff8 <MX_OCTOSPI2_Init+0xe8>)
 8000fe0:	f003 fde8 	bl	8004bb4 <HAL_OSPI_DLYB_SetConfig>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d001      	beq.n	8000fee <MX_OCTOSPI2_Init+0xde>
  {
    Error_Handler();
 8000fea:	f000 fadd 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI2_Init 2 */

  /* USER CODE END OCTOSPI2_Init 2 */

}
 8000fee:	bf00      	nop
 8000ff0:	3720      	adds	r7, #32
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	bf00      	nop
 8000ff8:	2000024c 	.word	0x2000024c
 8000ffc:	420d2400 	.word	0x420d2400
 8001000:	00010002 	.word	0x00010002
 8001004:	01000002 	.word	0x01000002

08001008 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  SPI_AutonomousModeConfTypeDef HAL_SPI_AutonomousMode_Cfg_Struct = {0};
 800100e:	1d3b      	adds	r3, r7, #4
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
 8001014:	605a      	str	r2, [r3, #4]
 8001016:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001018:	4b30      	ldr	r3, [pc, #192]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800101a:	4a31      	ldr	r2, [pc, #196]	@ (80010e0 <MX_SPI2_Init+0xd8>)
 800101c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800101e:	4b2f      	ldr	r3, [pc, #188]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001020:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001024:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001026:	4b2d      	ldr	r3, [pc, #180]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001028:	2200      	movs	r2, #0
 800102a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 800102c:	4b2b      	ldr	r3, [pc, #172]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800102e:	2203      	movs	r2, #3
 8001030:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001032:	4b2a      	ldr	r3, [pc, #168]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001034:	2200      	movs	r2, #0
 8001036:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001038:	4b28      	ldr	r3, [pc, #160]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800103a:	2200      	movs	r2, #0
 800103c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800103e:	4b27      	ldr	r3, [pc, #156]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001040:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001044:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001046:	4b25      	ldr	r3, [pc, #148]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001048:	2200      	movs	r2, #0
 800104a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800104c:	4b23      	ldr	r3, [pc, #140]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800104e:	2200      	movs	r2, #0
 8001050:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001052:	4b22      	ldr	r3, [pc, #136]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001054:	2200      	movs	r2, #0
 8001056:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001058:	4b20      	ldr	r3, [pc, #128]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800105a:	2200      	movs	r2, #0
 800105c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x7;
 800105e:	4b1f      	ldr	r3, [pc, #124]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001060:	2207      	movs	r2, #7
 8001062:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001064:	4b1d      	ldr	r3, [pc, #116]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001066:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800106a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800106c:	4b1b      	ldr	r3, [pc, #108]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800106e:	2200      	movs	r2, #0
 8001070:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001072:	4b1a      	ldr	r3, [pc, #104]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001074:	2200      	movs	r2, #0
 8001076:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001078:	4b18      	ldr	r3, [pc, #96]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800107a:	2200      	movs	r2, #0
 800107c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800107e:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001080:	2200      	movs	r2, #0
 8001082:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001084:	4b15      	ldr	r3, [pc, #84]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001086:	2200      	movs	r2, #0
 8001088:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800108a:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800108c:	2200      	movs	r2, #0
 800108e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001092:	2200      	movs	r2, #0
 8001094:	659a      	str	r2, [r3, #88]	@ 0x58
  hspi2.Init.ReadyMasterManagement = SPI_RDY_MASTER_MANAGEMENT_INTERNALLY;
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <MX_SPI2_Init+0xd4>)
 8001098:	2200      	movs	r2, #0
 800109a:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi2.Init.ReadyPolarity = SPI_RDY_POLARITY_HIGH;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <MX_SPI2_Init+0xd4>)
 800109e:	2200      	movs	r2, #0
 80010a0:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80010a2:	480e      	ldr	r0, [pc, #56]	@ (80010dc <MX_SPI2_Init+0xd4>)
 80010a4:	f007 ff92 	bl	8008fcc <HAL_SPI_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_SPI2_Init+0xaa>
  {
    Error_Handler();
 80010ae:	f000 fa7b 	bl	80015a8 <Error_Handler>
  }
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerState = SPI_AUTO_MODE_DISABLE;
 80010b2:	2300      	movs	r3, #0
 80010b4:	607b      	str	r3, [r7, #4]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerSelection = SPI_GRP1_GPDMA_CH0_TCF_TRG;
 80010b6:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80010ba:	60bb      	str	r3, [r7, #8]
  HAL_SPI_AutonomousMode_Cfg_Struct.TriggerPolarity = SPI_TRIG_POLARITY_RISING;
 80010bc:	2300      	movs	r3, #0
 80010be:	60fb      	str	r3, [r7, #12]
  if (HAL_SPIEx_SetConfigAutonomousMode(&hspi2, &HAL_SPI_AutonomousMode_Cfg_Struct) != HAL_OK)
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4619      	mov	r1, r3
 80010c4:	4805      	ldr	r0, [pc, #20]	@ (80010dc <MX_SPI2_Init+0xd4>)
 80010c6:	f008 f8b2 	bl	800922e <HAL_SPIEx_SetConfigAutonomousMode>
 80010ca:	4603      	mov	r3, r0
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d001      	beq.n	80010d4 <MX_SPI2_Init+0xcc>
  {
    Error_Handler();
 80010d0:	f000 fa6a 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80010d4:	bf00      	nop
 80010d6:	3710      	adds	r7, #16
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200002a8 	.word	0x200002a8
 80010e0:	40003800 	.word	0x40003800

080010e4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80010e8:	4b22      	ldr	r3, [pc, #136]	@ (8001174 <MX_UART4_Init+0x90>)
 80010ea:	4a23      	ldr	r2, [pc, #140]	@ (8001178 <MX_UART4_Init+0x94>)
 80010ec:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80010ee:	4b21      	ldr	r3, [pc, #132]	@ (8001174 <MX_UART4_Init+0x90>)
 80010f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010f4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80010f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001174 <MX_UART4_Init+0x90>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80010fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001174 <MX_UART4_Init+0x90>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001102:	4b1c      	ldr	r3, [pc, #112]	@ (8001174 <MX_UART4_Init+0x90>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001108:	4b1a      	ldr	r3, [pc, #104]	@ (8001174 <MX_UART4_Init+0x90>)
 800110a:	220c      	movs	r2, #12
 800110c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800110e:	4b19      	ldr	r3, [pc, #100]	@ (8001174 <MX_UART4_Init+0x90>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001114:	4b17      	ldr	r3, [pc, #92]	@ (8001174 <MX_UART4_Init+0x90>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800111a:	4b16      	ldr	r3, [pc, #88]	@ (8001174 <MX_UART4_Init+0x90>)
 800111c:	2200      	movs	r2, #0
 800111e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001120:	4b14      	ldr	r3, [pc, #80]	@ (8001174 <MX_UART4_Init+0x90>)
 8001122:	2200      	movs	r2, #0
 8001124:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001126:	4b13      	ldr	r3, [pc, #76]	@ (8001174 <MX_UART4_Init+0x90>)
 8001128:	2200      	movs	r2, #0
 800112a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800112c:	4811      	ldr	r0, [pc, #68]	@ (8001174 <MX_UART4_Init+0x90>)
 800112e:	f008 f8bf 	bl	80092b0 <HAL_UART_Init>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001138:	f000 fa36 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800113c:	2100      	movs	r1, #0
 800113e:	480d      	ldr	r0, [pc, #52]	@ (8001174 <MX_UART4_Init+0x90>)
 8001140:	f008 fd9e 	bl	8009c80 <HAL_UARTEx_SetTxFifoThreshold>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800114a:	f000 fa2d 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800114e:	2100      	movs	r1, #0
 8001150:	4808      	ldr	r0, [pc, #32]	@ (8001174 <MX_UART4_Init+0x90>)
 8001152:	f008 fdd3 	bl	8009cfc <HAL_UARTEx_SetRxFifoThreshold>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800115c:	f000 fa24 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001160:	4804      	ldr	r0, [pc, #16]	@ (8001174 <MX_UART4_Init+0x90>)
 8001162:	f008 fd54 	bl	8009c0e <HAL_UARTEx_DisableFifoMode>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800116c:	f000 fa1c 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000338 	.word	0x20000338
 8001178:	40004c00 	.word	0x40004c00

0800117c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001180:	4b22      	ldr	r3, [pc, #136]	@ (800120c <MX_USART1_UART_Init+0x90>)
 8001182:	4a23      	ldr	r2, [pc, #140]	@ (8001210 <MX_USART1_UART_Init+0x94>)
 8001184:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001186:	4b21      	ldr	r3, [pc, #132]	@ (800120c <MX_USART1_UART_Init+0x90>)
 8001188:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800118c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800118e:	4b1f      	ldr	r3, [pc, #124]	@ (800120c <MX_USART1_UART_Init+0x90>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001194:	4b1d      	ldr	r3, [pc, #116]	@ (800120c <MX_USART1_UART_Init+0x90>)
 8001196:	2200      	movs	r2, #0
 8001198:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800119a:	4b1c      	ldr	r3, [pc, #112]	@ (800120c <MX_USART1_UART_Init+0x90>)
 800119c:	2200      	movs	r2, #0
 800119e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80011a0:	4b1a      	ldr	r3, [pc, #104]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011a2:	220c      	movs	r2, #12
 80011a4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011a6:	4b19      	ldr	r3, [pc, #100]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80011ac:	4b17      	ldr	r3, [pc, #92]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80011b2:	4b16      	ldr	r3, [pc, #88]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80011b8:	4b14      	ldr	r3, [pc, #80]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011be:	4b13      	ldr	r3, [pc, #76]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80011c4:	4811      	ldr	r0, [pc, #68]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011c6:	f008 f873 	bl	80092b0 <HAL_UART_Init>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80011d0:	f000 f9ea 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011d4:	2100      	movs	r1, #0
 80011d6:	480d      	ldr	r0, [pc, #52]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011d8:	f008 fd52 	bl	8009c80 <HAL_UARTEx_SetTxFifoThreshold>
 80011dc:	4603      	mov	r3, r0
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d001      	beq.n	80011e6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80011e2:	f000 f9e1 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011e6:	2100      	movs	r1, #0
 80011e8:	4808      	ldr	r0, [pc, #32]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011ea:	f008 fd87 	bl	8009cfc <HAL_UARTEx_SetRxFifoThreshold>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011f4:	f000 f9d8 	bl	80015a8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011f8:	4804      	ldr	r0, [pc, #16]	@ (800120c <MX_USART1_UART_Init+0x90>)
 80011fa:	f008 fd08 	bl	8009c0e <HAL_UARTEx_DisableFifoMode>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001204:	f000 f9d0 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	200003cc 	.word	0x200003cc
 8001210:	40013800 	.word	0x40013800

08001214 <MX_UCPD1_Init>:
  * @brief UCPD1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UCPD1_Init(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b086      	sub	sp, #24
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UCPD1_Init 0 */

  /* USER CODE END UCPD1_Init 0 */

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121a:	463b      	mov	r3, r7
 800121c:	2200      	movs	r2, #0
 800121e:	601a      	str	r2, [r3, #0]
 8001220:	605a      	str	r2, [r3, #4]
 8001222:	609a      	str	r2, [r3, #8]
 8001224:	60da      	str	r2, [r3, #12]
 8001226:	611a      	str	r2, [r3, #16]
 8001228:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 800122a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800122e:	f7ff fa05 	bl	800063c <LL_APB1_GRP2_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001232:	2001      	movs	r0, #1
 8001234:	f7ff f9e6 	bl	8000604 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001238:	2002      	movs	r0, #2
 800123a:	f7ff f9e3 	bl	8000604 <LL_AHB2_GRP1_EnableClock>
  /**UCPD1 GPIO Configuration
  PA15 (JTDI)   ------> UCPD1_CC1
  PB15   ------> UCPD1_CC2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800123e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001242:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001244:	2303      	movs	r3, #3
 8001246:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001248:	2300      	movs	r3, #0
 800124a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	463b      	mov	r3, r7
 800124e:	4619      	mov	r1, r3
 8001250:	4809      	ldr	r0, [pc, #36]	@ (8001278 <MX_UCPD1_Init+0x64>)
 8001252:	f008 ff49 	bl	800a0e8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800125a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800125c:	2303      	movs	r3, #3
 800125e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001260:	2300      	movs	r3, #0
 8001262:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001264:	463b      	mov	r3, r7
 8001266:	4619      	mov	r1, r3
 8001268:	4804      	ldr	r0, [pc, #16]	@ (800127c <MX_UCPD1_Init+0x68>)
 800126a:	f008 ff3d 	bl	800a0e8 <LL_GPIO_Init>
  /* USER CODE END UCPD1_Init 1 */
  /* USER CODE BEGIN UCPD1_Init 2 */

  /* USER CODE END UCPD1_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	3718      	adds	r7, #24
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	42020000 	.word	0x42020000
 800127c:	42020400 	.word	0x42020400

08001280 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001284:	4b15      	ldr	r3, [pc, #84]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001286:	4a16      	ldr	r2, [pc, #88]	@ (80012e0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8001288:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800128a:	4b14      	ldr	r3, [pc, #80]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800128c:	2206      	movs	r2, #6
 800128e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001290:	4b12      	ldr	r3, [pc, #72]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001292:	2202      	movs	r2, #2
 8001294:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001296:	4b11      	ldr	r3, [pc, #68]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8001298:	2202      	movs	r2, #2
 800129a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800129c:	4b0f      	ldr	r3, [pc, #60]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800129e:	2200      	movs	r2, #0
 80012a0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80012a2:	4b0e      	ldr	r3, [pc, #56]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80012a8:	4b0c      	ldr	r3, [pc, #48]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80012ae:	4b0b      	ldr	r3, [pc, #44]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80012b4:	4b09      	ldr	r3, [pc, #36]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80012ba:	4b08      	ldr	r3, [pc, #32]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012bc:	2200      	movs	r2, #0
 80012be:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80012c0:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	719a      	strb	r2, [r3, #6]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80012c6:	4805      	ldr	r0, [pc, #20]	@ (80012dc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80012c8:	f003 fcbc 	bl	8004c44 <HAL_PCD_Init>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 80012d2:	f000 f969 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000460 	.word	0x20000460
 80012e0:	42040000 	.word	0x42040000

080012e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b08e      	sub	sp, #56	@ 0x38
 80012e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ee:	2200      	movs	r2, #0
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	605a      	str	r2, [r3, #4]
 80012f4:	609a      	str	r2, [r3, #8]
 80012f6:	60da      	str	r2, [r3, #12]
 80012f8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012fa:	4ba3      	ldr	r3, [pc, #652]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80012fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001300:	4aa1      	ldr	r2, [pc, #644]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001302:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001306:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800130a:	4b9f      	ldr	r3, [pc, #636]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 800130c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001314:	623b      	str	r3, [r7, #32]
 8001316:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001318:	4b9b      	ldr	r3, [pc, #620]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 800131a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800131e:	4a9a      	ldr	r2, [pc, #616]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001320:	f043 0304 	orr.w	r3, r3, #4
 8001324:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001328:	4b97      	ldr	r3, [pc, #604]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 800132a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800132e:	f003 0304 	and.w	r3, r3, #4
 8001332:	61fb      	str	r3, [r7, #28]
 8001334:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001336:	4b94      	ldr	r3, [pc, #592]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001338:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800133c:	4a92      	ldr	r2, [pc, #584]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 800133e:	f043 0301 	orr.w	r3, r3, #1
 8001342:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001346:	4b90      	ldr	r3, [pc, #576]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001348:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800134c:	f003 0301 	and.w	r3, r3, #1
 8001350:	61bb      	str	r3, [r7, #24]
 8001352:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001354:	4b8c      	ldr	r3, [pc, #560]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001356:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800135a:	4a8b      	ldr	r2, [pc, #556]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001360:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001364:	4b88      	ldr	r3, [pc, #544]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001366:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800136a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800136e:	617b      	str	r3, [r7, #20]
 8001370:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001372:	4b85      	ldr	r3, [pc, #532]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001374:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001378:	4a83      	ldr	r2, [pc, #524]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 800137a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800137e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001382:	4b81      	ldr	r3, [pc, #516]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001384:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001388:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800138c:	613b      	str	r3, [r7, #16]
 800138e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001390:	4b7d      	ldr	r3, [pc, #500]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001392:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001396:	4a7c      	ldr	r2, [pc, #496]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 8001398:	f043 0302 	orr.w	r3, r3, #2
 800139c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013a0:	4b79      	ldr	r3, [pc, #484]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013a6:	f003 0302 	and.w	r3, r3, #2
 80013aa:	60fb      	str	r3, [r7, #12]
 80013ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013ae:	4b76      	ldr	r3, [pc, #472]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013b4:	4a74      	ldr	r2, [pc, #464]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013b6:	f043 0308 	orr.w	r3, r3, #8
 80013ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013be:	4b72      	ldr	r3, [pc, #456]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013c4:	f003 0308 	and.w	r3, r3, #8
 80013c8:	60bb      	str	r3, [r7, #8]
 80013ca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013cc:	4b6e      	ldr	r3, [pc, #440]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013ce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013d2:	4a6d      	ldr	r2, [pc, #436]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013d4:	f043 0310 	orr.w	r3, r3, #16
 80013d8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013dc:	4b6a      	ldr	r3, [pc, #424]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013de:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013e2:	f003 0310 	and.w	r3, r3, #16
 80013e6:	607b      	str	r3, [r7, #4]
 80013e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013ea:	4b67      	ldr	r3, [pc, #412]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80013f0:	4a65      	ldr	r2, [pc, #404]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013f2:	f043 0320 	orr.w	r3, r3, #32
 80013f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80013fa:	4b63      	ldr	r3, [pc, #396]	@ (8001588 <MX_GPIO_Init+0x2a4>)
 80013fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001400:	f003 0320 	and.w	r3, r3, #32
 8001404:	603b      	str	r3, [r7, #0]
 8001406:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	2120      	movs	r1, #32
 800140c:	485f      	ldr	r0, [pc, #380]	@ (800158c <MX_GPIO_Init+0x2a8>)
 800140e:	f002 f961 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 8001412:	2200      	movs	r2, #0
 8001414:	21c2      	movs	r1, #194	@ 0xc2
 8001416:	485e      	ldr	r0, [pc, #376]	@ (8001590 <MX_GPIO_Init+0x2ac>)
 8001418:	f002 f95c 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 800141c:	2200      	movs	r2, #0
 800141e:	2140      	movs	r1, #64	@ 0x40
 8001420:	485c      	ldr	r0, [pc, #368]	@ (8001594 <MX_GPIO_Init+0x2b0>)
 8001422:	f002 f957 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 8001426:	2200      	movs	r2, #0
 8001428:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 800142c:	485a      	ldr	r0, [pc, #360]	@ (8001598 <MX_GPIO_Init+0x2b4>)
 800142e:	f002 f951 	bl	80036d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 8001432:	f248 0324 	movw	r3, #32804	@ 0x8024
 8001436:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001438:	2300      	movs	r3, #0
 800143a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800143c:	2300      	movs	r3, #0
 800143e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001440:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001444:	4619      	mov	r1, r3
 8001446:	4853      	ldr	r0, [pc, #332]	@ (8001594 <MX_GPIO_Init+0x2b0>)
 8001448:	f001 ff6c 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 800144c:	2308      	movs	r3, #8
 800144e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001450:	2300      	movs	r3, #0
 8001452:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	2300      	movs	r3, #0
 8001456:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8001458:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800145c:	4619      	mov	r1, r3
 800145e:	484c      	ldr	r0, [pc, #304]	@ (8001590 <MX_GPIO_Init+0x2ac>)
 8001460:	f001 ff60 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 8001464:	2320      	movs	r3, #32
 8001466:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2300      	movs	r3, #0
 8001472:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 8001474:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001478:	4619      	mov	r1, r3
 800147a:	4844      	ldr	r0, [pc, #272]	@ (800158c <MX_GPIO_Init+0x2a8>)
 800147c:	f001 ff52 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 8001480:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001484:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001486:	2300      	movs	r3, #0
 8001488:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800148a:	2300      	movs	r3, #0
 800148c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 800148e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001492:	4619      	mov	r1, r3
 8001494:	4841      	ldr	r0, [pc, #260]	@ (800159c <MX_GPIO_Init+0x2b8>)
 8001496:	f001 ff45 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 800149a:	23c2      	movs	r3, #194	@ 0xc2
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800149e:	2301      	movs	r3, #1
 80014a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a6:	2300      	movs	r3, #0
 80014a8:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80014aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ae:	4619      	mov	r1, r3
 80014b0:	4837      	ldr	r0, [pc, #220]	@ (8001590 <MX_GPIO_Init+0x2ac>)
 80014b2:	f001 ff37 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 80014b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80014ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014bc:	2302      	movs	r3, #2
 80014be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c0:	2300      	movs	r3, #0
 80014c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014c4:	2300      	movs	r3, #0
 80014c6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 80014c8:	2306      	movs	r3, #6
 80014ca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 80014cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014d0:	4619      	mov	r1, r3
 80014d2:	4831      	ldr	r0, [pc, #196]	@ (8001598 <MX_GPIO_Init+0x2b4>)
 80014d4:	f001 ff26 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 80014d8:	2340      	movs	r3, #64	@ 0x40
 80014da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014dc:	2301      	movs	r3, #1
 80014de:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	2300      	movs	r3, #0
 80014e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e4:	2300      	movs	r3, #0
 80014e6:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 80014e8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014ec:	4619      	mov	r1, r3
 80014ee:	4829      	ldr	r0, [pc, #164]	@ (8001594 <MX_GPIO_Init+0x2b0>)
 80014f0:	f001 ff18 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin;
 80014f4:	f44f 43c8 	mov.w	r3, #25600	@ 0x6400
 80014f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014fa:	2300      	movs	r3, #0
 80014fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014fe:	2300      	movs	r3, #0
 8001500:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001506:	4619      	mov	r1, r3
 8001508:	4825      	ldr	r0, [pc, #148]	@ (80015a0 <MX_GPIO_Init+0x2bc>)
 800150a:	f001 ff0b 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 800150e:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8001512:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001514:	2300      	movs	r3, #0
 8001516:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800151c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001520:	4619      	mov	r1, r3
 8001522:	4820      	ldr	r0, [pc, #128]	@ (80015a4 <MX_GPIO_Init+0x2c0>)
 8001524:	f001 fefe 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 8001528:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800152c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800152e:	2300      	movs	r3, #0
 8001530:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001532:	2300      	movs	r3, #0
 8001534:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001536:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153a:	4619      	mov	r1, r3
 800153c:	4816      	ldr	r0, [pc, #88]	@ (8001598 <MX_GPIO_Init+0x2b4>)
 800153e:	f001 fef1 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 8001542:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 8001546:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001548:	2301      	movs	r3, #1
 800154a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154c:	2300      	movs	r3, #0
 800154e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001550:	2300      	movs	r3, #0
 8001552:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001554:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001558:	4619      	mov	r1, r3
 800155a:	480f      	ldr	r0, [pc, #60]	@ (8001598 <MX_GPIO_Init+0x2b4>)
 800155c:	f001 fee2 	bl	8003324 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 8001560:	2302      	movs	r3, #2
 8001562:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001564:	2302      	movs	r3, #2
 8001566:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001568:	2300      	movs	r3, #0
 800156a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156c:	2300      	movs	r3, #0
 800156e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 8001570:	2306      	movs	r3, #6
 8001572:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 8001574:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001578:	4619      	mov	r1, r3
 800157a:	4804      	ldr	r0, [pc, #16]	@ (800158c <MX_GPIO_Init+0x2a8>)
 800157c:	f001 fed2 	bl	8003324 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001580:	bf00      	nop
 8001582:	3738      	adds	r7, #56	@ 0x38
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	46020c00 	.word	0x46020c00
 800158c:	42020400 	.word	0x42020400
 8001590:	42021c00 	.word	0x42021c00
 8001594:	42021800 	.word	0x42021800
 8001598:	42021400 	.word	0x42021400
 800159c:	42020800 	.word	0x42020800
 80015a0:	42020c00 	.word	0x42020c00
 80015a4:	42021000 	.word	0x42021000

080015a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  {
	  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
	  HAL_Delay(100);
  }*/
  /* USER CODE END Error_Handler_Debug */
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
	...

080015b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80015be:	4b0b      	ldr	r3, [pc, #44]	@ (80015ec <HAL_MspInit+0x34>)
 80015c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015c4:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <HAL_MspInit+0x34>)
 80015c6:	f043 0304 	orr.w	r3, r3, #4
 80015ca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80015ce:	4b07      	ldr	r3, [pc, #28]	@ (80015ec <HAL_MspInit+0x34>)
 80015d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80015d4:	f003 0304 	and.w	r3, r3, #4
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 80015dc:	f003 fd4a 	bl	8005074 <HAL_PWREx_EnableVddUSB>
  HAL_PWREx_EnableVddIO2();
 80015e0:	f003 fd58 	bl	8005094 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015e4:	bf00      	nop
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	46020c00 	.word	0x46020c00

080015f0 <HAL_MDF_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmdf: MDF handle pointer
  * @retval None
  */
void HAL_MDF_MspInit(MDF_HandleTypeDef* hmdf)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b0bc      	sub	sp, #240	@ 0xf0
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001608:	f107 0310 	add.w	r3, r7, #16
 800160c:	22c8      	movs	r2, #200	@ 0xc8
 800160e:	2100      	movs	r1, #0
 8001610:	4618      	mov	r0, r3
 8001612:	f009 f8c1 	bl	800a798 <memset>
  if(IS_ADF_INSTANCE(hmdf->Instance))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a27      	ldr	r2, [pc, #156]	@ (80016b8 <HAL_MDF_MspInit+0xc8>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d146      	bne.n	80016ae <HAL_MDF_MspInit+0xbe>

    /* USER CODE END ADF1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADF1;
 8001620:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001624:	f04f 0300 	mov.w	r3, #0
 8001628:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Adf1ClockSelection = RCC_ADF1CLKSOURCE_HCLK;
 800162c:	2300      	movs	r3, #0
 800162e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001632:	f107 0310 	add.w	r3, r7, #16
 8001636:	4618      	mov	r0, r3
 8001638:	f004 ffe8 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <HAL_MDF_MspInit+0x56>
    {
      Error_Handler();
 8001642:	f7ff ffb1 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADF1_CLK_ENABLE();
 8001646:	4b1d      	ldr	r3, [pc, #116]	@ (80016bc <HAL_MDF_MspInit+0xcc>)
 8001648:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800164c:	4a1b      	ldr	r2, [pc, #108]	@ (80016bc <HAL_MDF_MspInit+0xcc>)
 800164e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001652:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001656:	4b19      	ldr	r3, [pc, #100]	@ (80016bc <HAL_MDF_MspInit+0xcc>)
 8001658:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800165c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001660:	60fb      	str	r3, [r7, #12]
 8001662:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001664:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <HAL_MDF_MspInit+0xcc>)
 8001666:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800166a:	4a14      	ldr	r2, [pc, #80]	@ (80016bc <HAL_MDF_MspInit+0xcc>)
 800166c:	f043 0310 	orr.w	r3, r3, #16
 8001670:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001674:	4b11      	ldr	r3, [pc, #68]	@ (80016bc <HAL_MDF_MspInit+0xcc>)
 8001676:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800167a:	f003 0310 	and.w	r3, r3, #16
 800167e:	60bb      	str	r3, [r7, #8]
 8001680:	68bb      	ldr	r3, [r7, #8]
    /**ADF1 GPIO Configuration
    PE10     ------> ADF1_SDI0
    PE9     ------> ADF1_CCK0
    */
    GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 8001682:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001686:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168a:	2302      	movs	r3, #2
 800168c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001696:	2300      	movs	r3, #0
 8001698:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 800169c:	2303      	movs	r3, #3
 800169e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80016a2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016a6:	4619      	mov	r1, r3
 80016a8:	4805      	ldr	r0, [pc, #20]	@ (80016c0 <HAL_MDF_MspInit+0xd0>)
 80016aa:	f001 fe3b 	bl	8003324 <HAL_GPIO_Init>

    /* USER CODE END ADF1_MspInit 1 */

  }

}
 80016ae:	bf00      	nop
 80016b0:	37f0      	adds	r7, #240	@ 0xf0
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	46024080 	.word	0x46024080
 80016bc:	46020c00 	.word	0x46020c00
 80016c0:	42021000 	.word	0x42021000

080016c4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b0bc      	sub	sp, #240	@ 0xf0
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]
 80016d4:	605a      	str	r2, [r3, #4]
 80016d6:	609a      	str	r2, [r3, #8]
 80016d8:	60da      	str	r2, [r3, #12]
 80016da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016dc:	f107 0310 	add.w	r3, r7, #16
 80016e0:	22c8      	movs	r2, #200	@ 0xc8
 80016e2:	2100      	movs	r1, #0
 80016e4:	4618      	mov	r0, r3
 80016e6:	f009 f857 	bl	800a798 <memset>
  if(hfdcan->Instance==FDCAN1)
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a27      	ldr	r2, [pc, #156]	@ (800178c <HAL_FDCAN_MspInit+0xc8>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d147      	bne.n	8001784 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 80016f4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80016f8:	f04f 0300 	mov.w	r3, #0
 80016fc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 8001700:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001704:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	4618      	mov	r0, r3
 800170e:	f004 ff7d 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001718:	f7ff ff46 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 800171c:	4b1c      	ldr	r3, [pc, #112]	@ (8001790 <HAL_FDCAN_MspInit+0xcc>)
 800171e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001722:	4a1b      	ldr	r2, [pc, #108]	@ (8001790 <HAL_FDCAN_MspInit+0xcc>)
 8001724:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001728:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 800172c:	4b18      	ldr	r3, [pc, #96]	@ (8001790 <HAL_FDCAN_MspInit+0xcc>)
 800172e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001732:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001736:	60fb      	str	r3, [r7, #12]
 8001738:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800173a:	4b15      	ldr	r3, [pc, #84]	@ (8001790 <HAL_FDCAN_MspInit+0xcc>)
 800173c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001740:	4a13      	ldr	r2, [pc, #76]	@ (8001790 <HAL_FDCAN_MspInit+0xcc>)
 8001742:	f043 0302 	orr.w	r3, r3, #2
 8001746:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800174a:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <HAL_FDCAN_MspInit+0xcc>)
 800174c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8001758:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800175c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001760:	2302      	movs	r3, #2
 8001762:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176c:	2300      	movs	r3, #0
 800176e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001772:	2309      	movs	r3, #9
 8001774:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001778:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800177c:	4619      	mov	r1, r3
 800177e:	4805      	ldr	r0, [pc, #20]	@ (8001794 <HAL_FDCAN_MspInit+0xd0>)
 8001780:	f001 fdd0 	bl	8003324 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001784:	bf00      	nop
 8001786:	37f0      	adds	r7, #240	@ 0xf0
 8001788:	46bd      	mov	sp, r7
 800178a:	bd80      	pop	{r7, pc}
 800178c:	4000a400 	.word	0x4000a400
 8001790:	46020c00 	.word	0x46020c00
 8001794:	42020400 	.word	0x42020400

08001798 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	b0bc      	sub	sp, #240	@ 0xf0
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80017a4:	2200      	movs	r2, #0
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	605a      	str	r2, [r3, #4]
 80017aa:	609a      	str	r2, [r3, #8]
 80017ac:	60da      	str	r2, [r3, #12]
 80017ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017b0:	f107 0310 	add.w	r3, r7, #16
 80017b4:	22c8      	movs	r2, #200	@ 0xc8
 80017b6:	2100      	movs	r1, #0
 80017b8:	4618      	mov	r0, r3
 80017ba:	f008 ffed 	bl	800a798 <memset>
  if(hi2c->Instance==I2C2)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a26      	ldr	r2, [pc, #152]	@ (800185c <HAL_I2C_MspInit+0xc4>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d144      	bne.n	8001852 <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80017c8:	f04f 0280 	mov.w	r2, #128	@ 0x80
 80017cc:	f04f 0300 	mov.w	r3, #0
 80017d0:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	4618      	mov	r0, r3
 80017de:	f004 ff15 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 80017e8:	f7ff fede 	bl	80015a8 <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 80017ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001860 <HAL_I2C_MspInit+0xc8>)
 80017ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80017f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001860 <HAL_I2C_MspInit+0xc8>)
 80017f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017f8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80017fc:	4b18      	ldr	r3, [pc, #96]	@ (8001860 <HAL_I2C_MspInit+0xc8>)
 80017fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001806:	60fb      	str	r3, [r7, #12]
 8001808:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800180a:	2330      	movs	r3, #48	@ 0x30
 800180c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001810:	2312      	movs	r3, #18
 8001812:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001816:	2300      	movs	r3, #0
 8001818:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800181c:	2300      	movs	r3, #0
 800181e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001822:	2304      	movs	r3, #4
 8001824:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001828:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800182c:	4619      	mov	r1, r3
 800182e:	480d      	ldr	r0, [pc, #52]	@ (8001864 <HAL_I2C_MspInit+0xcc>)
 8001830:	f001 fd78 	bl	8003324 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001834:	4b0a      	ldr	r3, [pc, #40]	@ (8001860 <HAL_I2C_MspInit+0xc8>)
 8001836:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800183a:	4a09      	ldr	r2, [pc, #36]	@ (8001860 <HAL_I2C_MspInit+0xc8>)
 800183c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001840:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001844:	4b06      	ldr	r3, [pc, #24]	@ (8001860 <HAL_I2C_MspInit+0xc8>)
 8001846:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800184a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800184e:	60bb      	str	r3, [r7, #8]
 8001850:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001852:	bf00      	nop
 8001854:	37f0      	adds	r7, #240	@ 0xf0
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}
 800185a:	bf00      	nop
 800185c:	40005800 	.word	0x40005800
 8001860:	46020c00 	.word	0x46020c00
 8001864:	42021c00 	.word	0x42021c00

08001868 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b0c8      	sub	sp, #288	@ 0x120
 800186c:	af00      	add	r7, sp, #0
 800186e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001872:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001876:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001888:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800188c:	22c8      	movs	r2, #200	@ 0xc8
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f008 ff81 	bl	800a798 <memset>
  if(hospi->Instance==OCTOSPI1)
 8001896:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 800189a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	4aa6      	ldr	r2, [pc, #664]	@ (8001b3c <HAL_OSPI_MspInit+0x2d4>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	f040 815d 	bne.w	8001b64 <HAL_OSPI_MspInit+0x2fc>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80018aa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80018b6:	2300      	movs	r3, #0
 80018b8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80018c0:	4618      	mov	r0, r3
 80018c2:	f004 fea3 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 80018c6:	4603      	mov	r3, r0
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d001      	beq.n	80018d0 <HAL_OSPI_MspInit+0x68>
    {
      Error_Handler();
 80018cc:	f7ff fe6c 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_OSPIM_CLK_ENABLED++;
 80018d0:	4b9b      	ldr	r3, [pc, #620]	@ (8001b40 <HAL_OSPI_MspInit+0x2d8>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	3301      	adds	r3, #1
 80018d6:	4a9a      	ldr	r2, [pc, #616]	@ (8001b40 <HAL_OSPI_MspInit+0x2d8>)
 80018d8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 80018da:	4b99      	ldr	r3, [pc, #612]	@ (8001b40 <HAL_OSPI_MspInit+0x2d8>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	2b01      	cmp	r3, #1
 80018e0:	d10e      	bne.n	8001900 <HAL_OSPI_MspInit+0x98>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 80018e2:	4b98      	ldr	r3, [pc, #608]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80018e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018e8:	4a96      	ldr	r2, [pc, #600]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80018ea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80018ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80018f2:	4b94      	ldr	r3, [pc, #592]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80018f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80018f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80018fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
    }
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001900:	4b90      	ldr	r3, [pc, #576]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001906:	4a8f      	ldr	r2, [pc, #572]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001908:	f043 0310 	orr.w	r3, r3, #16
 800190c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001910:	4b8c      	ldr	r3, [pc, #560]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001912:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001916:	f003 0310 	and.w	r3, r3, #16
 800191a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800191c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800191e:	4b89      	ldr	r3, [pc, #548]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001920:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001924:	4a87      	ldr	r2, [pc, #540]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001926:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800192a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800192e:	4b85      	ldr	r3, [pc, #532]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001930:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001938:	637b      	str	r3, [r7, #52]	@ 0x34
 800193a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800193c:	4b81      	ldr	r3, [pc, #516]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 800193e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001942:	4a80      	ldr	r2, [pc, #512]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001944:	f043 0310 	orr.w	r3, r3, #16
 8001948:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800194c:	4b7d      	ldr	r3, [pc, #500]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 800194e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001952:	f003 0310 	and.w	r3, r3, #16
 8001956:	633b      	str	r3, [r7, #48]	@ 0x30
 8001958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800195a:	4b7a      	ldr	r3, [pc, #488]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 800195c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001960:	4a78      	ldr	r2, [pc, #480]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001962:	f043 0308 	orr.w	r3, r3, #8
 8001966:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800196a:	4b76      	ldr	r3, [pc, #472]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 800196c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001970:	f003 0308 	and.w	r3, r3, #8
 8001974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001978:	4b72      	ldr	r3, [pc, #456]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 800197a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800197e:	4a71      	ldr	r2, [pc, #452]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001980:	f043 0320 	orr.w	r3, r3, #32
 8001984:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001988:	4b6e      	ldr	r3, [pc, #440]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 800198a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800198e:	f003 0320 	and.w	r3, r3, #32
 8001992:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001994:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001996:	4b6b      	ldr	r3, [pc, #428]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 8001998:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800199c:	4a69      	ldr	r2, [pc, #420]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 800199e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019a2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019a6:	4b67      	ldr	r3, [pc, #412]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80019a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80019b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80019b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019b4:	4b63      	ldr	r3, [pc, #396]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80019b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019ba:	4a62      	ldr	r2, [pc, #392]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80019bc:	f043 0304 	orr.w	r3, r3, #4
 80019c0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80019c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019ca:	f003 0204 	and.w	r2, r3, #4
 80019ce:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80019d2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80019d6:	601a      	str	r2, [r3, #0]
 80019d8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80019dc:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80019e0:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019e2:	4b58      	ldr	r3, [pc, #352]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80019e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019e8:	4a56      	ldr	r2, [pc, #344]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80019ea:	f043 0302 	orr.w	r3, r3, #2
 80019ee:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80019f2:	4b54      	ldr	r3, [pc, #336]	@ (8001b44 <HAL_OSPI_MspInit+0x2dc>)
 80019f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80019f8:	f003 0202 	and.w	r2, r3, #2
 80019fc:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001a00:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001a0a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a0e:	681b      	ldr	r3, [r3, #0]
    PF6     ------> OCTOSPIM_P1_IO3
    PC3     ------> OCTOSPIM_P1_IO6
    PB10     ------> OCTOSPIM_P1_CLK
    PB11     ------> OCTOSPIM_P1_NCS
    */
    GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 8001a10:	2301      	movs	r3, #1
 8001a12:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a16:	2302      	movs	r3, #2
 8001a18:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a22:	2303      	movs	r3, #3
 8001a24:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001a32:	4619      	mov	r1, r3
 8001a34:	4844      	ldr	r0, [pc, #272]	@ (8001b48 <HAL_OSPI_MspInit+0x2e0>)
 8001a36:	f001 fc75 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 8001a3a:	2308      	movs	r3, #8
 8001a3c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a40:	2302      	movs	r3, #2
 8001a42:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001a52:	2303      	movs	r3, #3
 8001a54:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 8001a58:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	483b      	ldr	r0, [pc, #236]	@ (8001b4c <HAL_OSPI_MspInit+0x2e4>)
 8001a60:	f001 fc60 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 8001a64:	2380      	movs	r3, #128	@ 0x80
 8001a66:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a6a:	2302      	movs	r3, #2
 8001a6c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a70:	2300      	movs	r3, #0
 8001a72:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a76:	2303      	movs	r3, #3
 8001a78:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001a7c:	230a      	movs	r3, #10
 8001a7e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 8001a82:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001a86:	4619      	mov	r1, r3
 8001a88:	4831      	ldr	r0, [pc, #196]	@ (8001b50 <HAL_OSPI_MspInit+0x2e8>)
 8001a8a:	f001 fc4b 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8001a8e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001a92:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a96:	2302      	movs	r3, #2
 8001a98:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aa2:	2303      	movs	r3, #3
 8001aa4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001aa8:	230a      	movs	r3, #10
 8001aaa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001aae:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	4827      	ldr	r0, [pc, #156]	@ (8001b54 <HAL_OSPI_MspInit+0x2ec>)
 8001ab6:	f001 fc35 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 8001aba:	2304      	movs	r3, #4
 8001abc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001acc:	2303      	movs	r3, #3
 8001ace:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 8001ad2:	2303      	movs	r3, #3
 8001ad4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8001ad8:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001adc:	4619      	mov	r1, r3
 8001ade:	481e      	ldr	r0, [pc, #120]	@ (8001b58 <HAL_OSPI_MspInit+0x2f0>)
 8001ae0:	f001 fc20 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 8001ae4:	2308      	movs	r3, #8
 8001ae6:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aea:	2302      	movs	r3, #2
 8001aec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af6:	2303      	movs	r3, #3
 8001af8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001afc:	230a      	movs	r3, #10
 8001afe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 8001b02:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001b06:	4619      	mov	r1, r3
 8001b08:	4814      	ldr	r0, [pc, #80]	@ (8001b5c <HAL_OSPI_MspInit+0x2f4>)
 8001b0a:	f001 fc0b 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8001b0e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001b12:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b22:	2303      	movs	r3, #3
 8001b24:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001b28:	230a      	movs	r3, #10
 8001b2a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001b32:	4619      	mov	r1, r3
 8001b34:	480a      	ldr	r0, [pc, #40]	@ (8001b60 <HAL_OSPI_MspInit+0x2f8>)
 8001b36:	f001 fbf5 	bl	8003324 <HAL_GPIO_Init>
    /* USER CODE BEGIN OCTOSPI2_MspInit 1 */

    /* USER CODE END OCTOSPI2_MspInit 1 */
  }

}
 8001b3a:	e0ed      	b.n	8001d18 <HAL_OSPI_MspInit+0x4b0>
 8001b3c:	420d1400 	.word	0x420d1400
 8001b40:	2000095c 	.word	0x2000095c
 8001b44:	46020c00 	.word	0x46020c00
 8001b48:	42022000 	.word	0x42022000
 8001b4c:	42021000 	.word	0x42021000
 8001b50:	42020c00 	.word	0x42020c00
 8001b54:	42021400 	.word	0x42021400
 8001b58:	42021c00 	.word	0x42021c00
 8001b5c:	42020800 	.word	0x42020800
 8001b60:	42020400 	.word	0x42020400
  else if(hospi->Instance==OCTOSPI2)
 8001b64:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001b68:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4a6c      	ldr	r2, [pc, #432]	@ (8001d24 <HAL_OSPI_MspInit+0x4bc>)
 8001b72:	4293      	cmp	r3, r2
 8001b74:	f040 80d0 	bne.w	8001d18 <HAL_OSPI_MspInit+0x4b0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001b78:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001b7c:	f04f 0300 	mov.w	r3, #0
 8001b80:	e9c7 2310 	strd	r2, r3, [r7, #64]	@ 0x40
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001b84:	2300      	movs	r3, #0
 8001b86:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b8a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f004 fd3c 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <HAL_OSPI_MspInit+0x336>
      Error_Handler();
 8001b9a:	f7ff fd05 	bl	80015a8 <Error_Handler>
    HAL_RCC_OSPIM_CLK_ENABLED++;
 8001b9e:	4b62      	ldr	r3, [pc, #392]	@ (8001d28 <HAL_OSPI_MspInit+0x4c0>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	4a60      	ldr	r2, [pc, #384]	@ (8001d28 <HAL_OSPI_MspInit+0x4c0>)
 8001ba6:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_OSPIM_CLK_ENABLED==1){
 8001ba8:	4b5f      	ldr	r3, [pc, #380]	@ (8001d28 <HAL_OSPI_MspInit+0x4c0>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d116      	bne.n	8001bde <HAL_OSPI_MspInit+0x376>
      __HAL_RCC_OSPIM_CLK_ENABLE();
 8001bb0:	4b5e      	ldr	r3, [pc, #376]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001bb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bb6:	4a5d      	ldr	r2, [pc, #372]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001bb8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bbc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001bc0:	4b5a      	ldr	r3, [pc, #360]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001bc2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bc6:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001bca:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001bce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001bd8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001bdc:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_OSPI2_CLK_ENABLE();
 8001bde:	4b53      	ldr	r3, [pc, #332]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001be0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001be4:	4a51      	ldr	r2, [pc, #324]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001be6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001bee:	4b4f      	ldr	r3, [pc, #316]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001bf4:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8001bf8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001bfc:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c06:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001c0a:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001c0c:	4b47      	ldr	r3, [pc, #284]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c12:	4a46      	ldr	r2, [pc, #280]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c18:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c1c:	4b43      	ldr	r3, [pc, #268]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c1e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c22:	f403 7280 	and.w	r2, r3, #256	@ 0x100
 8001c26:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c2a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c34:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001c38:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001c3a:	4b3c      	ldr	r3, [pc, #240]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c40:	4a3a      	ldr	r2, [pc, #232]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c46:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c4a:	4b38      	ldr	r3, [pc, #224]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c50:	f003 0280 	and.w	r2, r3, #128	@ 0x80
 8001c54:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c58:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001c5c:	601a      	str	r2, [r3, #0]
 8001c5e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c62:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001c66:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c68:	4b30      	ldr	r3, [pc, #192]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c6e:	4a2f      	ldr	r2, [pc, #188]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c70:	f043 0320 	orr.w	r3, r3, #32
 8001c74:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001c78:	4b2c      	ldr	r3, [pc, #176]	@ (8001d2c <HAL_OSPI_MspInit+0x4c4>)
 8001c7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c7e:	f003 0220 	and.w	r2, r3, #32
 8001c82:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c86:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001c8a:	601a      	str	r2, [r3, #0]
 8001c8c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001c90:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001c94:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 8001c96:	2320      	movs	r3, #32
 8001c98:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ca8:	2303      	movs	r3, #3
 8001caa:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001cae:	2305      	movs	r3, #5
 8001cb0:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 8001cb4:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001cb8:	4619      	mov	r1, r3
 8001cba:	481d      	ldr	r0, [pc, #116]	@ (8001d30 <HAL_OSPI_MspInit+0x4c8>)
 8001cbc:	f001 fb32 	bl	8003324 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 8001cc0:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8001cc4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cc8:	2302      	movs	r3, #2
 8001cca:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001cda:	2305      	movs	r3, #5
 8001cdc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ce0:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	4813      	ldr	r0, [pc, #76]	@ (8001d34 <HAL_OSPI_MspInit+0x4cc>)
 8001ce8:	f001 fb1c 	bl	8003324 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 8001cec:	f241 031f 	movw	r3, #4127	@ 0x101f
 8001cf0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d00:	2303      	movs	r3, #3
 8001d02:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
    GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001d06:	2305      	movs	r3, #5
 8001d08:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d0c:	f507 7386 	add.w	r3, r7, #268	@ 0x10c
 8001d10:	4619      	mov	r1, r3
 8001d12:	4809      	ldr	r0, [pc, #36]	@ (8001d38 <HAL_OSPI_MspInit+0x4d0>)
 8001d14:	f001 fb06 	bl	8003324 <HAL_GPIO_Init>
}
 8001d18:	bf00      	nop
 8001d1a:	f507 7790 	add.w	r7, r7, #288	@ 0x120
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	420d2400 	.word	0x420d2400
 8001d28:	2000095c 	.word	0x2000095c
 8001d2c:	46020c00 	.word	0x46020c00
 8001d30:	42022000 	.word	0x42022000
 8001d34:	42021c00 	.word	0x42021c00
 8001d38:	42021400 	.word	0x42021400

08001d3c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b0be      	sub	sp, #248	@ 0xf8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d44:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001d48:	2200      	movs	r2, #0
 8001d4a:	601a      	str	r2, [r3, #0]
 8001d4c:	605a      	str	r2, [r3, #4]
 8001d4e:	609a      	str	r2, [r3, #8]
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d54:	f107 0318 	add.w	r3, r7, #24
 8001d58:	22c8      	movs	r2, #200	@ 0xc8
 8001d5a:	2100      	movs	r1, #0
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f008 fd1b 	bl	800a798 <memset>
  if(hspi->Instance==SPI2)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a39      	ldr	r2, [pc, #228]	@ (8001e4c <HAL_SPI_MspInit+0x110>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d16b      	bne.n	8001e44 <HAL_SPI_MspInit+0x108>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001d6c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d70:	f04f 0300 	mov.w	r3, #0
 8001d74:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Spi2ClockSelection = RCC_SPI2CLKSOURCE_SYSCLK;
 8001d78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d7c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d80:	f107 0318 	add.w	r3, r7, #24
 8001d84:	4618      	mov	r0, r3
 8001d86:	f004 fc41 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d001      	beq.n	8001d94 <HAL_SPI_MspInit+0x58>
    {
      Error_Handler();
 8001d90:	f7ff fc0a 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001d94:	4b2e      	ldr	r3, [pc, #184]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001d96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001d9a:	4a2d      	ldr	r2, [pc, #180]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001da0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001da4:	4b2a      	ldr	r3, [pc, #168]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001da6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001daa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001dae:	617b      	str	r3, [r7, #20]
 8001db0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db2:	4b27      	ldr	r3, [pc, #156]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001db4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001db8:	4a25      	ldr	r2, [pc, #148]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001dc2:	4b23      	ldr	r3, [pc, #140]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001dc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	613b      	str	r3, [r7, #16]
 8001dce:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd0:	4b1f      	ldr	r3, [pc, #124]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001dd2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001dd6:	4a1e      	ldr	r2, [pc, #120]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001dd8:	f043 0302 	orr.w	r3, r3, #2
 8001ddc:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001de0:	4b1b      	ldr	r3, [pc, #108]	@ (8001e50 <HAL_SPI_MspInit+0x114>)
 8001de2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68fb      	ldr	r3, [r7, #12]
    PD4     ------> SPI2_MOSI
    PD3     ------> SPI2_MISO
    PD1     ------> SPI2_SCK
    PB12     ------> SPI2_NSS
    */
    GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 8001dee:	231a      	movs	r3, #26
 8001df0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e00:	2300      	movs	r3, #0
 8001e02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e06:	2305      	movs	r3, #5
 8001e08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e0c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e10:	4619      	mov	r1, r3
 8001e12:	4810      	ldr	r0, [pc, #64]	@ (8001e54 <HAL_SPI_MspInit+0x118>)
 8001e14:	f001 fa86 	bl	8003324 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8001e18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e20:	2302      	movs	r3, #2
 8001e22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e26:	2300      	movs	r3, #0
 8001e28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e32:	2305      	movs	r3, #5
 8001e34:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 8001e38:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4806      	ldr	r0, [pc, #24]	@ (8001e58 <HAL_SPI_MspInit+0x11c>)
 8001e40:	f001 fa70 	bl	8003324 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8001e44:	bf00      	nop
 8001e46:	37f8      	adds	r7, #248	@ 0xf8
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	40003800 	.word	0x40003800
 8001e50:	46020c00 	.word	0x46020c00
 8001e54:	42020c00 	.word	0x42020c00
 8001e58:	42020400 	.word	0x42020400

08001e5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b0be      	sub	sp, #248	@ 0xf8
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e64:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001e68:	2200      	movs	r2, #0
 8001e6a:	601a      	str	r2, [r3, #0]
 8001e6c:	605a      	str	r2, [r3, #4]
 8001e6e:	609a      	str	r2, [r3, #8]
 8001e70:	60da      	str	r2, [r3, #12]
 8001e72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e74:	f107 0318 	add.w	r3, r7, #24
 8001e78:	22c8      	movs	r2, #200	@ 0xc8
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f008 fc8b 	bl	800a798 <memset>
  if(huart->Instance==UART4)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a4c      	ldr	r2, [pc, #304]	@ (8001fb8 <HAL_UART_MspInit+0x15c>)
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d146      	bne.n	8001f1a <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8001e8c:	f04f 0208 	mov.w	r2, #8
 8001e90:	f04f 0300 	mov.w	r3, #0
 8001e94:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e9c:	f107 0318 	add.w	r3, r7, #24
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f004 fbb3 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001eac:	f7ff fb7c 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001eb0:	4b42      	ldr	r3, [pc, #264]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001eb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001eb6:	4a41      	ldr	r2, [pc, #260]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001eb8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001ebc:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8001ec0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001ec2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ec6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ece:	4b3b      	ldr	r3, [pc, #236]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001ed0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ed4:	4a39      	ldr	r2, [pc, #228]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001ed6:	f043 0304 	orr.w	r3, r3, #4
 8001eda:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001ede:	4b37      	ldr	r3, [pc, #220]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001ee0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	613b      	str	r3, [r7, #16]
 8001eea:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8001eec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ef0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001f06:	2308      	movs	r3, #8
 8001f08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f0c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001f10:	4619      	mov	r1, r3
 8001f12:	482b      	ldr	r0, [pc, #172]	@ (8001fc0 <HAL_UART_MspInit+0x164>)
 8001f14:	f001 fa06 	bl	8003324 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8001f18:	e04a      	b.n	8001fb0 <HAL_UART_MspInit+0x154>
  else if(huart->Instance==USART1)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a29      	ldr	r2, [pc, #164]	@ (8001fc4 <HAL_UART_MspInit+0x168>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d145      	bne.n	8001fb0 <HAL_UART_MspInit+0x154>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001f24:	f04f 0201 	mov.w	r2, #1
 8001f28:	f04f 0300 	mov.w	r3, #0
 8001f2c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001f30:	2300      	movs	r3, #0
 8001f32:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f34:	f107 0318 	add.w	r3, r7, #24
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f004 fb67 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <HAL_UART_MspInit+0xec>
      Error_Handler();
 8001f44:	f7ff fb30 	bl	80015a8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f48:	4b1c      	ldr	r3, [pc, #112]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001f4a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001f4e:	4a1b      	ldr	r2, [pc, #108]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001f50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f54:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8001f58:	4b18      	ldr	r3, [pc, #96]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001f5a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001f5e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f66:	4b15      	ldr	r3, [pc, #84]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001f68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f6c:	4a13      	ldr	r2, [pc, #76]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001f6e:	f043 0301 	orr.w	r3, r3, #1
 8001f72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f76:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <HAL_UART_MspInit+0x160>)
 8001f78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	60bb      	str	r3, [r7, #8]
 8001f82:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 8001f84:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001f88:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f92:	2300      	movs	r3, #0
 8001f94:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f9e:	2307      	movs	r3, #7
 8001fa0:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4807      	ldr	r0, [pc, #28]	@ (8001fc8 <HAL_UART_MspInit+0x16c>)
 8001fac:	f001 f9ba 	bl	8003324 <HAL_GPIO_Init>
}
 8001fb0:	bf00      	nop
 8001fb2:	37f8      	adds	r7, #248	@ 0xf8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	40004c00 	.word	0x40004c00
 8001fbc:	46020c00 	.word	0x46020c00
 8001fc0:	42020800 	.word	0x42020800
 8001fc4:	40013800 	.word	0x40013800
 8001fc8:	42020000 	.word	0x42020000

08001fcc <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001fcc:	b580      	push	{r7, lr}
 8001fce:	b0be      	sub	sp, #248	@ 0xf8
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fd4:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001fd8:	2200      	movs	r2, #0
 8001fda:	601a      	str	r2, [r3, #0]
 8001fdc:	605a      	str	r2, [r3, #4]
 8001fde:	609a      	str	r2, [r3, #8]
 8001fe0:	60da      	str	r2, [r3, #12]
 8001fe2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fe4:	f107 0318 	add.w	r3, r7, #24
 8001fe8:	22c8      	movs	r2, #200	@ 0xc8
 8001fea:	2100      	movs	r1, #0
 8001fec:	4618      	mov	r0, r3
 8001fee:	f008 fbd3 	bl	800a798 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a38      	ldr	r2, [pc, #224]	@ (80020d8 <HAL_PCD_MspInit+0x10c>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d169      	bne.n	80020d0 <HAL_PCD_MspInit+0x104>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001ffc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8002000:	f04f 0300 	mov.w	r3, #0
 8002004:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInit.IclkClockSelection = RCC_CLK48CLKSOURCE_HSI48;
 8002008:	2300      	movs	r3, #0
 800200a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800200e:	f107 0318 	add.w	r3, r7, #24
 8002012:	4618      	mov	r0, r3
 8002014:	f004 fafa 	bl	800660c <HAL_RCCEx_PeriphCLKConfig>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <HAL_PCD_MspInit+0x56>
    {
      Error_Handler();
 800201e:	f7ff fac3 	bl	80015a8 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002022:	4b2e      	ldr	r3, [pc, #184]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 8002024:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002028:	4a2c      	ldr	r2, [pc, #176]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002032:	4b2a      	ldr	r3, [pc, #168]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 8002034:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002038:	f003 0301 	and.w	r3, r3, #1
 800203c:	617b      	str	r3, [r7, #20]
 800203e:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 8002040:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002044:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002054:	2300      	movs	r3, #0
 8002056:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 800205a:	230a      	movs	r3, #10
 800205c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002060:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002064:	4619      	mov	r1, r3
 8002066:	481e      	ldr	r0, [pc, #120]	@ (80020e0 <HAL_PCD_MspInit+0x114>)
 8002068:	f001 f95c 	bl	8003324 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800206c:	4b1b      	ldr	r3, [pc, #108]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 800206e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002072:	4a1a      	ldr	r2, [pc, #104]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 8002074:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002078:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800207c:	4b17      	ldr	r3, [pc, #92]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 800207e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002082:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002086:	613b      	str	r3, [r7, #16]
 8002088:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800208a:	4b14      	ldr	r3, [pc, #80]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 800208c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002090:	f003 0304 	and.w	r3, r3, #4
 8002094:	2b00      	cmp	r3, #0
 8002096:	d119      	bne.n	80020cc <HAL_PCD_MspInit+0x100>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002098:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 800209a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800209e:	4a0f      	ldr	r2, [pc, #60]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 80020a0:	f043 0304 	orr.w	r3, r3, #4
 80020a4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80020a8:	4b0c      	ldr	r3, [pc, #48]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 80020aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ae:	f003 0304 	and.w	r3, r3, #4
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80020b6:	f002 ffdd 	bl	8005074 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80020ba:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 80020bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020c0:	4a06      	ldr	r2, [pc, #24]	@ (80020dc <HAL_PCD_MspInit+0x110>)
 80020c2:	f023 0304 	bic.w	r3, r3, #4
 80020c6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80020ca:	e001      	b.n	80020d0 <HAL_PCD_MspInit+0x104>
      HAL_PWREx_EnableVddUSB();
 80020cc:	f002 ffd2 	bl	8005074 <HAL_PWREx_EnableVddUSB>
}
 80020d0:	bf00      	nop
 80020d2:	37f8      	adds	r7, #248	@ 0xf8
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	42040000 	.word	0x42040000
 80020dc:	46020c00 	.word	0x46020c00
 80020e0:	42020000 	.word	0x42020000

080020e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e4:	b480      	push	{r7}
 80020e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020e8:	bf00      	nop
 80020ea:	e7fd      	b.n	80020e8 <NMI_Handler+0x4>

080020ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f0:	bf00      	nop
 80020f2:	e7fd      	b.n	80020f0 <HardFault_Handler+0x4>

080020f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020f8:	bf00      	nop
 80020fa:	e7fd      	b.n	80020f8 <MemManage_Handler+0x4>

080020fc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002100:	bf00      	nop
 8002102:	e7fd      	b.n	8002100 <BusFault_Handler+0x4>

08002104 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002108:	bf00      	nop
 800210a:	e7fd      	b.n	8002108 <UsageFault_Handler+0x4>

0800210c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr

0800211a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800211a:	b480      	push	{r7}
 800211c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800211e:	bf00      	nop
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800212c:	bf00      	nop
 800212e:	46bd      	mov	sp, r7
 8002130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002134:	4770      	bx	lr

08002136 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002136:	b580      	push	{r7, lr}
 8002138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800213a:	f000 f941 	bl	80023c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
	...

08002144 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b086      	sub	sp, #24
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800214c:	4a14      	ldr	r2, [pc, #80]	@ (80021a0 <_sbrk+0x5c>)
 800214e:	4b15      	ldr	r3, [pc, #84]	@ (80021a4 <_sbrk+0x60>)
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002158:	4b13      	ldr	r3, [pc, #76]	@ (80021a8 <_sbrk+0x64>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d102      	bne.n	8002166 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002160:	4b11      	ldr	r3, [pc, #68]	@ (80021a8 <_sbrk+0x64>)
 8002162:	4a12      	ldr	r2, [pc, #72]	@ (80021ac <_sbrk+0x68>)
 8002164:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002166:	4b10      	ldr	r3, [pc, #64]	@ (80021a8 <_sbrk+0x64>)
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4413      	add	r3, r2
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	429a      	cmp	r2, r3
 8002172:	d207      	bcs.n	8002184 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002174:	f008 fb18 	bl	800a7a8 <__errno>
 8002178:	4603      	mov	r3, r0
 800217a:	220c      	movs	r2, #12
 800217c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800217e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002182:	e009      	b.n	8002198 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002184:	4b08      	ldr	r3, [pc, #32]	@ (80021a8 <_sbrk+0x64>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800218a:	4b07      	ldr	r3, [pc, #28]	@ (80021a8 <_sbrk+0x64>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	4a05      	ldr	r2, [pc, #20]	@ (80021a8 <_sbrk+0x64>)
 8002194:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002196:	68fb      	ldr	r3, [r7, #12]
}
 8002198:	4618      	mov	r0, r3
 800219a:	3718      	adds	r7, #24
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	200c0000 	.word	0x200c0000
 80021a4:	00000400 	.word	0x00000400
 80021a8:	20000960 	.word	0x20000960
 80021ac:	20000ad8 	.word	0x20000ad8

080021b0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80021b0:	b480      	push	{r7}
 80021b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80021b4:	4b18      	ldr	r3, [pc, #96]	@ (8002218 <SystemInit+0x68>)
 80021b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80021ba:	4a17      	ldr	r2, [pc, #92]	@ (8002218 <SystemInit+0x68>)
 80021bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80021c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80021c4:	4b15      	ldr	r3, [pc, #84]	@ (800221c <SystemInit+0x6c>)
 80021c6:	2201      	movs	r2, #1
 80021c8:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80021ca:	4b14      	ldr	r3, [pc, #80]	@ (800221c <SystemInit+0x6c>)
 80021cc:	2200      	movs	r2, #0
 80021ce:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80021d0:	4b12      	ldr	r3, [pc, #72]	@ (800221c <SystemInit+0x6c>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80021d6:	4b11      	ldr	r3, [pc, #68]	@ (800221c <SystemInit+0x6c>)
 80021d8:	2200      	movs	r2, #0
 80021da:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80021dc:	4b0f      	ldr	r3, [pc, #60]	@ (800221c <SystemInit+0x6c>)
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	4a0e      	ldr	r2, [pc, #56]	@ (800221c <SystemInit+0x6c>)
 80021e2:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80021e6:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80021ea:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80021ec:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <SystemInit+0x6c>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80021f2:	4b0a      	ldr	r3, [pc, #40]	@ (800221c <SystemInit+0x6c>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a09      	ldr	r2, [pc, #36]	@ (800221c <SystemInit+0x6c>)
 80021f8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021fc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80021fe:	4b07      	ldr	r3, [pc, #28]	@ (800221c <SystemInit+0x6c>)
 8002200:	2200      	movs	r2, #0
 8002202:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002204:	4b04      	ldr	r3, [pc, #16]	@ (8002218 <SystemInit+0x68>)
 8002206:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800220a:	609a      	str	r2, [r3, #8]
  #endif
}
 800220c:	bf00      	nop
 800220e:	46bd      	mov	sp, r7
 8002210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002214:	4770      	bx	lr
 8002216:	bf00      	nop
 8002218:	e000ed00 	.word	0xe000ed00
 800221c:	46020c00 	.word	0x46020c00

08002220 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002220:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002258 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002224:	f7ff ffc4 	bl	80021b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002228:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800222a:	e003      	b.n	8002234 <LoopCopyDataInit>

0800222c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800222e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002230:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002232:	3104      	adds	r1, #4

08002234 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002234:	480a      	ldr	r0, [pc, #40]	@ (8002260 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002236:	4b0b      	ldr	r3, [pc, #44]	@ (8002264 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002238:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800223a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800223c:	d3f6      	bcc.n	800222c <CopyDataInit>
	ldr	r2, =_sbss
 800223e:	4a0a      	ldr	r2, [pc, #40]	@ (8002268 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002240:	e002      	b.n	8002248 <LoopFillZerobss>

08002242 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002242:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002244:	f842 3b04 	str.w	r3, [r2], #4

08002248 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002248:	4b08      	ldr	r3, [pc, #32]	@ (800226c <LoopForever+0x16>)
	cmp	r2, r3
 800224a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800224c:	d3f9      	bcc.n	8002242 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800224e:	f008 fab1 	bl	800a7b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002252:	f7fe fa0f 	bl	8000674 <main>

08002256 <LoopForever>:

LoopForever:
    b LoopForever
 8002256:	e7fe      	b.n	8002256 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002258:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 800225c:	0800b41c 	.word	0x0800b41c
	ldr	r0, =_sdata
 8002260:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002264:	2000005c 	.word	0x2000005c
	ldr	r2, =_sbss
 8002268:	2000005c 	.word	0x2000005c
	ldr	r3, = _ebss
 800226c:	20000ad4 	.word	0x20000ad4

08002270 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002270:	e7fe      	b.n	8002270 <ADC1_IRQHandler>
	...

08002274 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002278:	4b12      	ldr	r3, [pc, #72]	@ (80022c4 <HAL_Init+0x50>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a11      	ldr	r2, [pc, #68]	@ (80022c4 <HAL_Init+0x50>)
 800227e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002282:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002284:	2003      	movs	r0, #3
 8002286:	f000 f96e 	bl	8002566 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800228a:	f003 ffe1 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800228e:	4602      	mov	r2, r0
 8002290:	4b0d      	ldr	r3, [pc, #52]	@ (80022c8 <HAL_Init+0x54>)
 8002292:	6a1b      	ldr	r3, [r3, #32]
 8002294:	f003 030f 	and.w	r3, r3, #15
 8002298:	490c      	ldr	r1, [pc, #48]	@ (80022cc <HAL_Init+0x58>)
 800229a:	5ccb      	ldrb	r3, [r1, r3]
 800229c:	fa22 f303 	lsr.w	r3, r2, r3
 80022a0:	4a0b      	ldr	r2, [pc, #44]	@ (80022d0 <HAL_Init+0x5c>)
 80022a2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80022a4:	2004      	movs	r0, #4
 80022a6:	f000 f9a5 	bl	80025f4 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022aa:	200f      	movs	r0, #15
 80022ac:	f000 f812 	bl	80022d4 <HAL_InitTick>
 80022b0:	4603      	mov	r3, r0
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d001      	beq.n	80022ba <HAL_Init+0x46>
  {
    return HAL_ERROR;
 80022b6:	2301      	movs	r3, #1
 80022b8:	e002      	b.n	80022c0 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80022ba:	f7ff f97d 	bl	80015b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40022000 	.word	0x40022000
 80022c8:	46020c00 	.word	0x46020c00
 80022cc:	0800b1c8 	.word	0x0800b1c8
 80022d0:	20000000 	.word	0x20000000

080022d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b084      	sub	sp, #16
 80022d8:	af00      	add	r7, sp, #0
 80022da:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80022dc:	2300      	movs	r3, #0
 80022de:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80022e0:	4b33      	ldr	r3, [pc, #204]	@ (80023b0 <HAL_InitTick+0xdc>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d101      	bne.n	80022ec <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e05c      	b.n	80023a6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80022ec:	4b31      	ldr	r3, [pc, #196]	@ (80023b4 <HAL_InitTick+0xe0>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0304 	and.w	r3, r3, #4
 80022f4:	2b04      	cmp	r3, #4
 80022f6:	d10c      	bne.n	8002312 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80022f8:	4b2f      	ldr	r3, [pc, #188]	@ (80023b8 <HAL_InitTick+0xe4>)
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	4b2c      	ldr	r3, [pc, #176]	@ (80023b0 <HAL_InitTick+0xdc>)
 80022fe:	781b      	ldrb	r3, [r3, #0]
 8002300:	4619      	mov	r1, r3
 8002302:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002306:	fbb3 f3f1 	udiv	r3, r3, r1
 800230a:	fbb2 f3f3 	udiv	r3, r2, r3
 800230e:	60fb      	str	r3, [r7, #12]
 8002310:	e037      	b.n	8002382 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002312:	f000 f9c7 	bl	80026a4 <HAL_SYSTICK_GetCLKSourceConfig>
 8002316:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	2b02      	cmp	r3, #2
 800231c:	d023      	beq.n	8002366 <HAL_InitTick+0x92>
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	2b02      	cmp	r3, #2
 8002322:	d82d      	bhi.n	8002380 <HAL_InitTick+0xac>
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d003      	beq.n	8002332 <HAL_InitTick+0x5e>
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2b01      	cmp	r3, #1
 800232e:	d00d      	beq.n	800234c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002330:	e026      	b.n	8002380 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002332:	4b21      	ldr	r3, [pc, #132]	@ (80023b8 <HAL_InitTick+0xe4>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	4b1e      	ldr	r3, [pc, #120]	@ (80023b0 <HAL_InitTick+0xdc>)
 8002338:	781b      	ldrb	r3, [r3, #0]
 800233a:	4619      	mov	r1, r3
 800233c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002340:	fbb3 f3f1 	udiv	r3, r3, r1
 8002344:	fbb2 f3f3 	udiv	r3, r2, r3
 8002348:	60fb      	str	r3, [r7, #12]
        break;
 800234a:	e01a      	b.n	8002382 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800234c:	4b18      	ldr	r3, [pc, #96]	@ (80023b0 <HAL_InitTick+0xdc>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	461a      	mov	r2, r3
 8002352:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002356:	fbb3 f3f2 	udiv	r3, r3, r2
 800235a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800235e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002362:	60fb      	str	r3, [r7, #12]
        break;
 8002364:	e00d      	b.n	8002382 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002366:	4b12      	ldr	r3, [pc, #72]	@ (80023b0 <HAL_InitTick+0xdc>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	461a      	mov	r2, r3
 800236c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002370:	fbb3 f3f2 	udiv	r3, r3, r2
 8002374:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002378:	fbb2 f3f3 	udiv	r3, r2, r3
 800237c:	60fb      	str	r3, [r7, #12]
        break;
 800237e:	e000      	b.n	8002382 <HAL_InitTick+0xae>
        break;
 8002380:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002382:	68f8      	ldr	r0, [r7, #12]
 8002384:	f000 f914 	bl	80025b0 <HAL_SYSTICK_Config>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d001      	beq.n	8002392 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e009      	b.n	80023a6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002392:	2200      	movs	r2, #0
 8002394:	6879      	ldr	r1, [r7, #4]
 8002396:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800239a:	f000 f8ef 	bl	800257c <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800239e:	4a07      	ldr	r2, [pc, #28]	@ (80023bc <HAL_InitTick+0xe8>)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000008 	.word	0x20000008
 80023b4:	e000e010 	.word	0xe000e010
 80023b8:	20000000 	.word	0x20000000
 80023bc:	20000004 	.word	0x20000004

080023c0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80023c4:	4b06      	ldr	r3, [pc, #24]	@ (80023e0 <HAL_IncTick+0x20>)
 80023c6:	781b      	ldrb	r3, [r3, #0]
 80023c8:	461a      	mov	r2, r3
 80023ca:	4b06      	ldr	r3, [pc, #24]	@ (80023e4 <HAL_IncTick+0x24>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	4413      	add	r3, r2
 80023d0:	4a04      	ldr	r2, [pc, #16]	@ (80023e4 <HAL_IncTick+0x24>)
 80023d2:	6013      	str	r3, [r2, #0]
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr
 80023de:	bf00      	nop
 80023e0:	20000008 	.word	0x20000008
 80023e4:	20000964 	.word	0x20000964

080023e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  return uwTick;
 80023ec:	4b03      	ldr	r3, [pc, #12]	@ (80023fc <HAL_GetTick+0x14>)
 80023ee:	681b      	ldr	r3, [r3, #0]
}
 80023f0:	4618      	mov	r0, r3
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	20000964 	.word	0x20000964

08002400 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b084      	sub	sp, #16
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002408:	f7ff ffee 	bl	80023e8 <HAL_GetTick>
 800240c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002418:	d005      	beq.n	8002426 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800241a:	4b0a      	ldr	r3, [pc, #40]	@ (8002444 <HAL_Delay+0x44>)
 800241c:	781b      	ldrb	r3, [r3, #0]
 800241e:	461a      	mov	r2, r3
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	4413      	add	r3, r2
 8002424:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002426:	bf00      	nop
 8002428:	f7ff ffde 	bl	80023e8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	68bb      	ldr	r3, [r7, #8]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	429a      	cmp	r2, r3
 8002436:	d8f7      	bhi.n	8002428 <HAL_Delay+0x28>
  {
  }
}
 8002438:	bf00      	nop
 800243a:	bf00      	nop
 800243c:	3710      	adds	r7, #16
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	20000008 	.word	0x20000008

08002448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002448:	b480      	push	{r7}
 800244a:	b085      	sub	sp, #20
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	f003 0307 	and.w	r3, r3, #7
 8002456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002458:	4b0c      	ldr	r3, [pc, #48]	@ (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800245a:	68db      	ldr	r3, [r3, #12]
 800245c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800245e:	68ba      	ldr	r2, [r7, #8]
 8002460:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002464:	4013      	ands	r3, r2
 8002466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002470:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002474:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247a:	4a04      	ldr	r2, [pc, #16]	@ (800248c <__NVIC_SetPriorityGrouping+0x44>)
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	60d3      	str	r3, [r2, #12]
}
 8002480:	bf00      	nop
 8002482:	3714      	adds	r7, #20
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	e000ed00 	.word	0xe000ed00

08002490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002490:	b480      	push	{r7}
 8002492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002494:	4b04      	ldr	r3, [pc, #16]	@ (80024a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	0a1b      	lsrs	r3, r3, #8
 800249a:	f003 0307 	and.w	r3, r3, #7
}
 800249e:	4618      	mov	r0, r3
 80024a0:	46bd      	mov	sp, r7
 80024a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a6:	4770      	bx	lr
 80024a8:	e000ed00 	.word	0xe000ed00

080024ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	6039      	str	r1, [r7, #0]
 80024b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	db0a      	blt.n	80024d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	b2da      	uxtb	r2, r3
 80024c4:	490c      	ldr	r1, [pc, #48]	@ (80024f8 <__NVIC_SetPriority+0x4c>)
 80024c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ca:	0112      	lsls	r2, r2, #4
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	440b      	add	r3, r1
 80024d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024d4:	e00a      	b.n	80024ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	b2da      	uxtb	r2, r3
 80024da:	4908      	ldr	r1, [pc, #32]	@ (80024fc <__NVIC_SetPriority+0x50>)
 80024dc:	79fb      	ldrb	r3, [r7, #7]
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	3b04      	subs	r3, #4
 80024e4:	0112      	lsls	r2, r2, #4
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	440b      	add	r3, r1
 80024ea:	761a      	strb	r2, [r3, #24]
}
 80024ec:	bf00      	nop
 80024ee:	370c      	adds	r7, #12
 80024f0:	46bd      	mov	sp, r7
 80024f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f6:	4770      	bx	lr
 80024f8:	e000e100 	.word	0xe000e100
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002500:	b480      	push	{r7}
 8002502:	b089      	sub	sp, #36	@ 0x24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f003 0307 	and.w	r3, r3, #7
 8002512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002514:	69fb      	ldr	r3, [r7, #28]
 8002516:	f1c3 0307 	rsb	r3, r3, #7
 800251a:	2b04      	cmp	r3, #4
 800251c:	bf28      	it	cs
 800251e:	2304      	movcs	r3, #4
 8002520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	3304      	adds	r3, #4
 8002526:	2b06      	cmp	r3, #6
 8002528:	d902      	bls.n	8002530 <NVIC_EncodePriority+0x30>
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	3b03      	subs	r3, #3
 800252e:	e000      	b.n	8002532 <NVIC_EncodePriority+0x32>
 8002530:	2300      	movs	r3, #0
 8002532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002534:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002538:	69bb      	ldr	r3, [r7, #24]
 800253a:	fa02 f303 	lsl.w	r3, r2, r3
 800253e:	43da      	mvns	r2, r3
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	401a      	ands	r2, r3
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002548:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	fa01 f303 	lsl.w	r3, r1, r3
 8002552:	43d9      	mvns	r1, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002558:	4313      	orrs	r3, r2
         );
}
 800255a:	4618      	mov	r0, r3
 800255c:	3724      	adds	r7, #36	@ 0x24
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr

08002566 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800256e:	6878      	ldr	r0, [r7, #4]
 8002570:	f7ff ff6a 	bl	8002448 <__NVIC_SetPriorityGrouping>
}
 8002574:	bf00      	nop
 8002576:	3708      	adds	r7, #8
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	60b9      	str	r1, [r7, #8]
 8002586:	607a      	str	r2, [r7, #4]
 8002588:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800258a:	f7ff ff81 	bl	8002490 <__NVIC_GetPriorityGrouping>
 800258e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	68b9      	ldr	r1, [r7, #8]
 8002594:	6978      	ldr	r0, [r7, #20]
 8002596:	f7ff ffb3 	bl	8002500 <NVIC_EncodePriority>
 800259a:	4602      	mov	r2, r0
 800259c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025a0:	4611      	mov	r1, r2
 80025a2:	4618      	mov	r0, r3
 80025a4:	f7ff ff82 	bl	80024ac <__NVIC_SetPriority>
}
 80025a8:	bf00      	nop
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025c0:	d301      	bcc.n	80025c6 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80025c2:	2301      	movs	r3, #1
 80025c4:	e00d      	b.n	80025e2 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80025c6:	4a0a      	ldr	r2, [pc, #40]	@ (80025f0 <HAL_SYSTICK_Config+0x40>)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	3b01      	subs	r3, #1
 80025cc:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80025ce:	4b08      	ldr	r3, [pc, #32]	@ (80025f0 <HAL_SYSTICK_Config+0x40>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80025d4:	4b06      	ldr	r3, [pc, #24]	@ (80025f0 <HAL_SYSTICK_Config+0x40>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4a05      	ldr	r2, [pc, #20]	@ (80025f0 <HAL_SYSTICK_Config+0x40>)
 80025da:	f043 0303 	orr.w	r3, r3, #3
 80025de:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
 80025ee:	bf00      	nop
 80025f0:	e000e010 	.word	0xe000e010

080025f4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b083      	sub	sp, #12
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2b04      	cmp	r3, #4
 8002600:	d844      	bhi.n	800268c <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002602:	a201      	add	r2, pc, #4	@ (adr r2, 8002608 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002608:	0800262b 	.word	0x0800262b
 800260c:	08002649 	.word	0x08002649
 8002610:	0800266b 	.word	0x0800266b
 8002614:	0800268d 	.word	0x0800268d
 8002618:	0800261d 	.word	0x0800261d
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800261c:	4b1f      	ldr	r3, [pc, #124]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a1e      	ldr	r2, [pc, #120]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002622:	f043 0304 	orr.w	r3, r3, #4
 8002626:	6013      	str	r3, [r2, #0]
      break;
 8002628:	e031      	b.n	800268e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800262a:	4b1c      	ldr	r3, [pc, #112]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4a1b      	ldr	r2, [pc, #108]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002630:	f023 0304 	bic.w	r3, r3, #4
 8002634:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002636:	4b1a      	ldr	r3, [pc, #104]	@ (80026a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800263c:	4a18      	ldr	r2, [pc, #96]	@ (80026a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800263e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002642:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002646:	e022      	b.n	800268e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002648:	4b14      	ldr	r3, [pc, #80]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a13      	ldr	r2, [pc, #76]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800264e:	f023 0304 	bic.w	r3, r3, #4
 8002652:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8002654:	4b12      	ldr	r3, [pc, #72]	@ (80026a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002656:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800265a:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800265e:	4a10      	ldr	r2, [pc, #64]	@ (80026a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002660:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002664:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002668:	e011      	b.n	800268e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 800266a:	4b0c      	ldr	r3, [pc, #48]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a0b      	ldr	r2, [pc, #44]	@ (800269c <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002670:	f023 0304 	bic.w	r3, r3, #4
 8002674:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002676:	4b0a      	ldr	r3, [pc, #40]	@ (80026a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002678:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800267c:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002680:	4a07      	ldr	r2, [pc, #28]	@ (80026a0 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002682:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002686:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 800268a:	e000      	b.n	800268e <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 800268c:	bf00      	nop
  }
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr
 800269a:	bf00      	nop
 800269c:	e000e010 	.word	0xe000e010
 80026a0:	46020c00 	.word	0x46020c00

080026a4 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 80026aa:	4b19      	ldr	r3, [pc, #100]	@ (8002710 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0304 	and.w	r3, r3, #4
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d002      	beq.n	80026bc <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 80026b6:	2304      	movs	r3, #4
 80026b8:	607b      	str	r3, [r7, #4]
 80026ba:	e021      	b.n	8002700 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 80026bc:	4b15      	ldr	r3, [pc, #84]	@ (8002714 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 80026be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80026c2:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80026c6:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80026ce:	d011      	beq.n	80026f4 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80026d6:	d810      	bhi.n	80026fa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d004      	beq.n	80026e8 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80026e4:	d003      	beq.n	80026ee <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80026e6:	e008      	b.n	80026fa <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80026e8:	2300      	movs	r3, #0
 80026ea:	607b      	str	r3, [r7, #4]
        break;
 80026ec:	e008      	b.n	8002700 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80026ee:	2301      	movs	r3, #1
 80026f0:	607b      	str	r3, [r7, #4]
        break;
 80026f2:	e005      	b.n	8002700 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80026f4:	2302      	movs	r3, #2
 80026f6:	607b      	str	r3, [r7, #4]
        break;
 80026f8:	e002      	b.n	8002700 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80026fa:	2300      	movs	r3, #0
 80026fc:	607b      	str	r3, [r7, #4]
        break;
 80026fe:	bf00      	nop
    }
  }
  return systick_source;
 8002700:	687b      	ldr	r3, [r7, #4]
}
 8002702:	4618      	mov	r0, r3
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	e000e010 	.word	0xe000e010
 8002714:	46020c00 	.word	0x46020c00

08002718 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8002720:	f7ff fe62 	bl	80023e8 <HAL_GetTick>
 8002724:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d101      	bne.n	8002730 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e06b      	b.n	8002808 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d008      	beq.n	800274e <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2220      	movs	r2, #32
 8002740:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2200      	movs	r2, #0
 8002746:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e05c      	b.n	8002808 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	695a      	ldr	r2, [r3, #20]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f042 0204 	orr.w	r2, r2, #4
 800275c:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2205      	movs	r2, #5
 8002762:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002766:	e020      	b.n	80027aa <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8002768:	f7ff fe3e 	bl	80023e8 <HAL_GetTick>
 800276c:	4602      	mov	r2, r0
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1ad3      	subs	r3, r2, r3
 8002772:	2b05      	cmp	r3, #5
 8002774:	d919      	bls.n	80027aa <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800277a:	f043 0210 	orr.w	r2, r3, #16
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2203      	movs	r2, #3
 8002786:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800278e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002792:	2b00      	cmp	r3, #0
 8002794:	d003      	beq.n	800279e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800279a:	2201      	movs	r2, #1
 800279c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	e02e      	b.n	8002808 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	691b      	ldr	r3, [r3, #16]
 80027b0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d0d7      	beq.n	8002768 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	695a      	ldr	r2, [r3, #20]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f042 0202 	orr.w	r2, r2, #2
 80027c6:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2204      	movs	r2, #4
 80027cc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80027d8:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2201      	movs	r2, #1
 80027de:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d007      	beq.n	80027fe <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027f2:	2201      	movs	r2, #1
 80027f4:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	2200      	movs	r2, #0
 80027fc:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d101      	bne.n	8002822 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800281e:	2301      	movs	r3, #1
 8002820:	e142      	b.n	8002aa8 <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002828:	b2db      	uxtb	r3, r3
 800282a:	2b00      	cmp	r3, #0
 800282c:	d106      	bne.n	800283c <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7fe ff44 	bl	80016c4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	699a      	ldr	r2, [r3, #24]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0210 	bic.w	r2, r2, #16
 800284a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800284c:	f7ff fdcc 	bl	80023e8 <HAL_GetTick>
 8002850:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002852:	e012      	b.n	800287a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002854:	f7ff fdc8 	bl	80023e8 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	2b0a      	cmp	r3, #10
 8002860:	d90b      	bls.n	800287a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002866:	f043 0201 	orr.w	r2, r3, #1
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2203      	movs	r2, #3
 8002872:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e116      	b.n	8002aa8 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	699b      	ldr	r3, [r3, #24]
 8002880:	f003 0308 	and.w	r3, r3, #8
 8002884:	2b08      	cmp	r3, #8
 8002886:	d0e5      	beq.n	8002854 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	699a      	ldr	r2, [r3, #24]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f042 0201 	orr.w	r2, r2, #1
 8002896:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002898:	f7ff fda6 	bl	80023e8 <HAL_GetTick>
 800289c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800289e:	e012      	b.n	80028c6 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80028a0:	f7ff fda2 	bl	80023e8 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b0a      	cmp	r3, #10
 80028ac:	d90b      	bls.n	80028c6 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b2:	f043 0201 	orr.w	r2, r3, #1
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2203      	movs	r2, #3
 80028be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e0f0      	b.n	8002aa8 <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	699b      	ldr	r3, [r3, #24]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d0e5      	beq.n	80028a0 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	699a      	ldr	r2, [r3, #24]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f042 0202 	orr.w	r2, r2, #2
 80028e2:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 80028e4:	4a72      	ldr	r2, [pc, #456]	@ (8002ab0 <HAL_FDCAN_Init+0x2a0>)
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	7c1b      	ldrb	r3, [r3, #16]
 80028f0:	2b01      	cmp	r3, #1
 80028f2:	d108      	bne.n	8002906 <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	699a      	ldr	r2, [r3, #24]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002902:	619a      	str	r2, [r3, #24]
 8002904:	e007      	b.n	8002916 <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	699a      	ldr	r2, [r3, #24]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002914:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7c5b      	ldrb	r3, [r3, #17]
 800291a:	2b01      	cmp	r3, #1
 800291c:	d108      	bne.n	8002930 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	699a      	ldr	r2, [r3, #24]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800292c:	619a      	str	r2, [r3, #24]
 800292e:	e007      	b.n	8002940 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	699a      	ldr	r2, [r3, #24]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800293e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	7c9b      	ldrb	r3, [r3, #18]
 8002944:	2b01      	cmp	r3, #1
 8002946:	d108      	bne.n	800295a <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	699a      	ldr	r2, [r3, #24]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002956:	619a      	str	r2, [r3, #24]
 8002958:	e007      	b.n	800296a <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	699a      	ldr	r2, [r3, #24]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8002968:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	430a      	orrs	r2, r1
 800297e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699a      	ldr	r2, [r3, #24]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800298e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	691a      	ldr	r2, [r3, #16]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0210 	bic.w	r2, r2, #16
 800299e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	2b01      	cmp	r3, #1
 80029a6:	d108      	bne.n	80029ba <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	699a      	ldr	r2, [r3, #24]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0204 	orr.w	r2, r2, #4
 80029b6:	619a      	str	r2, [r3, #24]
 80029b8:	e02c      	b.n	8002a14 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	68db      	ldr	r3, [r3, #12]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d028      	beq.n	8002a14 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	2b02      	cmp	r3, #2
 80029c8:	d01c      	beq.n	8002a04 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	699a      	ldr	r2, [r3, #24]
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80029d8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	691a      	ldr	r2, [r3, #16]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f042 0210 	orr.w	r2, r2, #16
 80029e8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	68db      	ldr	r3, [r3, #12]
 80029ee:	2b03      	cmp	r3, #3
 80029f0:	d110      	bne.n	8002a14 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	699a      	ldr	r2, [r3, #24]
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f042 0220 	orr.w	r2, r2, #32
 8002a00:	619a      	str	r2, [r3, #24]
 8002a02:	e007      	b.n	8002a14 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	699a      	ldr	r2, [r3, #24]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f042 0220 	orr.w	r2, r2, #32
 8002a12:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	699b      	ldr	r3, [r3, #24]
 8002a18:	3b01      	subs	r3, #1
 8002a1a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	69db      	ldr	r3, [r3, #28]
 8002a20:	3b01      	subs	r3, #1
 8002a22:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002a24:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6a1b      	ldr	r3, [r3, #32]
 8002a2a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8002a2c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	695b      	ldr	r3, [r3, #20]
 8002a34:	3b01      	subs	r3, #1
 8002a36:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8002a3c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8002a3e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002a48:	d115      	bne.n	8002a76 <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a54:	3b01      	subs	r3, #1
 8002a56:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002a58:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002a62:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a6a:	3b01      	subs	r3, #1
 8002a6c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002a72:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002a74:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 fb77 	bl	8003180 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2201      	movs	r2, #1
 8002aa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	3710      	adds	r7, #16
 8002aac:	46bd      	mov	sp, r7
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	4000a500 	.word	0x4000a500

08002ab4 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002ac4:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002ac6:	7dfb      	ldrb	r3, [r7, #23]
 8002ac8:	2b01      	cmp	r3, #1
 8002aca:	d002      	beq.n	8002ad2 <HAL_FDCAN_ConfigFilter+0x1e>
 8002acc:	7dfb      	ldrb	r3, [r7, #23]
 8002ace:	2b02      	cmp	r3, #2
 8002ad0:	d13d      	bne.n	8002b4e <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d119      	bne.n	8002b0e <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002ae6:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	691b      	ldr	r3, [r3, #16]
 8002aec:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8002aee:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8002af4:	4313      	orrs	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	4413      	add	r3, r2
 8002b04:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002b06:	68bb      	ldr	r3, [r7, #8]
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	e01d      	b.n	8002b4a <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	68db      	ldr	r3, [r3, #12]
 8002b12:	075a      	lsls	r2, r3, #29
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	691b      	ldr	r3, [r3, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	079a      	lsls	r2, r3, #30
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	695b      	ldr	r3, [r3, #20]
 8002b26:	4313      	orrs	r3, r2
 8002b28:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	4413      	add	r3, r2
 8002b36:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	3304      	adds	r3, #4
 8002b42:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	68fa      	ldr	r2, [r7, #12]
 8002b48:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	e006      	b.n	8002b5c <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002b52:	f043 0202 	orr.w	r2, r3, #2
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
  }
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	371c      	adds	r7, #28
 8002b60:	46bd      	mov	sp, r7
 8002b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b66:	4770      	bx	lr

08002b68 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b085      	sub	sp, #20
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	607a      	str	r2, [r7, #4]
 8002b74:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002b7c:	b2db      	uxtb	r3, r3
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d116      	bne.n	8002bb0 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b8a:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	011a      	lsls	r2, r3, #4
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	431a      	orrs	r2, r3
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	431a      	orrs	r2, r3
 8002b9e:	69bb      	ldr	r3, [r7, #24]
 8002ba0:	431a      	orrs	r2, r3
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e006      	b.n	8002bbe <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bb4:	f043 0204 	orr.w	r2, r3, #4
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
  }
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr

08002bca <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8002bca:	b480      	push	{r7}
 8002bcc:	b083      	sub	sp, #12
 8002bce:	af00      	add	r7, sp, #0
 8002bd0:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d110      	bne.n	8002c00 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2202      	movs	r2, #2
 8002be2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	699a      	ldr	r2, [r3, #24]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f022 0201 	bic.w	r2, r2, #1
 8002bf4:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	e006      	b.n	8002c0e <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c04:	f043 0204 	orr.w	r2, r3, #4
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002c0c:	2301      	movs	r3, #1
  }
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr

08002c1a <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002c2c:	b2db      	uxtb	r3, r3
 8002c2e:	2b02      	cmp	r3, #2
 8002c30:	d12c      	bne.n	8002c8c <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002c3a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d007      	beq.n	8002c52 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c46:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e023      	b.n	8002c9a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002c5a:	0c1b      	lsrs	r3, r3, #16
 8002c5c:	f003 0303 	and.w	r3, r3, #3
 8002c60:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	687a      	ldr	r2, [r7, #4]
 8002c66:	68b9      	ldr	r1, [r7, #8]
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f000 fadf 	bl	800322c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2101      	movs	r1, #1
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	fa01 f202 	lsl.w	r2, r1, r2
 8002c7a:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002c7e:	2201      	movs	r2, #1
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	409a      	lsls	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	e006      	b.n	8002c9a <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c90:	f043 0208 	orr.w	r2, r3, #8
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
  }
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
	...

08002ca4 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b08b      	sub	sp, #44	@ 0x2c
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
 8002cb0:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002cbc:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8002cbe:	7efb      	ldrb	r3, [r7, #27]
 8002cc0:	2b02      	cmp	r3, #2
 8002cc2:	f040 80e8 	bne.w	8002e96 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002cc6:	68bb      	ldr	r3, [r7, #8]
 8002cc8:	2b40      	cmp	r3, #64	@ 0x40
 8002cca:	d137      	bne.n	8002d3c <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd4:	f003 030f 	and.w	r3, r3, #15
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d107      	bne.n	8002cec <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ce0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0db      	b.n	8002ea4 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002cf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cfc:	d10a      	bne.n	8002d14 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d06:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d0e:	d101      	bne.n	8002d14 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002d10:	2301      	movs	r3, #1
 8002d12:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d1c:	0a1b      	lsrs	r3, r3, #8
 8002d1e:	f003 0303 	and.w	r3, r3, #3
 8002d22:	69fa      	ldr	r2, [r7, #28]
 8002d24:	4413      	add	r3, r2
 8002d26:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002d2c:	69fa      	ldr	r2, [r7, #28]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	00db      	lsls	r3, r3, #3
 8002d32:	4413      	add	r3, r2
 8002d34:	00db      	lsls	r3, r3, #3
 8002d36:	440b      	add	r3, r1
 8002d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d3a:	e036      	b.n	8002daa <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d44:	f003 030f 	and.w	r3, r3, #15
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d107      	bne.n	8002d5c <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d50:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e0a3      	b.n	8002ea4 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d64:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002d68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d6c:	d10a      	bne.n	8002d84 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002d76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d7e:	d101      	bne.n	8002d84 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002d80:	2301      	movs	r3, #1
 8002d82:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d8c:	0a1b      	lsrs	r3, r3, #8
 8002d8e:	f003 0303 	and.w	r3, r3, #3
 8002d92:	69fa      	ldr	r2, [r7, #28]
 8002d94:	4413      	add	r3, r2
 8002d96:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8002d9c:	69fa      	ldr	r2, [r7, #28]
 8002d9e:	4613      	mov	r3, r2
 8002da0:	00db      	lsls	r3, r3, #3
 8002da2:	4413      	add	r3, r2
 8002da4:	00db      	lsls	r3, r3, #3
 8002da6:	440b      	add	r3, r1
 8002da8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d107      	bne.n	8002dce <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	0c9b      	lsrs	r3, r3, #18
 8002dc4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	601a      	str	r2, [r3, #0]
 8002dcc:	e005      	b.n	8002dda <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8002dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8002dda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	3304      	adds	r3, #4
 8002df6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	0c1b      	lsrs	r3, r3, #16
 8002e08:	f003 020f 	and.w	r2, r3, #15
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8002e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	0e1b      	lsrs	r3, r3, #24
 8002e2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8002e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	0fda      	lsrs	r2, r3, #31
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8002e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e42:	3304      	adds	r3, #4
 8002e44:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8002e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e48:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	623b      	str	r3, [r7, #32]
 8002e4e:	e00a      	b.n	8002e66 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	6a3b      	ldr	r3, [r7, #32]
 8002e54:	441a      	add	r2, r3
 8002e56:	6839      	ldr	r1, [r7, #0]
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	440b      	add	r3, r1
 8002e5c:	7812      	ldrb	r2, [r2, #0]
 8002e5e:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	3301      	adds	r3, #1
 8002e64:	623b      	str	r3, [r7, #32]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	68db      	ldr	r3, [r3, #12]
 8002e6a:	4a11      	ldr	r2, [pc, #68]	@ (8002eb0 <HAL_FDCAN_GetRxMessage+0x20c>)
 8002e6c:	5cd3      	ldrb	r3, [r2, r3]
 8002e6e:	461a      	mov	r2, r3
 8002e70:	6a3b      	ldr	r3, [r7, #32]
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d3ec      	bcc.n	8002e50 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	2b40      	cmp	r3, #64	@ 0x40
 8002e7a:	d105      	bne.n	8002e88 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	69fa      	ldr	r2, [r7, #28]
 8002e82:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002e86:	e004      	b.n	8002e92 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	69fa      	ldr	r2, [r7, #28]
 8002e8e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8002e92:	2300      	movs	r3, #0
 8002e94:	e006      	b.n	8002ea4 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e9a:	f043 0208 	orr.w	r2, r3, #8
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
  }
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	372c      	adds	r7, #44	@ 0x2c
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	0800b220 	.word	0x0800b220

08002eb4 <HAL_FDCAN_GetProtocolStatus>:
  * @param  ProtocolStatus pointer to an FDCAN_ProtocolStatusTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetProtocolStatus(const FDCAN_HandleTypeDef *hfdcan,
                                              FDCAN_ProtocolStatusTypeDef *ProtocolStatus)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  uint32_t StatusReg;

  /* Read the protocol status register */
  StatusReg = READ_REG(hfdcan->Instance->PSR);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ec4:	60fb      	str	r3, [r7, #12]

  /* Fill the protocol status structure */
  ProtocolStatus->LastErrorCode = (StatusReg & FDCAN_PSR_LEC);
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f003 0207 	and.w	r2, r3, #7
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	601a      	str	r2, [r3, #0]
  ProtocolStatus->DataLastErrorCode = ((StatusReg & FDCAN_PSR_DLEC) >> FDCAN_PSR_DLEC_Pos);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	0a1b      	lsrs	r3, r3, #8
 8002ed4:	f003 0207 	and.w	r2, r3, #7
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	605a      	str	r2, [r3, #4]
  ProtocolStatus->Activity = (StatusReg & FDCAN_PSR_ACT);
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f003 0218 	and.w	r2, r3, #24
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	609a      	str	r2, [r3, #8]
  ProtocolStatus->ErrorPassive = ((StatusReg & FDCAN_PSR_EP) >> FDCAN_PSR_EP_Pos);
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	095b      	lsrs	r3, r3, #5
 8002eea:	f003 0201 	and.w	r2, r3, #1
 8002eee:	683b      	ldr	r3, [r7, #0]
 8002ef0:	60da      	str	r2, [r3, #12]
  ProtocolStatus->Warning = ((StatusReg & FDCAN_PSR_EW) >> FDCAN_PSR_EW_Pos);
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	099b      	lsrs	r3, r3, #6
 8002ef6:	f003 0201 	and.w	r2, r3, #1
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	611a      	str	r2, [r3, #16]
  ProtocolStatus->BusOff = ((StatusReg & FDCAN_PSR_BO) >> FDCAN_PSR_BO_Pos);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	09db      	lsrs	r3, r3, #7
 8002f02:	f003 0201 	and.w	r2, r3, #1
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	615a      	str	r2, [r3, #20]
  ProtocolStatus->RxESIflag = ((StatusReg & FDCAN_PSR_RESI) >> FDCAN_PSR_RESI_Pos);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	0adb      	lsrs	r3, r3, #11
 8002f0e:	f003 0201 	and.w	r2, r3, #1
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	619a      	str	r2, [r3, #24]
  ProtocolStatus->RxBRSflag = ((StatusReg & FDCAN_PSR_RBRS) >> FDCAN_PSR_RBRS_Pos);
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	0b1b      	lsrs	r3, r3, #12
 8002f1a:	f003 0201 	and.w	r2, r3, #1
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	61da      	str	r2, [r3, #28]
  ProtocolStatus->RxFDFflag = ((StatusReg & FDCAN_PSR_REDL) >> FDCAN_PSR_REDL_Pos);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	0b5b      	lsrs	r3, r3, #13
 8002f26:	f003 0201 	and.w	r2, r3, #1
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	621a      	str	r2, [r3, #32]
  ProtocolStatus->ProtocolException = ((StatusReg & FDCAN_PSR_PXE) >> FDCAN_PSR_PXE_Pos);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	0b9b      	lsrs	r3, r3, #14
 8002f32:	f003 0201 	and.w	r2, r3, #1
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	625a      	str	r2, [r3, #36]	@ 0x24
  ProtocolStatus->TDCvalue = ((StatusReg & FDCAN_PSR_TDCV) >> FDCAN_PSR_TDCV_Pos);
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	0c1b      	lsrs	r3, r3, #16
 8002f3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002f42:	683b      	ldr	r3, [r7, #0]
 8002f44:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Return function status */
  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	3714      	adds	r7, #20
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <HAL_FDCAN_GetRxFifoFillLevel>:
  *           @arg FDCAN_RX_FIFO0: Rx FIFO 0
  *           @arg FDCAN_RX_FIFO1: Rx FIFO 1
  * @retval Rx FIFO fill level.
  */
uint32_t HAL_FDCAN_GetRxFifoFillLevel(const FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b085      	sub	sp, #20
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  uint32_t FillLevel;

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxFifo));

  if (RxFifo == FDCAN_RX_FIFO0)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	2b40      	cmp	r3, #64	@ 0x40
 8002f62:	d107      	bne.n	8002f74 <HAL_FDCAN_GetRxFifoFillLevel+0x20>
  {
    FillLevel = hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002f6c:	f003 030f 	and.w	r3, r3, #15
 8002f70:	60fb      	str	r3, [r7, #12]
 8002f72:	e006      	b.n	8002f82 <HAL_FDCAN_GetRxFifoFillLevel+0x2e>
  }
  else /* RxFifo == FDCAN_RX_FIFO1 */
  {
    FillLevel = hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f7c:	f003 030f 	and.w	r3, r3, #15
 8002f80:	60fb      	str	r3, [r7, #12]
  }

  /* Return Rx FIFO fill level */
  return FillLevel;
 8002f82:	68fb      	ldr	r3, [r7, #12]
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	3714      	adds	r7, #20
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8e:	4770      	bx	lr

08002f90 <HAL_FDCAN_GetTxFifoFreeLevel>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval Tx FIFO free level.
  */
uint32_t HAL_FDCAN_GetTxFifoFreeLevel(const FDCAN_HandleTypeDef *hfdcan)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t FreeLevel;

  FreeLevel = hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFFL;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	60fb      	str	r3, [r7, #12]

  /* Return Tx FIFO free level */
  return FreeLevel;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b087      	sub	sp, #28
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002fc6:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002fc8:	7dfb      	ldrb	r3, [r7, #23]
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d003      	beq.n	8002fd6 <HAL_FDCAN_ActivateNotification+0x22>
 8002fce:	7dfb      	ldrb	r3, [r7, #23]
 8002fd0:	2b02      	cmp	r3, #2
 8002fd2:	f040 80c8 	bne.w	8003166 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fdc:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002fde:	68bb      	ldr	r3, [r7, #8]
 8002fe0:	f003 0307 	and.w	r3, r3, #7
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d004      	beq.n	8002ff2 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	f003 0301 	and.w	r3, r3, #1
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d03b      	beq.n	800306a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d004      	beq.n	8003006 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	f003 0302 	and.w	r3, r3, #2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d031      	beq.n	800306a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 800300c:	2b00      	cmp	r3, #0
 800300e:	d004      	beq.n	800301a <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f003 0304 	and.w	r3, r3, #4
 8003016:	2b00      	cmp	r3, #0
 8003018:	d027      	beq.n	800306a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8003020:	2b00      	cmp	r3, #0
 8003022:	d004      	beq.n	800302e <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	f003 0308 	and.w	r3, r3, #8
 800302a:	2b00      	cmp	r3, #0
 800302c:	d01d      	beq.n	800306a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 800302e:	68bb      	ldr	r3, [r7, #8]
 8003030:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8003034:	2b00      	cmp	r3, #0
 8003036:	d004      	beq.n	8003042 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	f003 0310 	and.w	r3, r3, #16
 800303e:	2b00      	cmp	r3, #0
 8003040:	d013      	beq.n	800306a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8003048:	2b00      	cmp	r3, #0
 800304a:	d004      	beq.n	8003056 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	f003 0320 	and.w	r3, r3, #32
 8003052:	2b00      	cmp	r3, #0
 8003054:	d009      	beq.n	800306a <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00c      	beq.n	800307a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8003060:	693b      	ldr	r3, [r7, #16]
 8003062:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003066:	2b00      	cmp	r3, #0
 8003068:	d107      	bne.n	800307a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0201 	orr.w	r2, r2, #1
 8003078:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	f003 0307 	and.w	r3, r3, #7
 8003080:	2b00      	cmp	r3, #0
 8003082:	d004      	beq.n	800308e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b00      	cmp	r3, #0
 800308c:	d13b      	bne.n	8003106 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8003094:	2b00      	cmp	r3, #0
 8003096:	d004      	beq.n	80030a2 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d131      	bne.n	8003106 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d004      	beq.n	80030b6 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	f003 0304 	and.w	r3, r3, #4
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d127      	bne.n	8003106 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80030b6:	68bb      	ldr	r3, [r7, #8]
 80030b8:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d004      	beq.n	80030ca <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	f003 0308 	and.w	r3, r3, #8
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d11d      	bne.n	8003106 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d004      	beq.n	80030de <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80030d4:	693b      	ldr	r3, [r7, #16]
 80030d6:	f003 0310 	and.w	r3, r3, #16
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d113      	bne.n	8003106 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80030de:	68bb      	ldr	r3, [r7, #8]
 80030e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d004      	beq.n	80030f2 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80030e8:	693b      	ldr	r3, [r7, #16]
 80030ea:	f003 0320 	and.w	r3, r3, #32
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d109      	bne.n	8003106 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00c      	beq.n	8003116 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80030fc:	693b      	ldr	r3, [r7, #16]
 80030fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003102:	2b00      	cmp	r3, #0
 8003104:	d007      	beq.n	8003116 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f042 0202 	orr.w	r2, r2, #2
 8003114:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800311c:	2b00      	cmp	r3, #0
 800311e:	d009      	beq.n	8003134 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	687a      	ldr	r2, [r7, #4]
 800312e:	430a      	orrs	r2, r1
 8003130:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800313a:	2b00      	cmp	r3, #0
 800313c:	d009      	beq.n	8003152 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	687a      	ldr	r2, [r7, #4]
 800314c:	430a      	orrs	r2, r1
 800314e:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68ba      	ldr	r2, [r7, #8]
 800315e:	430a      	orrs	r2, r1
 8003160:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8003162:	2300      	movs	r3, #0
 8003164:	e006      	b.n	8003174 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800316a:	f043 0202 	orr.w	r2, r3, #2
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
  }
}
 8003174:	4618      	mov	r0, r3
 8003176:	371c      	adds	r7, #28
 8003178:	46bd      	mov	sp, r7
 800317a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317e:	4770      	bx	lr

08003180 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003180:	b480      	push	{r7}
 8003182:	b085      	sub	sp, #20
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003188:	4b27      	ldr	r3, [pc, #156]	@ (8003228 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800318a:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	68ba      	ldr	r2, [r7, #8]
 8003190:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800319a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031a2:	041a      	lsls	r2, r3, #16
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031c0:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80031c8:	061a      	lsls	r2, r3, #24
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80031fc:	68bb      	ldr	r3, [r7, #8]
 80031fe:	60fb      	str	r3, [r7, #12]
 8003200:	e005      	b.n	800320e <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2200      	movs	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	3304      	adds	r3, #4
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	429a      	cmp	r2, r3
 8003218:	d3f3      	bcc.n	8003202 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800321a:	bf00      	nop
 800321c:	bf00      	nop
 800321e:	3714      	adds	r7, #20
 8003220:	46bd      	mov	sp, r7
 8003222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003226:	4770      	bx	lr
 8003228:	4000ac00 	.word	0x4000ac00

0800322c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800322c:	b480      	push	{r7}
 800322e:	b089      	sub	sp, #36	@ 0x24
 8003230:	af00      	add	r7, sp, #0
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	607a      	str	r2, [r7, #4]
 8003238:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d10a      	bne.n	8003258 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003246:	68bb      	ldr	r3, [r7, #8]
 8003248:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800324a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800324c:	68bb      	ldr	r3, [r7, #8]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003252:	4313      	orrs	r3, r2
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	e00a      	b.n	800326e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003258:	68bb      	ldr	r3, [r7, #8]
 800325a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003260:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003266:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003268:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800326c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003278:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800327e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003284:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800328c:	4313      	orrs	r3, r2
 800328e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	4613      	mov	r3, r2
 8003298:	00db      	lsls	r3, r3, #3
 800329a:	4413      	add	r3, r2
 800329c:	00db      	lsls	r3, r3, #3
 800329e:	440b      	add	r3, r1
 80032a0:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	69fa      	ldr	r2, [r7, #28]
 80032a6:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	3304      	adds	r3, #4
 80032ac:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80032ae:	69bb      	ldr	r3, [r7, #24]
 80032b0:	693a      	ldr	r2, [r7, #16]
 80032b2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	3304      	adds	r3, #4
 80032b8:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80032ba:	2300      	movs	r3, #0
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	e020      	b.n	8003302 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	3303      	adds	r3, #3
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	4413      	add	r3, r2
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	3302      	adds	r3, #2
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	440b      	add	r3, r1
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80032d8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	3301      	adds	r3, #1
 80032de:	6879      	ldr	r1, [r7, #4]
 80032e0:	440b      	add	r3, r1
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80032e6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	440a      	add	r2, r1
 80032ee:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80032f0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80032f6:	69bb      	ldr	r3, [r7, #24]
 80032f8:	3304      	adds	r3, #4
 80032fa:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	3304      	adds	r3, #4
 8003300:	617b      	str	r3, [r7, #20]
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	4a06      	ldr	r2, [pc, #24]	@ (8003320 <FDCAN_CopyMessageToRAM+0xf4>)
 8003308:	5cd3      	ldrb	r3, [r2, r3]
 800330a:	461a      	mov	r2, r3
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	4293      	cmp	r3, r2
 8003310:	d3d6      	bcc.n	80032c0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8003312:	bf00      	nop
 8003314:	bf00      	nop
 8003316:	3724      	adds	r7, #36	@ 0x24
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr
 8003320:	0800b220 	.word	0x0800b220

08003324 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8003324:	b480      	push	{r7}
 8003326:	b089      	sub	sp, #36	@ 0x24
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003336:	e1ba      	b.n	80036ae <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	2101      	movs	r1, #1
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	fa01 f303 	lsl.w	r3, r1, r3
 8003344:	4013      	ands	r3, r2
 8003346:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2b00      	cmp	r3, #0
 8003350:	f000 81aa 	beq.w	80036a8 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	4a55      	ldr	r2, [pc, #340]	@ (80034ac <HAL_GPIO_Init+0x188>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d15d      	bne.n	8003418 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8003362:	2201      	movs	r2, #1
 8003364:	697b      	ldr	r3, [r7, #20]
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	69fa      	ldr	r2, [r7, #28]
 800336e:	4013      	ands	r3, r2
 8003370:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f003 0201 	and.w	r2, r3, #1
 800337a:	697b      	ldr	r3, [r7, #20]
 800337c:	fa02 f303 	lsl.w	r3, r2, r3
 8003380:	69fa      	ldr	r2, [r7, #28]
 8003382:	4313      	orrs	r3, r2
 8003384:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	69fa      	ldr	r2, [r7, #28]
 800338a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 800338c:	4a48      	ldr	r2, [pc, #288]	@ (80034b0 <HAL_GPIO_Init+0x18c>)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003394:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8003396:	4a46      	ldr	r2, [pc, #280]	@ (80034b0 <HAL_GPIO_Init+0x18c>)
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	00db      	lsls	r3, r3, #3
 800339c:	4413      	add	r3, r2
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	08da      	lsrs	r2, r3, #3
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	3208      	adds	r2, #8
 80033aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033ae:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 80033b0:	69bb      	ldr	r3, [r7, #24]
 80033b2:	f003 0307 	and.w	r3, r3, #7
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	220f      	movs	r2, #15
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	43db      	mvns	r3, r3
 80033c0:	69fa      	ldr	r2, [r7, #28]
 80033c2:	4013      	ands	r3, r2
 80033c4:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80033c6:	69bb      	ldr	r3, [r7, #24]
 80033c8:	f003 0307 	and.w	r3, r3, #7
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	220b      	movs	r2, #11
 80033d0:	fa02 f303 	lsl.w	r3, r2, r3
 80033d4:	69fa      	ldr	r2, [r7, #28]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80033da:	69bb      	ldr	r3, [r7, #24]
 80033dc:	08da      	lsrs	r2, r3, #3
 80033de:	693b      	ldr	r3, [r7, #16]
 80033e0:	3208      	adds	r2, #8
 80033e2:	69f9      	ldr	r1, [r7, #28]
 80033e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80033ee:	69bb      	ldr	r3, [r7, #24]
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	2203      	movs	r2, #3
 80033f4:	fa02 f303 	lsl.w	r3, r2, r3
 80033f8:	43db      	mvns	r3, r3
 80033fa:	69fa      	ldr	r2, [r7, #28]
 80033fc:	4013      	ands	r3, r2
 80033fe:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8003400:	69bb      	ldr	r3, [r7, #24]
 8003402:	005b      	lsls	r3, r3, #1
 8003404:	2202      	movs	r2, #2
 8003406:	fa02 f303 	lsl.w	r3, r2, r3
 800340a:	69fa      	ldr	r2, [r7, #28]
 800340c:	4313      	orrs	r3, r2
 800340e:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	69fa      	ldr	r2, [r7, #28]
 8003414:	601a      	str	r2, [r3, #0]
 8003416:	e067      	b.n	80034e8 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	2b02      	cmp	r3, #2
 800341e:	d003      	beq.n	8003428 <HAL_GPIO_Init+0x104>
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	2b12      	cmp	r3, #18
 8003426:	d145      	bne.n	80034b4 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	08da      	lsrs	r2, r3, #3
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3208      	adds	r2, #8
 8003430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003434:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	f003 0307 	and.w	r3, r3, #7
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	220f      	movs	r2, #15
 8003440:	fa02 f303 	lsl.w	r3, r2, r3
 8003444:	43db      	mvns	r3, r3
 8003446:	69fa      	ldr	r2, [r7, #28]
 8003448:	4013      	ands	r3, r2
 800344a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	691b      	ldr	r3, [r3, #16]
 8003450:	f003 020f 	and.w	r2, r3, #15
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f003 0307 	and.w	r3, r3, #7
 800345a:	009b      	lsls	r3, r3, #2
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	69fa      	ldr	r2, [r7, #28]
 8003462:	4313      	orrs	r3, r2
 8003464:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	08da      	lsrs	r2, r3, #3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	3208      	adds	r2, #8
 800346e:	69f9      	ldr	r1, [r7, #28]
 8003470:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8003474:	693b      	ldr	r3, [r7, #16]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	005b      	lsls	r3, r3, #1
 800347e:	2203      	movs	r2, #3
 8003480:	fa02 f303 	lsl.w	r3, r2, r3
 8003484:	43db      	mvns	r3, r3
 8003486:	69fa      	ldr	r2, [r7, #28]
 8003488:	4013      	ands	r3, r2
 800348a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	f003 0203 	and.w	r2, r3, #3
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	fa02 f303 	lsl.w	r3, r2, r3
 800349c:	69fa      	ldr	r2, [r7, #28]
 800349e:	4313      	orrs	r3, r2
 80034a0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	69fa      	ldr	r2, [r7, #28]
 80034a6:	601a      	str	r2, [r3, #0]
 80034a8:	e01e      	b.n	80034e8 <HAL_GPIO_Init+0x1c4>
 80034aa:	bf00      	nop
 80034ac:	46020000 	.word	0x46020000
 80034b0:	0800b230 	.word	0x0800b230
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 80034b4:	693b      	ldr	r3, [r7, #16]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	005b      	lsls	r3, r3, #1
 80034be:	2203      	movs	r2, #3
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	43db      	mvns	r3, r3
 80034c6:	69fa      	ldr	r2, [r7, #28]
 80034c8:	4013      	ands	r3, r2
 80034ca:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	f003 0203 	and.w	r2, r3, #3
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	fa02 f303 	lsl.w	r3, r2, r3
 80034dc:	69fa      	ldr	r2, [r7, #28]
 80034de:	4313      	orrs	r3, r2
 80034e0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	69fa      	ldr	r2, [r7, #28]
 80034e6:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d00b      	beq.n	8003508 <HAL_GPIO_Init+0x1e4>
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	2b02      	cmp	r3, #2
 80034f6:	d007      	beq.n	8003508 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034fc:	2b11      	cmp	r3, #17
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	2b12      	cmp	r3, #18
 8003506:	d130      	bne.n	800356a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	2203      	movs	r2, #3
 8003514:	fa02 f303 	lsl.w	r3, r2, r3
 8003518:	43db      	mvns	r3, r3
 800351a:	69fa      	ldr	r2, [r7, #28]
 800351c:	4013      	ands	r3, r2
 800351e:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	69bb      	ldr	r3, [r7, #24]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	fa02 f303 	lsl.w	r3, r2, r3
 800352c:	69fa      	ldr	r2, [r7, #28]
 800352e:	4313      	orrs	r3, r2
 8003530:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8003532:	693b      	ldr	r3, [r7, #16]
 8003534:	69fa      	ldr	r2, [r7, #28]
 8003536:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800353e:	2201      	movs	r2, #1
 8003540:	69bb      	ldr	r3, [r7, #24]
 8003542:	fa02 f303 	lsl.w	r3, r2, r3
 8003546:	43db      	mvns	r3, r3
 8003548:	69fa      	ldr	r2, [r7, #28]
 800354a:	4013      	ands	r3, r2
 800354c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	091b      	lsrs	r3, r3, #4
 8003554:	f003 0201 	and.w	r2, r3, #1
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	fa02 f303 	lsl.w	r3, r2, r3
 800355e:	69fa      	ldr	r2, [r7, #28]
 8003560:	4313      	orrs	r3, r2
 8003562:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8003564:	693b      	ldr	r3, [r7, #16]
 8003566:	69fa      	ldr	r2, [r7, #28]
 8003568:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	2b03      	cmp	r3, #3
 8003570:	d017      	beq.n	80035a2 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	68db      	ldr	r3, [r3, #12]
 8003576:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8003578:	69bb      	ldr	r3, [r7, #24]
 800357a:	005b      	lsls	r3, r3, #1
 800357c:	2203      	movs	r2, #3
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	43db      	mvns	r3, r3
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	4013      	ands	r3, r2
 8003588:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	689a      	ldr	r2, [r3, #8]
 800358e:	69bb      	ldr	r3, [r7, #24]
 8003590:	005b      	lsls	r3, r3, #1
 8003592:	fa02 f303 	lsl.w	r3, r2, r3
 8003596:	69fa      	ldr	r2, [r7, #28]
 8003598:	4313      	orrs	r3, r2
 800359a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	69fa      	ldr	r2, [r7, #28]
 80035a0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d07c      	beq.n	80036a8 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80035ae:	4a47      	ldr	r2, [pc, #284]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	089b      	lsrs	r3, r3, #2
 80035b4:	3318      	adds	r3, #24
 80035b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ba:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80035bc:	697b      	ldr	r3, [r7, #20]
 80035be:	f003 0303 	and.w	r3, r3, #3
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	220f      	movs	r2, #15
 80035c6:	fa02 f303 	lsl.w	r3, r2, r3
 80035ca:	43db      	mvns	r3, r3
 80035cc:	69fa      	ldr	r2, [r7, #28]
 80035ce:	4013      	ands	r3, r2
 80035d0:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	0a9a      	lsrs	r2, r3, #10
 80035d6:	4b3e      	ldr	r3, [pc, #248]	@ (80036d0 <HAL_GPIO_Init+0x3ac>)
 80035d8:	4013      	ands	r3, r2
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	f002 0203 	and.w	r2, r2, #3
 80035e0:	00d2      	lsls	r2, r2, #3
 80035e2:	4093      	lsls	r3, r2
 80035e4:	69fa      	ldr	r2, [r7, #28]
 80035e6:	4313      	orrs	r3, r2
 80035e8:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80035ea:	4938      	ldr	r1, [pc, #224]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	089b      	lsrs	r3, r3, #2
 80035f0:	3318      	adds	r3, #24
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80035f8:	4b34      	ldr	r3, [pc, #208]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	43db      	mvns	r3, r3
 8003602:	69fa      	ldr	r2, [r7, #28]
 8003604:	4013      	ands	r3, r2
 8003606:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d003      	beq.n	800361c <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 8003614:	69fa      	ldr	r2, [r7, #28]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4313      	orrs	r3, r2
 800361a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 800361c:	4a2b      	ldr	r2, [pc, #172]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8003622:	4b2a      	ldr	r3, [pc, #168]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	43db      	mvns	r3, r3
 800362c:	69fa      	ldr	r2, [r7, #28]
 800362e:	4013      	ands	r3, r2
 8003630:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d003      	beq.n	8003646 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800363e:	69fa      	ldr	r2, [r7, #28]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4313      	orrs	r3, r2
 8003644:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8003646:	4a21      	ldr	r2, [pc, #132]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800364c:	4b1f      	ldr	r3, [pc, #124]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 800364e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003652:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	43db      	mvns	r3, r3
 8003658:	69fa      	ldr	r2, [r7, #28]
 800365a:	4013      	ands	r3, r2
 800365c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d003      	beq.n	8003672 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 800366a:	69fa      	ldr	r2, [r7, #28]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4313      	orrs	r3, r2
 8003670:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8003672:	4a16      	ldr	r2, [pc, #88]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800367a:	4b14      	ldr	r3, [pc, #80]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 800367c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003680:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	43db      	mvns	r3, r3
 8003686:	69fa      	ldr	r2, [r7, #28]
 8003688:	4013      	ands	r3, r2
 800368a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d003      	beq.n	80036a0 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8003698:	69fa      	ldr	r2, [r7, #28]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	4313      	orrs	r3, r2
 800369e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 80036a0:	4a0a      	ldr	r2, [pc, #40]	@ (80036cc <HAL_GPIO_Init+0x3a8>)
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	3301      	adds	r3, #1
 80036ac:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	681a      	ldr	r2, [r3, #0]
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	fa22 f303 	lsr.w	r3, r2, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f47f ae3d 	bne.w	8003338 <HAL_GPIO_Init+0x14>
  }
}
 80036be:	bf00      	nop
 80036c0:	bf00      	nop
 80036c2:	3724      	adds	r7, #36	@ 0x24
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr
 80036cc:	46022000 	.word	0x46022000
 80036d0:	002f7f7f 	.word	0x002f7f7f

080036d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b083      	sub	sp, #12
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	807b      	strh	r3, [r7, #2]
 80036e0:	4613      	mov	r3, r2
 80036e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036e4:	787b      	ldrb	r3, [r7, #1]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d003      	beq.n	80036f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036ea:	887a      	ldrh	r2, [r7, #2]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80036f0:	e002      	b.n	80036f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80036f2:	887a      	ldrh	r2, [r7, #2]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003704:	b480      	push	{r7}
 8003706:	b085      	sub	sp, #20
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	460b      	mov	r3, r1
 800370e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	695b      	ldr	r3, [r3, #20]
 8003714:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003716:	887a      	ldrh	r2, [r7, #2]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	4013      	ands	r3, r2
 800371c:	041a      	lsls	r2, r3, #16
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	43d9      	mvns	r1, r3
 8003722:	887b      	ldrh	r3, [r7, #2]
 8003724:	400b      	ands	r3, r1
 8003726:	431a      	orrs	r2, r3
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	619a      	str	r2, [r3, #24]
}
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr

08003738 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b082      	sub	sp, #8
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2b00      	cmp	r3, #0
 8003744:	d101      	bne.n	800374a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003746:	2301      	movs	r3, #1
 8003748:	e08d      	b.n	8003866 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003750:	b2db      	uxtb	r3, r3
 8003752:	2b00      	cmp	r3, #0
 8003754:	d106      	bne.n	8003764 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f7fe f81a 	bl	8001798 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2224      	movs	r2, #36	@ 0x24
 8003768:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681a      	ldr	r2, [r3, #0]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0201 	bic.w	r2, r2, #1
 800377a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685a      	ldr	r2, [r3, #4]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003788:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003798:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	68db      	ldr	r3, [r3, #12]
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d107      	bne.n	80037b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80037ae:	609a      	str	r2, [r3, #8]
 80037b0:	e006      	b.n	80037c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	689a      	ldr	r2, [r3, #8]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80037be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	68db      	ldr	r3, [r3, #12]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d108      	bne.n	80037da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	685a      	ldr	r2, [r3, #4]
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80037d6:	605a      	str	r2, [r3, #4]
 80037d8:	e007      	b.n	80037ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	685a      	ldr	r2, [r3, #4]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80037e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80037f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	68da      	ldr	r2, [r3, #12]
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800380c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	691a      	ldr	r2, [r3, #16]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	699b      	ldr	r3, [r3, #24]
 800381e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	430a      	orrs	r2, r1
 8003826:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	69d9      	ldr	r1, [r3, #28]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6a1a      	ldr	r2, [r3, #32]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}

0800386e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800386e:	b480      	push	{r7}
 8003870:	b083      	sub	sp, #12
 8003872:	af00      	add	r7, sp, #0
 8003874:	6078      	str	r0, [r7, #4]
 8003876:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b20      	cmp	r3, #32
 8003882:	d138      	bne.n	80038f6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800388a:	2b01      	cmp	r3, #1
 800388c:	d101      	bne.n	8003892 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800388e:	2302      	movs	r3, #2
 8003890:	e032      	b.n	80038f8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2201      	movs	r2, #1
 8003896:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	2224      	movs	r2, #36	@ 0x24
 800389e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0201 	bic.w	r2, r2, #1
 80038b0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	681a      	ldr	r2, [r3, #0]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80038c0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	6819      	ldr	r1, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	683a      	ldr	r2, [r7, #0]
 80038ce:	430a      	orrs	r2, r1
 80038d0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f042 0201 	orr.w	r2, r2, #1
 80038e0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2220      	movs	r2, #32
 80038e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80038f2:	2300      	movs	r3, #0
 80038f4:	e000      	b.n	80038f8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038f6:	2302      	movs	r3, #2
  }
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003914:	b2db      	uxtb	r3, r3
 8003916:	2b20      	cmp	r3, #32
 8003918:	d139      	bne.n	800398e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003920:	2b01      	cmp	r3, #1
 8003922:	d101      	bne.n	8003928 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003924:	2302      	movs	r3, #2
 8003926:	e033      	b.n	8003990 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2224      	movs	r2, #36	@ 0x24
 8003934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f022 0201 	bic.w	r2, r2, #1
 8003946:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003956:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	4313      	orrs	r3, r2
 8003960:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68fa      	ldr	r2, [r7, #12]
 8003968:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f042 0201 	orr.w	r2, r2, #1
 8003978:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2220      	movs	r2, #32
 800397e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800398a:	2300      	movs	r3, #0
 800398c:	e000      	b.n	8003990 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800398e:	2302      	movs	r3, #2
  }
}
 8003990:	4618      	mov	r0, r3
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399a:	4770      	bx	lr

0800399c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039a4:	2300      	movs	r3, #0
 80039a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80039a8:	4b0b      	ldr	r3, [pc, #44]	@ (80039d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f003 0301 	and.w	r3, r3, #1
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d002      	beq.n	80039ba <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	73fb      	strb	r3, [r7, #15]
 80039b8:	e007      	b.n	80039ca <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80039ba:	4b07      	ldr	r3, [pc, #28]	@ (80039d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f023 0204 	bic.w	r2, r3, #4
 80039c2:	4905      	ldr	r1, [pc, #20]	@ (80039d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	4313      	orrs	r3, r2
 80039c8:	600b      	str	r3, [r1, #0]
  }

  return status;
 80039ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3714      	adds	r7, #20
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr
 80039d8:	40030400 	.word	0x40030400

080039dc <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80039dc:	b480      	push	{r7}
 80039de:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80039e0:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <HAL_ICACHE_Enable+0x1c>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a04      	ldr	r2, [pc, #16]	@ (80039f8 <HAL_ICACHE_Enable+0x1c>)
 80039e6:	f043 0301 	orr.w	r3, r3, #1
 80039ea:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr
 80039f8:	40030400 	.word	0x40030400

080039fc <HAL_MDF_Init>:
  *         in the MDF_InitTypeDef structure and initialize the associated handle.
  * @param  hmdf MDF handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_MDF_Init(MDF_HandleTypeDef *hmdf)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b084      	sub	sp, #16
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a04:	2300      	movs	r3, #0
 8003a06:	73fb      	strb	r3, [r7, #15]

  /* Check MDF handle */
  if (hmdf == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d102      	bne.n	8003a14 <HAL_MDF_Init+0x18>
  {
    status = HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	73fb      	strb	r3, [r7, #15]
 8003a12:	e141      	b.n	8003c98 <HAL_MDF_Init+0x29c>
    assert_param(IS_MDF_ALL_INSTANCE(hmdf->Instance));
    assert_param(IS_MDF_FILTER_BITSTREAM(hmdf->Init.FilterBistream));
    assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.SerialInterface.Activation));

    /* Check that instance has not been already initialized */
    if (a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] != NULL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f000 f947 	bl	8003cac <MDF_GetHandleNumberFromInstance>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	4a86      	ldr	r2, [pc, #536]	@ (8003c3c <HAL_MDF_Init+0x240>)
 8003a22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d002      	beq.n	8003a30 <HAL_MDF_Init+0x34>
    {
      status = HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	73fb      	strb	r3, [r7, #15]
 8003a2e:	e133      	b.n	8003c98 <HAL_MDF_Init+0x29c>
        hmdf->MspInitCallback = HAL_MDF_MspInit;
      }
      hmdf->MspInitCallback(hmdf);
#else /* USE_HAL_MDF_REGISTER_CALLBACKS */
      /* Call MDF MSP init function */
      HAL_MDF_MspInit(hmdf);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7fd fddd 	bl	80015f0 <HAL_MDF_MspInit>
#endif /* USE_HAL_MDF_REGISTER_CALLBACKS */

      /* Configure common parameters only for first MDF or ADF instance */
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8003a36:	4b82      	ldr	r3, [pc, #520]	@ (8003c40 <HAL_MDF_Init+0x244>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d11d      	bne.n	8003a7a <HAL_MDF_Init+0x7e>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a80      	ldr	r2, [pc, #512]	@ (8003c44 <HAL_MDF_Init+0x248>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d023      	beq.n	8003a90 <HAL_MDF_Init+0x94>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	4a7e      	ldr	r2, [pc, #504]	@ (8003c48 <HAL_MDF_Init+0x24c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d01e      	beq.n	8003a90 <HAL_MDF_Init+0x94>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	4a7d      	ldr	r2, [pc, #500]	@ (8003c4c <HAL_MDF_Init+0x250>)
 8003a58:	4293      	cmp	r3, r2
 8003a5a:	d019      	beq.n	8003a90 <HAL_MDF_Init+0x94>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a7b      	ldr	r2, [pc, #492]	@ (8003c50 <HAL_MDF_Init+0x254>)
 8003a62:	4293      	cmp	r3, r2
 8003a64:	d014      	beq.n	8003a90 <HAL_MDF_Init+0x94>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4a7a      	ldr	r2, [pc, #488]	@ (8003c54 <HAL_MDF_Init+0x258>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d00f      	beq.n	8003a90 <HAL_MDF_Init+0x94>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	4a78      	ldr	r2, [pc, #480]	@ (8003c58 <HAL_MDF_Init+0x25c>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d00a      	beq.n	8003a90 <HAL_MDF_Init+0x94>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8003a7a:	4b78      	ldr	r3, [pc, #480]	@ (8003c5c <HAL_MDF_Init+0x260>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
      if (((v_mdf1InstanceCounter == 0U) && IS_MDF_INSTANCE(hmdf->Instance)) ||
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	f040 8090 	bne.w	8003ba4 <HAL_MDF_Init+0x1a8>
          ((v_adf1InstanceCounter == 0U) && IS_ADF_INSTANCE(hmdf->Instance)))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a75      	ldr	r2, [pc, #468]	@ (8003c60 <HAL_MDF_Init+0x264>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	f040 808a 	bne.w	8003ba4 <HAL_MDF_Init+0x1a8>
      {
        MDF_TypeDef *mdfBase;
        /* Get MDF base according instance */
        mdfBase = (IS_ADF_INSTANCE(hmdf->Instance)) ? ADF1 : MDF1;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a72      	ldr	r2, [pc, #456]	@ (8003c60 <HAL_MDF_Init+0x264>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d101      	bne.n	8003a9e <HAL_MDF_Init+0xa2>
 8003a9a:	4b72      	ldr	r3, [pc, #456]	@ (8003c64 <HAL_MDF_Init+0x268>)
 8003a9c:	e000      	b.n	8003aa0 <HAL_MDF_Init+0xa4>
 8003a9e:	4b72      	ldr	r3, [pc, #456]	@ (8003c68 <HAL_MDF_Init+0x26c>)
 8003aa0:	60bb      	str	r3, [r7, #8]

        /* Check clock generator status */
        if ((mdfBase->CKGCR & MDF_CKGCR_CCKACTIVE) != 0U)
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	da02      	bge.n	8003ab0 <HAL_MDF_Init+0xb4>
        {
          status = HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	73fb      	strb	r3, [r7, #15]
 8003aae:	e079      	b.n	8003ba4 <HAL_MDF_Init+0x1a8>
        }
        else
        {
          /* Configure number of interleaved filters for MDF instance */
          if (IS_MDF_INSTANCE(hmdf->Instance))
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a63      	ldr	r2, [pc, #396]	@ (8003c44 <HAL_MDF_Init+0x248>)
 8003ab6:	4293      	cmp	r3, r2
 8003ab8:	d018      	beq.n	8003aec <HAL_MDF_Init+0xf0>
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	4a62      	ldr	r2, [pc, #392]	@ (8003c48 <HAL_MDF_Init+0x24c>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d013      	beq.n	8003aec <HAL_MDF_Init+0xf0>
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a60      	ldr	r2, [pc, #384]	@ (8003c4c <HAL_MDF_Init+0x250>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d00e      	beq.n	8003aec <HAL_MDF_Init+0xf0>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	4a5f      	ldr	r2, [pc, #380]	@ (8003c50 <HAL_MDF_Init+0x254>)
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d009      	beq.n	8003aec <HAL_MDF_Init+0xf0>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a5d      	ldr	r2, [pc, #372]	@ (8003c54 <HAL_MDF_Init+0x258>)
 8003ade:	4293      	cmp	r3, r2
 8003ae0:	d004      	beq.n	8003aec <HAL_MDF_Init+0xf0>
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a5c      	ldr	r2, [pc, #368]	@ (8003c58 <HAL_MDF_Init+0x25c>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d10d      	bne.n	8003b08 <HAL_MDF_Init+0x10c>
          {
            assert_param(IS_MDF_INTERLEAVED_FILTERS(hmdf->Init.CommonParam.InterleavedFilters));
            mdfBase->GCR &= ~(MDF_GCR_ILVNB);
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	601a      	str	r2, [r3, #0]
            mdfBase->GCR |= (hmdf->Init.CommonParam.InterleavedFilters << MDF_GCR_ILVNB_Pos);
 8003af8:	68bb      	ldr	r3, [r7, #8]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	011b      	lsls	r3, r3, #4
 8003b02:	431a      	orrs	r2, r3
 8003b04:	68bb      	ldr	r3, [r7, #8]
 8003b06:	601a      	str	r2, [r3, #0]

          /* Configure processing clock divider, output clock divider,
             output clock pins and output clock generation trigger */
          assert_param(IS_MDF_PROC_CLOCK_DIVIDER(hmdf->Init.CommonParam.ProcClockDivider));
          assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Activation));
          mdfBase->CKGCR = 0U;
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	605a      	str	r2, [r3, #4]
          mdfBase->CKGCR |= ((hmdf->Init.CommonParam.ProcClockDivider - 1U) << MDF_CKGCR_PROCDIV_Pos);
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	685a      	ldr	r2, [r3, #4]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	3b01      	subs	r3, #1
 8003b18:	061b      	lsls	r3, r3, #24
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	68bb      	ldr	r3, [r7, #8]
 8003b1e:	605a      	str	r2, [r3, #4]
          if (hmdf->Init.CommonParam.OutputClock.Activation == ENABLE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	7b1b      	ldrb	r3, [r3, #12]
 8003b24:	2b01      	cmp	r3, #1
 8003b26:	d137      	bne.n	8003b98 <HAL_MDF_Init+0x19c>
          {
            assert_param(IS_MDF_OUTPUT_CLOCK_PINS(hmdf->Init.CommonParam.OutputClock.Pins));
            assert_param(IS_MDF_OUTPUT_CLOCK_DIVIDER(hmdf->Init.CommonParam.OutputClock.Divider));
            assert_param(IS_FUNCTIONAL_STATE(hmdf->Init.CommonParam.OutputClock.Trigger.Activation));
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003b28:	68bb      	ldr	r3, [r7, #8]
 8003b2a:	685a      	ldr	r2, [r3, #4]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	695b      	ldr	r3, [r3, #20]
 8003b30:	3b01      	subs	r3, #1
 8003b32:	0419      	lsls	r1, r3, #16
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	691b      	ldr	r3, [r3, #16]
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003b38:	4319      	orrs	r1, r3
                               (hmdf->Init.CommonParam.OutputClock.Pins >> 4U));
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	091b      	lsrs	r3, r3, #4
                               hmdf->Init.CommonParam.OutputClock.Pins |
 8003b40:	430b      	orrs	r3, r1
            mdfBase->CKGCR |= (((hmdf->Init.CommonParam.OutputClock.Divider - 1U) << MDF_CKGCR_CCKDIV_Pos) |
 8003b42:	431a      	orrs	r2, r3
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	605a      	str	r2, [r3, #4]
            if (hmdf->Init.CommonParam.OutputClock.Trigger.Activation == ENABLE)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	7e1b      	ldrb	r3, [r3, #24]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d123      	bne.n	8003b98 <HAL_MDF_Init+0x19c>
            {
              if (IS_MDF_INSTANCE(hmdf->Instance))
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a3b      	ldr	r2, [pc, #236]	@ (8003c44 <HAL_MDF_Init+0x248>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d012      	beq.n	8003b80 <HAL_MDF_Init+0x184>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4a3a      	ldr	r2, [pc, #232]	@ (8003c48 <HAL_MDF_Init+0x24c>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d00d      	beq.n	8003b80 <HAL_MDF_Init+0x184>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a38      	ldr	r2, [pc, #224]	@ (8003c4c <HAL_MDF_Init+0x250>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d008      	beq.n	8003b80 <HAL_MDF_Init+0x184>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a37      	ldr	r2, [pc, #220]	@ (8003c50 <HAL_MDF_Init+0x254>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d003      	beq.n	8003b80 <HAL_MDF_Init+0x184>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a35      	ldr	r2, [pc, #212]	@ (8003c54 <HAL_MDF_Init+0x258>)
 8003b7e:	4293      	cmp	r3, r2
              else /* ADF instance */
              {
                assert_param(IS_ADF_OUTPUT_CLOCK_TRIGGER_SOURCE(hmdf->Init.CommonParam.OutputClock.Trigger.Source));
              }
              assert_param(IS_MDF_OUTPUT_CLOCK_TRIGGER_EDGE(hmdf->Init.CommonParam.OutputClock.Trigger.Edge));
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	685a      	ldr	r2, [r3, #4]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	69d9      	ldr	r1, [r3, #28]
                                 hmdf->Init.CommonParam.OutputClock.Trigger.Edge |
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6a1b      	ldr	r3, [r3, #32]
              mdfBase->CKGCR |= (hmdf->Init.CommonParam.OutputClock.Trigger.Source |
 8003b8c:	430b      	orrs	r3, r1
 8003b8e:	4313      	orrs	r3, r2
 8003b90:	f043 0210 	orr.w	r2, r3, #16
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	605a      	str	r2, [r3, #4]
                                 MDF_CKGCR_CKGMOD);
            }
          }

          /* Activate clock generator */
          mdfBase->CKGCR |= MDF_CKGCR_CKDEN;
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	f043 0201 	orr.w	r2, r3, #1
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	605a      	str	r2, [r3, #4]
        }
      }

      /* Configure serial interface */
      if ((status == HAL_OK) && (hmdf->Init.SerialInterface.Activation == ENABLE))
 8003ba4:	7bfb      	ldrb	r3, [r7, #15]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d128      	bne.n	8003bfc <HAL_MDF_Init+0x200>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d123      	bne.n	8003bfc <HAL_MDF_Init+0x200>
      {
        /* Check serial interface status */
        if ((hmdf->Instance->SITFCR & MDF_SITFCR_SITFACTIVE) != 0U)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	da02      	bge.n	8003bc4 <HAL_MDF_Init+0x1c8>
        {
          status = HAL_ERROR;
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	73fb      	strb	r3, [r7, #15]
 8003bc2:	e01b      	b.n	8003bfc <HAL_MDF_Init+0x200>
        {
          /* Configure mode, clock source and threshold */
          assert_param(IS_MDF_SITF_MODE(hmdf->Init.SerialInterface.Mode));
          assert_param(IS_MDF_SITF_CLOCK_SOURCE(hmdf->Init.SerialInterface.ClockSource));
          assert_param(IS_MDF_SITF_THRESHOLD(hmdf->Init.SerialInterface.Threshold));
          hmdf->Instance->SITFCR = 0U;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	6819      	ldr	r1, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd6:	021a      	lsls	r2, r3, #8
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003bdc:	431a      	orrs	r2, r3
                                     hmdf->Init.SerialInterface.Mode | hmdf->Init.SerialInterface.ClockSource);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003be2:	431a      	orrs	r2, r3
          hmdf->Instance->SITFCR |= ((hmdf->Init.SerialInterface.Threshold << MDF_SITFCR_STH_Pos) |
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	430a      	orrs	r2, r1
 8003bea:	601a      	str	r2, [r3, #0]

          /* Activate serial interface */
          hmdf->Instance->SITFCR |= MDF_SITFCR_SITFEN;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f042 0201 	orr.w	r2, r2, #1
 8003bfa:	601a      	str	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 8003bfc:	7bfb      	ldrb	r3, [r7, #15]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d14a      	bne.n	8003c98 <HAL_MDF_Init+0x29c>
      {
        /* Configure filter bitstream */
        hmdf->Instance->BSMXCR &= ~(MDF_BSMXCR_BSSEL);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	685a      	ldr	r2, [r3, #4]
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f022 021f 	bic.w	r2, r2, #31
 8003c10:	605a      	str	r2, [r3, #4]
        hmdf->Instance->BSMXCR |= hmdf->Init.FilterBistream;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	6859      	ldr	r1, [r3, #4]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	605a      	str	r2, [r3, #4]

        /* Update instance counter and table */
        if (IS_ADF_INSTANCE(hmdf->Instance))
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a0d      	ldr	r2, [pc, #52]	@ (8003c60 <HAL_MDF_Init+0x264>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d11e      	bne.n	8003c6c <HAL_MDF_Init+0x270>
        {
          v_adf1InstanceCounter++;
 8003c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c5c <HAL_MDF_Init+0x260>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	3301      	adds	r3, #1
 8003c34:	4a09      	ldr	r2, [pc, #36]	@ (8003c5c <HAL_MDF_Init+0x260>)
 8003c36:	6013      	str	r3, [r2, #0]
 8003c38:	e01d      	b.n	8003c76 <HAL_MDF_Init+0x27a>
 8003c3a:	bf00      	nop
 8003c3c:	20000970 	.word	0x20000970
 8003c40:	20000968 	.word	0x20000968
 8003c44:	40025080 	.word	0x40025080
 8003c48:	40025100 	.word	0x40025100
 8003c4c:	40025180 	.word	0x40025180
 8003c50:	40025200 	.word	0x40025200
 8003c54:	40025280 	.word	0x40025280
 8003c58:	40025300 	.word	0x40025300
 8003c5c:	2000096c 	.word	0x2000096c
 8003c60:	46024080 	.word	0x46024080
 8003c64:	46024000 	.word	0x46024000
 8003c68:	40025000 	.word	0x40025000
        }
        else /* MDF instance */
        {
          v_mdf1InstanceCounter++;
 8003c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8003ca4 <HAL_MDF_Init+0x2a8>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3301      	adds	r3, #1
 8003c72:	4a0c      	ldr	r2, [pc, #48]	@ (8003ca4 <HAL_MDF_Init+0x2a8>)
 8003c74:	6013      	str	r3, [r2, #0]
        }
        a_mdfHandle[MDF_GetHandleNumberFromInstance(hmdf->Instance)] = hmdf;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f000 f816 	bl	8003cac <MDF_GetHandleNumberFromInstance>
 8003c80:	4602      	mov	r2, r0
 8003c82:	4909      	ldr	r1, [pc, #36]	@ (8003ca8 <HAL_MDF_Init+0x2ac>)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

        /* Update error code and state */
        hmdf->ErrorCode = MDF_ERROR_NONE;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	641a      	str	r2, [r3, #64]	@ 0x40
        hmdf->State     = HAL_MDF_STATE_READY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2201      	movs	r2, #1
 8003c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      }
    }
  }

  /* Return function status */
  return status;
 8003c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	20000968 	.word	0x20000968
 8003ca8:	20000970 	.word	0x20000970

08003cac <MDF_GetHandleNumberFromInstance>:
  * @brief  This function allows to get the handle number from instance.
  * @param  pInstance MDF instance.
  * @retval Instance number.
  */
static uint32_t MDF_GetHandleNumberFromInstance(const MDF_Filter_TypeDef *const pInstance)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b085      	sub	sp, #20
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t handle_number;

  /* Get handle number from instance */
  if (pInstance == MDF1_Filter0)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	4a19      	ldr	r2, [pc, #100]	@ (8003d1c <MDF_GetHandleNumberFromInstance+0x70>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d102      	bne.n	8003cc2 <MDF_GetHandleNumberFromInstance+0x16>
  {
    handle_number = 0U;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	60fb      	str	r3, [r7, #12]
 8003cc0:	e024      	b.n	8003d0c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter1)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	4a16      	ldr	r2, [pc, #88]	@ (8003d20 <MDF_GetHandleNumberFromInstance+0x74>)
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d102      	bne.n	8003cd0 <MDF_GetHandleNumberFromInstance+0x24>
  {
    handle_number = 1U;
 8003cca:	2301      	movs	r3, #1
 8003ccc:	60fb      	str	r3, [r7, #12]
 8003cce:	e01d      	b.n	8003d0c <MDF_GetHandleNumberFromInstance+0x60>
  }
#if !defined(STM32U535xx) && !defined(STM32U545xx)
  else if (pInstance == MDF1_Filter2)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a14      	ldr	r2, [pc, #80]	@ (8003d24 <MDF_GetHandleNumberFromInstance+0x78>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d102      	bne.n	8003cde <MDF_GetHandleNumberFromInstance+0x32>
  {
    handle_number = 2U;
 8003cd8:	2302      	movs	r3, #2
 8003cda:	60fb      	str	r3, [r7, #12]
 8003cdc:	e016      	b.n	8003d0c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter3)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4a11      	ldr	r2, [pc, #68]	@ (8003d28 <MDF_GetHandleNumberFromInstance+0x7c>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d102      	bne.n	8003cec <MDF_GetHandleNumberFromInstance+0x40>
  {
    handle_number = 3U;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	60fb      	str	r3, [r7, #12]
 8003cea:	e00f      	b.n	8003d0c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter4)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a0f      	ldr	r2, [pc, #60]	@ (8003d2c <MDF_GetHandleNumberFromInstance+0x80>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d102      	bne.n	8003cfa <MDF_GetHandleNumberFromInstance+0x4e>
  {
    handle_number = 4U;
 8003cf4:	2304      	movs	r3, #4
 8003cf6:	60fb      	str	r3, [r7, #12]
 8003cf8:	e008      	b.n	8003d0c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else if (pInstance == MDF1_Filter5)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	4a0c      	ldr	r2, [pc, #48]	@ (8003d30 <MDF_GetHandleNumberFromInstance+0x84>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d102      	bne.n	8003d08 <MDF_GetHandleNumberFromInstance+0x5c>
  {
    handle_number = 5U;
 8003d02:	2305      	movs	r3, #5
 8003d04:	60fb      	str	r3, [r7, #12]
 8003d06:	e001      	b.n	8003d0c <MDF_GetHandleNumberFromInstance+0x60>
  }
  else /* ADF1_Filter0 */
  {
    handle_number = 6U;
 8003d08:	2306      	movs	r3, #6
 8003d0a:	60fb      	str	r3, [r7, #12]
  {
    handle_number = 2U;
  }
#endif /* !defined(STM32U535xx) && !defined(STM32U545xx) */

  return handle_number;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3714      	adds	r7, #20
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	40025080 	.word	0x40025080
 8003d20:	40025100 	.word	0x40025100
 8003d24:	40025180 	.word	0x40025180
 8003d28:	40025200 	.word	0x40025200
 8003d2c:	40025280 	.word	0x40025280
 8003d30:	40025300 	.word	0x40025300

08003d34 <LL_DLYB_Enable>:
  * @param  DLYBx DLYB Instance
  * @retval None
  */

__STATIC_INLINE void LL_DLYB_Enable(DLYB_TypeDef *DLYBx)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b083      	sub	sp, #12
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  SET_BIT(DLYBx->CR, DLYB_CR_DEN);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f043 0201 	orr.w	r2, r3, #1
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	601a      	str	r2, [r3, #0]
}
 8003d48:	bf00      	nop
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af02      	add	r7, sp, #8
 8003d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003d60:	f7fe fb42 	bl	80023e8 <HAL_GetTick>
 8003d64:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d102      	bne.n	8003d72 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	73fb      	strb	r3, [r7, #15]
 8003d70:	e0a5      	b.n	8003ebe <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f040 809e 	bne.w	8003ebe <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7fd fd70 	bl	8001868 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003d88:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003d8c:	6878      	ldr	r0, [r7, #4]
 8003d8e:	f000 f912 	bl	8003fb6 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	689a      	ldr	r2, [r3, #8]
 8003d98:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec8 <HAL_OSPI_Init+0x174>)
 8003d9a:	4013      	ands	r3, r2
 8003d9c:	687a      	ldr	r2, [r7, #4]
 8003d9e:	68d1      	ldr	r1, [r2, #12]
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	6912      	ldr	r2, [r2, #16]
 8003da4:	3a01      	subs	r2, #1
 8003da6:	0412      	lsls	r2, r2, #16
 8003da8:	4311      	orrs	r1, r2
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	6952      	ldr	r2, [r2, #20]
 8003dae:	3a01      	subs	r2, #1
 8003db0:	0212      	lsls	r2, r2, #8
 8003db2:	4311      	orrs	r1, r2
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003db8:	4311      	orrs	r1, r2
 8003dba:	687a      	ldr	r2, [r7, #4]
 8003dbc:	69d2      	ldr	r2, [r2, #28]
 8003dbe:	4311      	orrs	r1, r2
 8003dc0:	687a      	ldr	r2, [r7, #4]
 8003dc2:	6812      	ldr	r2, [r2, #0]
 8003dc4:	430b      	orrs	r3, r1
 8003dc6:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a1a      	ldr	r2, [r3, #32]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de2:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	430a      	orrs	r2, r1
 8003dee:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003df8:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	021a      	lsls	r2, r3, #8
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	430a      	orrs	r2, r1
 8003e12:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	2120      	movs	r1, #32
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f000 fdcd 	bl	80049c0 <OSPI_WaitFlagStateUntilTimeout>
 8003e26:	4603      	mov	r3, r0
 8003e28:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003e2a:	7bfb      	ldrb	r3, [r7, #15]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d146      	bne.n	8003ebe <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e3e:	1e5a      	subs	r2, r3, #1
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	430a      	orrs	r2, r1
 8003e46:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DMM, hospi->Init.DualQuad);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003e66:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e72:	431a      	orrs	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	681a      	ldr	r2, [r3, #0]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f042 0201 	orr.w	r2, r2, #1
 8003e8c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	699b      	ldr	r3, [r3, #24]
 8003e92:	2b02      	cmp	r3, #2
 8003e94:	d107      	bne.n	8003ea6 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	689a      	ldr	r2, [r3, #8]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f042 0202 	orr.w	r2, r2, #2
 8003ea4:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003eae:	d103      	bne.n	8003eb8 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	651a      	str	r2, [r3, #80]	@ 0x50
 8003eb6:	e002      	b.n	8003ebe <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2202      	movs	r2, #2
 8003ebc:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}
 8003ec8:	f8e0c0f4 	.word	0xf8e0c0f4

08003ecc <HAL_OSPI_Abort>:
  * @brief  Abort the current transmission.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Abort(OSPI_HandleTypeDef *hospi)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b088      	sub	sp, #32
 8003ed0:	af02      	add	r7, sp, #8
 8003ed2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	75fb      	strb	r3, [r7, #23]
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8003ed8:	f7fe fa86 	bl	80023e8 <HAL_GetTick>
 8003edc:	6138      	str	r0, [r7, #16]

  /* Check if the state is in one of the busy or configured states */
  state = hospi->State;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ee2:	60fb      	str	r3, [r7, #12]
  if (((state & OSPI_BUSY_STATE_MASK) != 0U) || ((state & OSPI_CFG_STATE_MASK) != 0U))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f003 0308 	and.w	r3, r3, #8
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d104      	bne.n	8003ef8 <HAL_OSPI_Abort+0x2c>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d052      	beq.n	8003f9e <HAL_OSPI_Abort+0xd2>
  {
    /* Check if the DMA is enabled */
    if ((hospi->Instance->CR & OCTOSPI_CR_DMAEN) != 0U)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f003 0304 	and.w	r3, r3, #4
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d014      	beq.n	8003f30 <HAL_OSPI_Abort+0x64>
    {
      /* Disable the DMA transfer on the OctoSPI side */
      CLEAR_BIT(hospi->Instance->CR, OCTOSPI_CR_DMAEN);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0204 	bic.w	r2, r2, #4
 8003f14:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transfer on the DMA side */
      status = HAL_DMA_Abort(hospi->hdma);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f7fe fbfc 	bl	8002718 <HAL_DMA_Abort>
 8003f20:	4603      	mov	r3, r0
 8003f22:	75fb      	strb	r3, [r7, #23]
      if (status != HAL_OK)
 8003f24:	7dfb      	ldrb	r3, [r7, #23]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d002      	beq.n	8003f30 <HAL_OSPI_Abort+0x64>
      {
        hospi->ErrorCode = HAL_OSPI_ERROR_DMA;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2204      	movs	r2, #4
 8003f2e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }

    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	6a1b      	ldr	r3, [r3, #32]
 8003f36:	f003 0320 	and.w	r3, r3, #32
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d02b      	beq.n	8003f96 <HAL_OSPI_Abort+0xca>
    {
      /* Perform an abort of the OctoSPI */
      SET_BIT(hospi->Instance->CR, OCTOSPI_CR_ABORT);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	681a      	ldr	r2, [r3, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f042 0202 	orr.w	r2, r2, #2
 8003f4c:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, hospi->Timeout);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f52:	9300      	str	r3, [sp, #0]
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	2201      	movs	r2, #1
 8003f58:	2102      	movs	r1, #2
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 fd30 	bl	80049c0 <OSPI_WaitFlagStateUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8003f64:	7dfb      	ldrb	r3, [r7, #23]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d11f      	bne.n	8003faa <HAL_OSPI_Abort+0xde>
      {
        /* Clear transfer complete flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2202      	movs	r2, #2
 8003f70:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f76:	9300      	str	r3, [sp, #0]
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	2120      	movs	r1, #32
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fd1e 	bl	80049c0 <OSPI_WaitFlagStateUntilTimeout>
 8003f84:	4603      	mov	r3, r0
 8003f86:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8003f88:	7dfb      	ldrb	r3, [r7, #23]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10d      	bne.n	8003faa <HAL_OSPI_Abort+0xde>
        {
          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2202      	movs	r2, #2
 8003f92:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003f94:	e009      	b.n	8003faa <HAL_OSPI_Abort+0xde>
      }
    }
    else
    {
      /* Update state */
      hospi->State = HAL_OSPI_STATE_READY;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	2202      	movs	r2, #2
 8003f9a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003f9c:	e005      	b.n	8003faa <HAL_OSPI_Abort+0xde>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	75fb      	strb	r3, [r7, #23]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2210      	movs	r2, #16
 8003fa6:	655a      	str	r2, [r3, #84]	@ 0x54
 8003fa8:	e000      	b.n	8003fac <HAL_OSPI_Abort+0xe0>
    if (__HAL_OSPI_GET_FLAG(hospi, HAL_OSPI_FLAG_BUSY) != RESET)
 8003faa:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}

08003fb6 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003fb6:	b480      	push	{r7}
 8003fb8:	b083      	sub	sp, #12
 8003fba:	af00      	add	r7, sp, #0
 8003fbc:	6078      	str	r0, [r7, #4]
 8003fbe:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	683a      	ldr	r2, [r7, #0]
 8003fc4:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr

08003fd4 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b094      	sub	sp, #80	@ 0x50
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_DQS_PORT(cfg->DQSPort));
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));

  if (hospi->Instance == (OCTOSPI_TypeDef *)OCTOSPI1)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a9d      	ldr	r2, [pc, #628]	@ (8004268 <HAL_OSPIM_Config+0x294>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d105      	bne.n	8004002 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004000:	e004      	b.n	800400c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004002:	2301      	movs	r3, #1
 8004004:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8004006:	2300      	movs	r3, #0
 8004008:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800400c:	2300      	movs	r3, #0
 800400e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004012:	e01d      	b.n	8004050 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004014:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004018:	3301      	adds	r3, #1
 800401a:	b2d8      	uxtb	r0, r3
 800401c:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8004020:	f107 0114 	add.w	r1, r7, #20
 8004024:	4613      	mov	r3, r2
 8004026:	005b      	lsls	r3, r3, #1
 8004028:	4413      	add	r3, r2
 800402a:	00db      	lsls	r3, r3, #3
 800402c:	440b      	add	r3, r1
 800402e:	4619      	mov	r1, r3
 8004030:	f000 fd06 	bl	8004a40 <OSPIM_GetConfig>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d005      	beq.n	8004046 <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 800403a:	2301      	movs	r3, #1
 800403c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2208      	movs	r2, #8
 8004044:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004046:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800404a:	3301      	adds	r3, #1
 800404c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004050:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004054:	2b01      	cmp	r3, #1
 8004056:	d9dd      	bls.n	8004014 <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8004058:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800405c:	2b00      	cmp	r3, #0
 800405e:	f040 84a2 	bne.w	80049a6 <HAL_OSPIM_Config+0x9d2>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004062:	4b81      	ldr	r3, [pc, #516]	@ (8004268 <HAL_OSPIM_Config+0x294>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 0301 	and.w	r3, r3, #1
 800406a:	2b00      	cmp	r3, #0
 800406c:	d00b      	beq.n	8004086 <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 800406e:	4b7e      	ldr	r3, [pc, #504]	@ (8004268 <HAL_OSPIM_Config+0x294>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a7d      	ldr	r2, [pc, #500]	@ (8004268 <HAL_OSPIM_Config+0x294>)
 8004074:	f023 0301 	bic.w	r3, r3, #1
 8004078:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 800407a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800407e:	f043 0301 	orr.w	r3, r3, #1
 8004082:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004086:	4b79      	ldr	r3, [pc, #484]	@ (800426c <HAL_OSPIM_Config+0x298>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0301 	and.w	r3, r3, #1
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00b      	beq.n	80040aa <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004092:	4b76      	ldr	r3, [pc, #472]	@ (800426c <HAL_OSPIM_Config+0x298>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a75      	ldr	r2, [pc, #468]	@ (800426c <HAL_OSPIM_Config+0x298>)
 8004098:	f023 0301 	bic.w	r3, r3, #1
 800409c:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 800409e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80040a2:	f043 0302 	orr.w	r3, r3, #2
 80040a6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80040aa:	4971      	ldr	r1, [pc, #452]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 80040ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040ae:	4613      	mov	r3, r2
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	4413      	add	r3, r2
 80040b4:	00db      	lsls	r3, r3, #3
 80040b6:	3350      	adds	r3, #80	@ 0x50
 80040b8:	443b      	add	r3, r7
 80040ba:	3b34      	subs	r3, #52	@ 0x34
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	3b01      	subs	r3, #1
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	6859      	ldr	r1, [r3, #4]
 80040c6:	486a      	ldr	r0, [pc, #424]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 80040c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040ca:	4613      	mov	r3, r2
 80040cc:	005b      	lsls	r3, r3, #1
 80040ce:	4413      	add	r3, r2
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	3350      	adds	r3, #80	@ 0x50
 80040d4:	443b      	add	r3, r7
 80040d6:	3b34      	subs	r3, #52	@ 0x34
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	3b01      	subs	r3, #1
 80040dc:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4403      	add	r3, r0
 80040e4:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 80040e6:	4b62      	ldr	r3, [pc, #392]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 0301 	and.w	r3, r3, #1
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	f000 80c0 	beq.w	8004274 <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 80040f4:	4b5e      	ldr	r3, [pc, #376]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a5d      	ldr	r2, [pc, #372]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 80040fa:	f023 0301 	bic.w	r3, r3, #1
 80040fe:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8004100:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004104:	2b01      	cmp	r3, #1
 8004106:	f040 8162 	bne.w	80043ce <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 800410a:	4959      	ldr	r1, [pc, #356]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 800410c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004110:	4613      	mov	r3, r2
 8004112:	005b      	lsls	r3, r3, #1
 8004114:	4413      	add	r3, r2
 8004116:	00db      	lsls	r3, r3, #3
 8004118:	3350      	adds	r3, #80	@ 0x50
 800411a:	443b      	add	r3, r7
 800411c:	3b3c      	subs	r3, #60	@ 0x3c
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	3b01      	subs	r3, #1
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	440b      	add	r3, r1
 8004126:	6859      	ldr	r1, [r3, #4]
 8004128:	4851      	ldr	r0, [pc, #324]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 800412a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800412e:	4613      	mov	r3, r2
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	4413      	add	r3, r2
 8004134:	00db      	lsls	r3, r3, #3
 8004136:	3350      	adds	r3, #80	@ 0x50
 8004138:	443b      	add	r3, r7
 800413a:	3b3c      	subs	r3, #60	@ 0x3c
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3b01      	subs	r3, #1
 8004140:	f041 0202 	orr.w	r2, r1, #2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4403      	add	r3, r0
 8004148:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800414a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800414e:	4613      	mov	r3, r2
 8004150:	005b      	lsls	r3, r3, #1
 8004152:	4413      	add	r3, r2
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	3350      	adds	r3, #80	@ 0x50
 8004158:	443b      	add	r3, r7
 800415a:	3b38      	subs	r3, #56	@ 0x38
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d01f      	beq.n	80041a2 <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 8004162:	4943      	ldr	r1, [pc, #268]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 8004164:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004168:	4613      	mov	r3, r2
 800416a:	005b      	lsls	r3, r3, #1
 800416c:	4413      	add	r3, r2
 800416e:	00db      	lsls	r3, r3, #3
 8004170:	3350      	adds	r3, #80	@ 0x50
 8004172:	443b      	add	r3, r7
 8004174:	3b38      	subs	r3, #56	@ 0x38
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	3b01      	subs	r3, #1
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	440b      	add	r3, r1
 800417e:	6859      	ldr	r1, [r3, #4]
 8004180:	483b      	ldr	r0, [pc, #236]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 8004182:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004186:	4613      	mov	r3, r2
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	4413      	add	r3, r2
 800418c:	00db      	lsls	r3, r3, #3
 800418e:	3350      	adds	r3, #80	@ 0x50
 8004190:	443b      	add	r3, r7
 8004192:	3b38      	subs	r3, #56	@ 0x38
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	3b01      	subs	r3, #1
 8004198:	f041 0220 	orr.w	r2, r1, #32
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4403      	add	r3, r0
 80041a0:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80041a2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80041a6:	4613      	mov	r3, r2
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	4413      	add	r3, r2
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	3350      	adds	r3, #80	@ 0x50
 80041b0:	443b      	add	r3, r7
 80041b2:	3b30      	subs	r3, #48	@ 0x30
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d023      	beq.n	8004202 <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 80041ba:	492d      	ldr	r1, [pc, #180]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 80041bc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80041c0:	4613      	mov	r3, r2
 80041c2:	005b      	lsls	r3, r3, #1
 80041c4:	4413      	add	r3, r2
 80041c6:	00db      	lsls	r3, r3, #3
 80041c8:	3350      	adds	r3, #80	@ 0x50
 80041ca:	443b      	add	r3, r7
 80041cc:	3b30      	subs	r3, #48	@ 0x30
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	f003 0301 	and.w	r3, r3, #1
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	440b      	add	r3, r1
 80041da:	6859      	ldr	r1, [r3, #4]
 80041dc:	4824      	ldr	r0, [pc, #144]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 80041de:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80041e2:	4613      	mov	r3, r2
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	4413      	add	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	3350      	adds	r3, #80	@ 0x50
 80041ec:	443b      	add	r3, r7
 80041ee:	3b30      	subs	r3, #48	@ 0x30
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	3b01      	subs	r3, #1
 80041f4:	f003 0301 	and.w	r3, r3, #1
 80041f8:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 80041fc:	009b      	lsls	r3, r3, #2
 80041fe:	4403      	add	r3, r0
 8004200:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004202:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004206:	4613      	mov	r3, r2
 8004208:	005b      	lsls	r3, r3, #1
 800420a:	4413      	add	r3, r2
 800420c:	00db      	lsls	r3, r3, #3
 800420e:	3350      	adds	r3, #80	@ 0x50
 8004210:	443b      	add	r3, r7
 8004212:	3b2c      	subs	r3, #44	@ 0x2c
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2b00      	cmp	r3, #0
 8004218:	f000 80d9 	beq.w	80043ce <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 800421c:	4914      	ldr	r1, [pc, #80]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 800421e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004222:	4613      	mov	r3, r2
 8004224:	005b      	lsls	r3, r3, #1
 8004226:	4413      	add	r3, r2
 8004228:	00db      	lsls	r3, r3, #3
 800422a:	3350      	adds	r3, #80	@ 0x50
 800422c:	443b      	add	r3, r7
 800422e:	3b2c      	subs	r3, #44	@ 0x2c
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	3b01      	subs	r3, #1
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	009b      	lsls	r3, r3, #2
 800423a:	440b      	add	r3, r1
 800423c:	6859      	ldr	r1, [r3, #4]
 800423e:	480c      	ldr	r0, [pc, #48]	@ (8004270 <HAL_OSPIM_Config+0x29c>)
 8004240:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004244:	4613      	mov	r3, r2
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	4413      	add	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	3350      	adds	r3, #80	@ 0x50
 800424e:	443b      	add	r3, r7
 8004250:	3b2c      	subs	r3, #44	@ 0x2c
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3b01      	subs	r3, #1
 8004256:	f003 0301 	and.w	r3, r3, #1
 800425a:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 800425e:	009b      	lsls	r3, r3, #2
 8004260:	4403      	add	r3, r0
 8004262:	605a      	str	r2, [r3, #4]
 8004264:	e0b3      	b.n	80043ce <HAL_OSPIM_Config+0x3fa>
 8004266:	bf00      	nop
 8004268:	420d1400 	.word	0x420d1400
 800426c:	420d2400 	.word	0x420d2400
 8004270:	420c4000 	.word	0x420c4000
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 8004274:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004276:	4613      	mov	r3, r2
 8004278:	005b      	lsls	r3, r3, #1
 800427a:	4413      	add	r3, r2
 800427c:	00db      	lsls	r3, r3, #3
 800427e:	3350      	adds	r3, #80	@ 0x50
 8004280:	443b      	add	r3, r7
 8004282:	3b3c      	subs	r3, #60	@ 0x3c
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2b00      	cmp	r3, #0
 8004288:	f000 80a1 	beq.w	80043ce <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800428c:	4995      	ldr	r1, [pc, #596]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 800428e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004290:	4613      	mov	r3, r2
 8004292:	005b      	lsls	r3, r3, #1
 8004294:	4413      	add	r3, r2
 8004296:	00db      	lsls	r3, r3, #3
 8004298:	3350      	adds	r3, #80	@ 0x50
 800429a:	443b      	add	r3, r7
 800429c:	3b3c      	subs	r3, #60	@ 0x3c
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	3b01      	subs	r3, #1
 80042a2:	009b      	lsls	r3, r3, #2
 80042a4:	440b      	add	r3, r1
 80042a6:	6859      	ldr	r1, [r3, #4]
 80042a8:	488e      	ldr	r0, [pc, #568]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 80042aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042ac:	4613      	mov	r3, r2
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	4413      	add	r3, r2
 80042b2:	00db      	lsls	r3, r3, #3
 80042b4:	3350      	adds	r3, #80	@ 0x50
 80042b6:	443b      	add	r3, r7
 80042b8:	3b3c      	subs	r3, #60	@ 0x3c
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	3b01      	subs	r3, #1
 80042be:	f021 0201 	bic.w	r2, r1, #1
 80042c2:	009b      	lsls	r3, r3, #2
 80042c4:	4403      	add	r3, r0
 80042c6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 80042c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042ca:	4613      	mov	r3, r2
 80042cc:	005b      	lsls	r3, r3, #1
 80042ce:	4413      	add	r3, r2
 80042d0:	00db      	lsls	r3, r3, #3
 80042d2:	3350      	adds	r3, #80	@ 0x50
 80042d4:	443b      	add	r3, r7
 80042d6:	3b38      	subs	r3, #56	@ 0x38
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d01d      	beq.n	800431a <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80042de:	4981      	ldr	r1, [pc, #516]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 80042e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042e2:	4613      	mov	r3, r2
 80042e4:	005b      	lsls	r3, r3, #1
 80042e6:	4413      	add	r3, r2
 80042e8:	00db      	lsls	r3, r3, #3
 80042ea:	3350      	adds	r3, #80	@ 0x50
 80042ec:	443b      	add	r3, r7
 80042ee:	3b38      	subs	r3, #56	@ 0x38
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	3b01      	subs	r3, #1
 80042f4:	009b      	lsls	r3, r3, #2
 80042f6:	440b      	add	r3, r1
 80042f8:	6859      	ldr	r1, [r3, #4]
 80042fa:	487a      	ldr	r0, [pc, #488]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 80042fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042fe:	4613      	mov	r3, r2
 8004300:	005b      	lsls	r3, r3, #1
 8004302:	4413      	add	r3, r2
 8004304:	00db      	lsls	r3, r3, #3
 8004306:	3350      	adds	r3, #80	@ 0x50
 8004308:	443b      	add	r3, r7
 800430a:	3b38      	subs	r3, #56	@ 0x38
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	3b01      	subs	r3, #1
 8004310:	f021 0210 	bic.w	r2, r1, #16
 8004314:	009b      	lsls	r3, r3, #2
 8004316:	4403      	add	r3, r0
 8004318:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800431a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800431c:	4613      	mov	r3, r2
 800431e:	005b      	lsls	r3, r3, #1
 8004320:	4413      	add	r3, r2
 8004322:	00db      	lsls	r3, r3, #3
 8004324:	3350      	adds	r3, #80	@ 0x50
 8004326:	443b      	add	r3, r7
 8004328:	3b30      	subs	r3, #48	@ 0x30
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	d021      	beq.n	8004374 <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004330:	496c      	ldr	r1, [pc, #432]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 8004332:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004334:	4613      	mov	r3, r2
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	4413      	add	r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	3350      	adds	r3, #80	@ 0x50
 800433e:	443b      	add	r3, r7
 8004340:	3b30      	subs	r3, #48	@ 0x30
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	3b01      	subs	r3, #1
 8004346:	f003 0301 	and.w	r3, r3, #1
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	440b      	add	r3, r1
 800434e:	6859      	ldr	r1, [r3, #4]
 8004350:	4864      	ldr	r0, [pc, #400]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 8004352:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004354:	4613      	mov	r3, r2
 8004356:	005b      	lsls	r3, r3, #1
 8004358:	4413      	add	r3, r2
 800435a:	00db      	lsls	r3, r3, #3
 800435c:	3350      	adds	r3, #80	@ 0x50
 800435e:	443b      	add	r3, r7
 8004360:	3b30      	subs	r3, #48	@ 0x30
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	3b01      	subs	r3, #1
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	4403      	add	r3, r0
 8004372:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004374:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004376:	4613      	mov	r3, r2
 8004378:	005b      	lsls	r3, r3, #1
 800437a:	4413      	add	r3, r2
 800437c:	00db      	lsls	r3, r3, #3
 800437e:	3350      	adds	r3, #80	@ 0x50
 8004380:	443b      	add	r3, r7
 8004382:	3b2c      	subs	r3, #44	@ 0x2c
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d021      	beq.n	80043ce <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 800438a:	4956      	ldr	r1, [pc, #344]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 800438c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800438e:	4613      	mov	r3, r2
 8004390:	005b      	lsls	r3, r3, #1
 8004392:	4413      	add	r3, r2
 8004394:	00db      	lsls	r3, r3, #3
 8004396:	3350      	adds	r3, #80	@ 0x50
 8004398:	443b      	add	r3, r7
 800439a:	3b2c      	subs	r3, #44	@ 0x2c
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	3b01      	subs	r3, #1
 80043a0:	f003 0301 	and.w	r3, r3, #1
 80043a4:	009b      	lsls	r3, r3, #2
 80043a6:	440b      	add	r3, r1
 80043a8:	6859      	ldr	r1, [r3, #4]
 80043aa:	484e      	ldr	r0, [pc, #312]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 80043ac:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043ae:	4613      	mov	r3, r2
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	4413      	add	r3, r2
 80043b4:	00db      	lsls	r3, r3, #3
 80043b6:	3350      	adds	r3, #80	@ 0x50
 80043b8:	443b      	add	r3, r7
 80043ba:	3b2c      	subs	r3, #44	@ 0x2c
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	3b01      	subs	r3, #1
 80043c0:	f003 0301 	and.w	r3, r3, #1
 80043c4:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4403      	add	r3, r0
 80043cc:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	6819      	ldr	r1, [r3, #0]
 80043d2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80043d6:	4613      	mov	r3, r2
 80043d8:	005b      	lsls	r3, r3, #1
 80043da:	4413      	add	r3, r2
 80043dc:	00db      	lsls	r3, r3, #3
 80043de:	3350      	adds	r3, #80	@ 0x50
 80043e0:	443b      	add	r3, r7
 80043e2:	3b3c      	subs	r3, #60	@ 0x3c
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	4299      	cmp	r1, r3
 80043e8:	d03c      	beq.n	8004464 <HAL_OSPIM_Config+0x490>
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	6899      	ldr	r1, [r3, #8]
 80043ee:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80043f2:	4613      	mov	r3, r2
 80043f4:	005b      	lsls	r3, r3, #1
 80043f6:	4413      	add	r3, r2
 80043f8:	00db      	lsls	r3, r3, #3
 80043fa:	3350      	adds	r3, #80	@ 0x50
 80043fc:	443b      	add	r3, r7
 80043fe:	3b34      	subs	r3, #52	@ 0x34
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4299      	cmp	r1, r3
 8004404:	d02e      	beq.n	8004464 <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	6859      	ldr	r1, [r3, #4]
 800440a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800440e:	4613      	mov	r3, r2
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	4413      	add	r3, r2
 8004414:	00db      	lsls	r3, r3, #3
 8004416:	3350      	adds	r3, #80	@ 0x50
 8004418:	443b      	add	r3, r7
 800441a:	3b38      	subs	r3, #56	@ 0x38
 800441c:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 800441e:	4299      	cmp	r1, r3
 8004420:	d103      	bne.n	800442a <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d11c      	bne.n	8004464 <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	68d9      	ldr	r1, [r3, #12]
 800442e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004432:	4613      	mov	r3, r2
 8004434:	005b      	lsls	r3, r3, #1
 8004436:	4413      	add	r3, r2
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	3350      	adds	r3, #80	@ 0x50
 800443c:	443b      	add	r3, r7
 800443e:	3b30      	subs	r3, #48	@ 0x30
 8004440:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004442:	4299      	cmp	r1, r3
 8004444:	d00e      	beq.n	8004464 <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	6919      	ldr	r1, [r3, #16]
 800444a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800444e:	4613      	mov	r3, r2
 8004450:	005b      	lsls	r3, r3, #1
 8004452:	4413      	add	r3, r2
 8004454:	00db      	lsls	r3, r3, #3
 8004456:	3350      	adds	r3, #80	@ 0x50
 8004458:	443b      	add	r3, r7
 800445a:	3b2c      	subs	r3, #44	@ 0x2c
 800445c:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 800445e:	4299      	cmp	r1, r3
 8004460:	f040 810e 	bne.w	8004680 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	6819      	ldr	r1, [r3, #0]
 8004468:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800446c:	4613      	mov	r3, r2
 800446e:	005b      	lsls	r3, r3, #1
 8004470:	4413      	add	r3, r2
 8004472:	00db      	lsls	r3, r3, #3
 8004474:	3350      	adds	r3, #80	@ 0x50
 8004476:	443b      	add	r3, r7
 8004478:	3b3c      	subs	r3, #60	@ 0x3c
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4299      	cmp	r1, r3
 800447e:	d133      	bne.n	80044e8 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	6859      	ldr	r1, [r3, #4]
 8004484:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004488:	4613      	mov	r3, r2
 800448a:	005b      	lsls	r3, r3, #1
 800448c:	4413      	add	r3, r2
 800448e:	00db      	lsls	r3, r3, #3
 8004490:	3350      	adds	r3, #80	@ 0x50
 8004492:	443b      	add	r3, r7
 8004494:	3b38      	subs	r3, #56	@ 0x38
 8004496:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8004498:	4299      	cmp	r1, r3
 800449a:	d125      	bne.n	80044e8 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 800449c:	68bb      	ldr	r3, [r7, #8]
 800449e:	68d9      	ldr	r1, [r3, #12]
 80044a0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80044a4:	4613      	mov	r3, r2
 80044a6:	005b      	lsls	r3, r3, #1
 80044a8:	4413      	add	r3, r2
 80044aa:	00db      	lsls	r3, r3, #3
 80044ac:	3350      	adds	r3, #80	@ 0x50
 80044ae:	443b      	add	r3, r7
 80044b0:	3b30      	subs	r3, #48	@ 0x30
 80044b2:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80044b4:	4299      	cmp	r1, r3
 80044b6:	d117      	bne.n	80044e8 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	6919      	ldr	r1, [r3, #16]
 80044bc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80044c0:	4613      	mov	r3, r2
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	4413      	add	r3, r2
 80044c6:	00db      	lsls	r3, r3, #3
 80044c8:	3350      	adds	r3, #80	@ 0x50
 80044ca:	443b      	add	r3, r7
 80044cc:	3b2c      	subs	r3, #44	@ 0x2c
 80044ce:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80044d0:	4299      	cmp	r1, r3
 80044d2:	d109      	bne.n	80044e8 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 80044d4:	4b03      	ldr	r3, [pc, #12]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a02      	ldr	r2, [pc, #8]	@ (80044e4 <HAL_OSPIM_Config+0x510>)
 80044da:	f043 0301 	orr.w	r3, r3, #1
 80044de:	6013      	str	r3, [r2, #0]
 80044e0:	e0ce      	b.n	8004680 <HAL_OSPIM_Config+0x6ac>
 80044e2:	bf00      	nop
 80044e4:	420c4000 	.word	0x420c4000
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80044e8:	49a4      	ldr	r1, [pc, #656]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80044ea:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80044ee:	4613      	mov	r3, r2
 80044f0:	005b      	lsls	r3, r3, #1
 80044f2:	4413      	add	r3, r2
 80044f4:	00db      	lsls	r3, r3, #3
 80044f6:	3350      	adds	r3, #80	@ 0x50
 80044f8:	443b      	add	r3, r7
 80044fa:	3b3c      	subs	r3, #60	@ 0x3c
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	3b01      	subs	r3, #1
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	440b      	add	r3, r1
 8004504:	6859      	ldr	r1, [r3, #4]
 8004506:	489d      	ldr	r0, [pc, #628]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004508:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800450c:	4613      	mov	r3, r2
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	4413      	add	r3, r2
 8004512:	00db      	lsls	r3, r3, #3
 8004514:	3350      	adds	r3, #80	@ 0x50
 8004516:	443b      	add	r3, r7
 8004518:	3b3c      	subs	r3, #60	@ 0x3c
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	3b01      	subs	r3, #1
 800451e:	f021 0201 	bic.w	r2, r1, #1
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4403      	add	r3, r0
 8004526:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004528:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800452c:	4613      	mov	r3, r2
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	4413      	add	r3, r2
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	3350      	adds	r3, #80	@ 0x50
 8004536:	443b      	add	r3, r7
 8004538:	3b38      	subs	r3, #56	@ 0x38
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d01f      	beq.n	8004580 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004540:	498e      	ldr	r1, [pc, #568]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004542:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004546:	4613      	mov	r3, r2
 8004548:	005b      	lsls	r3, r3, #1
 800454a:	4413      	add	r3, r2
 800454c:	00db      	lsls	r3, r3, #3
 800454e:	3350      	adds	r3, #80	@ 0x50
 8004550:	443b      	add	r3, r7
 8004552:	3b38      	subs	r3, #56	@ 0x38
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	3b01      	subs	r3, #1
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	440b      	add	r3, r1
 800455c:	6859      	ldr	r1, [r3, #4]
 800455e:	4887      	ldr	r0, [pc, #540]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004560:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004564:	4613      	mov	r3, r2
 8004566:	005b      	lsls	r3, r3, #1
 8004568:	4413      	add	r3, r2
 800456a:	00db      	lsls	r3, r3, #3
 800456c:	3350      	adds	r3, #80	@ 0x50
 800456e:	443b      	add	r3, r7
 8004570:	3b38      	subs	r3, #56	@ 0x38
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	3b01      	subs	r3, #1
 8004576:	f021 0210 	bic.w	r2, r1, #16
 800457a:	009b      	lsls	r3, r3, #2
 800457c:	4403      	add	r3, r0
 800457e:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004580:	497e      	ldr	r1, [pc, #504]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004582:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004586:	4613      	mov	r3, r2
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	4413      	add	r3, r2
 800458c:	00db      	lsls	r3, r3, #3
 800458e:	3350      	adds	r3, #80	@ 0x50
 8004590:	443b      	add	r3, r7
 8004592:	3b34      	subs	r3, #52	@ 0x34
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	3b01      	subs	r3, #1
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	440b      	add	r3, r1
 800459c:	6859      	ldr	r1, [r3, #4]
 800459e:	4877      	ldr	r0, [pc, #476]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80045a0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80045a4:	4613      	mov	r3, r2
 80045a6:	005b      	lsls	r3, r3, #1
 80045a8:	4413      	add	r3, r2
 80045aa:	00db      	lsls	r3, r3, #3
 80045ac:	3350      	adds	r3, #80	@ 0x50
 80045ae:	443b      	add	r3, r7
 80045b0:	3b34      	subs	r3, #52	@ 0x34
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	3b01      	subs	r3, #1
 80045b6:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4403      	add	r3, r0
 80045be:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80045c0:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80045c4:	4613      	mov	r3, r2
 80045c6:	005b      	lsls	r3, r3, #1
 80045c8:	4413      	add	r3, r2
 80045ca:	00db      	lsls	r3, r3, #3
 80045cc:	3350      	adds	r3, #80	@ 0x50
 80045ce:	443b      	add	r3, r7
 80045d0:	3b30      	subs	r3, #48	@ 0x30
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d023      	beq.n	8004620 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80045d8:	4968      	ldr	r1, [pc, #416]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80045da:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80045de:	4613      	mov	r3, r2
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	4413      	add	r3, r2
 80045e4:	00db      	lsls	r3, r3, #3
 80045e6:	3350      	adds	r3, #80	@ 0x50
 80045e8:	443b      	add	r3, r7
 80045ea:	3b30      	subs	r3, #48	@ 0x30
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	3b01      	subs	r3, #1
 80045f0:	f003 0301 	and.w	r3, r3, #1
 80045f4:	009b      	lsls	r3, r3, #2
 80045f6:	440b      	add	r3, r1
 80045f8:	6859      	ldr	r1, [r3, #4]
 80045fa:	4860      	ldr	r0, [pc, #384]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80045fc:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004600:	4613      	mov	r3, r2
 8004602:	005b      	lsls	r3, r3, #1
 8004604:	4413      	add	r3, r2
 8004606:	00db      	lsls	r3, r3, #3
 8004608:	3350      	adds	r3, #80	@ 0x50
 800460a:	443b      	add	r3, r7
 800460c:	3b30      	subs	r3, #48	@ 0x30
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	3b01      	subs	r3, #1
 8004612:	f003 0301 	and.w	r3, r3, #1
 8004616:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	4403      	add	r3, r0
 800461e:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004620:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004624:	4613      	mov	r3, r2
 8004626:	005b      	lsls	r3, r3, #1
 8004628:	4413      	add	r3, r2
 800462a:	00db      	lsls	r3, r3, #3
 800462c:	3350      	adds	r3, #80	@ 0x50
 800462e:	443b      	add	r3, r7
 8004630:	3b2c      	subs	r3, #44	@ 0x2c
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d023      	beq.n	8004680 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004638:	4950      	ldr	r1, [pc, #320]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 800463a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800463e:	4613      	mov	r3, r2
 8004640:	005b      	lsls	r3, r3, #1
 8004642:	4413      	add	r3, r2
 8004644:	00db      	lsls	r3, r3, #3
 8004646:	3350      	adds	r3, #80	@ 0x50
 8004648:	443b      	add	r3, r7
 800464a:	3b2c      	subs	r3, #44	@ 0x2c
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	3b01      	subs	r3, #1
 8004650:	f003 0301 	and.w	r3, r3, #1
 8004654:	009b      	lsls	r3, r3, #2
 8004656:	440b      	add	r3, r1
 8004658:	6859      	ldr	r1, [r3, #4]
 800465a:	4848      	ldr	r0, [pc, #288]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 800465c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8004660:	4613      	mov	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	4413      	add	r3, r2
 8004666:	00db      	lsls	r3, r3, #3
 8004668:	3350      	adds	r3, #80	@ 0x50
 800466a:	443b      	add	r3, r7
 800466c:	3b2c      	subs	r3, #44	@ 0x2c
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3b01      	subs	r3, #1
 8004672:	f003 0301 	and.w	r3, r3, #1
 8004676:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4403      	add	r3, r0
 800467e:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8004680:	4a3e      	ldr	r2, [pc, #248]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	689b      	ldr	r3, [r3, #8]
 8004686:	3b01      	subs	r3, #1
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	4413      	add	r3, r2
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004692:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004694:	025b      	lsls	r3, r3, #9
 8004696:	431a      	orrs	r2, r3
 8004698:	4938      	ldr	r1, [pc, #224]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	3b01      	subs	r3, #1
 80046a0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	440b      	add	r3, r1
 80046a8:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if (((cfg->Req2AckTime) >= 1U) && ((cfg->Req2AckTime) <= 256U))
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	695b      	ldr	r3, [r3, #20]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d018      	beq.n	80046e4 <HAL_OSPIM_Config+0x710>
 80046b2:	68bb      	ldr	r3, [r7, #8]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80046ba:	d813      	bhi.n	80046e4 <HAL_OSPIM_Config+0x710>
    {
      if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	1e5a      	subs	r2, r3, #1
 80046c2:	4b2e      	ldr	r3, [pc, #184]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	0c1b      	lsrs	r3, r3, #16
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d90a      	bls.n	80046e4 <HAL_OSPIM_Config+0x710>
      {
        MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 80046ce:	4b2b      	ldr	r3, [pc, #172]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	695b      	ldr	r3, [r3, #20]
 80046da:	3b01      	subs	r3, #1
 80046dc:	041b      	lsls	r3, r3, #16
 80046de:	4927      	ldr	r1, [pc, #156]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80046e0:	4313      	orrs	r3, r2
 80046e2:	600b      	str	r3, [r1, #0]
      {
        /* Nothing to do */
      }
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 80046e4:	4b25      	ldr	r3, [pc, #148]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	f003 0301 	and.w	r3, r3, #1
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	f000 809a 	beq.w	8004826 <HAL_OSPIM_Config+0x852>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 80046f2:	4a22      	ldr	r2, [pc, #136]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	3b01      	subs	r3, #1
 80046fa:	009b      	lsls	r3, r3, #2
 80046fc:	4413      	add	r3, r2
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	f023 0203 	bic.w	r2, r3, #3
 8004704:	491d      	ldr	r1, [pc, #116]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	3b01      	subs	r3, #1
 800470c:	f042 0201 	orr.w	r2, r2, #1
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	440b      	add	r3, r1
 8004714:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d011      	beq.n	8004742 <HAL_OSPIM_Config+0x76e>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 800471e:	4a17      	ldr	r2, [pc, #92]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	3b01      	subs	r3, #1
 8004726:	009b      	lsls	r3, r3, #2
 8004728:	4413      	add	r3, r2
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004730:	4912      	ldr	r1, [pc, #72]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	685b      	ldr	r3, [r3, #4]
 8004736:	3b01      	subs	r3, #1
 8004738:	f042 0210 	orr.w	r2, r2, #16
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	440b      	add	r3, r1
 8004740:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800474a:	2b00      	cmp	r3, #0
 800474c:	d018      	beq.n	8004780 <HAL_OSPIM_Config+0x7ac>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800474e:	4a0b      	ldr	r2, [pc, #44]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	3b01      	subs	r3, #1
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	4413      	add	r3, r2
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004764:	4905      	ldr	r1, [pc, #20]	@ (800477c <HAL_OSPIM_Config+0x7a8>)
 8004766:	68bb      	ldr	r3, [r7, #8]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	3b01      	subs	r3, #1
 800476c:	f003 0301 	and.w	r3, r3, #1
 8004770:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004774:	009b      	lsls	r3, r3, #2
 8004776:	440b      	add	r3, r1
 8004778:	605a      	str	r2, [r3, #4]
 800477a:	e01b      	b.n	80047b4 <HAL_OSPIM_Config+0x7e0>
 800477c:	420c4000 	.word	0x420c4000
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	68db      	ldr	r3, [r3, #12]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d015      	beq.n	80047b4 <HAL_OSPIM_Config+0x7e0>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004788:	4a8a      	ldr	r2, [pc, #552]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	3b01      	subs	r3, #1
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	4413      	add	r3, r2
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800479e:	4985      	ldr	r1, [pc, #532]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	68db      	ldr	r3, [r3, #12]
 80047a4:	3b01      	subs	r3, #1
 80047a6:	f003 0301 	and.w	r3, r3, #1
 80047aa:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	440b      	add	r3, r1
 80047b2:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	691b      	ldr	r3, [r3, #16]
 80047b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d016      	beq.n	80047ee <HAL_OSPIM_Config+0x81a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80047c0:	4a7c      	ldr	r2, [pc, #496]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	691b      	ldr	r3, [r3, #16]
 80047c6:	3b01      	subs	r3, #1
 80047c8:	f003 0301 	and.w	r3, r3, #1
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	4413      	add	r3, r2
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80047d6:	4977      	ldr	r1, [pc, #476]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 80047d8:	68bb      	ldr	r3, [r7, #8]
 80047da:	691b      	ldr	r3, [r3, #16]
 80047dc:	3b01      	subs	r3, #1
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80047e6:	009b      	lsls	r3, r3, #2
 80047e8:	440b      	add	r3, r1
 80047ea:	605a      	str	r2, [r3, #4]
 80047ec:	e0c3      	b.n	8004976 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	f000 80bf 	beq.w	8004976 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80047f8:	4a6e      	ldr	r2, [pc, #440]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	3b01      	subs	r3, #1
 8004800:	f003 0301 	and.w	r3, r3, #1
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800480e:	4969      	ldr	r1, [pc, #420]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	3b01      	subs	r3, #1
 8004816:	f003 0301 	and.w	r3, r3, #1
 800481a:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	440b      	add	r3, r1
 8004822:	605a      	str	r2, [r3, #4]
 8004824:	e0a7      	b.n	8004976 <HAL_OSPIM_Config+0x9a2>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8004826:	4a63      	ldr	r2, [pc, #396]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	3b01      	subs	r3, #1
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	4413      	add	r3, r2
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f023 0203 	bic.w	r2, r3, #3
 8004838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800483a:	005b      	lsls	r3, r3, #1
 800483c:	431a      	orrs	r2, r3
 800483e:	495d      	ldr	r1, [pc, #372]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	3b01      	subs	r3, #1
 8004846:	f042 0201 	orr.w	r2, r2, #1
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	440b      	add	r3, r1
 800484e:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	685b      	ldr	r3, [r3, #4]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d014      	beq.n	8004882 <HAL_OSPIM_Config+0x8ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8004858:	4a56      	ldr	r2, [pc, #344]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 800485a:	68bb      	ldr	r3, [r7, #8]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	3b01      	subs	r3, #1
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4413      	add	r3, r2
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800486a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800486c:	015b      	lsls	r3, r3, #5
 800486e:	431a      	orrs	r2, r3
 8004870:	4950      	ldr	r1, [pc, #320]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004872:	68bb      	ldr	r3, [r7, #8]
 8004874:	685b      	ldr	r3, [r3, #4]
 8004876:	3b01      	subs	r3, #1
 8004878:	f042 0210 	orr.w	r2, r2, #16
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	440b      	add	r3, r1
 8004880:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004882:	68bb      	ldr	r3, [r7, #8]
 8004884:	68db      	ldr	r3, [r3, #12]
 8004886:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800488a:	2b00      	cmp	r3, #0
 800488c:	d019      	beq.n	80048c2 <HAL_OSPIM_Config+0x8ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800488e:	4a49      	ldr	r2, [pc, #292]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	68db      	ldr	r3, [r3, #12]
 8004894:	3b01      	subs	r3, #1
 8004896:	f003 0301 	and.w	r3, r3, #1
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80048a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048a6:	049b      	lsls	r3, r3, #18
 80048a8:	431a      	orrs	r2, r3
 80048aa:	4942      	ldr	r1, [pc, #264]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	3b01      	subs	r3, #1
 80048b2:	f003 0301 	and.w	r3, r3, #1
 80048b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	440b      	add	r3, r1
 80048be:	605a      	str	r2, [r3, #4]
 80048c0:	e01c      	b.n	80048fc <HAL_OSPIM_Config+0x928>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	68db      	ldr	r3, [r3, #12]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d018      	beq.n	80048fc <HAL_OSPIM_Config+0x928>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80048ca:	4a3a      	ldr	r2, [pc, #232]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	f003 0301 	and.w	r3, r3, #1
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4413      	add	r3, r2
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80048e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80048e2:	069b      	lsls	r3, r3, #26
 80048e4:	431a      	orrs	r2, r3
 80048e6:	4933      	ldr	r1, [pc, #204]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	3b01      	subs	r3, #1
 80048ee:	f003 0301 	and.w	r3, r3, #1
 80048f2:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80048f6:	009b      	lsls	r3, r3, #2
 80048f8:	440b      	add	r3, r1
 80048fa:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	691b      	ldr	r3, [r3, #16]
 8004900:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d019      	beq.n	800493c <HAL_OSPIM_Config+0x968>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004908:	4a2a      	ldr	r2, [pc, #168]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	691b      	ldr	r3, [r3, #16]
 800490e:	3b01      	subs	r3, #1
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	009b      	lsls	r3, r3, #2
 8004916:	4413      	add	r3, r2
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800491e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004920:	049b      	lsls	r3, r3, #18
 8004922:	431a      	orrs	r2, r3
 8004924:	4923      	ldr	r1, [pc, #140]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	3b01      	subs	r3, #1
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	440b      	add	r3, r1
 8004938:	605a      	str	r2, [r3, #4]
 800493a:	e01c      	b.n	8004976 <HAL_OSPIM_Config+0x9a2>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	691b      	ldr	r3, [r3, #16]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d018      	beq.n	8004976 <HAL_OSPIM_Config+0x9a2>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004944:	4a1b      	ldr	r2, [pc, #108]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	691b      	ldr	r3, [r3, #16]
 800494a:	3b01      	subs	r3, #1
 800494c:	f003 0301 	and.w	r3, r3, #1
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	4413      	add	r3, r2
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 800495a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800495c:	069b      	lsls	r3, r3, #26
 800495e:	431a      	orrs	r2, r3
 8004960:	4914      	ldr	r1, [pc, #80]	@ (80049b4 <HAL_OSPIM_Config+0x9e0>)
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	691b      	ldr	r3, [r3, #16]
 8004966:	3b01      	subs	r3, #1
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8004970:	009b      	lsls	r3, r3, #2
 8004972:	440b      	add	r3, r1
 8004974:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8004976:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800497a:	f003 0301 	and.w	r3, r3, #1
 800497e:	2b00      	cmp	r3, #0
 8004980:	d005      	beq.n	800498e <HAL_OSPIM_Config+0x9ba>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004982:	4b0d      	ldr	r3, [pc, #52]	@ (80049b8 <HAL_OSPIM_Config+0x9e4>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a0c      	ldr	r2, [pc, #48]	@ (80049b8 <HAL_OSPIM_Config+0x9e4>)
 8004988:	f043 0301 	orr.w	r3, r3, #1
 800498c:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 800498e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d005      	beq.n	80049a6 <HAL_OSPIM_Config+0x9d2>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800499a:	4b08      	ldr	r3, [pc, #32]	@ (80049bc <HAL_OSPIM_Config+0x9e8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4a07      	ldr	r2, [pc, #28]	@ (80049bc <HAL_OSPIM_Config+0x9e8>)
 80049a0:	f043 0301 	orr.w	r3, r3, #1
 80049a4:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 80049a6:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3750      	adds	r7, #80	@ 0x50
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	420c4000 	.word	0x420c4000
 80049b8:	420d1400 	.word	0x420d1400
 80049bc:	420d2400 	.word	0x420d2400

080049c0 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
 80049c6:	60f8      	str	r0, [r7, #12]
 80049c8:	60b9      	str	r1, [r7, #8]
 80049ca:	603b      	str	r3, [r7, #0]
 80049cc:	4613      	mov	r3, r2
 80049ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80049d0:	e022      	b.n	8004a18 <OSPI_WaitFlagStateUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049d2:	69bb      	ldr	r3, [r7, #24]
 80049d4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049d8:	d01e      	beq.n	8004a18 <OSPI_WaitFlagStateUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049da:	f7fd fd05 	bl	80023e8 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	69ba      	ldr	r2, [r7, #24]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d302      	bcc.n	80049f0 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80049ea:	69bb      	ldr	r3, [r7, #24]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d113      	bne.n	8004a18 <OSPI_WaitFlagStateUntilTimeout+0x58>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hospi->Instance->SR & Flag) != (uint32_t)State)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6a1a      	ldr	r2, [r3, #32]
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	401a      	ands	r2, r3
 80049fa:	79fb      	ldrb	r3, [r7, #7]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d00b      	beq.n	8004a18 <OSPI_WaitFlagStateUntilTimeout+0x58>
        {
          hospi->State     = HAL_OSPI_STATE_ERROR;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a06:	651a      	str	r2, [r3, #80]	@ 0x50
          hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a0c:	f043 0201 	orr.w	r2, r3, #1
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	655a      	str	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e00e      	b.n	8004a36 <OSPI_WaitFlagStateUntilTimeout+0x76>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6a1a      	ldr	r2, [r3, #32]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	bf14      	ite	ne
 8004a26:	2301      	movne	r3, #1
 8004a28:	2300      	moveq	r3, #0
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	79fb      	ldrb	r3, [r7, #7]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d1ce      	bne.n	80049d2 <OSPI_WaitFlagStateUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3710      	adds	r7, #16
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}
	...

08004a40 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	4603      	mov	r3, r0
 8004a48:	6039      	str	r1, [r7, #0]
 8004a4a:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8004a50:	2300      	movs	r3, #0
 8004a52:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8004a54:	79fb      	ldrb	r3, [r7, #7]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d005      	beq.n	8004a66 <OSPIM_GetConfig+0x26>
 8004a5a:	79fb      	ldrb	r3, [r7, #7]
 8004a5c:	2b02      	cmp	r3, #2
 8004a5e:	d802      	bhi.n	8004a66 <OSPIM_GetConfig+0x26>
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d102      	bne.n	8004a6c <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	75fb      	strb	r3, [r7, #23]
 8004a6a:	e098      	b.n	8004b9e <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2200      	movs	r2, #0
 8004a76:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	2200      	movs	r2, #0
 8004a82:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2200      	movs	r2, #0
 8004a88:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8004a8a:	79fb      	ldrb	r3, [r7, #7]
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d10b      	bne.n	8004aa8 <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8004a90:	4b46      	ldr	r3, [pc, #280]	@ (8004bac <OSPIM_GetConfig+0x16c>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 0301 	and.w	r3, r3, #1
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d102      	bne.n	8004aa2 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8004a9c:	4b44      	ldr	r3, [pc, #272]	@ (8004bb0 <OSPIM_GetConfig+0x170>)
 8004a9e:	613b      	str	r3, [r7, #16]
 8004aa0:	e002      	b.n	8004aa8 <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8004aa2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004aa6:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	60fb      	str	r3, [r7, #12]
 8004aac:	e074      	b.n	8004b98 <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8004aae:	4a3f      	ldr	r2, [pc, #252]	@ (8004bac <OSPIM_GetConfig+0x16c>)
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4413      	add	r3, r2
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	f003 0301 	and.w	r3, r3, #1
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d00a      	beq.n	8004ada <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8004ac4:	68ba      	ldr	r2, [r7, #8]
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	4053      	eors	r3, r2
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d103      	bne.n	8004ada <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	1c5a      	adds	r2, r3, #1
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 8004ada:	68bb      	ldr	r3, [r7, #8]
 8004adc:	f003 0310 	and.w	r3, r3, #16
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d00a      	beq.n	8004afa <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	4053      	eors	r3, r2
 8004aea:	f003 0320 	and.w	r3, r3, #32
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d103      	bne.n	8004afa <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	1c5a      	adds	r2, r3, #1
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d00a      	beq.n	8004b1a <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	4053      	eors	r3, r2
 8004b0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d103      	bne.n	8004b1a <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	1c5a      	adds	r2, r3, #1
 8004b16:	683b      	ldr	r3, [r7, #0]
 8004b18:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d018      	beq.n	8004b56 <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 8004b24:	68ba      	ldr	r2, [r7, #8]
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	4053      	eors	r3, r2
 8004b2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d111      	bne.n	8004b56 <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d106      	bne.n	8004b4a <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	3301      	adds	r3, #1
 8004b40:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	60da      	str	r2, [r3, #12]
 8004b48:	e005      	b.n	8004b56 <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d018      	beq.n	8004b92 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	4053      	eors	r3, r2
 8004b66:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d111      	bne.n	8004b92 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8004b6e:	68bb      	ldr	r3, [r7, #8]
 8004b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d106      	bne.n	8004b86 <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	611a      	str	r2, [r3, #16]
 8004b84:	e005      	b.n	8004b92 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	3301      	adds	r3, #1
 8004b8a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	3301      	adds	r3, #1
 8004b96:	60fb      	str	r3, [r7, #12]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d987      	bls.n	8004aae <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8004b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ba0:	4618      	mov	r0, r3
 8004ba2:	371c      	adds	r7, #28
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr
 8004bac:	420c4000 	.word	0x420c4000
 8004bb0:	04040222 	.word	0x04040222

08004bb4 <HAL_OSPI_DLYB_SetConfig>:
  * @param  hospi   : OSPI handle.
  * @param  pdlyb_cfg: Pointer to DLYB configuration structure.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_OSPI_DLYB_SetConfig(OSPI_HandleTypeDef *hospi, HAL_OSPI_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b084      	sub	sp, #16
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	73fb      	strb	r3, [r7, #15]

  /* Enable OCTOSPI Free Running Clock (mandatory) */
  SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	689a      	ldr	r2, [r3, #8]
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f042 0202 	orr.w	r2, r2, #2
 8004bd0:	609a      	str	r2, [r3, #8]

  /* Update OCTOSPI state */
  hospi->State = HAL_OSPI_STATE_BUSY_CMD;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	2208      	movs	r2, #8
 8004bd6:	651a      	str	r2, [r3, #80]	@ 0x50

  if (hospi->Instance == OCTOSPI1)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a15      	ldr	r2, [pc, #84]	@ (8004c34 <HAL_OSPI_DLYB_SetConfig+0x80>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d109      	bne.n	8004bf6 <HAL_OSPI_DLYB_SetConfig+0x42>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI1);
 8004be2:	4815      	ldr	r0, [pc, #84]	@ (8004c38 <HAL_OSPI_DLYB_SetConfig+0x84>)
 8004be4:	f7ff f8a6 	bl	8003d34 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI1, pdlyb_cfg);
 8004be8:	6839      	ldr	r1, [r7, #0]
 8004bea:	4813      	ldr	r0, [pc, #76]	@ (8004c38 <HAL_OSPI_DLYB_SetConfig+0x84>)
 8004bec:	f005 f912 	bl	8009e14 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	73fb      	strb	r3, [r7, #15]
 8004bf4:	e00d      	b.n	8004c12 <HAL_OSPI_DLYB_SetConfig+0x5e>
  }

#if defined (OCTOSPI2)
  else if (hospi->Instance == OCTOSPI2)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a10      	ldr	r2, [pc, #64]	@ (8004c3c <HAL_OSPI_DLYB_SetConfig+0x88>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d108      	bne.n	8004c12 <HAL_OSPI_DLYB_SetConfig+0x5e>
  {
    /* Enable the DelayBlock */
    LL_DLYB_Enable(DLYB_OCTOSPI2);
 8004c00:	480f      	ldr	r0, [pc, #60]	@ (8004c40 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8004c02:	f7ff f897 	bl	8003d34 <LL_DLYB_Enable>

    /* Set the Delay Block configuration */
    LL_DLYB_SetDelay(DLYB_OCTOSPI2, pdlyb_cfg);
 8004c06:	6839      	ldr	r1, [r7, #0]
 8004c08:	480d      	ldr	r0, [pc, #52]	@ (8004c40 <HAL_OSPI_DLYB_SetConfig+0x8c>)
 8004c0a:	f005 f903 	bl	8009e14 <LL_DLYB_SetDelay>
    status = HAL_OK;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	73fb      	strb	r3, [r7, #15]
  {
    /* Nothing to do */
  }

  /* Abort the current OCTOSPI operation if exist */
  (void)HAL_OSPI_Abort(hospi);
 8004c12:	6878      	ldr	r0, [r7, #4]
 8004c14:	f7ff f95a 	bl	8003ecc <HAL_OSPI_Abort>

  /* Disable Free Running Clock */
  CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	689a      	ldr	r2, [r3, #8]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0202 	bic.w	r2, r2, #2
 8004c26:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return status;
 8004c28:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	420d1400 	.word	0x420d1400
 8004c38:	420cf000 	.word	0x420cf000
 8004c3c:	420d2400 	.word	0x420d2400
 8004c40:	420cf400 	.word	0x420cf400

08004c44 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b086      	sub	sp, #24
 8004c48:	af02      	add	r7, sp, #8
 8004c4a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d101      	bne.n	8004c56 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e108      	b.n	8004e68 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d106      	bne.n	8004c76 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004c70:	6878      	ldr	r0, [r7, #4]
 8004c72:	f7fd f9ab 	bl	8001fcc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2203      	movs	r2, #3
 8004c7a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	4a7b      	ldr	r2, [pc, #492]	@ (8004e70 <HAL_PCD_Init+0x22c>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d102      	bne.n	8004c8c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2200      	movs	r2, #0
 8004c8a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4618      	mov	r0, r3
 8004c92:	f005 fad4 	bl	800a23e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6818      	ldr	r0, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	7c1a      	ldrb	r2, [r3, #16]
 8004c9e:	f88d 2000 	strb.w	r2, [sp]
 8004ca2:	3304      	adds	r3, #4
 8004ca4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ca6:	f005 fa9d 	bl	800a1e4 <USB_CoreInit>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d005      	beq.n	8004cbc <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2202      	movs	r2, #2
 8004cb4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004cb8:	2301      	movs	r3, #1
 8004cba:	e0d5      	b.n	8004e68 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f005 facc 	bl	800a260 <USB_SetCurrentMode>
 8004cc8:	4603      	mov	r3, r0
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d005      	beq.n	8004cda <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	2202      	movs	r2, #2
 8004cd2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e0c6      	b.n	8004e68 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cda:	2300      	movs	r3, #0
 8004cdc:	73fb      	strb	r3, [r7, #15]
 8004cde:	e04a      	b.n	8004d76 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004ce0:	7bfa      	ldrb	r2, [r7, #15]
 8004ce2:	6879      	ldr	r1, [r7, #4]
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	00db      	lsls	r3, r3, #3
 8004ce8:	4413      	add	r3, r2
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	440b      	add	r3, r1
 8004cee:	3315      	adds	r3, #21
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004cf4:	7bfa      	ldrb	r2, [r7, #15]
 8004cf6:	6879      	ldr	r1, [r7, #4]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	00db      	lsls	r3, r3, #3
 8004cfc:	4413      	add	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	440b      	add	r3, r1
 8004d02:	3314      	adds	r3, #20
 8004d04:	7bfa      	ldrb	r2, [r7, #15]
 8004d06:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d08:	7bfa      	ldrb	r2, [r7, #15]
 8004d0a:	7bfb      	ldrb	r3, [r7, #15]
 8004d0c:	b298      	uxth	r0, r3
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	4613      	mov	r3, r2
 8004d12:	00db      	lsls	r3, r3, #3
 8004d14:	4413      	add	r3, r2
 8004d16:	009b      	lsls	r3, r3, #2
 8004d18:	440b      	add	r3, r1
 8004d1a:	332e      	adds	r3, #46	@ 0x2e
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d20:	7bfa      	ldrb	r2, [r7, #15]
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	4613      	mov	r3, r2
 8004d26:	00db      	lsls	r3, r3, #3
 8004d28:	4413      	add	r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	440b      	add	r3, r1
 8004d2e:	3318      	adds	r3, #24
 8004d30:	2200      	movs	r2, #0
 8004d32:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d34:	7bfa      	ldrb	r2, [r7, #15]
 8004d36:	6879      	ldr	r1, [r7, #4]
 8004d38:	4613      	mov	r3, r2
 8004d3a:	00db      	lsls	r3, r3, #3
 8004d3c:	4413      	add	r3, r2
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	440b      	add	r3, r1
 8004d42:	331c      	adds	r3, #28
 8004d44:	2200      	movs	r2, #0
 8004d46:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d48:	7bfa      	ldrb	r2, [r7, #15]
 8004d4a:	6879      	ldr	r1, [r7, #4]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	00db      	lsls	r3, r3, #3
 8004d50:	4413      	add	r3, r2
 8004d52:	009b      	lsls	r3, r3, #2
 8004d54:	440b      	add	r3, r1
 8004d56:	3320      	adds	r3, #32
 8004d58:	2200      	movs	r2, #0
 8004d5a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d5c:	7bfa      	ldrb	r2, [r7, #15]
 8004d5e:	6879      	ldr	r1, [r7, #4]
 8004d60:	4613      	mov	r3, r2
 8004d62:	00db      	lsls	r3, r3, #3
 8004d64:	4413      	add	r3, r2
 8004d66:	009b      	lsls	r3, r3, #2
 8004d68:	440b      	add	r3, r1
 8004d6a:	3324      	adds	r3, #36	@ 0x24
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	3301      	adds	r3, #1
 8004d74:	73fb      	strb	r3, [r7, #15]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	791b      	ldrb	r3, [r3, #4]
 8004d7a:	7bfa      	ldrb	r2, [r7, #15]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d3af      	bcc.n	8004ce0 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d80:	2300      	movs	r3, #0
 8004d82:	73fb      	strb	r3, [r7, #15]
 8004d84:	e044      	b.n	8004e10 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d86:	7bfa      	ldrb	r2, [r7, #15]
 8004d88:	6879      	ldr	r1, [r7, #4]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	4413      	add	r3, r2
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	440b      	add	r3, r1
 8004d94:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004d98:	2200      	movs	r2, #0
 8004d9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d9c:	7bfa      	ldrb	r2, [r7, #15]
 8004d9e:	6879      	ldr	r1, [r7, #4]
 8004da0:	4613      	mov	r3, r2
 8004da2:	00db      	lsls	r3, r3, #3
 8004da4:	4413      	add	r3, r2
 8004da6:	009b      	lsls	r3, r3, #2
 8004da8:	440b      	add	r3, r1
 8004daa:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004dae:	7bfa      	ldrb	r2, [r7, #15]
 8004db0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004db2:	7bfa      	ldrb	r2, [r7, #15]
 8004db4:	6879      	ldr	r1, [r7, #4]
 8004db6:	4613      	mov	r3, r2
 8004db8:	00db      	lsls	r3, r3, #3
 8004dba:	4413      	add	r3, r2
 8004dbc:	009b      	lsls	r3, r3, #2
 8004dbe:	440b      	add	r3, r1
 8004dc0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004dc8:	7bfa      	ldrb	r2, [r7, #15]
 8004dca:	6879      	ldr	r1, [r7, #4]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	4413      	add	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	440b      	add	r3, r1
 8004dd6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004dda:	2200      	movs	r2, #0
 8004ddc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004dde:	7bfa      	ldrb	r2, [r7, #15]
 8004de0:	6879      	ldr	r1, [r7, #4]
 8004de2:	4613      	mov	r3, r2
 8004de4:	00db      	lsls	r3, r3, #3
 8004de6:	4413      	add	r3, r2
 8004de8:	009b      	lsls	r3, r3, #2
 8004dea:	440b      	add	r3, r1
 8004dec:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004df0:	2200      	movs	r2, #0
 8004df2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004df4:	7bfa      	ldrb	r2, [r7, #15]
 8004df6:	6879      	ldr	r1, [r7, #4]
 8004df8:	4613      	mov	r3, r2
 8004dfa:	00db      	lsls	r3, r3, #3
 8004dfc:	4413      	add	r3, r2
 8004dfe:	009b      	lsls	r3, r3, #2
 8004e00:	440b      	add	r3, r1
 8004e02:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004e06:	2200      	movs	r2, #0
 8004e08:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	73fb      	strb	r3, [r7, #15]
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	791b      	ldrb	r3, [r3, #4]
 8004e14:	7bfa      	ldrb	r2, [r7, #15]
 8004e16:	429a      	cmp	r2, r3
 8004e18:	d3b5      	bcc.n	8004d86 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6818      	ldr	r0, [r3, #0]
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	7c1a      	ldrb	r2, [r3, #16]
 8004e22:	f88d 2000 	strb.w	r2, [sp]
 8004e26:	3304      	adds	r3, #4
 8004e28:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e2a:	f005 fa65 	bl	800a2f8 <USB_DevInit>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d005      	beq.n	8004e40 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2202      	movs	r2, #2
 8004e38:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e013      	b.n	8004e68 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2201      	movs	r2, #1
 8004e4a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	7b1b      	ldrb	r3, [r3, #12]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d102      	bne.n	8004e5c <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004e56:	6878      	ldr	r0, [r7, #4]
 8004e58:	f000 f80c 	bl	8004e74 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f005 fc0e 	bl	800a682 <USB_DevDisconnect>

  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	4618      	mov	r0, r3
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	42040000 	.word	0x42040000

08004e74 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b085      	sub	sp, #20
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	699b      	ldr	r3, [r3, #24]
 8004e96:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ea6:	f043 0303 	orr.w	r3, r3, #3
 8004eaa:	68fa      	ldr	r2, [r7, #12]
 8004eac:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b085      	sub	sp, #20
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004ec4:	4b39      	ldr	r3, [pc, #228]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004ec6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ec8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ecc:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d10b      	bne.n	8004eee <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004edc:	d905      	bls.n	8004eea <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004ede:	4b33      	ldr	r3, [pc, #204]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	4a32      	ldr	r2, [pc, #200]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004ee4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004ee8:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8004eea:	2300      	movs	r3, #0
 8004eec:	e057      	b.n	8004f9e <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ef4:	d90a      	bls.n	8004f0c <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004ef6:	4b2d      	ldr	r3, [pc, #180]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004ef8:	68db      	ldr	r3, [r3, #12]
 8004efa:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	4a2a      	ldr	r2, [pc, #168]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f04:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004f08:	60d3      	str	r3, [r2, #12]
 8004f0a:	e007      	b.n	8004f1c <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004f0c:	4b27      	ldr	r3, [pc, #156]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004f14:	4925      	ldr	r1, [pc, #148]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004f1c:	4b24      	ldr	r3, [pc, #144]	@ (8004fb0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4a24      	ldr	r2, [pc, #144]	@ (8004fb4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004f22:	fba2 2303 	umull	r2, r3, r2, r3
 8004f26:	099b      	lsrs	r3, r3, #6
 8004f28:	2232      	movs	r2, #50	@ 0x32
 8004f2a:	fb02 f303 	mul.w	r3, r2, r3
 8004f2e:	4a21      	ldr	r2, [pc, #132]	@ (8004fb4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004f30:	fba2 2303 	umull	r2, r3, r2, r3
 8004f34:	099b      	lsrs	r3, r3, #6
 8004f36:	3301      	adds	r3, #1
 8004f38:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004f3a:	e002      	b.n	8004f42 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004f42:	4b1a      	ldr	r3, [pc, #104]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f44:	68db      	ldr	r3, [r3, #12]
 8004f46:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d102      	bne.n	8004f54 <HAL_PWREx_ControlVoltageScaling+0x98>
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1f3      	bne.n	8004f3c <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d01b      	beq.n	8004f92 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004f5a:	4b15      	ldr	r3, [pc, #84]	@ (8004fb0 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a15      	ldr	r2, [pc, #84]	@ (8004fb4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004f60:	fba2 2303 	umull	r2, r3, r2, r3
 8004f64:	099b      	lsrs	r3, r3, #6
 8004f66:	2232      	movs	r2, #50	@ 0x32
 8004f68:	fb02 f303 	mul.w	r3, r2, r3
 8004f6c:	4a11      	ldr	r2, [pc, #68]	@ (8004fb4 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f72:	099b      	lsrs	r3, r3, #6
 8004f74:	3301      	adds	r3, #1
 8004f76:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004f78:	e002      	b.n	8004f80 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	3b01      	subs	r3, #1
 8004f7e:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004f80:	4b0a      	ldr	r3, [pc, #40]	@ (8004fac <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d102      	bne.n	8004f92 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1f3      	bne.n	8004f7a <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8004f98:	2303      	movs	r3, #3
 8004f9a:	e000      	b.n	8004f9e <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8004f9c:	2300      	movs	r3, #0
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	46020800 	.word	0x46020800
 8004fb0:	20000000 	.word	0x20000000
 8004fb4:	10624dd3 	.word	0x10624dd3

08004fb8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004fb8:	b480      	push	{r7}
 8004fba:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004fbc:	4b04      	ldr	r3, [pc, #16]	@ (8004fd0 <HAL_PWREx_GetVoltageRange+0x18>)
 8004fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	46020800 	.word	0x46020800

08004fd4 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b085      	sub	sp, #20
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004fdc:	4b22      	ldr	r3, [pc, #136]	@ (8005068 <HAL_PWREx_ConfigSupply+0x94>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a22      	ldr	r2, [pc, #136]	@ (800506c <HAL_PWREx_ConfigSupply+0x98>)
 8004fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe6:	099b      	lsrs	r3, r3, #6
 8004fe8:	2232      	movs	r2, #50	@ 0x32
 8004fea:	fb02 f303 	mul.w	r3, r2, r3
 8004fee:	4a1f      	ldr	r2, [pc, #124]	@ (800506c <HAL_PWREx_ConfigSupply+0x98>)
 8004ff0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ff4:	099b      	lsrs	r3, r3, #6
 8004ff6:	3301      	adds	r3, #1
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d113      	bne.n	8005028 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005000:	4b1b      	ldr	r3, [pc, #108]	@ (8005070 <HAL_PWREx_ConfigSupply+0x9c>)
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	4a1a      	ldr	r2, [pc, #104]	@ (8005070 <HAL_PWREx_ConfigSupply+0x9c>)
 8005006:	f023 0302 	bic.w	r3, r3, #2
 800500a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800500c:	e002      	b.n	8005014 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	3b01      	subs	r3, #1
 8005012:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005014:	4b16      	ldr	r3, [pc, #88]	@ (8005070 <HAL_PWREx_ConfigSupply+0x9c>)
 8005016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b02      	cmp	r3, #2
 800501e:	d116      	bne.n	800504e <HAL_PWREx_ConfigSupply+0x7a>
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1f3      	bne.n	800500e <HAL_PWREx_ConfigSupply+0x3a>
 8005026:	e012      	b.n	800504e <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8005028:	4b11      	ldr	r3, [pc, #68]	@ (8005070 <HAL_PWREx_ConfigSupply+0x9c>)
 800502a:	689b      	ldr	r3, [r3, #8]
 800502c:	4a10      	ldr	r2, [pc, #64]	@ (8005070 <HAL_PWREx_ConfigSupply+0x9c>)
 800502e:	f043 0302 	orr.w	r3, r3, #2
 8005032:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8005034:	e002      	b.n	800503c <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	3b01      	subs	r3, #1
 800503a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800503c:	4b0c      	ldr	r3, [pc, #48]	@ (8005070 <HAL_PWREx_ConfigSupply+0x9c>)
 800503e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d102      	bne.n	800504e <HAL_PWREx_ConfigSupply+0x7a>
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d1f3      	bne.n	8005036 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d101      	bne.n	8005058 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8005054:	2303      	movs	r3, #3
 8005056:	e000      	b.n	800505a <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8005058:	2300      	movs	r3, #0
}
 800505a:	4618      	mov	r0, r3
 800505c:	3714      	adds	r7, #20
 800505e:	46bd      	mov	sp, r7
 8005060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005064:	4770      	bx	lr
 8005066:	bf00      	nop
 8005068:	20000000 	.word	0x20000000
 800506c:	10624dd3 	.word	0x10624dd3
 8005070:	46020800 	.word	0x46020800

08005074 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005074:	b480      	push	{r7}
 8005076:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8005078:	4b05      	ldr	r3, [pc, #20]	@ (8005090 <HAL_PWREx_EnableVddUSB+0x1c>)
 800507a:	691b      	ldr	r3, [r3, #16]
 800507c:	4a04      	ldr	r2, [pc, #16]	@ (8005090 <HAL_PWREx_EnableVddUSB+0x1c>)
 800507e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005082:	6113      	str	r3, [r2, #16]
}
 8005084:	bf00      	nop
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	46020800 	.word	0x46020800

08005094 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005094:	b480      	push	{r7}
 8005096:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8005098:	4b05      	ldr	r3, [pc, #20]	@ (80050b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800509a:	691b      	ldr	r3, [r3, #16]
 800509c:	4a04      	ldr	r2, [pc, #16]	@ (80050b0 <HAL_PWREx_EnableVddIO2+0x1c>)
 800509e:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80050a2:	6113      	str	r3, [r2, #16]
}
 80050a4:	bf00      	nop
 80050a6:	46bd      	mov	sp, r7
 80050a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ac:	4770      	bx	lr
 80050ae:	bf00      	nop
 80050b0:	46020800 	.word	0x46020800

080050b4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b08e      	sub	sp, #56	@ 0x38
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80050bc:	2300      	movs	r3, #0
 80050be:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d102      	bne.n	80050ce <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80050c8:	2301      	movs	r3, #1
 80050ca:	f000 bec8 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050ce:	4b99      	ldr	r3, [pc, #612]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80050d0:	69db      	ldr	r3, [r3, #28]
 80050d2:	f003 030c 	and.w	r3, r3, #12
 80050d6:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050d8:	4b96      	ldr	r3, [pc, #600]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80050da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050dc:	f003 0303 	and.w	r3, r3, #3
 80050e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0310 	and.w	r3, r3, #16
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	f000 816c 	beq.w	80053c8 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80050f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d007      	beq.n	8005106 <HAL_RCC_OscConfig+0x52>
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	2b0c      	cmp	r3, #12
 80050fa:	f040 80de 	bne.w	80052ba <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80050fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005100:	2b01      	cmp	r3, #1
 8005102:	f040 80da 	bne.w	80052ba <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	69db      	ldr	r3, [r3, #28]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d102      	bne.n	8005114 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	f000 bea5 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005118:	4b86      	ldr	r3, [pc, #536]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005120:	2b00      	cmp	r3, #0
 8005122:	d004      	beq.n	800512e <HAL_RCC_OscConfig+0x7a>
 8005124:	4b83      	ldr	r3, [pc, #524]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800512c:	e005      	b.n	800513a <HAL_RCC_OscConfig+0x86>
 800512e:	4b81      	ldr	r3, [pc, #516]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005130:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005134:	041b      	lsls	r3, r3, #16
 8005136:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800513a:	4293      	cmp	r3, r2
 800513c:	d255      	bcs.n	80051ea <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800513e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005140:	2b00      	cmp	r3, #0
 8005142:	d10a      	bne.n	800515a <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005148:	4618      	mov	r0, r3
 800514a:	f001 f9d9 	bl	8006500 <RCC_SetFlashLatencyFromMSIRange>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d002      	beq.n	800515a <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	f000 be82 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800515a:	4b76      	ldr	r3, [pc, #472]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	4a75      	ldr	r2, [pc, #468]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005160:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005164:	6093      	str	r3, [r2, #8]
 8005166:	4b73      	ldr	r3, [pc, #460]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005172:	4970      	ldr	r1, [pc, #448]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005174:	4313      	orrs	r3, r2
 8005176:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800517c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005180:	d309      	bcc.n	8005196 <HAL_RCC_OscConfig+0xe2>
 8005182:	4b6c      	ldr	r3, [pc, #432]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005184:	68db      	ldr	r3, [r3, #12]
 8005186:	f023 021f 	bic.w	r2, r3, #31
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6a1b      	ldr	r3, [r3, #32]
 800518e:	4969      	ldr	r1, [pc, #420]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005190:	4313      	orrs	r3, r2
 8005192:	60cb      	str	r3, [r1, #12]
 8005194:	e07e      	b.n	8005294 <HAL_RCC_OscConfig+0x1e0>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800519a:	2b00      	cmp	r3, #0
 800519c:	da0a      	bge.n	80051b4 <HAL_RCC_OscConfig+0x100>
 800519e:	4b65      	ldr	r3, [pc, #404]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051a0:	68db      	ldr	r3, [r3, #12]
 80051a2:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a1b      	ldr	r3, [r3, #32]
 80051aa:	015b      	lsls	r3, r3, #5
 80051ac:	4961      	ldr	r1, [pc, #388]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	60cb      	str	r3, [r1, #12]
 80051b2:	e06f      	b.n	8005294 <HAL_RCC_OscConfig+0x1e0>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051bc:	d30a      	bcc.n	80051d4 <HAL_RCC_OscConfig+0x120>
 80051be:	4b5d      	ldr	r3, [pc, #372]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a1b      	ldr	r3, [r3, #32]
 80051ca:	029b      	lsls	r3, r3, #10
 80051cc:	4959      	ldr	r1, [pc, #356]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051ce:	4313      	orrs	r3, r2
 80051d0:	60cb      	str	r3, [r1, #12]
 80051d2:	e05f      	b.n	8005294 <HAL_RCC_OscConfig+0x1e0>
 80051d4:	4b57      	ldr	r3, [pc, #348]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051d6:	68db      	ldr	r3, [r3, #12]
 80051d8:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a1b      	ldr	r3, [r3, #32]
 80051e0:	03db      	lsls	r3, r3, #15
 80051e2:	4954      	ldr	r1, [pc, #336]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051e4:	4313      	orrs	r3, r2
 80051e6:	60cb      	str	r3, [r1, #12]
 80051e8:	e054      	b.n	8005294 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80051ea:	4b52      	ldr	r3, [pc, #328]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	4a51      	ldr	r2, [pc, #324]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051f0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051f4:	6093      	str	r3, [r2, #8]
 80051f6:	4b4f      	ldr	r3, [pc, #316]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	494c      	ldr	r1, [pc, #304]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005204:	4313      	orrs	r3, r2
 8005206:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005210:	d309      	bcc.n	8005226 <HAL_RCC_OscConfig+0x172>
 8005212:	4b48      	ldr	r3, [pc, #288]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f023 021f 	bic.w	r2, r3, #31
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	4945      	ldr	r1, [pc, #276]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005220:	4313      	orrs	r3, r2
 8005222:	60cb      	str	r3, [r1, #12]
 8005224:	e028      	b.n	8005278 <HAL_RCC_OscConfig+0x1c4>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522a:	2b00      	cmp	r3, #0
 800522c:	da0a      	bge.n	8005244 <HAL_RCC_OscConfig+0x190>
 800522e:	4b41      	ldr	r3, [pc, #260]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005230:	68db      	ldr	r3, [r3, #12]
 8005232:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	015b      	lsls	r3, r3, #5
 800523c:	493d      	ldr	r1, [pc, #244]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 800523e:	4313      	orrs	r3, r2
 8005240:	60cb      	str	r3, [r1, #12]
 8005242:	e019      	b.n	8005278 <HAL_RCC_OscConfig+0x1c4>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800524c:	d30a      	bcc.n	8005264 <HAL_RCC_OscConfig+0x1b0>
 800524e:	4b39      	ldr	r3, [pc, #228]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005250:	68db      	ldr	r3, [r3, #12]
 8005252:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6a1b      	ldr	r3, [r3, #32]
 800525a:	029b      	lsls	r3, r3, #10
 800525c:	4935      	ldr	r1, [pc, #212]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 800525e:	4313      	orrs	r3, r2
 8005260:	60cb      	str	r3, [r1, #12]
 8005262:	e009      	b.n	8005278 <HAL_RCC_OscConfig+0x1c4>
 8005264:	4b33      	ldr	r3, [pc, #204]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005266:	68db      	ldr	r3, [r3, #12]
 8005268:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6a1b      	ldr	r3, [r3, #32]
 8005270:	03db      	lsls	r3, r3, #15
 8005272:	4930      	ldr	r1, [pc, #192]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005274:	4313      	orrs	r3, r2
 8005276:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800527a:	2b00      	cmp	r3, #0
 800527c:	d10a      	bne.n	8005294 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005282:	4618      	mov	r0, r3
 8005284:	f001 f93c 	bl	8006500 <RCC_SetFlashLatencyFromMSIRange>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	d002      	beq.n	8005294 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	f000 bde5 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8005294:	f001 f8de 	bl	8006454 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005298:	4b27      	ldr	r3, [pc, #156]	@ (8005338 <HAL_RCC_OscConfig+0x284>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4618      	mov	r0, r3
 800529e:	f7fd f819 	bl	80022d4 <HAL_InitTick>
 80052a2:	4603      	mov	r3, r0
 80052a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80052a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	f000 808a 	beq.w	80053c6 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80052b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80052b6:	f000 bdd2 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	69db      	ldr	r3, [r3, #28]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d066      	beq.n	8005390 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80052c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	4a1b      	ldr	r2, [pc, #108]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80052c8:	f043 0301 	orr.w	r3, r3, #1
 80052cc:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80052ce:	f7fd f88b 	bl	80023e8 <HAL_GetTick>
 80052d2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80052d4:	e009      	b.n	80052ea <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052d6:	f7fd f887 	bl	80023e8 <HAL_GetTick>
 80052da:	4602      	mov	r2, r0
 80052dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052de:	1ad3      	subs	r3, r2, r3
 80052e0:	2b02      	cmp	r3, #2
 80052e2:	d902      	bls.n	80052ea <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	f000 bdba 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80052ea:	4b12      	ldr	r3, [pc, #72]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d0ef      	beq.n	80052d6 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80052f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	4a0e      	ldr	r2, [pc, #56]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 80052fc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005300:	6093      	str	r3, [r2, #8]
 8005302:	4b0c      	ldr	r3, [pc, #48]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005304:	689b      	ldr	r3, [r3, #8]
 8005306:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530e:	4909      	ldr	r1, [pc, #36]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005310:	4313      	orrs	r3, r2
 8005312:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005318:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800531c:	d30e      	bcc.n	800533c <HAL_RCC_OscConfig+0x288>
 800531e:	4b05      	ldr	r3, [pc, #20]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f023 021f 	bic.w	r2, r3, #31
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	4902      	ldr	r1, [pc, #8]	@ (8005334 <HAL_RCC_OscConfig+0x280>)
 800532c:	4313      	orrs	r3, r2
 800532e:	60cb      	str	r3, [r1, #12]
 8005330:	e04a      	b.n	80053c8 <HAL_RCC_OscConfig+0x314>
 8005332:	bf00      	nop
 8005334:	46020c00 	.word	0x46020c00
 8005338:	20000004 	.word	0x20000004
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005340:	2b00      	cmp	r3, #0
 8005342:	da0a      	bge.n	800535a <HAL_RCC_OscConfig+0x2a6>
 8005344:	4b98      	ldr	r3, [pc, #608]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005346:	68db      	ldr	r3, [r3, #12]
 8005348:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a1b      	ldr	r3, [r3, #32]
 8005350:	015b      	lsls	r3, r3, #5
 8005352:	4995      	ldr	r1, [pc, #596]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005354:	4313      	orrs	r3, r2
 8005356:	60cb      	str	r3, [r1, #12]
 8005358:	e036      	b.n	80053c8 <HAL_RCC_OscConfig+0x314>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800535e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005362:	d30a      	bcc.n	800537a <HAL_RCC_OscConfig+0x2c6>
 8005364:	4b90      	ldr	r3, [pc, #576]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6a1b      	ldr	r3, [r3, #32]
 8005370:	029b      	lsls	r3, r3, #10
 8005372:	498d      	ldr	r1, [pc, #564]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005374:	4313      	orrs	r3, r2
 8005376:	60cb      	str	r3, [r1, #12]
 8005378:	e026      	b.n	80053c8 <HAL_RCC_OscConfig+0x314>
 800537a:	4b8b      	ldr	r3, [pc, #556]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6a1b      	ldr	r3, [r3, #32]
 8005386:	03db      	lsls	r3, r3, #15
 8005388:	4987      	ldr	r1, [pc, #540]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800538a:	4313      	orrs	r3, r2
 800538c:	60cb      	str	r3, [r1, #12]
 800538e:	e01b      	b.n	80053c8 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005390:	4b85      	ldr	r3, [pc, #532]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a84      	ldr	r2, [pc, #528]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005396:	f023 0301 	bic.w	r3, r3, #1
 800539a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800539c:	f7fd f824 	bl	80023e8 <HAL_GetTick>
 80053a0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80053a2:	e009      	b.n	80053b8 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80053a4:	f7fd f820 	bl	80023e8 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	2b02      	cmp	r3, #2
 80053b0:	d902      	bls.n	80053b8 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80053b2:	2303      	movs	r3, #3
 80053b4:	f000 bd53 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80053b8:	4b7b      	ldr	r3, [pc, #492]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0304 	and.w	r3, r3, #4
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d1ef      	bne.n	80053a4 <HAL_RCC_OscConfig+0x2f0>
 80053c4:	e000      	b.n	80053c8 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80053c6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	f000 808b 	beq.w	80054ec <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80053d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d8:	2b08      	cmp	r3, #8
 80053da:	d005      	beq.n	80053e8 <HAL_RCC_OscConfig+0x334>
 80053dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053de:	2b0c      	cmp	r3, #12
 80053e0:	d109      	bne.n	80053f6 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80053e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053e4:	2b03      	cmp	r3, #3
 80053e6:	d106      	bne.n	80053f6 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	685b      	ldr	r3, [r3, #4]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d17d      	bne.n	80054ec <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	f000 bd34 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053fe:	d106      	bne.n	800540e <HAL_RCC_OscConfig+0x35a>
 8005400:	4b69      	ldr	r3, [pc, #420]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a68      	ldr	r2, [pc, #416]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800540a:	6013      	str	r3, [r2, #0]
 800540c:	e041      	b.n	8005492 <HAL_RCC_OscConfig+0x3de>
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005416:	d112      	bne.n	800543e <HAL_RCC_OscConfig+0x38a>
 8005418:	4b63      	ldr	r3, [pc, #396]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4a62      	ldr	r2, [pc, #392]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800541e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005422:	6013      	str	r3, [r2, #0]
 8005424:	4b60      	ldr	r3, [pc, #384]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a5f      	ldr	r2, [pc, #380]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800542a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800542e:	6013      	str	r3, [r2, #0]
 8005430:	4b5d      	ldr	r3, [pc, #372]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	4a5c      	ldr	r2, [pc, #368]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	e029      	b.n	8005492 <HAL_RCC_OscConfig+0x3de>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8005446:	d112      	bne.n	800546e <HAL_RCC_OscConfig+0x3ba>
 8005448:	4b57      	ldr	r3, [pc, #348]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a56      	ldr	r2, [pc, #344]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800544e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005452:	6013      	str	r3, [r2, #0]
 8005454:	4b54      	ldr	r3, [pc, #336]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a53      	ldr	r2, [pc, #332]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800545a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800545e:	6013      	str	r3, [r2, #0]
 8005460:	4b51      	ldr	r3, [pc, #324]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a50      	ldr	r2, [pc, #320]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005466:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800546a:	6013      	str	r3, [r2, #0]
 800546c:	e011      	b.n	8005492 <HAL_RCC_OscConfig+0x3de>
 800546e:	4b4e      	ldr	r3, [pc, #312]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a4d      	ldr	r2, [pc, #308]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005474:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005478:	6013      	str	r3, [r2, #0]
 800547a:	4b4b      	ldr	r3, [pc, #300]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4a4a      	ldr	r2, [pc, #296]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005480:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005484:	6013      	str	r3, [r2, #0]
 8005486:	4b48      	ldr	r3, [pc, #288]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a47      	ldr	r2, [pc, #284]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800548c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005490:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	685b      	ldr	r3, [r3, #4]
 8005496:	2b00      	cmp	r3, #0
 8005498:	d014      	beq.n	80054c4 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800549a:	f7fc ffa5 	bl	80023e8 <HAL_GetTick>
 800549e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054a0:	e009      	b.n	80054b6 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054a2:	f7fc ffa1 	bl	80023e8 <HAL_GetTick>
 80054a6:	4602      	mov	r2, r0
 80054a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b64      	cmp	r3, #100	@ 0x64
 80054ae:	d902      	bls.n	80054b6 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	f000 bcd4 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80054b6:	4b3c      	ldr	r3, [pc, #240]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d0ef      	beq.n	80054a2 <HAL_RCC_OscConfig+0x3ee>
 80054c2:	e013      	b.n	80054ec <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80054c4:	f7fc ff90 	bl	80023e8 <HAL_GetTick>
 80054c8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054ca:	e009      	b.n	80054e0 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80054cc:	f7fc ff8c 	bl	80023e8 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	2b64      	cmp	r3, #100	@ 0x64
 80054d8:	d902      	bls.n	80054e0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80054da:	2303      	movs	r3, #3
 80054dc:	f000 bcbf 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80054e0:	4b31      	ldr	r3, [pc, #196]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d1ef      	bne.n	80054cc <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d05f      	beq.n	80055b8 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	2b04      	cmp	r3, #4
 80054fc:	d005      	beq.n	800550a <HAL_RCC_OscConfig+0x456>
 80054fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005500:	2b0c      	cmp	r3, #12
 8005502:	d114      	bne.n	800552e <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005506:	2b02      	cmp	r3, #2
 8005508:	d111      	bne.n	800552e <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	68db      	ldr	r3, [r3, #12]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d102      	bne.n	8005518 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	f000 bca3 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8005518:	4b23      	ldr	r3, [pc, #140]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800551a:	691b      	ldr	r3, [r3, #16]
 800551c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	691b      	ldr	r3, [r3, #16]
 8005524:	041b      	lsls	r3, r3, #16
 8005526:	4920      	ldr	r1, [pc, #128]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005528:	4313      	orrs	r3, r2
 800552a:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800552c:	e044      	b.n	80055b8 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d024      	beq.n	8005580 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8005536:	4b1c      	ldr	r3, [pc, #112]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a1b      	ldr	r2, [pc, #108]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800553c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005540:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005542:	f7fc ff51 	bl	80023e8 <HAL_GetTick>
 8005546:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005548:	e009      	b.n	800555e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800554a:	f7fc ff4d 	bl	80023e8 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	2b02      	cmp	r3, #2
 8005556:	d902      	bls.n	800555e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	f000 bc80 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800555e:	4b12      	ldr	r3, [pc, #72]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005566:	2b00      	cmp	r3, #0
 8005568:	d0ef      	beq.n	800554a <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800556a:	4b0f      	ldr	r3, [pc, #60]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800556c:	691b      	ldr	r3, [r3, #16]
 800556e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	041b      	lsls	r3, r3, #16
 8005578:	490b      	ldr	r1, [pc, #44]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 800557a:	4313      	orrs	r3, r2
 800557c:	610b      	str	r3, [r1, #16]
 800557e:	e01b      	b.n	80055b8 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8005580:	4b09      	ldr	r3, [pc, #36]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a08      	ldr	r2, [pc, #32]	@ (80055a8 <HAL_RCC_OscConfig+0x4f4>)
 8005586:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800558a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800558c:	f7fc ff2c 	bl	80023e8 <HAL_GetTick>
 8005590:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005592:	e00b      	b.n	80055ac <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005594:	f7fc ff28 	bl	80023e8 <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d904      	bls.n	80055ac <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 80055a2:	2303      	movs	r3, #3
 80055a4:	f000 bc5b 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
 80055a8:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80055ac:	4baf      	ldr	r3, [pc, #700]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	d1ed      	bne.n	8005594 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f003 0308 	and.w	r3, r3, #8
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	f000 80c8 	beq.w	8005756 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 80055c6:	2300      	movs	r3, #0
 80055c8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80055cc:	4ba7      	ldr	r3, [pc, #668]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80055ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055d2:	f003 0304 	and.w	r3, r3, #4
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d111      	bne.n	80055fe <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055da:	4ba4      	ldr	r3, [pc, #656]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80055dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055e0:	4aa2      	ldr	r2, [pc, #648]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80055e2:	f043 0304 	orr.w	r3, r3, #4
 80055e6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80055ea:	4ba0      	ldr	r3, [pc, #640]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80055ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055f0:	f003 0304 	and.w	r3, r3, #4
 80055f4:	617b      	str	r3, [r7, #20]
 80055f6:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80055f8:	2301      	movs	r3, #1
 80055fa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80055fe:	4b9c      	ldr	r3, [pc, #624]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 8005600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005602:	f003 0301 	and.w	r3, r3, #1
 8005606:	2b00      	cmp	r3, #0
 8005608:	d119      	bne.n	800563e <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800560a:	4b99      	ldr	r3, [pc, #612]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 800560c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800560e:	4a98      	ldr	r2, [pc, #608]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 8005610:	f043 0301 	orr.w	r3, r3, #1
 8005614:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005616:	f7fc fee7 	bl	80023e8 <HAL_GetTick>
 800561a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800561c:	e009      	b.n	8005632 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800561e:	f7fc fee3 	bl	80023e8 <HAL_GetTick>
 8005622:	4602      	mov	r2, r0
 8005624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005626:	1ad3      	subs	r3, r2, r3
 8005628:	2b02      	cmp	r3, #2
 800562a:	d902      	bls.n	8005632 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	f000 bc16 	b.w	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005632:	4b8f      	ldr	r3, [pc, #572]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 8005634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005636:	f003 0301 	and.w	r3, r3, #1
 800563a:	2b00      	cmp	r3, #0
 800563c:	d0ef      	beq.n	800561e <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d05f      	beq.n	8005706 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8005646:	4b89      	ldr	r3, [pc, #548]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005648:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800564c:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699a      	ldr	r2, [r3, #24]
 8005652:	6a3b      	ldr	r3, [r7, #32]
 8005654:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005658:	429a      	cmp	r2, r3
 800565a:	d037      	beq.n	80056cc <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800565c:	6a3b      	ldr	r3, [r7, #32]
 800565e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d006      	beq.n	8005674 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8005666:	6a3b      	ldr	r3, [r7, #32]
 8005668:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 800566c:	2b00      	cmp	r3, #0
 800566e:	d101      	bne.n	8005674 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8005670:	2301      	movs	r3, #1
 8005672:	e3f4      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8005674:	6a3b      	ldr	r3, [r7, #32]
 8005676:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d01b      	beq.n	80056b6 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 800567e:	4b7b      	ldr	r3, [pc, #492]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005680:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005684:	4a79      	ldr	r2, [pc, #484]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005686:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800568a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 800568e:	f7fc feab 	bl	80023e8 <HAL_GetTick>
 8005692:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005694:	e008      	b.n	80056a8 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005696:	f7fc fea7 	bl	80023e8 <HAL_GetTick>
 800569a:	4602      	mov	r2, r0
 800569c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	2b05      	cmp	r3, #5
 80056a2:	d901      	bls.n	80056a8 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e3da      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80056a8:	4b70      	ldr	r3, [pc, #448]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80056aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056ae:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1ef      	bne.n	8005696 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 80056b6:	4b6d      	ldr	r3, [pc, #436]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80056b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056bc:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	699b      	ldr	r3, [r3, #24]
 80056c4:	4969      	ldr	r1, [pc, #420]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80056c6:	4313      	orrs	r3, r2
 80056c8:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 80056cc:	4b67      	ldr	r3, [pc, #412]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80056ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056d2:	4a66      	ldr	r2, [pc, #408]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80056d4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80056d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80056dc:	f7fc fe84 	bl	80023e8 <HAL_GetTick>
 80056e0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80056e2:	e008      	b.n	80056f6 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80056e4:	f7fc fe80 	bl	80023e8 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b05      	cmp	r3, #5
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e3b3      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80056f6:	4b5d      	ldr	r3, [pc, #372]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80056f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d0ef      	beq.n	80056e4 <HAL_RCC_OscConfig+0x630>
 8005704:	e01b      	b.n	800573e <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8005706:	4b59      	ldr	r3, [pc, #356]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005708:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800570c:	4a57      	ldr	r2, [pc, #348]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800570e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8005712:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8005716:	f7fc fe67 	bl	80023e8 <HAL_GetTick>
 800571a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800571c:	e008      	b.n	8005730 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800571e:	f7fc fe63 	bl	80023e8 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	2b05      	cmp	r3, #5
 800572a:	d901      	bls.n	8005730 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 800572c:	2303      	movs	r3, #3
 800572e:	e396      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005730:	4b4e      	ldr	r3, [pc, #312]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005732:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005736:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800573a:	2b00      	cmp	r3, #0
 800573c:	d1ef      	bne.n	800571e <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800573e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005742:	2b01      	cmp	r3, #1
 8005744:	d107      	bne.n	8005756 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005746:	4b49      	ldr	r3, [pc, #292]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005748:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800574c:	4a47      	ldr	r2, [pc, #284]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800574e:	f023 0304 	bic.w	r3, r3, #4
 8005752:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0304 	and.w	r3, r3, #4
 800575e:	2b00      	cmp	r3, #0
 8005760:	f000 8111 	beq.w	8005986 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8005764:	2300      	movs	r3, #0
 8005766:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800576a:	4b40      	ldr	r3, [pc, #256]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800576c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005770:	f003 0304 	and.w	r3, r3, #4
 8005774:	2b00      	cmp	r3, #0
 8005776:	d111      	bne.n	800579c <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005778:	4b3c      	ldr	r3, [pc, #240]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800577a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800577e:	4a3b      	ldr	r2, [pc, #236]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005780:	f043 0304 	orr.w	r3, r3, #4
 8005784:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005788:	4b38      	ldr	r3, [pc, #224]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800578a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800578e:	f003 0304 	and.w	r3, r3, #4
 8005792:	613b      	str	r3, [r7, #16]
 8005794:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8005796:	2301      	movs	r3, #1
 8005798:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800579c:	4b34      	ldr	r3, [pc, #208]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 800579e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d118      	bne.n	80057da <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80057a8:	4b31      	ldr	r3, [pc, #196]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 80057aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ac:	4a30      	ldr	r2, [pc, #192]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 80057ae:	f043 0301 	orr.w	r3, r3, #1
 80057b2:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057b4:	f7fc fe18 	bl	80023e8 <HAL_GetTick>
 80057b8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80057ba:	e008      	b.n	80057ce <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057bc:	f7fc fe14 	bl	80023e8 <HAL_GetTick>
 80057c0:	4602      	mov	r2, r0
 80057c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057c4:	1ad3      	subs	r3, r2, r3
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d901      	bls.n	80057ce <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 80057ca:	2303      	movs	r3, #3
 80057cc:	e347      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80057ce:	4b28      	ldr	r3, [pc, #160]	@ (8005870 <HAL_RCC_OscConfig+0x7bc>)
 80057d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d2:	f003 0301 	and.w	r3, r3, #1
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d0f0      	beq.n	80057bc <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d01f      	beq.n	8005826 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	689b      	ldr	r3, [r3, #8]
 80057ea:	f003 0304 	and.w	r3, r3, #4
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d010      	beq.n	8005814 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80057f2:	4b1e      	ldr	r3, [pc, #120]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80057f4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80057f8:	4a1c      	ldr	r2, [pc, #112]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 80057fa:	f043 0304 	orr.w	r3, r3, #4
 80057fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005802:	4b1a      	ldr	r3, [pc, #104]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005804:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005808:	4a18      	ldr	r2, [pc, #96]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800580a:	f043 0301 	orr.w	r3, r3, #1
 800580e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005812:	e018      	b.n	8005846 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005814:	4b15      	ldr	r3, [pc, #84]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005816:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800581a:	4a14      	ldr	r2, [pc, #80]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800581c:	f043 0301 	orr.w	r3, r3, #1
 8005820:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8005824:	e00f      	b.n	8005846 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005826:	4b11      	ldr	r3, [pc, #68]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005828:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800582c:	4a0f      	ldr	r2, [pc, #60]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800582e:	f023 0301 	bic.w	r3, r3, #1
 8005832:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005836:	4b0d      	ldr	r3, [pc, #52]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 8005838:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800583c:	4a0b      	ldr	r2, [pc, #44]	@ (800586c <HAL_RCC_OscConfig+0x7b8>)
 800583e:	f023 0304 	bic.w	r3, r3, #4
 8005842:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d057      	beq.n	80058fe <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 800584e:	f7fc fdcb 	bl	80023e8 <HAL_GetTick>
 8005852:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005854:	e00e      	b.n	8005874 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005856:	f7fc fdc7 	bl	80023e8 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005864:	4293      	cmp	r3, r2
 8005866:	d905      	bls.n	8005874 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e2f8      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
 800586c:	46020c00 	.word	0x46020c00
 8005870:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005874:	4b9c      	ldr	r3, [pc, #624]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005876:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800587a:	f003 0302 	and.w	r3, r3, #2
 800587e:	2b00      	cmp	r3, #0
 8005880:	d0e9      	beq.n	8005856 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800588a:	2b00      	cmp	r3, #0
 800588c:	d01b      	beq.n	80058c6 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800588e:	4b96      	ldr	r3, [pc, #600]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005890:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005894:	4a94      	ldr	r2, [pc, #592]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005896:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800589a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800589e:	e00a      	b.n	80058b6 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058a0:	f7fc fda2 	bl	80023e8 <HAL_GetTick>
 80058a4:	4602      	mov	r2, r0
 80058a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a8:	1ad3      	subs	r3, r2, r3
 80058aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058ae:	4293      	cmp	r3, r2
 80058b0:	d901      	bls.n	80058b6 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 80058b2:	2303      	movs	r3, #3
 80058b4:	e2d3      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80058b6:	4b8c      	ldr	r3, [pc, #560]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80058b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0ed      	beq.n	80058a0 <HAL_RCC_OscConfig+0x7ec>
 80058c4:	e053      	b.n	800596e <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80058c6:	4b88      	ldr	r3, [pc, #544]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80058c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058cc:	4a86      	ldr	r2, [pc, #536]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80058ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80058d6:	e00a      	b.n	80058ee <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058d8:	f7fc fd86 	bl	80023e8 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d901      	bls.n	80058ee <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80058ea:	2303      	movs	r3, #3
 80058ec:	e2b7      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80058ee:	4b7e      	ldr	r3, [pc, #504]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80058f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80058f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d1ed      	bne.n	80058d8 <HAL_RCC_OscConfig+0x824>
 80058fc:	e037      	b.n	800596e <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80058fe:	f7fc fd73 	bl	80023e8 <HAL_GetTick>
 8005902:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005904:	e00a      	b.n	800591c <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005906:	f7fc fd6f 	bl	80023e8 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005914:	4293      	cmp	r3, r2
 8005916:	d901      	bls.n	800591c <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8005918:	2303      	movs	r3, #3
 800591a:	e2a0      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800591c:	4b72      	ldr	r3, [pc, #456]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 800591e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005922:	f003 0302 	and.w	r3, r3, #2
 8005926:	2b00      	cmp	r3, #0
 8005928:	d1ed      	bne.n	8005906 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 800592a:	4b6f      	ldr	r3, [pc, #444]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 800592c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005930:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005934:	2b00      	cmp	r3, #0
 8005936:	d01a      	beq.n	800596e <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005938:	4b6b      	ldr	r3, [pc, #428]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 800593a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800593e:	4a6a      	ldr	r2, [pc, #424]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005940:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005944:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005948:	e00a      	b.n	8005960 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800594a:	f7fc fd4d 	bl	80023e8 <HAL_GetTick>
 800594e:	4602      	mov	r2, r0
 8005950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005952:	1ad3      	subs	r3, r2, r3
 8005954:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005958:	4293      	cmp	r3, r2
 800595a:	d901      	bls.n	8005960 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	e27e      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005960:	4b61      	ldr	r3, [pc, #388]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005962:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005966:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800596a:	2b00      	cmp	r3, #0
 800596c:	d1ed      	bne.n	800594a <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800596e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005972:	2b01      	cmp	r3, #1
 8005974:	d107      	bne.n	8005986 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005976:	4b5c      	ldr	r3, [pc, #368]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005978:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800597c:	4a5a      	ldr	r2, [pc, #360]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 800597e:	f023 0304 	bic.w	r3, r3, #4
 8005982:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f003 0320 	and.w	r3, r3, #32
 800598e:	2b00      	cmp	r3, #0
 8005990:	d036      	beq.n	8005a00 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005996:	2b00      	cmp	r3, #0
 8005998:	d019      	beq.n	80059ce <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800599a:	4b53      	ldr	r3, [pc, #332]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a52      	ldr	r2, [pc, #328]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80059a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80059a4:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80059a6:	f7fc fd1f 	bl	80023e8 <HAL_GetTick>
 80059aa:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80059ac:	e008      	b.n	80059c0 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059ae:	f7fc fd1b 	bl	80023e8 <HAL_GetTick>
 80059b2:	4602      	mov	r2, r0
 80059b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059b6:	1ad3      	subs	r3, r2, r3
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d901      	bls.n	80059c0 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 80059bc:	2303      	movs	r3, #3
 80059be:	e24e      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80059c0:	4b49      	ldr	r3, [pc, #292]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d0f0      	beq.n	80059ae <HAL_RCC_OscConfig+0x8fa>
 80059cc:	e018      	b.n	8005a00 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 80059ce:	4b46      	ldr	r3, [pc, #280]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	4a45      	ldr	r2, [pc, #276]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80059d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80059d8:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80059da:	f7fc fd05 	bl	80023e8 <HAL_GetTick>
 80059de:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80059e0:	e008      	b.n	80059f4 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059e2:	f7fc fd01 	bl	80023e8 <HAL_GetTick>
 80059e6:	4602      	mov	r2, r0
 80059e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ea:	1ad3      	subs	r3, r2, r3
 80059ec:	2b02      	cmp	r3, #2
 80059ee:	d901      	bls.n	80059f4 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	e234      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80059f4:	4b3c      	ldr	r3, [pc, #240]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1f0      	bne.n	80059e2 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d036      	beq.n	8005a7a <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d019      	beq.n	8005a48 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8005a14:	4b34      	ldr	r3, [pc, #208]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	4a33      	ldr	r2, [pc, #204]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a1e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a20:	f7fc fce2 	bl	80023e8 <HAL_GetTick>
 8005a24:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005a26:	e008      	b.n	8005a3a <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005a28:	f7fc fcde 	bl	80023e8 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e211      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8005a3a:	4b2b      	ldr	r3, [pc, #172]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d0f0      	beq.n	8005a28 <HAL_RCC_OscConfig+0x974>
 8005a46:	e018      	b.n	8005a7a <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8005a48:	4b27      	ldr	r3, [pc, #156]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a26      	ldr	r2, [pc, #152]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a52:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005a54:	f7fc fcc8 	bl	80023e8 <HAL_GetTick>
 8005a58:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005a5a:	e008      	b.n	8005a6e <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005a5c:	f7fc fcc4 	bl	80023e8 <HAL_GetTick>
 8005a60:	4602      	mov	r2, r0
 8005a62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	2b02      	cmp	r3, #2
 8005a68:	d901      	bls.n	8005a6e <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e1f7      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d1f0      	bne.n	8005a5c <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d07f      	beq.n	8005b86 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d062      	beq.n	8005b54 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005a8e:	4b16      	ldr	r3, [pc, #88]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	4a15      	ldr	r2, [pc, #84]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a94:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005a98:	6093      	str	r3, [r2, #8]
 8005a9a:	4b13      	ldr	r3, [pc, #76]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005a9c:	689b      	ldr	r3, [r3, #8]
 8005a9e:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa6:	4910      	ldr	r1, [pc, #64]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ab0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005ab4:	d309      	bcc.n	8005aca <HAL_RCC_OscConfig+0xa16>
 8005ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	f023 021f 	bic.w	r2, r3, #31
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	4909      	ldr	r1, [pc, #36]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	60cb      	str	r3, [r1, #12]
 8005ac8:	e02a      	b.n	8005b20 <HAL_RCC_OscConfig+0xa6c>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	da0c      	bge.n	8005aec <HAL_RCC_OscConfig+0xa38>
 8005ad2:	4b05      	ldr	r3, [pc, #20]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	6a1b      	ldr	r3, [r3, #32]
 8005ade:	015b      	lsls	r3, r3, #5
 8005ae0:	4901      	ldr	r1, [pc, #4]	@ (8005ae8 <HAL_RCC_OscConfig+0xa34>)
 8005ae2:	4313      	orrs	r3, r2
 8005ae4:	60cb      	str	r3, [r1, #12]
 8005ae6:	e01b      	b.n	8005b20 <HAL_RCC_OscConfig+0xa6c>
 8005ae8:	46020c00 	.word	0x46020c00
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005af4:	d30a      	bcc.n	8005b0c <HAL_RCC_OscConfig+0xa58>
 8005af6:	4ba1      	ldr	r3, [pc, #644]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005af8:	68db      	ldr	r3, [r3, #12]
 8005afa:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6a1b      	ldr	r3, [r3, #32]
 8005b02:	029b      	lsls	r3, r3, #10
 8005b04:	499d      	ldr	r1, [pc, #628]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b06:	4313      	orrs	r3, r2
 8005b08:	60cb      	str	r3, [r1, #12]
 8005b0a:	e009      	b.n	8005b20 <HAL_RCC_OscConfig+0xa6c>
 8005b0c:	4b9b      	ldr	r3, [pc, #620]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6a1b      	ldr	r3, [r3, #32]
 8005b18:	03db      	lsls	r3, r3, #15
 8005b1a:	4998      	ldr	r1, [pc, #608]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8005b20:	4b96      	ldr	r3, [pc, #600]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a95      	ldr	r2, [pc, #596]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b26:	f043 0310 	orr.w	r3, r3, #16
 8005b2a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005b2c:	f7fc fc5c 	bl	80023e8 <HAL_GetTick>
 8005b30:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005b32:	e008      	b.n	8005b46 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005b34:	f7fc fc58 	bl	80023e8 <HAL_GetTick>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b3c:	1ad3      	subs	r3, r2, r3
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	d901      	bls.n	8005b46 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005b42:	2303      	movs	r3, #3
 8005b44:	e18b      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 8005b46:	4b8d      	ldr	r3, [pc, #564]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0320 	and.w	r3, r3, #32
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d0f0      	beq.n	8005b34 <HAL_RCC_OscConfig+0xa80>
 8005b52:	e018      	b.n	8005b86 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005b54:	4b89      	ldr	r3, [pc, #548]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a88      	ldr	r2, [pc, #544]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b5a:	f023 0310 	bic.w	r3, r3, #16
 8005b5e:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005b60:	f7fc fc42 	bl	80023e8 <HAL_GetTick>
 8005b64:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005b66:	e008      	b.n	8005b7a <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8005b68:	f7fc fc3e 	bl	80023e8 <HAL_GetTick>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e171      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8005b7a:	4b80      	ldr	r3, [pc, #512]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	f003 0320 	and.w	r3, r3, #32
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1f0      	bne.n	8005b68 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f000 8166 	beq.w	8005e5c <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005b90:	2300      	movs	r3, #0
 8005b92:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b96:	4b79      	ldr	r3, [pc, #484]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	f003 030c 	and.w	r3, r3, #12
 8005b9e:	2b0c      	cmp	r3, #12
 8005ba0:	f000 80f2 	beq.w	8005d88 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	f040 80c5 	bne.w	8005d38 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005bae:	4b73      	ldr	r3, [pc, #460]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a72      	ldr	r2, [pc, #456]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005bb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bb8:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005bba:	f7fc fc15 	bl	80023e8 <HAL_GetTick>
 8005bbe:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005bc0:	e008      	b.n	8005bd4 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bc2:	f7fc fc11 	bl	80023e8 <HAL_GetTick>
 8005bc6:	4602      	mov	r2, r0
 8005bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	2b02      	cmp	r3, #2
 8005bce:	d901      	bls.n	8005bd4 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005bd0:	2303      	movs	r3, #3
 8005bd2:	e144      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005bd4:	4b69      	ldr	r3, [pc, #420]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d1f0      	bne.n	8005bc2 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005be0:	4b66      	ldr	r3, [pc, #408]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005be6:	f003 0304 	and.w	r3, r3, #4
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d111      	bne.n	8005c12 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8005bee:	4b63      	ldr	r3, [pc, #396]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005bf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bf4:	4a61      	ldr	r2, [pc, #388]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005bf6:	f043 0304 	orr.w	r3, r3, #4
 8005bfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005c00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c04:	f003 0304 	and.w	r3, r3, #4
 8005c08:	60fb      	str	r3, [r7, #12]
 8005c0a:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 8005c12:	4b5b      	ldr	r3, [pc, #364]	@ (8005d80 <HAL_RCC_OscConfig+0xccc>)
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c1a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005c1e:	d102      	bne.n	8005c26 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8005c20:	2301      	movs	r3, #1
 8005c22:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005c26:	4b56      	ldr	r3, [pc, #344]	@ (8005d80 <HAL_RCC_OscConfig+0xccc>)
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	4a55      	ldr	r2, [pc, #340]	@ (8005d80 <HAL_RCC_OscConfig+0xccc>)
 8005c2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c30:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 8005c32:	4b52      	ldr	r3, [pc, #328]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005c34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c3a:	f023 0303 	bic.w	r3, r3, #3
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005c46:	3a01      	subs	r2, #1
 8005c48:	0212      	lsls	r2, r2, #8
 8005c4a:	4311      	orrs	r1, r2
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005c50:	430a      	orrs	r2, r1
 8005c52:	494a      	ldr	r1, [pc, #296]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005c54:	4313      	orrs	r3, r2
 8005c56:	628b      	str	r3, [r1, #40]	@ 0x28
 8005c58:	4b48      	ldr	r3, [pc, #288]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005c5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005c5c:	4b49      	ldr	r3, [pc, #292]	@ (8005d84 <HAL_RCC_OscConfig+0xcd0>)
 8005c5e:	4013      	ands	r3, r2
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005c64:	3a01      	subs	r2, #1
 8005c66:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005c6e:	3a01      	subs	r2, #1
 8005c70:	0252      	lsls	r2, r2, #9
 8005c72:	b292      	uxth	r2, r2
 8005c74:	4311      	orrs	r1, r2
 8005c76:	687a      	ldr	r2, [r7, #4]
 8005c78:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005c7a:	3a01      	subs	r2, #1
 8005c7c:	0412      	lsls	r2, r2, #16
 8005c7e:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005c82:	4311      	orrs	r1, r2
 8005c84:	687a      	ldr	r2, [r7, #4]
 8005c86:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005c88:	3a01      	subs	r2, #1
 8005c8a:	0612      	lsls	r2, r2, #24
 8005c8c:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005c90:	430a      	orrs	r2, r1
 8005c92:	493a      	ldr	r1, [pc, #232]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005c94:	4313      	orrs	r3, r2
 8005c96:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005c98:	4b38      	ldr	r3, [pc, #224]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c9c:	4a37      	ldr	r2, [pc, #220]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005c9e:	f023 0310 	bic.w	r3, r3, #16
 8005ca2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ca8:	4a34      	ldr	r2, [pc, #208]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005caa:	00db      	lsls	r3, r3, #3
 8005cac:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005cae:	4b33      	ldr	r3, [pc, #204]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cb2:	4a32      	ldr	r2, [pc, #200]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cb4:	f043 0310 	orr.w	r3, r3, #16
 8005cb8:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8005cba:	4b30      	ldr	r3, [pc, #192]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbe:	f023 020c 	bic.w	r2, r3, #12
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc6:	492d      	ldr	r1, [pc, #180]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005ccc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005cd0:	2b01      	cmp	r3, #1
 8005cd2:	d105      	bne.n	8005ce0 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005cd4:	4b2a      	ldr	r3, [pc, #168]	@ (8005d80 <HAL_RCC_OscConfig+0xccc>)
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	4a29      	ldr	r2, [pc, #164]	@ (8005d80 <HAL_RCC_OscConfig+0xccc>)
 8005cda:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cde:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005ce0:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d107      	bne.n	8005cf8 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005ce8:	4b24      	ldr	r3, [pc, #144]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005cee:	4a23      	ldr	r2, [pc, #140]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cf0:	f023 0304 	bic.w	r3, r3, #4
 8005cf4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005cf8:	4b20      	ldr	r3, [pc, #128]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	4a1f      	ldr	r2, [pc, #124]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005cfe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d02:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d04:	f7fc fb70 	bl	80023e8 <HAL_GetTick>
 8005d08:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005d0a:	e008      	b.n	8005d1e <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d0c:	f7fc fb6c 	bl	80023e8 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	2b02      	cmp	r3, #2
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e09f      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005d1e:	4b17      	ldr	r3, [pc, #92]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d0f0      	beq.n	8005d0c <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005d2a:	4b14      	ldr	r3, [pc, #80]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2e:	4a13      	ldr	r2, [pc, #76]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d34:	6293      	str	r3, [r2, #40]	@ 0x28
 8005d36:	e091      	b.n	8005e5c <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005d38:	4b10      	ldr	r3, [pc, #64]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a0f      	ldr	r2, [pc, #60]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d42:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005d44:	f7fc fb50 	bl	80023e8 <HAL_GetTick>
 8005d48:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d4a:	e008      	b.n	8005d5e <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d4c:	f7fc fb4c 	bl	80023e8 <HAL_GetTick>
 8005d50:	4602      	mov	r2, r0
 8005d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d54:	1ad3      	subs	r3, r2, r3
 8005d56:	2b02      	cmp	r3, #2
 8005d58:	d901      	bls.n	8005d5e <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005d5a:	2303      	movs	r3, #3
 8005d5c:	e07f      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005d5e:	4b07      	ldr	r3, [pc, #28]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d1f0      	bne.n	8005d4c <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005d6a:	4b04      	ldr	r3, [pc, #16]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d6e:	4a03      	ldr	r2, [pc, #12]	@ (8005d7c <HAL_RCC_OscConfig+0xcc8>)
 8005d70:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005d74:	f023 0303 	bic.w	r3, r3, #3
 8005d78:	6293      	str	r3, [r2, #40]	@ 0x28
 8005d7a:	e06f      	b.n	8005e5c <HAL_RCC_OscConfig+0xda8>
 8005d7c:	46020c00 	.word	0x46020c00
 8005d80:	46020800 	.word	0x46020800
 8005d84:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005d88:	4b37      	ldr	r3, [pc, #220]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005d8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d8c:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005d8e:	4b36      	ldr	r3, [pc, #216]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005d90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d92:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d039      	beq.n	8005e10 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005d9c:	69fb      	ldr	r3, [r7, #28]
 8005d9e:	f003 0203 	and.w	r2, r3, #3
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d132      	bne.n	8005e10 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	0a1b      	lsrs	r3, r3, #8
 8005dae:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db6:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d129      	bne.n	8005e10 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d122      	bne.n	8005e10 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005dca:	69bb      	ldr	r3, [r7, #24]
 8005dcc:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005dd4:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005dd6:	429a      	cmp	r2, r3
 8005dd8:	d11a      	bne.n	8005e10 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005dda:	69bb      	ldr	r3, [r7, #24]
 8005ddc:	0a5b      	lsrs	r3, r3, #9
 8005dde:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005de6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005de8:	429a      	cmp	r2, r3
 8005dea:	d111      	bne.n	8005e10 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	0c1b      	lsrs	r3, r3, #16
 8005df0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005df8:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005dfa:	429a      	cmp	r2, r3
 8005dfc:	d108      	bne.n	8005e10 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	0e1b      	lsrs	r3, r3, #24
 8005e02:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e0a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d001      	beq.n	8005e14 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005e10:	2301      	movs	r3, #1
 8005e12:	e024      	b.n	8005e5e <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005e14:	4b14      	ldr	r3, [pc, #80]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e18:	08db      	lsrs	r3, r3, #3
 8005e1a:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005e22:	429a      	cmp	r2, r3
 8005e24:	d01a      	beq.n	8005e5c <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005e26:	4b10      	ldr	r3, [pc, #64]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005e28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e2a:	4a0f      	ldr	r2, [pc, #60]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005e2c:	f023 0310 	bic.w	r3, r3, #16
 8005e30:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e32:	f7fc fad9 	bl	80023e8 <HAL_GetTick>
 8005e36:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005e38:	bf00      	nop
 8005e3a:	f7fc fad5 	bl	80023e8 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d0f9      	beq.n	8005e3a <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e4a:	4a07      	ldr	r2, [pc, #28]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005e4c:	00db      	lsls	r3, r3, #3
 8005e4e:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005e50:	4b05      	ldr	r3, [pc, #20]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005e52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e54:	4a04      	ldr	r2, [pc, #16]	@ (8005e68 <HAL_RCC_OscConfig+0xdb4>)
 8005e56:	f043 0310 	orr.w	r3, r3, #16
 8005e5a:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005e5c:	2300      	movs	r3, #0
}
 8005e5e:	4618      	mov	r0, r3
 8005e60:	3738      	adds	r7, #56	@ 0x38
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bd80      	pop	{r7, pc}
 8005e66:	bf00      	nop
 8005e68:	46020c00 	.word	0x46020c00

08005e6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
 8005e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d101      	bne.n	8005e80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	e1d9      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005e80:	4b9b      	ldr	r3, [pc, #620]	@ (80060f0 <HAL_RCC_ClockConfig+0x284>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f003 030f 	and.w	r3, r3, #15
 8005e88:	683a      	ldr	r2, [r7, #0]
 8005e8a:	429a      	cmp	r2, r3
 8005e8c:	d910      	bls.n	8005eb0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e8e:	4b98      	ldr	r3, [pc, #608]	@ (80060f0 <HAL_RCC_ClockConfig+0x284>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f023 020f 	bic.w	r2, r3, #15
 8005e96:	4996      	ldr	r1, [pc, #600]	@ (80060f0 <HAL_RCC_ClockConfig+0x284>)
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	4313      	orrs	r3, r2
 8005e9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e9e:	4b94      	ldr	r3, [pc, #592]	@ (80060f0 <HAL_RCC_ClockConfig+0x284>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f003 030f 	and.w	r3, r3, #15
 8005ea6:	683a      	ldr	r2, [r7, #0]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	d001      	beq.n	8005eb0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e1c1      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 0310 	and.w	r3, r3, #16
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d010      	beq.n	8005ede <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	695a      	ldr	r2, [r3, #20]
 8005ec0:	4b8c      	ldr	r3, [pc, #560]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ec4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d908      	bls.n	8005ede <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005ecc:	4b89      	ldr	r3, [pc, #548]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	695b      	ldr	r3, [r3, #20]
 8005ed8:	4986      	ldr	r1, [pc, #536]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0308 	and.w	r3, r3, #8
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d012      	beq.n	8005f10 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	691a      	ldr	r2, [r3, #16]
 8005eee:	4b81      	ldr	r3, [pc, #516]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005ef0:	6a1b      	ldr	r3, [r3, #32]
 8005ef2:	091b      	lsrs	r3, r3, #4
 8005ef4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d909      	bls.n	8005f10 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005efc:	4b7d      	ldr	r3, [pc, #500]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	691b      	ldr	r3, [r3, #16]
 8005f08:	011b      	lsls	r3, r3, #4
 8005f0a:	497a      	ldr	r1, [pc, #488]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 0304 	and.w	r3, r3, #4
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d010      	beq.n	8005f3e <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68da      	ldr	r2, [r3, #12]
 8005f20:	4b74      	ldr	r3, [pc, #464]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d908      	bls.n	8005f3e <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005f2c:	4b71      	ldr	r3, [pc, #452]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	496e      	ldr	r1, [pc, #440]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f3a:	4313      	orrs	r3, r2
 8005f3c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0302 	and.w	r3, r3, #2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d010      	beq.n	8005f6c <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	689a      	ldr	r2, [r3, #8]
 8005f4e:	4b69      	ldr	r3, [pc, #420]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f50:	6a1b      	ldr	r3, [r3, #32]
 8005f52:	f003 030f 	and.w	r3, r3, #15
 8005f56:	429a      	cmp	r2, r3
 8005f58:	d908      	bls.n	8005f6c <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005f5a:	4b66      	ldr	r3, [pc, #408]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f5c:	6a1b      	ldr	r3, [r3, #32]
 8005f5e:	f023 020f 	bic.w	r2, r3, #15
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	4963      	ldr	r1, [pc, #396]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0301 	and.w	r3, r3, #1
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f000 80d2 	beq.w	800611e <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	2b03      	cmp	r3, #3
 8005f84:	d143      	bne.n	800600e <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f86:	4b5b      	ldr	r3, [pc, #364]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d110      	bne.n	8005fb6 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005f94:	4b57      	ldr	r3, [pc, #348]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005f9a:	4a56      	ldr	r2, [pc, #344]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005f9c:	f043 0304 	orr.w	r3, r3, #4
 8005fa0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005fa4:	4b53      	ldr	r3, [pc, #332]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	60bb      	str	r3, [r7, #8]
 8005fb0:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005fb2:	2301      	movs	r3, #1
 8005fb4:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8005fb6:	f7fc fa17 	bl	80023e8 <HAL_GetTick>
 8005fba:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005fbc:	4b4e      	ldr	r3, [pc, #312]	@ (80060f8 <HAL_RCC_ClockConfig+0x28c>)
 8005fbe:	68db      	ldr	r3, [r3, #12]
 8005fc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00f      	beq.n	8005fe8 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005fc8:	e008      	b.n	8005fdc <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005fca:	f7fc fa0d 	bl	80023e8 <HAL_GetTick>
 8005fce:	4602      	mov	r2, r0
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	1ad3      	subs	r3, r2, r3
 8005fd4:	2b02      	cmp	r3, #2
 8005fd6:	d901      	bls.n	8005fdc <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8005fd8:	2303      	movs	r3, #3
 8005fda:	e12b      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005fdc:	4b46      	ldr	r3, [pc, #280]	@ (80060f8 <HAL_RCC_ClockConfig+0x28c>)
 8005fde:	68db      	ldr	r3, [r3, #12]
 8005fe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d0f0      	beq.n	8005fca <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005fe8:	7dfb      	ldrb	r3, [r7, #23]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d107      	bne.n	8005ffe <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005fee:	4b41      	ldr	r3, [pc, #260]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ff4:	4a3f      	ldr	r2, [pc, #252]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8005ff6:	f023 0304 	bic.w	r3, r3, #4
 8005ffa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005ffe:	4b3d      	ldr	r3, [pc, #244]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d121      	bne.n	800604e <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e112      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	2b02      	cmp	r3, #2
 8006014:	d107      	bne.n	8006026 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006016:	4b37      	ldr	r3, [pc, #220]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800601e:	2b00      	cmp	r3, #0
 8006020:	d115      	bne.n	800604e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8006022:	2301      	movs	r3, #1
 8006024:	e106      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d107      	bne.n	800603e <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 800602e:	4b31      	ldr	r3, [pc, #196]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0304 	and.w	r3, r3, #4
 8006036:	2b00      	cmp	r3, #0
 8006038:	d109      	bne.n	800604e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e0fa      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800603e:	4b2d      	ldr	r3, [pc, #180]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006046:	2b00      	cmp	r3, #0
 8006048:	d101      	bne.n	800604e <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e0f2      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 800604e:	4b29      	ldr	r3, [pc, #164]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8006050:	69db      	ldr	r3, [r3, #28]
 8006052:	f023 0203 	bic.w	r2, r3, #3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	4926      	ldr	r1, [pc, #152]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 800605c:	4313      	orrs	r3, r2
 800605e:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8006060:	f7fc f9c2 	bl	80023e8 <HAL_GetTick>
 8006064:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	2b03      	cmp	r3, #3
 800606c:	d112      	bne.n	8006094 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800606e:	e00a      	b.n	8006086 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006070:	f7fc f9ba 	bl	80023e8 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800607e:	4293      	cmp	r3, r2
 8006080:	d901      	bls.n	8006086 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e0d6      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006086:	4b1b      	ldr	r3, [pc, #108]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	f003 030c 	and.w	r3, r3, #12
 800608e:	2b0c      	cmp	r3, #12
 8006090:	d1ee      	bne.n	8006070 <HAL_RCC_ClockConfig+0x204>
 8006092:	e044      	b.n	800611e <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	2b02      	cmp	r3, #2
 800609a:	d112      	bne.n	80060c2 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800609c:	e00a      	b.n	80060b4 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800609e:	f7fc f9a3 	bl	80023e8 <HAL_GetTick>
 80060a2:	4602      	mov	r2, r0
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	1ad3      	subs	r3, r2, r3
 80060a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d901      	bls.n	80060b4 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80060b0:	2303      	movs	r3, #3
 80060b2:	e0bf      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80060b4:	4b0f      	ldr	r3, [pc, #60]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 80060b6:	69db      	ldr	r3, [r3, #28]
 80060b8:	f003 030c 	and.w	r3, r3, #12
 80060bc:	2b08      	cmp	r3, #8
 80060be:	d1ee      	bne.n	800609e <HAL_RCC_ClockConfig+0x232>
 80060c0:	e02d      	b.n	800611e <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d123      	bne.n	8006112 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80060ca:	e00a      	b.n	80060e2 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060cc:	f7fc f98c 	bl	80023e8 <HAL_GetTick>
 80060d0:	4602      	mov	r2, r0
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	1ad3      	subs	r3, r2, r3
 80060d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060da:	4293      	cmp	r3, r2
 80060dc:	d901      	bls.n	80060e2 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80060de:	2303      	movs	r3, #3
 80060e0:	e0a8      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80060e2:	4b04      	ldr	r3, [pc, #16]	@ (80060f4 <HAL_RCC_ClockConfig+0x288>)
 80060e4:	69db      	ldr	r3, [r3, #28]
 80060e6:	f003 030c 	and.w	r3, r3, #12
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1ee      	bne.n	80060cc <HAL_RCC_ClockConfig+0x260>
 80060ee:	e016      	b.n	800611e <HAL_RCC_ClockConfig+0x2b2>
 80060f0:	40022000 	.word	0x40022000
 80060f4:	46020c00 	.word	0x46020c00
 80060f8:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060fc:	f7fc f974 	bl	80023e8 <HAL_GetTick>
 8006100:	4602      	mov	r2, r0
 8006102:	693b      	ldr	r3, [r7, #16]
 8006104:	1ad3      	subs	r3, r2, r3
 8006106:	f241 3288 	movw	r2, #5000	@ 0x1388
 800610a:	4293      	cmp	r3, r2
 800610c:	d901      	bls.n	8006112 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e090      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006112:	4b4a      	ldr	r3, [pc, #296]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 8006114:	69db      	ldr	r3, [r3, #28]
 8006116:	f003 030c 	and.w	r3, r3, #12
 800611a:	2b04      	cmp	r3, #4
 800611c:	d1ee      	bne.n	80060fc <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f003 0302 	and.w	r3, r3, #2
 8006126:	2b00      	cmp	r3, #0
 8006128:	d010      	beq.n	800614c <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	689a      	ldr	r2, [r3, #8]
 800612e:	4b43      	ldr	r3, [pc, #268]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 8006130:	6a1b      	ldr	r3, [r3, #32]
 8006132:	f003 030f 	and.w	r3, r3, #15
 8006136:	429a      	cmp	r2, r3
 8006138:	d208      	bcs.n	800614c <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 800613a:	4b40      	ldr	r3, [pc, #256]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 800613c:	6a1b      	ldr	r3, [r3, #32]
 800613e:	f023 020f 	bic.w	r2, r3, #15
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	493d      	ldr	r1, [pc, #244]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 8006148:	4313      	orrs	r3, r2
 800614a:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800614c:	4b3c      	ldr	r3, [pc, #240]	@ (8006240 <HAL_RCC_ClockConfig+0x3d4>)
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 030f 	and.w	r3, r3, #15
 8006154:	683a      	ldr	r2, [r7, #0]
 8006156:	429a      	cmp	r2, r3
 8006158:	d210      	bcs.n	800617c <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800615a:	4b39      	ldr	r3, [pc, #228]	@ (8006240 <HAL_RCC_ClockConfig+0x3d4>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f023 020f 	bic.w	r2, r3, #15
 8006162:	4937      	ldr	r1, [pc, #220]	@ (8006240 <HAL_RCC_ClockConfig+0x3d4>)
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	4313      	orrs	r3, r2
 8006168:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800616a:	4b35      	ldr	r3, [pc, #212]	@ (8006240 <HAL_RCC_ClockConfig+0x3d4>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f003 030f 	and.w	r3, r3, #15
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	429a      	cmp	r2, r3
 8006176:	d001      	beq.n	800617c <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	e05b      	b.n	8006234 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f003 0304 	and.w	r3, r3, #4
 8006184:	2b00      	cmp	r3, #0
 8006186:	d010      	beq.n	80061aa <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	68da      	ldr	r2, [r3, #12]
 800618c:	4b2b      	ldr	r3, [pc, #172]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 800618e:	6a1b      	ldr	r3, [r3, #32]
 8006190:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006194:	429a      	cmp	r2, r3
 8006196:	d208      	bcs.n	80061aa <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8006198:	4b28      	ldr	r3, [pc, #160]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 800619a:	6a1b      	ldr	r3, [r3, #32]
 800619c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	4925      	ldr	r1, [pc, #148]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 80061a6:	4313      	orrs	r3, r2
 80061a8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0308 	and.w	r3, r3, #8
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d012      	beq.n	80061dc <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	691a      	ldr	r2, [r3, #16]
 80061ba:	4b20      	ldr	r3, [pc, #128]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	091b      	lsrs	r3, r3, #4
 80061c0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d209      	bcs.n	80061dc <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80061c8:	4b1c      	ldr	r3, [pc, #112]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 80061ca:	6a1b      	ldr	r3, [r3, #32]
 80061cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	691b      	ldr	r3, [r3, #16]
 80061d4:	011b      	lsls	r3, r3, #4
 80061d6:	4919      	ldr	r1, [pc, #100]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0310 	and.w	r3, r3, #16
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d010      	beq.n	800620a <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	695a      	ldr	r2, [r3, #20]
 80061ec:	4b13      	ldr	r3, [pc, #76]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 80061ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d208      	bcs.n	800620a <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80061f8:	4b10      	ldr	r3, [pc, #64]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 80061fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061fc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	695b      	ldr	r3, [r3, #20]
 8006204:	490d      	ldr	r1, [pc, #52]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 8006206:	4313      	orrs	r3, r2
 8006208:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800620a:	f000 f821 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800620e:	4602      	mov	r2, r0
 8006210:	4b0a      	ldr	r3, [pc, #40]	@ (800623c <HAL_RCC_ClockConfig+0x3d0>)
 8006212:	6a1b      	ldr	r3, [r3, #32]
 8006214:	f003 030f 	and.w	r3, r3, #15
 8006218:	490a      	ldr	r1, [pc, #40]	@ (8006244 <HAL_RCC_ClockConfig+0x3d8>)
 800621a:	5ccb      	ldrb	r3, [r1, r3]
 800621c:	fa22 f303 	lsr.w	r3, r2, r3
 8006220:	4a09      	ldr	r2, [pc, #36]	@ (8006248 <HAL_RCC_ClockConfig+0x3dc>)
 8006222:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006224:	4b09      	ldr	r3, [pc, #36]	@ (800624c <HAL_RCC_ClockConfig+0x3e0>)
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4618      	mov	r0, r3
 800622a:	f7fc f853 	bl	80022d4 <HAL_InitTick>
 800622e:	4603      	mov	r3, r0
 8006230:	73fb      	strb	r3, [r7, #15]

  return status;
 8006232:	7bfb      	ldrb	r3, [r7, #15]
}
 8006234:	4618      	mov	r0, r3
 8006236:	3718      	adds	r7, #24
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}
 800623c:	46020c00 	.word	0x46020c00
 8006240:	40022000 	.word	0x40022000
 8006244:	0800b1c8 	.word	0x0800b1c8
 8006248:	20000000 	.word	0x20000000
 800624c:	20000004 	.word	0x20000004

08006250 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006250:	b480      	push	{r7}
 8006252:	b08b      	sub	sp, #44	@ 0x2c
 8006254:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800625e:	4b78      	ldr	r3, [pc, #480]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006260:	69db      	ldr	r3, [r3, #28]
 8006262:	f003 030c 	and.w	r3, r3, #12
 8006266:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006268:	4b75      	ldr	r3, [pc, #468]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800626a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800626c:	f003 0303 	and.w	r3, r3, #3
 8006270:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006272:	69bb      	ldr	r3, [r7, #24]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d005      	beq.n	8006284 <HAL_RCC_GetSysClockFreq+0x34>
 8006278:	69bb      	ldr	r3, [r7, #24]
 800627a:	2b0c      	cmp	r3, #12
 800627c:	d121      	bne.n	80062c2 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	2b01      	cmp	r3, #1
 8006282:	d11e      	bne.n	80062c2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8006284:	4b6e      	ldr	r3, [pc, #440]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006286:	689b      	ldr	r3, [r3, #8]
 8006288:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800628c:	2b00      	cmp	r3, #0
 800628e:	d107      	bne.n	80062a0 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8006290:	4b6b      	ldr	r3, [pc, #428]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006292:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006296:	0b1b      	lsrs	r3, r3, #12
 8006298:	f003 030f 	and.w	r3, r3, #15
 800629c:	627b      	str	r3, [r7, #36]	@ 0x24
 800629e:	e005      	b.n	80062ac <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80062a0:	4b67      	ldr	r3, [pc, #412]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	0f1b      	lsrs	r3, r3, #28
 80062a6:	f003 030f 	and.w	r3, r3, #15
 80062aa:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80062ac:	4a65      	ldr	r2, [pc, #404]	@ (8006444 <HAL_RCC_GetSysClockFreq+0x1f4>)
 80062ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80062b4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80062b6:	69bb      	ldr	r3, [r7, #24]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d110      	bne.n	80062de <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80062bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062be:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80062c0:	e00d      	b.n	80062de <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80062c2:	4b5f      	ldr	r3, [pc, #380]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062c4:	69db      	ldr	r3, [r3, #28]
 80062c6:	f003 030c 	and.w	r3, r3, #12
 80062ca:	2b04      	cmp	r3, #4
 80062cc:	d102      	bne.n	80062d4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80062ce:	4b5e      	ldr	r3, [pc, #376]	@ (8006448 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80062d0:	623b      	str	r3, [r7, #32]
 80062d2:	e004      	b.n	80062de <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80062d4:	69bb      	ldr	r3, [r7, #24]
 80062d6:	2b08      	cmp	r3, #8
 80062d8:	d101      	bne.n	80062de <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80062da:	4b5b      	ldr	r3, [pc, #364]	@ (8006448 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80062dc:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	2b0c      	cmp	r3, #12
 80062e2:	f040 80a5 	bne.w	8006430 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80062e6:	4b56      	ldr	r3, [pc, #344]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062ea:	f003 0303 	and.w	r3, r3, #3
 80062ee:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80062f0:	4b53      	ldr	r3, [pc, #332]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80062f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062f4:	0a1b      	lsrs	r3, r3, #8
 80062f6:	f003 030f 	and.w	r3, r3, #15
 80062fa:	3301      	adds	r3, #1
 80062fc:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80062fe:	4b50      	ldr	r3, [pc, #320]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006300:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006302:	091b      	lsrs	r3, r3, #4
 8006304:	f003 0301 	and.w	r3, r3, #1
 8006308:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800630a:	4b4d      	ldr	r3, [pc, #308]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800630c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800630e:	08db      	lsrs	r3, r3, #3
 8006310:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006314:	68ba      	ldr	r2, [r7, #8]
 8006316:	fb02 f303 	mul.w	r3, r2, r3
 800631a:	ee07 3a90 	vmov	s15, r3
 800631e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006322:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8006326:	693b      	ldr	r3, [r7, #16]
 8006328:	2b02      	cmp	r3, #2
 800632a:	d003      	beq.n	8006334 <HAL_RCC_GetSysClockFreq+0xe4>
 800632c:	693b      	ldr	r3, [r7, #16]
 800632e:	2b03      	cmp	r3, #3
 8006330:	d022      	beq.n	8006378 <HAL_RCC_GetSysClockFreq+0x128>
 8006332:	e043      	b.n	80063bc <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	ee07 3a90 	vmov	s15, r3
 800633a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800633e:	eddf 6a43 	vldr	s13, [pc, #268]	@ 800644c <HAL_RCC_GetSysClockFreq+0x1fc>
 8006342:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006346:	4b3e      	ldr	r3, [pc, #248]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006348:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800634a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800634e:	ee07 3a90 	vmov	s15, r3
 8006352:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006356:	ed97 6a01 	vldr	s12, [r7, #4]
 800635a:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8006450 <HAL_RCC_GetSysClockFreq+0x200>
 800635e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006362:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8006366:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800636a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800636e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006372:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006376:	e046      	b.n	8006406 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	ee07 3a90 	vmov	s15, r3
 800637e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006382:	eddf 6a32 	vldr	s13, [pc, #200]	@ 800644c <HAL_RCC_GetSysClockFreq+0x1fc>
 8006386:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800638a:	4b2d      	ldr	r3, [pc, #180]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800638c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800638e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006392:	ee07 3a90 	vmov	s15, r3
 8006396:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800639a:	ed97 6a01 	vldr	s12, [r7, #4]
 800639e:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8006450 <HAL_RCC_GetSysClockFreq+0x200>
 80063a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80063aa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80063ba:	e024      	b.n	8006406 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063be:	ee07 3a90 	vmov	s15, r3
 80063c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	ee07 3a90 	vmov	s15, r3
 80063cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063d0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80063d4:	4b1a      	ldr	r3, [pc, #104]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80063d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80063d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80063dc:	ee07 3a90 	vmov	s15, r3
 80063e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80063e4:	ed97 6a01 	vldr	s12, [r7, #4]
 80063e8:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8006450 <HAL_RCC_GetSysClockFreq+0x200>
 80063ec:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063f0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80063f4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80063f8:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80063fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006400:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8006404:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8006406:	4b0e      	ldr	r3, [pc, #56]	@ (8006440 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006408:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800640a:	0e1b      	lsrs	r3, r3, #24
 800640c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006410:	3301      	adds	r3, #1
 8006412:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800641e:	edd7 6a07 	vldr	s13, [r7, #28]
 8006422:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006426:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800642a:	ee17 3a90 	vmov	r3, s15
 800642e:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8006430:	6a3b      	ldr	r3, [r7, #32]
}
 8006432:	4618      	mov	r0, r3
 8006434:	372c      	adds	r7, #44	@ 0x2c
 8006436:	46bd      	mov	sp, r7
 8006438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643c:	4770      	bx	lr
 800643e:	bf00      	nop
 8006440:	46020c00 	.word	0x46020c00
 8006444:	0800b1e0 	.word	0x0800b1e0
 8006448:	00f42400 	.word	0x00f42400
 800644c:	4b742400 	.word	0x4b742400
 8006450:	46000000 	.word	0x46000000

08006454 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006458:	f7ff fefa 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800645c:	4602      	mov	r2, r0
 800645e:	4b07      	ldr	r3, [pc, #28]	@ (800647c <HAL_RCC_GetHCLKFreq+0x28>)
 8006460:	6a1b      	ldr	r3, [r3, #32]
 8006462:	f003 030f 	and.w	r3, r3, #15
 8006466:	4906      	ldr	r1, [pc, #24]	@ (8006480 <HAL_RCC_GetHCLKFreq+0x2c>)
 8006468:	5ccb      	ldrb	r3, [r1, r3]
 800646a:	fa22 f303 	lsr.w	r3, r2, r3
 800646e:	4a05      	ldr	r2, [pc, #20]	@ (8006484 <HAL_RCC_GetHCLKFreq+0x30>)
 8006470:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8006472:	4b04      	ldr	r3, [pc, #16]	@ (8006484 <HAL_RCC_GetHCLKFreq+0x30>)
 8006474:	681b      	ldr	r3, [r3, #0]
}
 8006476:	4618      	mov	r0, r3
 8006478:	bd80      	pop	{r7, pc}
 800647a:	bf00      	nop
 800647c:	46020c00 	.word	0x46020c00
 8006480:	0800b1c8 	.word	0x0800b1c8
 8006484:	20000000 	.word	0x20000000

08006488 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 800648c:	f7ff ffe2 	bl	8006454 <HAL_RCC_GetHCLKFreq>
 8006490:	4602      	mov	r2, r0
 8006492:	4b05      	ldr	r3, [pc, #20]	@ (80064a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006494:	6a1b      	ldr	r3, [r3, #32]
 8006496:	091b      	lsrs	r3, r3, #4
 8006498:	f003 0307 	and.w	r3, r3, #7
 800649c:	4903      	ldr	r1, [pc, #12]	@ (80064ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800649e:	5ccb      	ldrb	r3, [r1, r3]
 80064a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	46020c00 	.word	0x46020c00
 80064ac:	0800b1d8 	.word	0x0800b1d8

080064b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80064b4:	f7ff ffce 	bl	8006454 <HAL_RCC_GetHCLKFreq>
 80064b8:	4602      	mov	r2, r0
 80064ba:	4b05      	ldr	r3, [pc, #20]	@ (80064d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80064bc:	6a1b      	ldr	r3, [r3, #32]
 80064be:	0a1b      	lsrs	r3, r3, #8
 80064c0:	f003 0307 	and.w	r3, r3, #7
 80064c4:	4903      	ldr	r1, [pc, #12]	@ (80064d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064c6:	5ccb      	ldrb	r3, [r1, r3]
 80064c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	46020c00 	.word	0x46020c00
 80064d4:	0800b1d8 	.word	0x0800b1d8

080064d8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80064dc:	f7ff ffba 	bl	8006454 <HAL_RCC_GetHCLKFreq>
 80064e0:	4602      	mov	r2, r0
 80064e2:	4b05      	ldr	r3, [pc, #20]	@ (80064f8 <HAL_RCC_GetPCLK3Freq+0x20>)
 80064e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e6:	091b      	lsrs	r3, r3, #4
 80064e8:	f003 0307 	and.w	r3, r3, #7
 80064ec:	4903      	ldr	r1, [pc, #12]	@ (80064fc <HAL_RCC_GetPCLK3Freq+0x24>)
 80064ee:	5ccb      	ldrb	r3, [r1, r3]
 80064f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	bd80      	pop	{r7, pc}
 80064f8:	46020c00 	.word	0x46020c00
 80064fc:	0800b1d8 	.word	0x0800b1d8

08006500 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006508:	4b3e      	ldr	r3, [pc, #248]	@ (8006604 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800650a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800650e:	f003 0304 	and.w	r3, r3, #4
 8006512:	2b00      	cmp	r3, #0
 8006514:	d003      	beq.n	800651e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006516:	f7fe fd4f 	bl	8004fb8 <HAL_PWREx_GetVoltageRange>
 800651a:	6178      	str	r0, [r7, #20]
 800651c:	e019      	b.n	8006552 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800651e:	4b39      	ldr	r3, [pc, #228]	@ (8006604 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006520:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006524:	4a37      	ldr	r2, [pc, #220]	@ (8006604 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006526:	f043 0304 	orr.w	r3, r3, #4
 800652a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800652e:	4b35      	ldr	r3, [pc, #212]	@ (8006604 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006530:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006534:	f003 0304 	and.w	r3, r3, #4
 8006538:	60fb      	str	r3, [r7, #12]
 800653a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800653c:	f7fe fd3c 	bl	8004fb8 <HAL_PWREx_GetVoltageRange>
 8006540:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006542:	4b30      	ldr	r3, [pc, #192]	@ (8006604 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006544:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006548:	4a2e      	ldr	r2, [pc, #184]	@ (8006604 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800654a:	f023 0304 	bic.w	r3, r3, #4
 800654e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006558:	d003      	beq.n	8006562 <RCC_SetFlashLatencyFromMSIRange+0x62>
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006560:	d109      	bne.n	8006576 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006568:	d202      	bcs.n	8006570 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 800656a:	2301      	movs	r3, #1
 800656c:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 800656e:	e033      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8006570:	2300      	movs	r3, #0
 8006572:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8006574:	e030      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800657c:	d208      	bcs.n	8006590 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006584:	d102      	bne.n	800658c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8006586:	2303      	movs	r3, #3
 8006588:	613b      	str	r3, [r7, #16]
 800658a:	e025      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e035      	b.n	80065fc <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006596:	d90f      	bls.n	80065b8 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d109      	bne.n	80065b2 <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80065a4:	d902      	bls.n	80065ac <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80065a6:	2300      	movs	r3, #0
 80065a8:	613b      	str	r3, [r7, #16]
 80065aa:	e015      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80065ac:	2301      	movs	r3, #1
 80065ae:	613b      	str	r3, [r7, #16]
 80065b0:	e012      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80065b2:	2300      	movs	r3, #0
 80065b4:	613b      	str	r3, [r7, #16]
 80065b6:	e00f      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065be:	d109      	bne.n	80065d4 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80065c0:	697b      	ldr	r3, [r7, #20]
 80065c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065c6:	d102      	bne.n	80065ce <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 80065c8:	2301      	movs	r3, #1
 80065ca:	613b      	str	r3, [r7, #16]
 80065cc:	e004      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 80065ce:	2302      	movs	r3, #2
 80065d0:	613b      	str	r3, [r7, #16]
 80065d2:	e001      	b.n	80065d8 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 80065d4:	2301      	movs	r3, #1
 80065d6:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80065d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006608 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f023 020f 	bic.w	r2, r3, #15
 80065e0:	4909      	ldr	r1, [pc, #36]	@ (8006608 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	4313      	orrs	r3, r2
 80065e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80065e8:	4b07      	ldr	r3, [pc, #28]	@ (8006608 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f003 030f 	and.w	r3, r3, #15
 80065f0:	693a      	ldr	r2, [r7, #16]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d001      	beq.n	80065fa <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	e000      	b.n	80065fc <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3718      	adds	r7, #24
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	46020c00 	.word	0x46020c00
 8006608:	40022000 	.word	0x40022000

0800660c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 800660c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006610:	b0ba      	sub	sp, #232	@ 0xe8
 8006612:	af00      	add	r7, sp, #0
 8006614:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006618:	2300      	movs	r3, #0
 800661a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800661e:	2300      	movs	r3, #0
 8006620:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006624:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800662c:	f002 0401 	and.w	r4, r2, #1
 8006630:	2500      	movs	r5, #0
 8006632:	ea54 0305 	orrs.w	r3, r4, r5
 8006636:	d00b      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8006638:	4bcb      	ldr	r3, [pc, #812]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800663a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800663e:	f023 0103 	bic.w	r1, r3, #3
 8006642:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006646:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006648:	4ac7      	ldr	r2, [pc, #796]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800664a:	430b      	orrs	r3, r1
 800664c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006650:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006658:	f002 0802 	and.w	r8, r2, #2
 800665c:	f04f 0900 	mov.w	r9, #0
 8006660:	ea58 0309 	orrs.w	r3, r8, r9
 8006664:	d00b      	beq.n	800667e <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8006666:	4bc0      	ldr	r3, [pc, #768]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006668:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800666c:	f023 010c 	bic.w	r1, r3, #12
 8006670:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006674:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006676:	4abc      	ldr	r2, [pc, #752]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006678:	430b      	orrs	r3, r1
 800667a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800667e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006686:	f002 0a04 	and.w	sl, r2, #4
 800668a:	f04f 0b00 	mov.w	fp, #0
 800668e:	ea5a 030b 	orrs.w	r3, sl, fp
 8006692:	d00b      	beq.n	80066ac <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8006694:	4bb4      	ldr	r3, [pc, #720]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006696:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800669a:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800669e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066a4:	4ab0      	ldr	r2, [pc, #704]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066a6:	430b      	orrs	r3, r1
 80066a8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066b4:	f002 0308 	and.w	r3, r2, #8
 80066b8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80066bc:	2300      	movs	r3, #0
 80066be:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80066c2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80066c6:	460b      	mov	r3, r1
 80066c8:	4313      	orrs	r3, r2
 80066ca:	d00b      	beq.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 80066cc:	4ba6      	ldr	r3, [pc, #664]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80066d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80066d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066dc:	4aa2      	ldr	r2, [pc, #648]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80066de:	430b      	orrs	r3, r1
 80066e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80066e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80066e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ec:	f002 0310 	and.w	r3, r2, #16
 80066f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80066f4:	2300      	movs	r3, #0
 80066f6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80066fa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80066fe:	460b      	mov	r3, r1
 8006700:	4313      	orrs	r3, r2
 8006702:	d00b      	beq.n	800671c <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006704:	4b98      	ldr	r3, [pc, #608]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006706:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800670a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800670e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006712:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006714:	4a94      	ldr	r2, [pc, #592]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006716:	430b      	orrs	r3, r1
 8006718:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800671c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006720:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006724:	f002 0320 	and.w	r3, r2, #32
 8006728:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800672c:	2300      	movs	r3, #0
 800672e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006732:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006736:	460b      	mov	r3, r1
 8006738:	4313      	orrs	r3, r2
 800673a:	d00b      	beq.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 800673c:	4b8a      	ldr	r3, [pc, #552]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800673e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006742:	f023 0107 	bic.w	r1, r3, #7
 8006746:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800674a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800674c:	4a86      	ldr	r2, [pc, #536]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800674e:	430b      	orrs	r3, r1
 8006750:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006754:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675c:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006760:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006764:	2300      	movs	r3, #0
 8006766:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800676a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800676e:	460b      	mov	r3, r1
 8006770:	4313      	orrs	r3, r2
 8006772:	d00b      	beq.n	800678c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8006774:	4b7c      	ldr	r3, [pc, #496]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006776:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800677a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800677e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006782:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006784:	4a78      	ldr	r2, [pc, #480]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006786:	430b      	orrs	r3, r1
 8006788:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800678c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006794:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800679c:	2300      	movs	r3, #0
 800679e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80067a2:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80067a6:	460b      	mov	r3, r1
 80067a8:	4313      	orrs	r3, r2
 80067aa:	d00b      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 80067ac:	4b6e      	ldr	r3, [pc, #440]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80067b2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80067b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067ba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067bc:	4a6a      	ldr	r2, [pc, #424]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067be:	430b      	orrs	r3, r1
 80067c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80067c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067cc:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80067d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80067d4:	2300      	movs	r3, #0
 80067d6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80067da:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80067de:	460b      	mov	r3, r1
 80067e0:	4313      	orrs	r3, r2
 80067e2:	d00b      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 80067e4:	4b60      	ldr	r3, [pc, #384]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067e6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80067ea:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80067ee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80067f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f4:	4a5c      	ldr	r2, [pc, #368]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80067f6:	430b      	orrs	r3, r1
 80067f8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80067fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006804:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006808:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800680c:	2300      	movs	r3, #0
 800680e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006812:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006816:	460b      	mov	r3, r1
 8006818:	4313      	orrs	r3, r2
 800681a:	d00b      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 800681c:	4b52      	ldr	r3, [pc, #328]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800681e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006822:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8006826:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800682a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800682c:	4a4e      	ldr	r2, [pc, #312]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800682e:	430b      	orrs	r3, r1
 8006830:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006834:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800683c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006840:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006844:	2300      	movs	r3, #0
 8006846:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800684a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800684e:	460b      	mov	r3, r1
 8006850:	4313      	orrs	r3, r2
 8006852:	d00b      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8006854:	4b44      	ldr	r3, [pc, #272]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006856:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800685a:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800685e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006862:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006864:	4a40      	ldr	r2, [pc, #256]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006866:	430b      	orrs	r3, r1
 8006868:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800686c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006870:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006874:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006878:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800687c:	2300      	movs	r3, #0
 800687e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006882:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006886:	460b      	mov	r3, r1
 8006888:	4313      	orrs	r3, r2
 800688a:	d00b      	beq.n	80068a4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800688c:	4b36      	ldr	r3, [pc, #216]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800688e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006892:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8006896:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800689a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800689c:	4a32      	ldr	r2, [pc, #200]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800689e:	430b      	orrs	r3, r1
 80068a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 80068a4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068ac:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80068b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80068b4:	2300      	movs	r3, #0
 80068b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80068ba:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80068be:	460b      	mov	r3, r1
 80068c0:	4313      	orrs	r3, r2
 80068c2:	d00c      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80068c4:	4b28      	ldr	r3, [pc, #160]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068c6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068ca:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80068ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80068d6:	4a24      	ldr	r2, [pc, #144]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068d8:	430b      	orrs	r3, r1
 80068da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80068de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80068ea:	67bb      	str	r3, [r7, #120]	@ 0x78
 80068ec:	2300      	movs	r3, #0
 80068ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80068f0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80068f4:	460b      	mov	r3, r1
 80068f6:	4313      	orrs	r3, r2
 80068f8:	d04f      	beq.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80068fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006902:	2b80      	cmp	r3, #128	@ 0x80
 8006904:	d02d      	beq.n	8006962 <HAL_RCCEx_PeriphCLKConfig+0x356>
 8006906:	2b80      	cmp	r3, #128	@ 0x80
 8006908:	d827      	bhi.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800690a:	2b60      	cmp	r3, #96	@ 0x60
 800690c:	d02e      	beq.n	800696c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800690e:	2b60      	cmp	r3, #96	@ 0x60
 8006910:	d823      	bhi.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8006912:	2b40      	cmp	r3, #64	@ 0x40
 8006914:	d006      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x318>
 8006916:	2b40      	cmp	r3, #64	@ 0x40
 8006918:	d81f      	bhi.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800691a:	2b00      	cmp	r3, #0
 800691c:	d009      	beq.n	8006932 <HAL_RCCEx_PeriphCLKConfig+0x326>
 800691e:	2b20      	cmp	r3, #32
 8006920:	d011      	beq.n	8006946 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 8006922:	e01a      	b.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006924:	4b10      	ldr	r3, [pc, #64]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006926:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006928:	4a0f      	ldr	r2, [pc, #60]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800692a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800692e:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006930:	e01d      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006932:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006936:	3308      	adds	r3, #8
 8006938:	4618      	mov	r0, r3
 800693a:	f002 fa17 	bl	8008d6c <RCCEx_PLL2_Config>
 800693e:	4603      	mov	r3, r0
 8006940:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006944:	e013      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006946:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800694a:	332c      	adds	r3, #44	@ 0x2c
 800694c:	4618      	mov	r0, r3
 800694e:	f002 faa5 	bl	8008e9c <RCCEx_PLL3_Config>
 8006952:	4603      	mov	r3, r0
 8006954:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006958:	e009      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006960:	e005      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 8006962:	bf00      	nop
 8006964:	e003      	b.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x362>
 8006966:	bf00      	nop
 8006968:	46020c00 	.word	0x46020c00
        break;
 800696c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800696e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10d      	bne.n	8006992 <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006976:	4bb6      	ldr	r3, [pc, #728]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006978:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800697c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8006980:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006984:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006988:	4ab1      	ldr	r2, [pc, #708]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800698a:	430b      	orrs	r3, r1
 800698c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006990:	e003      	b.n	800699a <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006992:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006996:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800699a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800699e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80069a6:	673b      	str	r3, [r7, #112]	@ 0x70
 80069a8:	2300      	movs	r3, #0
 80069aa:	677b      	str	r3, [r7, #116]	@ 0x74
 80069ac:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80069b0:	460b      	mov	r3, r1
 80069b2:	4313      	orrs	r3, r2
 80069b4:	d053      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80069b6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80069ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069c2:	d033      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x420>
 80069c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80069c8:	d82c      	bhi.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80069ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069ce:	d02f      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80069d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80069d4:	d826      	bhi.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80069d6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069da:	d008      	beq.n	80069ee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 80069dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069e0:	d820      	bhi.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x418>
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d00a      	beq.n	80069fc <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 80069e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069ea:	d011      	beq.n	8006a10 <HAL_RCCEx_PeriphCLKConfig+0x404>
 80069ec:	e01a      	b.n	8006a24 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80069ee:	4b98      	ldr	r3, [pc, #608]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80069f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f2:	4a97      	ldr	r2, [pc, #604]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80069f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80069f8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80069fa:	e01a      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80069fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a00:	3308      	adds	r3, #8
 8006a02:	4618      	mov	r0, r3
 8006a04:	f002 f9b2 	bl	8008d6c <RCCEx_PLL2_Config>
 8006a08:	4603      	mov	r3, r0
 8006a0a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006a0e:	e010      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a14:	332c      	adds	r3, #44	@ 0x2c
 8006a16:	4618      	mov	r0, r3
 8006a18:	f002 fa40 	bl	8008e9c <RCCEx_PLL3_Config>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006a22:	e006      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006a2a:	e002      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8006a2c:	bf00      	nop
 8006a2e:	e000      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 8006a30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a32:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10d      	bne.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 8006a3a:	4b85      	ldr	r3, [pc, #532]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006a3c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006a40:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006a44:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a4c:	4a80      	ldr	r2, [pc, #512]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006a4e:	430b      	orrs	r3, r1
 8006a50:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006a54:	e003      	b.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a56:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006a5a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006a5e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a66:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006a6a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006a70:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8006a74:	460b      	mov	r3, r1
 8006a76:	4313      	orrs	r3, r2
 8006a78:	d046      	beq.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8006a7a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a7e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006a82:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006a86:	d028      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006a88:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006a8c:	d821      	bhi.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006a8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a92:	d022      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006a94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a98:	d81b      	bhi.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006a9a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006a9e:	d01c      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006aa0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006aa4:	d815      	bhi.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006aa6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006aaa:	d008      	beq.n	8006abe <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8006aac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006ab0:	d80f      	bhi.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d011      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006ab6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006aba:	d00e      	beq.n	8006ada <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8006abc:	e009      	b.n	8006ad2 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006abe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ac2:	3308      	adds	r3, #8
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	f002 f951 	bl	8008d6c <RCCEx_PLL2_Config>
 8006aca:	4603      	mov	r3, r0
 8006acc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006ad0:	e004      	b.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006ad8:	e000      	b.n	8006adc <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8006ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006adc:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d10d      	bne.n	8006b00 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8006ae4:	4b5a      	ldr	r3, [pc, #360]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006ae6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006aea:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006aee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006af2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006af6:	4a56      	ldr	r2, [pc, #344]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006af8:	430b      	orrs	r3, r1
 8006afa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006afe:	e003      	b.n	8006b08 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b00:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006b04:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 8006b08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b10:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006b14:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b16:	2300      	movs	r3, #0
 8006b18:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b1a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006b1e:	460b      	mov	r3, r1
 8006b20:	4313      	orrs	r3, r2
 8006b22:	d03f      	beq.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006b24:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b2c:	2b04      	cmp	r3, #4
 8006b2e:	d81e      	bhi.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x562>
 8006b30:	a201      	add	r2, pc, #4	@ (adr r2, 8006b38 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 8006b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b36:	bf00      	nop
 8006b38:	08006b77 	.word	0x08006b77
 8006b3c:	08006b4d 	.word	0x08006b4d
 8006b40:	08006b5b 	.word	0x08006b5b
 8006b44:	08006b77 	.word	0x08006b77
 8006b48:	08006b77 	.word	0x08006b77
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006b4c:	4b40      	ldr	r3, [pc, #256]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b50:	4a3f      	ldr	r2, [pc, #252]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006b52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b56:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006b58:	e00e      	b.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006b5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b5e:	332c      	adds	r3, #44	@ 0x2c
 8006b60:	4618      	mov	r0, r3
 8006b62:	f002 f99b 	bl	8008e9c <RCCEx_PLL3_Config>
 8006b66:	4603      	mov	r3, r0
 8006b68:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006b6c:	e004      	b.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006b6e:	2301      	movs	r3, #1
 8006b70:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006b74:	e000      	b.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8006b76:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006b78:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d10d      	bne.n	8006b9c <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006b80:	4b33      	ldr	r3, [pc, #204]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006b82:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006b86:	f023 0107 	bic.w	r1, r3, #7
 8006b8a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b92:	4a2f      	ldr	r2, [pc, #188]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006b94:	430b      	orrs	r3, r1
 8006b96:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006b9a:	e003      	b.n	8006ba4 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b9c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006ba0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8006ba4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ba8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bac:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8006bb0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bb6:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006bba:	460b      	mov	r3, r1
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	d04d      	beq.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 8006bc0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006bc4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006bc8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bcc:	d028      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x614>
 8006bce:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006bd2:	d821      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006bd4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006bd8:	d024      	beq.n	8006c24 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8006bda:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006bde:	d81b      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006be0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006be4:	d00e      	beq.n	8006c04 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8006be6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006bea:	d815      	bhi.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d01b      	beq.n	8006c28 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 8006bf0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bf4:	d110      	bne.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006bf6:	4b16      	ldr	r3, [pc, #88]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006bf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bfa:	4a15      	ldr	r2, [pc, #84]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006bfc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006c00:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006c02:	e012      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006c04:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c08:	332c      	adds	r3, #44	@ 0x2c
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f002 f946 	bl	8008e9c <RCCEx_PLL3_Config>
 8006c10:	4603      	mov	r3, r0
 8006c12:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006c16:	e008      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006c18:	2301      	movs	r3, #1
 8006c1a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006c1e:	e004      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006c20:	bf00      	nop
 8006c22:	e002      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006c24:	bf00      	nop
 8006c26:	e000      	b.n	8006c2a <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 8006c28:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006c2a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d110      	bne.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006c32:	4b07      	ldr	r3, [pc, #28]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006c34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006c38:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006c3c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c40:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c44:	4a02      	ldr	r2, [pc, #8]	@ (8006c50 <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8006c46:	430b      	orrs	r3, r1
 8006c48:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006c4c:	e006      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x650>
 8006c4e:	bf00      	nop
 8006c50:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c54:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006c58:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c5c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006c60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c64:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006c68:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c6e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006c72:	460b      	mov	r3, r1
 8006c74:	4313      	orrs	r3, r2
 8006c76:	f000 80b5 	beq.w	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006c80:	4b9d      	ldr	r3, [pc, #628]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006c82:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c86:	f003 0304 	and.w	r3, r3, #4
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d113      	bne.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006c8e:	4b9a      	ldr	r3, [pc, #616]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006c94:	4a98      	ldr	r2, [pc, #608]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006c96:	f043 0304 	orr.w	r3, r3, #4
 8006c9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006c9e:	4b96      	ldr	r3, [pc, #600]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ca4:	f003 0304 	and.w	r3, r3, #4
 8006ca8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006cac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006cb6:	4b91      	ldr	r3, [pc, #580]	@ (8006efc <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8006cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cba:	4a90      	ldr	r2, [pc, #576]	@ (8006efc <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8006cbc:	f043 0301 	orr.w	r3, r3, #1
 8006cc0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006cc2:	f7fb fb91 	bl	80023e8 <HAL_GetTick>
 8006cc6:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006cca:	e00b      	b.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ccc:	f7fb fb8c 	bl	80023e8 <HAL_GetTick>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006cd6:	1ad3      	subs	r3, r2, r3
 8006cd8:	2b02      	cmp	r3, #2
 8006cda:	d903      	bls.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8006cdc:	2303      	movs	r3, #3
 8006cde:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006ce2:	e005      	b.n	8006cf0 <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006ce4:	4b85      	ldr	r3, [pc, #532]	@ (8006efc <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce8:	f003 0301 	and.w	r3, r3, #1
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d0ed      	beq.n	8006ccc <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 8006cf0:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d165      	bne.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006cf8:	4b7f      	ldr	r3, [pc, #508]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006cfa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006cfe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006d06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d023      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8006d0e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006d12:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8006d16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d01b      	beq.n	8006d56 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d1e:	4b76      	ldr	r3, [pc, #472]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d28:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d2c:	4b72      	ldr	r3, [pc, #456]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d32:	4a71      	ldr	r2, [pc, #452]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d3c:	4b6e      	ldr	r3, [pc, #440]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d42:	4a6d      	ldr	r2, [pc, #436]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d44:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d48:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006d4c:	4a6a      	ldr	r2, [pc, #424]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006d5a:	f003 0301 	and.w	r3, r3, #1
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d019      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d62:	f7fb fb41 	bl	80023e8 <HAL_GetTick>
 8006d66:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d6a:	e00d      	b.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006d6c:	f7fb fb3c 	bl	80023e8 <HAL_GetTick>
 8006d70:	4602      	mov	r2, r0
 8006d72:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006d76:	1ad2      	subs	r2, r2, r3
 8006d78:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006d7c:	429a      	cmp	r2, r3
 8006d7e:	d903      	bls.n	8006d88 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 8006d80:	2303      	movs	r3, #3
 8006d82:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8006d86:	e006      	b.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006d88:	4b5b      	ldr	r3, [pc, #364]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006d8a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006d8e:	f003 0302 	and.w	r3, r3, #2
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d0ea      	beq.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8006d96:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d10d      	bne.n	8006dba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006d9e:	4b56      	ldr	r3, [pc, #344]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006da0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006da4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006da8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006dac:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006db0:	4a51      	ldr	r2, [pc, #324]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006db2:	430b      	orrs	r3, r1
 8006db4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006db8:	e008      	b.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006dba:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006dbe:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 8006dc2:	e003      	b.n	8006dcc <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006dc4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006dc8:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006dcc:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d107      	bne.n	8006de4 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006dd4:	4b48      	ldr	r3, [pc, #288]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006dd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006dda:	4a47      	ldr	r2, [pc, #284]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006ddc:	f023 0304 	bic.w	r3, r3, #4
 8006de0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006de4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dec:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006df0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006df2:	2300      	movs	r3, #0
 8006df4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006df6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	4313      	orrs	r3, r2
 8006dfe:	d042      	beq.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006e00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006e08:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006e0c:	d022      	beq.n	8006e54 <HAL_RCCEx_PeriphCLKConfig+0x848>
 8006e0e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006e12:	d81b      	bhi.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006e14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e18:	d011      	beq.n	8006e3e <HAL_RCCEx_PeriphCLKConfig+0x832>
 8006e1a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006e1e:	d815      	bhi.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x840>
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d019      	beq.n	8006e58 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 8006e24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006e28:	d110      	bne.n	8006e4c <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e2e:	3308      	adds	r3, #8
 8006e30:	4618      	mov	r0, r3
 8006e32:	f001 ff9b 	bl	8008d6c <RCCEx_PLL2_Config>
 8006e36:	4603      	mov	r3, r0
 8006e38:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006e3c:	e00d      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e3e:	4b2e      	ldr	r3, [pc, #184]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e42:	4a2d      	ldr	r2, [pc, #180]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e48:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006e4a:	e006      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006e52:	e002      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8006e54:	bf00      	nop
 8006e56:	e000      	b.n	8006e5a <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8006e58:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006e5a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d10d      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006e62:	4b25      	ldr	r3, [pc, #148]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006e68:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006e6c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e70:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006e74:	4a20      	ldr	r2, [pc, #128]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006e76:	430b      	orrs	r3, r1
 8006e78:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006e7c:	e003      	b.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e7e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006e82:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006e86:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e8e:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006e92:	643b      	str	r3, [r7, #64]	@ 0x40
 8006e94:	2300      	movs	r3, #0
 8006e96:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e98:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006e9c:	460b      	mov	r3, r1
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	d032      	beq.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006ea2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ea6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006eaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eae:	d00b      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 8006eb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006eb4:	d804      	bhi.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d008      	beq.n	8006ecc <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8006eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ebe:	d007      	beq.n	8006ed0 <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8006ec6:	e004      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006ec8:	bf00      	nop
 8006eca:	e002      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006ecc:	bf00      	nop
 8006ece:	e000      	b.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8006ed0:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006ed2:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d112      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006eda:	4b07      	ldr	r3, [pc, #28]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006edc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006ee0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ee4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ee8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006eec:	4a02      	ldr	r2, [pc, #8]	@ (8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8006eee:	430b      	orrs	r3, r1
 8006ef0:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006ef4:	e008      	b.n	8006f08 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 8006ef6:	bf00      	nop
 8006ef8:	46020c00 	.word	0x46020c00
 8006efc:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f00:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8006f04:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8006f08:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f10:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006f14:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006f16:	2300      	movs	r3, #0
 8006f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006f1a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006f1e:	460b      	mov	r3, r1
 8006f20:	4313      	orrs	r3, r2
 8006f22:	d00c      	beq.n	8006f3e <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8006f24:	4b98      	ldr	r3, [pc, #608]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006f26:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f2a:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8006f2e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f36:	4a94      	ldr	r2, [pc, #592]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006f38:	430b      	orrs	r3, r1
 8006f3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006f3e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f46:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006f4a:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006f50:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006f54:	460b      	mov	r3, r1
 8006f56:	4313      	orrs	r3, r2
 8006f58:	d019      	beq.n	8006f8e <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006f5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f5e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006f66:	d105      	bne.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006f68:	4b87      	ldr	r3, [pc, #540]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f6c:	4a86      	ldr	r2, [pc, #536]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006f6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f72:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8006f74:	4b84      	ldr	r3, [pc, #528]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006f76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f7a:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006f7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f82:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f86:	4a80      	ldr	r2, [pc, #512]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006f88:	430b      	orrs	r3, r1
 8006f8a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006f8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f96:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fa0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006fa4:	460b      	mov	r3, r1
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	d00c      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006faa:	4b77      	ldr	r3, [pc, #476]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006fac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fb0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006fb4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fb8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006fbc:	4972      	ldr	r1, [pc, #456]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006fc4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fcc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006fd0:	623b      	str	r3, [r7, #32]
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006fd6:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006fda:	460b      	mov	r3, r1
 8006fdc:	4313      	orrs	r3, r2
 8006fde:	d00c      	beq.n	8006ffa <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006fe0:	4b69      	ldr	r3, [pc, #420]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006fe2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fe6:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006fea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fee:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006ff2:	4965      	ldr	r1, [pc, #404]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8006ff4:	4313      	orrs	r3, r2
 8006ff6:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006ffa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007002:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007006:	61bb      	str	r3, [r7, #24]
 8007008:	2300      	movs	r3, #0
 800700a:	61fb      	str	r3, [r7, #28]
 800700c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007010:	460b      	mov	r3, r1
 8007012:	4313      	orrs	r3, r2
 8007014:	d00c      	beq.n	8007030 <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8007016:	4b5c      	ldr	r3, [pc, #368]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007018:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800701c:	f023 0218 	bic.w	r2, r3, #24
 8007020:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007024:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007028:	4957      	ldr	r1, [pc, #348]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800702a:	4313      	orrs	r3, r2
 800702c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007030:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007038:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800703c:	613b      	str	r3, [r7, #16]
 800703e:	2300      	movs	r3, #0
 8007040:	617b      	str	r3, [r7, #20]
 8007042:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8007046:	460b      	mov	r3, r1
 8007048:	4313      	orrs	r3, r2
 800704a:	d032      	beq.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 800704c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007050:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8007054:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007058:	d105      	bne.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800705a:	4b4b      	ldr	r3, [pc, #300]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800705c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800705e:	4a4a      	ldr	r2, [pc, #296]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007060:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007064:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8007066:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800706a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800706e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007072:	d108      	bne.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007074:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007078:	3308      	adds	r3, #8
 800707a:	4618      	mov	r0, r3
 800707c:	f001 fe76 	bl	8008d6c <RCCEx_PLL2_Config>
 8007080:	4603      	mov	r3, r0
 8007082:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 8007086:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d10d      	bne.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800708e:	4b3e      	ldr	r3, [pc, #248]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007090:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007094:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007098:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800709c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80070a0:	4939      	ldr	r1, [pc, #228]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80070a2:	4313      	orrs	r3, r2
 80070a4:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80070a8:	e003      	b.n	80070b2 <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070aa:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80070ae:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 80070b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ba:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80070be:	60bb      	str	r3, [r7, #8]
 80070c0:	2300      	movs	r3, #0
 80070c2:	60fb      	str	r3, [r7, #12]
 80070c4:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80070c8:	460b      	mov	r3, r1
 80070ca:	4313      	orrs	r3, r2
 80070cc:	d03a      	beq.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 80070ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80070d6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070da:	d00e      	beq.n	80070fa <HAL_RCCEx_PeriphCLKConfig+0xaee>
 80070dc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80070e0:	d815      	bhi.n	800710e <HAL_RCCEx_PeriphCLKConfig+0xb02>
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d017      	beq.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 80070e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80070ea:	d110      	bne.n	800710e <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80070ec:	4b26      	ldr	r3, [pc, #152]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80070ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f0:	4a25      	ldr	r2, [pc, #148]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80070f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80070f6:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80070f8:	e00e      	b.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80070fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070fe:	3308      	adds	r3, #8
 8007100:	4618      	mov	r0, r3
 8007102:	f001 fe33 	bl	8008d6c <RCCEx_PLL2_Config>
 8007106:	4603      	mov	r3, r0
 8007108:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 800710c:	e004      	b.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8007114:	e000      	b.n	8007118 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 8007116:	bf00      	nop
    }
    if (ret == HAL_OK)
 8007118:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800711c:	2b00      	cmp	r3, #0
 800711e:	d10d      	bne.n	800713c <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8007120:	4b19      	ldr	r3, [pc, #100]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007122:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007126:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800712a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800712e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007132:	4915      	ldr	r1, [pc, #84]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007134:	4313      	orrs	r3, r2
 8007136:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800713a:	e003      	b.n	8007144 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800713c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8007140:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8007144:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800714c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007150:	603b      	str	r3, [r7, #0]
 8007152:	2300      	movs	r3, #0
 8007154:	607b      	str	r3, [r7, #4]
 8007156:	e9d7 1200 	ldrd	r1, r2, [r7]
 800715a:	460b      	mov	r3, r1
 800715c:	4313      	orrs	r3, r2
 800715e:	d00c      	beq.n	800717a <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8007160:	4b09      	ldr	r3, [pc, #36]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007162:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007166:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800716a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800716e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007172:	4905      	ldr	r1, [pc, #20]	@ (8007188 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8007174:	4313      	orrs	r3, r2
 8007176:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 800717a:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800717e:	4618      	mov	r0, r3
 8007180:	37e8      	adds	r7, #232	@ 0xe8
 8007182:	46bd      	mov	sp, r7
 8007184:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007188:	46020c00 	.word	0x46020c00

0800718c <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800718c:	b480      	push	{r7}
 800718e:	b089      	sub	sp, #36	@ 0x24
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8007194:	4ba6      	ldr	r3, [pc, #664]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007196:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007198:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800719c:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800719e:	4ba4      	ldr	r3, [pc, #656]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80071a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071a2:	f003 0303 	and.w	r3, r3, #3
 80071a6:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80071a8:	4ba1      	ldr	r3, [pc, #644]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80071aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ac:	0a1b      	lsrs	r3, r3, #8
 80071ae:	f003 030f 	and.w	r3, r3, #15
 80071b2:	3301      	adds	r3, #1
 80071b4:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80071b6:	4b9e      	ldr	r3, [pc, #632]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80071b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071ba:	091b      	lsrs	r3, r3, #4
 80071bc:	f003 0301 	and.w	r3, r3, #1
 80071c0:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80071c2:	4b9b      	ldr	r3, [pc, #620]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80071c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c6:	08db      	lsrs	r3, r3, #3
 80071c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80071cc:	68fa      	ldr	r2, [r7, #12]
 80071ce:	fb02 f303 	mul.w	r3, r2, r3
 80071d2:	ee07 3a90 	vmov	s15, r3
 80071d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80071da:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	2b03      	cmp	r3, #3
 80071e2:	d062      	beq.n	80072aa <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 80071e4:	697b      	ldr	r3, [r7, #20]
 80071e6:	2b03      	cmp	r3, #3
 80071e8:	f200 8081 	bhi.w	80072ee <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 80071ec:	697b      	ldr	r3, [r7, #20]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d024      	beq.n	800723c <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	2b02      	cmp	r3, #2
 80071f6:	d17a      	bne.n	80072ee <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80071f8:	693b      	ldr	r3, [r7, #16]
 80071fa:	ee07 3a90 	vmov	s15, r3
 80071fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007202:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8007434 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8007206:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800720a:	4b89      	ldr	r3, [pc, #548]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800720c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800720e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007212:	ee07 3a90 	vmov	s15, r3
 8007216:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800721a:	ed97 6a02 	vldr	s12, [r7, #8]
 800721e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8007438 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007222:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007226:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 800722a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800722e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007236:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800723a:	e08f      	b.n	800735c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 800723c:	4b7c      	ldr	r3, [pc, #496]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800723e:	689b      	ldr	r3, [r3, #8]
 8007240:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d005      	beq.n	8007254 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8007248:	4b79      	ldr	r3, [pc, #484]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	0f1b      	lsrs	r3, r3, #28
 800724e:	f003 030f 	and.w	r3, r3, #15
 8007252:	e006      	b.n	8007262 <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8007254:	4b76      	ldr	r3, [pc, #472]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007256:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800725a:	041b      	lsls	r3, r3, #16
 800725c:	0f1b      	lsrs	r3, r3, #28
 800725e:	f003 030f 	and.w	r3, r3, #15
 8007262:	4a76      	ldr	r2, [pc, #472]	@ (800743c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8007264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007268:	ee07 3a90 	vmov	s15, r3
 800726c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007270:	693b      	ldr	r3, [r7, #16]
 8007272:	ee07 3a90 	vmov	s15, r3
 8007276:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800727a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 800727e:	69bb      	ldr	r3, [r7, #24]
 8007280:	ee07 3a90 	vmov	s15, r3
 8007284:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007288:	ed97 6a02 	vldr	s12, [r7, #8]
 800728c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8007438 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007290:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007294:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007298:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800729c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80072a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072a4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072a8:	e058      	b.n	800735c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	ee07 3a90 	vmov	s15, r3
 80072b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072b4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007434 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80072b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80072bc:	4b5c      	ldr	r3, [pc, #368]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80072c4:	ee07 3a90 	vmov	s15, r3
 80072c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80072cc:	ed97 6a02 	vldr	s12, [r7, #8]
 80072d0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8007438 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80072d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80072dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80072e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80072e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80072e8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80072ec:	e036      	b.n	800735c <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80072ee:	4b50      	ldr	r3, [pc, #320]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d005      	beq.n	8007306 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 80072fa:	4b4d      	ldr	r3, [pc, #308]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	0f1b      	lsrs	r3, r3, #28
 8007300:	f003 030f 	and.w	r3, r3, #15
 8007304:	e006      	b.n	8007314 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8007306:	4b4a      	ldr	r3, [pc, #296]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8007308:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800730c:	041b      	lsls	r3, r3, #16
 800730e:	0f1b      	lsrs	r3, r3, #28
 8007310:	f003 030f 	and.w	r3, r3, #15
 8007314:	4a49      	ldr	r2, [pc, #292]	@ (800743c <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8007316:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800731a:	ee07 3a90 	vmov	s15, r3
 800731e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007322:	693b      	ldr	r3, [r7, #16]
 8007324:	ee07 3a90 	vmov	s15, r3
 8007328:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800732c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007330:	69bb      	ldr	r3, [r7, #24]
 8007332:	ee07 3a90 	vmov	s15, r3
 8007336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800733a:	ed97 6a02 	vldr	s12, [r7, #8]
 800733e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007438 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8007342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800734a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800734e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8007352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007356:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800735a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 800735c:	4b34      	ldr	r3, [pc, #208]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800735e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007360:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007364:	2b00      	cmp	r3, #0
 8007366:	d017      	beq.n	8007398 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007368:	4b31      	ldr	r3, [pc, #196]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800736a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800736c:	0a5b      	lsrs	r3, r3, #9
 800736e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007372:	ee07 3a90 	vmov	s15, r3
 8007376:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 800737a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800737e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007382:	edd7 6a07 	vldr	s13, [r7, #28]
 8007386:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800738a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800738e:	ee17 2a90 	vmov	r2, s15
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	601a      	str	r2, [r3, #0]
 8007396:	e002      	b.n	800739e <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2200      	movs	r2, #0
 800739c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 800739e:	4b24      	ldr	r3, [pc, #144]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d017      	beq.n	80073da <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80073aa:	4b21      	ldr	r3, [pc, #132]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073ae:	0c1b      	lsrs	r3, r3, #16
 80073b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073b4:	ee07 3a90 	vmov	s15, r3
 80073b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 80073bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80073c0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80073c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80073c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80073cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80073d0:	ee17 2a90 	vmov	r2, s15
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	605a      	str	r2, [r3, #4]
 80073d8:	e002      	b.n	80073e0 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	2200      	movs	r2, #0
 80073de:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80073e0:	4b13      	ldr	r3, [pc, #76]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80073e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d017      	beq.n	800741c <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80073ec:	4b10      	ldr	r3, [pc, #64]	@ (8007430 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80073ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073f0:	0e1b      	lsrs	r3, r3, #24
 80073f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80073f6:	ee07 3a90 	vmov	s15, r3
 80073fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 80073fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007402:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8007406:	edd7 6a07 	vldr	s13, [r7, #28]
 800740a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800740e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007412:	ee17 2a90 	vmov	r2, s15
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800741a:	e002      	b.n	8007422 <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	609a      	str	r2, [r3, #8]
}
 8007422:	bf00      	nop
 8007424:	3724      	adds	r7, #36	@ 0x24
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr
 800742e:	bf00      	nop
 8007430:	46020c00 	.word	0x46020c00
 8007434:	4b742400 	.word	0x4b742400
 8007438:	46000000 	.word	0x46000000
 800743c:	0800b1e0 	.word	0x0800b1e0

08007440 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007440:	b480      	push	{r7}
 8007442:	b089      	sub	sp, #36	@ 0x24
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8007448:	4ba6      	ldr	r3, [pc, #664]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800744a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800744c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007450:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8007452:	4ba4      	ldr	r3, [pc, #656]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007456:	f003 0303 	and.w	r3, r3, #3
 800745a:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 800745c:	4ba1      	ldr	r3, [pc, #644]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800745e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007460:	0a1b      	lsrs	r3, r3, #8
 8007462:	f003 030f 	and.w	r3, r3, #15
 8007466:	3301      	adds	r3, #1
 8007468:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 800746a:	4b9e      	ldr	r3, [pc, #632]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800746c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800746e:	091b      	lsrs	r3, r3, #4
 8007470:	f003 0301 	and.w	r3, r3, #1
 8007474:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8007476:	4b9b      	ldr	r3, [pc, #620]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800747a:	08db      	lsrs	r3, r3, #3
 800747c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007480:	68fa      	ldr	r2, [r7, #12]
 8007482:	fb02 f303 	mul.w	r3, r2, r3
 8007486:	ee07 3a90 	vmov	s15, r3
 800748a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800748e:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2b03      	cmp	r3, #3
 8007496:	d062      	beq.n	800755e <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	2b03      	cmp	r3, #3
 800749c:	f200 8081 	bhi.w	80075a2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d024      	beq.n	80074f0 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	2b02      	cmp	r3, #2
 80074aa:	d17a      	bne.n	80075a2 <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80074ac:	693b      	ldr	r3, [r7, #16]
 80074ae:	ee07 3a90 	vmov	s15, r3
 80074b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074b6:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 80076e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 80074ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80074be:	4b89      	ldr	r3, [pc, #548]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80074c6:	ee07 3a90 	vmov	s15, r3
 80074ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80074ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80074d2:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80076ec <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80074d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80074da:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 80074de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80074e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 80074e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074ea:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80074ee:	e08f      	b.n	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 80074f0:	4b7c      	ldr	r3, [pc, #496]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074f2:	689b      	ldr	r3, [r3, #8]
 80074f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d005      	beq.n	8007508 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80074fc:	4b79      	ldr	r3, [pc, #484]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	0f1b      	lsrs	r3, r3, #28
 8007502:	f003 030f 	and.w	r3, r3, #15
 8007506:	e006      	b.n	8007516 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8007508:	4b76      	ldr	r3, [pc, #472]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800750a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800750e:	041b      	lsls	r3, r3, #16
 8007510:	0f1b      	lsrs	r3, r3, #28
 8007512:	f003 030f 	and.w	r3, r3, #15
 8007516:	4a76      	ldr	r2, [pc, #472]	@ (80076f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8007518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800751c:	ee07 3a90 	vmov	s15, r3
 8007520:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	ee07 3a90 	vmov	s15, r3
 800752a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800752e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007532:	69bb      	ldr	r3, [r7, #24]
 8007534:	ee07 3a90 	vmov	s15, r3
 8007538:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800753c:	ed97 6a02 	vldr	s12, [r7, #8]
 8007540:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80076ec <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007544:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007548:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800754c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007550:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8007554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007558:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800755c:	e058      	b.n	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	ee07 3a90 	vmov	s15, r3
 8007564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007568:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80076e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 800756c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007570:	4b5c      	ldr	r3, [pc, #368]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007572:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007574:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007578:	ee07 3a90 	vmov	s15, r3
 800757c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007580:	ed97 6a02 	vldr	s12, [r7, #8]
 8007584:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80076ec <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8007588:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 800758c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8007590:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007594:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8007598:	ee67 7a27 	vmul.f32	s15, s14, s15
 800759c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80075a0:	e036      	b.n	8007610 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 80075a2:	4b50      	ldr	r3, [pc, #320]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075a4:	689b      	ldr	r3, [r3, #8]
 80075a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d005      	beq.n	80075ba <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 80075ae:	4b4d      	ldr	r3, [pc, #308]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	0f1b      	lsrs	r3, r3, #28
 80075b4:	f003 030f 	and.w	r3, r3, #15
 80075b8:	e006      	b.n	80075c8 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 80075ba:	4b4a      	ldr	r3, [pc, #296]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80075bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80075c0:	041b      	lsls	r3, r3, #16
 80075c2:	0f1b      	lsrs	r3, r3, #28
 80075c4:	f003 030f 	and.w	r3, r3, #15
 80075c8:	4a49      	ldr	r2, [pc, #292]	@ (80076f0 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 80075ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80075ce:	ee07 3a90 	vmov	s15, r3
 80075d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075d6:	693b      	ldr	r3, [r7, #16]
 80075d8:	ee07 3a90 	vmov	s15, r3
 80075dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	ee07 3a90 	vmov	s15, r3
 80075ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80075f2:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80076ec <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 80075f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007602:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8007606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800760a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800760e:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8007610:	4b34      	ldr	r3, [pc, #208]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007618:	2b00      	cmp	r3, #0
 800761a:	d017      	beq.n	800764c <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800761c:	4b31      	ldr	r3, [pc, #196]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800761e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007620:	0a5b      	lsrs	r3, r3, #9
 8007622:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007626:	ee07 3a90 	vmov	s15, r3
 800762a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 800762e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007632:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007636:	edd7 6a07 	vldr	s13, [r7, #28]
 800763a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800763e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007642:	ee17 2a90 	vmov	r2, s15
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	601a      	str	r2, [r3, #0]
 800764a:	e002      	b.n	8007652 <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2200      	movs	r2, #0
 8007650:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8007652:	4b24      	ldr	r3, [pc, #144]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007656:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d017      	beq.n	800768e <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 800765e:	4b21      	ldr	r3, [pc, #132]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007660:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007662:	0c1b      	lsrs	r3, r3, #16
 8007664:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007668:	ee07 3a90 	vmov	s15, r3
 800766c:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8007670:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007674:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8007678:	edd7 6a07 	vldr	s13, [r7, #28]
 800767c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007680:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007684:	ee17 2a90 	vmov	r2, s15
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	605a      	str	r2, [r3, #4]
 800768c:	e002      	b.n	8007694 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8007694:	4b13      	ldr	r3, [pc, #76]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8007696:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007698:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800769c:	2b00      	cmp	r3, #0
 800769e:	d017      	beq.n	80076d0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076a0:	4b10      	ldr	r3, [pc, #64]	@ (80076e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 80076a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076a4:	0e1b      	lsrs	r3, r3, #24
 80076a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076aa:	ee07 3a90 	vmov	s15, r3
 80076ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 80076b2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076b6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80076ba:	edd7 6a07 	vldr	s13, [r7, #28]
 80076be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076c2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076c6:	ee17 2a90 	vmov	r2, s15
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80076ce:	e002      	b.n	80076d6 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2200      	movs	r2, #0
 80076d4:	609a      	str	r2, [r3, #8]
}
 80076d6:	bf00      	nop
 80076d8:	3724      	adds	r7, #36	@ 0x24
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	46020c00 	.word	0x46020c00
 80076e8:	4b742400 	.word	0x4b742400
 80076ec:	46000000 	.word	0x46000000
 80076f0:	0800b1e0 	.word	0x0800b1e0

080076f4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80076f4:	b480      	push	{r7}
 80076f6:	b089      	sub	sp, #36	@ 0x24
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 80076fc:	4ba6      	ldr	r3, [pc, #664]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80076fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007700:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007704:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8007706:	4ba4      	ldr	r3, [pc, #656]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800770a:	f003 0303 	and.w	r3, r3, #3
 800770e:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8007710:	4ba1      	ldr	r3, [pc, #644]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007714:	0a1b      	lsrs	r3, r3, #8
 8007716:	f003 030f 	and.w	r3, r3, #15
 800771a:	3301      	adds	r3, #1
 800771c:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 800771e:	4b9e      	ldr	r3, [pc, #632]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007722:	091b      	lsrs	r3, r3, #4
 8007724:	f003 0301 	and.w	r3, r3, #1
 8007728:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 800772a:	4b9b      	ldr	r3, [pc, #620]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800772c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800772e:	08db      	lsrs	r3, r3, #3
 8007730:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007734:	68fa      	ldr	r2, [r7, #12]
 8007736:	fb02 f303 	mul.w	r3, r2, r3
 800773a:	ee07 3a90 	vmov	s15, r3
 800773e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007742:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8007746:	697b      	ldr	r3, [r7, #20]
 8007748:	2b03      	cmp	r3, #3
 800774a:	d062      	beq.n	8007812 <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 800774c:	697b      	ldr	r3, [r7, #20]
 800774e:	2b03      	cmp	r3, #3
 8007750:	f200 8081 	bhi.w	8007856 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	2b01      	cmp	r3, #1
 8007758:	d024      	beq.n	80077a4 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 800775a:	697b      	ldr	r3, [r7, #20]
 800775c:	2b02      	cmp	r3, #2
 800775e:	d17a      	bne.n	8007856 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	ee07 3a90 	vmov	s15, r3
 8007766:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800776a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 800799c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 800776e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007772:	4b89      	ldr	r3, [pc, #548]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007776:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800777a:	ee07 3a90 	vmov	s15, r3
 800777e:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007782:	ed97 6a02 	vldr	s12, [r7, #8]
 8007786:	eddf 5a86 	vldr	s11, [pc, #536]	@ 80079a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800778a:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800778e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007792:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007796:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800779a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800779e:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 80077a2:	e08f      	b.n	80078c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80077a4:	4b7c      	ldr	r3, [pc, #496]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d005      	beq.n	80077bc <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 80077b0:	4b79      	ldr	r3, [pc, #484]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	0f1b      	lsrs	r3, r3, #28
 80077b6:	f003 030f 	and.w	r3, r3, #15
 80077ba:	e006      	b.n	80077ca <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 80077bc:	4b76      	ldr	r3, [pc, #472]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80077be:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80077c2:	041b      	lsls	r3, r3, #16
 80077c4:	0f1b      	lsrs	r3, r3, #28
 80077c6:	f003 030f 	and.w	r3, r3, #15
 80077ca:	4a76      	ldr	r2, [pc, #472]	@ (80079a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 80077cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077d0:	ee07 3a90 	vmov	s15, r3
 80077d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	ee07 3a90 	vmov	s15, r3
 80077de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	ee07 3a90 	vmov	s15, r3
 80077ec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077f0:	ed97 6a02 	vldr	s12, [r7, #8]
 80077f4:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 80079a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80077f8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077fc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007800:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007804:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007808:	ee67 7a27 	vmul.f32	s15, s14, s15
 800780c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007810:	e058      	b.n	80078c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007812:	693b      	ldr	r3, [r7, #16]
 8007814:	ee07 3a90 	vmov	s15, r3
 8007818:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800799c <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8007820:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007824:	4b5c      	ldr	r3, [pc, #368]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007826:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007828:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800782c:	ee07 3a90 	vmov	s15, r3
 8007830:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007834:	ed97 6a02 	vldr	s12, [r7, #8]
 8007838:	eddf 5a59 	vldr	s11, [pc, #356]	@ 80079a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 800783c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8007840:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8007844:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007848:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 800784c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007850:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8007854:	e036      	b.n	80078c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8007856:	4b50      	ldr	r3, [pc, #320]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800785e:	2b00      	cmp	r3, #0
 8007860:	d005      	beq.n	800786e <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 8007862:	4b4d      	ldr	r3, [pc, #308]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007864:	689b      	ldr	r3, [r3, #8]
 8007866:	0f1b      	lsrs	r3, r3, #28
 8007868:	f003 030f 	and.w	r3, r3, #15
 800786c:	e006      	b.n	800787c <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800786e:	4b4a      	ldr	r3, [pc, #296]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007870:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007874:	041b      	lsls	r3, r3, #16
 8007876:	0f1b      	lsrs	r3, r3, #28
 8007878:	f003 030f 	and.w	r3, r3, #15
 800787c:	4a49      	ldr	r2, [pc, #292]	@ (80079a4 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800787e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007882:	ee07 3a90 	vmov	s15, r3
 8007886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800788a:	693b      	ldr	r3, [r7, #16]
 800788c:	ee07 3a90 	vmov	s15, r3
 8007890:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007894:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007898:	69bb      	ldr	r3, [r7, #24]
 800789a:	ee07 3a90 	vmov	s15, r3
 800789e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078a2:	ed97 6a02 	vldr	s12, [r7, #8]
 80078a6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80079a0 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80078aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80078ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078be:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80078c2:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80078c4:	4b34      	ldr	r3, [pc, #208]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d017      	beq.n	8007900 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80078d0:	4b31      	ldr	r3, [pc, #196]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80078d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80078d4:	0a5b      	lsrs	r3, r3, #9
 80078d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078da:	ee07 3a90 	vmov	s15, r3
 80078de:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 80078e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80078e6:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80078ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80078ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80078f6:	ee17 2a90 	vmov	r2, s15
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	601a      	str	r2, [r3, #0]
 80078fe:	e002      	b.n	8007906 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8007906:	4b24      	ldr	r3, [pc, #144]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800790a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800790e:	2b00      	cmp	r3, #0
 8007910:	d017      	beq.n	8007942 <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007912:	4b21      	ldr	r3, [pc, #132]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007916:	0c1b      	lsrs	r3, r3, #16
 8007918:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800791c:	ee07 3a90 	vmov	s15, r3
 8007920:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 8007924:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007928:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800792c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007930:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007934:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007938:	ee17 2a90 	vmov	r2, s15
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	605a      	str	r2, [r3, #4]
 8007940:	e002      	b.n	8007948 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2200      	movs	r2, #0
 8007946:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8007948:	4b13      	ldr	r3, [pc, #76]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800794a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800794c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007950:	2b00      	cmp	r3, #0
 8007952:	d017      	beq.n	8007984 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8007954:	4b10      	ldr	r3, [pc, #64]	@ (8007998 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8007956:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007958:	0e1b      	lsrs	r3, r3, #24
 800795a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800795e:	ee07 3a90 	vmov	s15, r3
 8007962:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8007966:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800796a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800796e:	edd7 6a07 	vldr	s13, [r7, #28]
 8007972:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007976:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800797a:	ee17 2a90 	vmov	r2, s15
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8007982:	e002      	b.n	800798a <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	609a      	str	r2, [r3, #8]
}
 800798a:	bf00      	nop
 800798c:	3724      	adds	r7, #36	@ 0x24
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr
 8007996:	bf00      	nop
 8007998:	46020c00 	.word	0x46020c00
 800799c:	4b742400 	.word	0x4b742400
 80079a0:	46000000 	.word	0x46000000
 80079a4:	0800b1e0 	.word	0x0800b1e0

080079a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b08e      	sub	sp, #56	@ 0x38
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 80079b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80079b6:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 80079ba:	430b      	orrs	r3, r1
 80079bc:	d145      	bne.n	8007a4a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80079be:	4ba7      	ldr	r3, [pc, #668]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80079c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079c4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80079c8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 80079ca:	4ba4      	ldr	r3, [pc, #656]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80079cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079d0:	f003 0302 	and.w	r3, r3, #2
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d108      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 80079d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80079de:	d104      	bne.n	80079ea <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 80079e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80079e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80079e6:	f001 b9b3 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 80079ea:	4b9c      	ldr	r3, [pc, #624]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80079ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80079f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80079f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079f8:	d114      	bne.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007a00:	d110      	bne.n	8007a24 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a02:	4b96      	ldr	r3, [pc, #600]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a04:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007a08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a0c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007a10:	d103      	bne.n	8007a1a <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 8007a12:	23fa      	movs	r3, #250	@ 0xfa
 8007a14:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a16:	f001 b99b 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8007a1a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8007a1e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8007a20:	f001 b996 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8007a24:	4b8d      	ldr	r3, [pc, #564]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007a30:	d107      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 8007a32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007a38:	d103      	bne.n	8007a42 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 8007a3a:	4b89      	ldr	r3, [pc, #548]	@ (8007c60 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8007a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a3e:	f001 b987 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8007a42:	2300      	movs	r3, #0
 8007a44:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a46:	f001 b983 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8007a4a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007a4e:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8007a52:	430b      	orrs	r3, r1
 8007a54:	d151      	bne.n	8007afa <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8007a56:	4b81      	ldr	r3, [pc, #516]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007a58:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007a5c:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 8007a60:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007a62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a64:	2b80      	cmp	r3, #128	@ 0x80
 8007a66:	d035      	beq.n	8007ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8007a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a6a:	2b80      	cmp	r3, #128	@ 0x80
 8007a6c:	d841      	bhi.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a70:	2b60      	cmp	r3, #96	@ 0x60
 8007a72:	d02a      	beq.n	8007aca <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8007a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a76:	2b60      	cmp	r3, #96	@ 0x60
 8007a78:	d83b      	bhi.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a7c:	2b40      	cmp	r3, #64	@ 0x40
 8007a7e:	d009      	beq.n	8007a94 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8007a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a82:	2b40      	cmp	r3, #64	@ 0x40
 8007a84:	d835      	bhi.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8007a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d00c      	beq.n	8007aa6 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8007a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a8e:	2b20      	cmp	r3, #32
 8007a90:	d012      	beq.n	8007ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 8007a92:	e02e      	b.n	8007af2 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007a94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007a98:	4618      	mov	r0, r3
 8007a9a:	f7ff fb77 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007aa0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aa2:	f001 b955 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007aa6:	f107 0318 	add.w	r3, r7, #24
 8007aaa:	4618      	mov	r0, r3
 8007aac:	f7ff fcc8 	bl	8007440 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007ab0:	69bb      	ldr	r3, [r7, #24]
 8007ab2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ab4:	f001 b94c 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007ab8:	f107 030c 	add.w	r3, r7, #12
 8007abc:	4618      	mov	r0, r3
 8007abe:	f7ff fe19 	bl	80076f4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007ac2:	68fb      	ldr	r3, [r7, #12]
 8007ac4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ac6:	f001 b943 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007aca:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007ace:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007ad0:	f001 b93e 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007ad4:	4b61      	ldr	r3, [pc, #388]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007adc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ae0:	d103      	bne.n	8007aea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 8007ae2:	4b60      	ldr	r3, [pc, #384]	@ (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007ae4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007ae6:	f001 b933 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007aea:	2300      	movs	r3, #0
 8007aec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007aee:	f001 b92f 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 8007af2:	2300      	movs	r3, #0
 8007af4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007af6:	f001 b92b 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 8007afa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007afe:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8007b02:	430b      	orrs	r3, r1
 8007b04:	d158      	bne.n	8007bb8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8007b06:	4b55      	ldr	r3, [pc, #340]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007b08:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007b0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007b10:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b18:	d03b      	beq.n	8007b92 <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 8007b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b1c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b20:	d846      	bhi.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b24:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b28:	d02e      	beq.n	8007b88 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 8007b2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007b30:	d83e      	bhi.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b38:	d00b      	beq.n	8007b52 <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 8007b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007b40:	d836      	bhi.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8007b42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d00d      	beq.n	8007b64 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 8007b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b4e:	d012      	beq.n	8007b76 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 8007b50:	e02e      	b.n	8007bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007b56:	4618      	mov	r0, r3
 8007b58:	f7ff fb18 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8007b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b60:	f001 b8f6 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007b64:	f107 0318 	add.w	r3, r7, #24
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7ff fc69 	bl	8007440 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8007b6e:	69bb      	ldr	r3, [r7, #24]
 8007b70:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b72:	f001 b8ed 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8007b76:	f107 030c 	add.w	r3, r7, #12
 8007b7a:	4618      	mov	r0, r3
 8007b7c:	f7ff fdba 	bl	80076f4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b84:	f001 b8e4 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8007b88:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8007b8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007b8e:	f001 b8df 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8007b92:	4b32      	ldr	r3, [pc, #200]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007b9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b9e:	d103      	bne.n	8007ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 8007ba0:	4b30      	ldr	r3, [pc, #192]	@ (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007ba2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007ba4:	f001 b8d4 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bac:	f001 b8d0 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8007bb0:	2300      	movs	r3, #0
 8007bb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007bb4:	f001 b8cc 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8007bb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007bbc:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8007bc0:	430b      	orrs	r3, r1
 8007bc2:	d126      	bne.n	8007c12 <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8007bc4:	4b25      	ldr	r3, [pc, #148]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007bc6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007bca:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bce:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 8007bd0:	4b22      	ldr	r3, [pc, #136]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bdc:	d106      	bne.n	8007bec <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 8007bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d103      	bne.n	8007bec <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8007be4:	4b1f      	ldr	r3, [pc, #124]	@ (8007c64 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8007be6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007be8:	f001 b8b2 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8007bec:	4b1b      	ldr	r3, [pc, #108]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007bf8:	d107      	bne.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 8007bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bfc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c00:	d103      	bne.n	8007c0a <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 8007c02:	4b19      	ldr	r3, [pc, #100]	@ (8007c68 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8007c04:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c06:	f001 b8a3 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007c0e:	f001 b89f 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 8007c12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c16:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 8007c1a:	430b      	orrs	r3, r1
 8007c1c:	d16e      	bne.n	8007cfc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007c1e:	4b0f      	ldr	r3, [pc, #60]	@ (8007c5c <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8007c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c24:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007c28:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8007c2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c2c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007c30:	d03d      	beq.n	8007cae <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8007c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c34:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007c38:	d85c      	bhi.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c40:	d014      	beq.n	8007c6c <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8007c42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c48:	d854      	bhi.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d01f      	beq.n	8007c90 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 8007c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007c56:	d012      	beq.n	8007c7e <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8007c58:	e04c      	b.n	8007cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8007c5a:	bf00      	nop
 8007c5c:	46020c00 	.word	0x46020c00
 8007c60:	0007a120 	.word	0x0007a120
 8007c64:	00f42400 	.word	0x00f42400
 8007c68:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007c70:	4618      	mov	r0, r3
 8007c72:	f7ff fa8b 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8007c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c7a:	f001 b869 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007c7e:	f107 0318 	add.w	r3, r7, #24
 8007c82:	4618      	mov	r0, r3
 8007c84:	f7ff fbdc 	bl	8007440 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8007c88:	69fb      	ldr	r3, [r7, #28]
 8007c8a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007c8c:	f001 b860 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007c90:	4ba7      	ldr	r3, [pc, #668]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007c9c:	d103      	bne.n	8007ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 8007c9e:	4ba5      	ldr	r3, [pc, #660]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007ca0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007ca2:	f001 b855 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007caa:	f001 b851 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007cae:	4ba0      	ldr	r3, [pc, #640]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f003 0320 	and.w	r3, r3, #32
 8007cb6:	2b20      	cmp	r3, #32
 8007cb8:	d118      	bne.n	8007cec <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007cba:	4b9d      	ldr	r3, [pc, #628]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d005      	beq.n	8007cd2 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8007cc6:	4b9a      	ldr	r3, [pc, #616]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	0e1b      	lsrs	r3, r3, #24
 8007ccc:	f003 030f 	and.w	r3, r3, #15
 8007cd0:	e006      	b.n	8007ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 8007cd2:	4b97      	ldr	r3, [pc, #604]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007cd4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007cd8:	041b      	lsls	r3, r3, #16
 8007cda:	0e1b      	lsrs	r3, r3, #24
 8007cdc:	f003 030f 	and.w	r3, r3, #15
 8007ce0:	4a95      	ldr	r2, [pc, #596]	@ (8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007ce2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ce6:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8007ce8:	f001 b832 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8007cec:	2300      	movs	r3, #0
 8007cee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf0:	f001 b82e 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8007cf8:	f001 b82a 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8007cfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d00:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8007d04:	430b      	orrs	r3, r1
 8007d06:	d17f      	bne.n	8007e08 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8007d08:	4b89      	ldr	r3, [pc, #548]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d0a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d12:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 8007d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d165      	bne.n	8007de6 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 8007d1a:	4b85      	ldr	r3, [pc, #532]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007d20:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8007d24:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8007d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d28:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007d2c:	d034      	beq.n	8007d98 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 8007d2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d30:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8007d34:	d853      	bhi.n	8007dde <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007d36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d3c:	d00b      	beq.n	8007d56 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 8007d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d40:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007d44:	d84b      	bhi.n	8007dde <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8007d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d016      	beq.n	8007d7a <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 8007d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d4e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007d52:	d009      	beq.n	8007d68 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8007d54:	e043      	b.n	8007dde <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007d56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7ff fa16 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8007d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007d62:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007d64:	f000 bff4 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8007d68:	f107 0318 	add.w	r3, r7, #24
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	f7ff fb67 	bl	8007440 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8007d72:	69fb      	ldr	r3, [r7, #28]
 8007d74:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007d76:	f000 bfeb 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8007d7a:	4b6d      	ldr	r3, [pc, #436]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007d82:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d86:	d103      	bne.n	8007d90 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8007d88:	4b6a      	ldr	r3, [pc, #424]	@ (8007f34 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8007d8a:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007d8c:	f000 bfe0 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007d94:	f000 bfdc 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8007d98:	4b65      	ldr	r3, [pc, #404]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	f003 0320 	and.w	r3, r3, #32
 8007da0:	2b20      	cmp	r3, #32
 8007da2:	d118      	bne.n	8007dd6 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8007da4:	4b62      	ldr	r3, [pc, #392]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d005      	beq.n	8007dbc <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 8007db0:	4b5f      	ldr	r3, [pc, #380]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	0e1b      	lsrs	r3, r3, #24
 8007db6:	f003 030f 	and.w	r3, r3, #15
 8007dba:	e006      	b.n	8007dca <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8007dbc:	4b5c      	ldr	r3, [pc, #368]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007dbe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007dc2:	041b      	lsls	r3, r3, #16
 8007dc4:	0e1b      	lsrs	r3, r3, #24
 8007dc6:	f003 030f 	and.w	r3, r3, #15
 8007dca:	4a5b      	ldr	r2, [pc, #364]	@ (8007f38 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8007dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007dd0:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8007dd2:	f000 bfbd 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007dda:	f000 bfb9 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 8007dde:	2300      	movs	r3, #0
 8007de0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8007de2:	f000 bfb5 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8007de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007de8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007dec:	d108      	bne.n	8007e00 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8007dee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007df2:	4618      	mov	r0, r3
 8007df4:	f7ff f9ca 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 8007df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dfa:	637b      	str	r3, [r7, #52]	@ 0x34
 8007dfc:	f000 bfa8 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 8007e00:	2300      	movs	r3, #0
 8007e02:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e04:	f000 bfa4 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 8007e08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e0c:	1e51      	subs	r1, r2, #1
 8007e0e:	430b      	orrs	r3, r1
 8007e10:	d136      	bne.n	8007e80 <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8007e12:	4b47      	ldr	r3, [pc, #284]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e18:	f003 0303 	and.w	r3, r3, #3
 8007e1c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8007e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d104      	bne.n	8007e2e <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8007e24:	f7fe fb44 	bl	80064b0 <HAL_RCC_GetPCLK2Freq>
 8007e28:	6378      	str	r0, [r7, #52]	@ 0x34
 8007e2a:	f000 bf91 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d104      	bne.n	8007e3e <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007e34:	f7fe fa0c 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007e38:	6378      	str	r0, [r7, #52]	@ 0x34
 8007e3a:	f000 bf89 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8007e3e:	4b3c      	ldr	r3, [pc, #240]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e4a:	d106      	bne.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 8007e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e4e:	2b02      	cmp	r3, #2
 8007e50:	d103      	bne.n	8007e5a <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 8007e52:	4b3a      	ldr	r3, [pc, #232]	@ (8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e56:	f000 bf7b 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8007e5a:	4b35      	ldr	r3, [pc, #212]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007e60:	f003 0302 	and.w	r3, r3, #2
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d107      	bne.n	8007e78 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8007e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e6a:	2b03      	cmp	r3, #3
 8007e6c:	d104      	bne.n	8007e78 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 8007e6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e72:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e74:	f000 bf6c 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8007e78:	2300      	movs	r3, #0
 8007e7a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e7c:	f000 bf68 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 8007e80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e84:	1e91      	subs	r1, r2, #2
 8007e86:	430b      	orrs	r3, r1
 8007e88:	d136      	bne.n	8007ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8007e8a:	4b29      	ldr	r3, [pc, #164]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007e8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007e90:	f003 030c 	and.w	r3, r3, #12
 8007e94:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8007e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d104      	bne.n	8007ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007e9c:	f7fe faf4 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 8007ea0:	6378      	str	r0, [r7, #52]	@ 0x34
 8007ea2:	f000 bf55 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8007ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ea8:	2b04      	cmp	r3, #4
 8007eaa:	d104      	bne.n	8007eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007eac:	f7fe f9d0 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007eb0:	6378      	str	r0, [r7, #52]	@ 0x34
 8007eb2:	f000 bf4d 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8007eb6:	4b1e      	ldr	r3, [pc, #120]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ec2:	d106      	bne.n	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec6:	2b08      	cmp	r3, #8
 8007ec8:	d103      	bne.n	8007ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8007eca:	4b1c      	ldr	r3, [pc, #112]	@ (8007f3c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8007ecc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ece:	f000 bf3f 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8007ed2:	4b17      	ldr	r3, [pc, #92]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007ed4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007ed8:	f003 0302 	and.w	r3, r3, #2
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d107      	bne.n	8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 8007ee0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee2:	2b0c      	cmp	r3, #12
 8007ee4:	d104      	bne.n	8007ef0 <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8007ee6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007eea:	637b      	str	r3, [r7, #52]	@ 0x34
 8007eec:	f000 bf30 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ef4:	f000 bf2c 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8007ef8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007efc:	1f11      	subs	r1, r2, #4
 8007efe:	430b      	orrs	r3, r1
 8007f00:	d13f      	bne.n	8007f82 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8007f02:	4b0b      	ldr	r3, [pc, #44]	@ (8007f30 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8007f04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f08:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007f0c:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d104      	bne.n	8007f1e <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007f14:	f7fe fab8 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 8007f18:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f1a:	f000 bf19 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8007f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f20:	2b10      	cmp	r3, #16
 8007f22:	d10d      	bne.n	8007f40 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007f24:	f7fe f994 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007f28:	6378      	str	r0, [r7, #52]	@ 0x34
 8007f2a:	f000 bf11 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8007f2e:	bf00      	nop
 8007f30:	46020c00 	.word	0x46020c00
 8007f34:	02dc6c00 	.word	0x02dc6c00
 8007f38:	0800b1e0 	.word	0x0800b1e0
 8007f3c:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8007f40:	4ba6      	ldr	r3, [pc, #664]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f4c:	d106      	bne.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 8007f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f50:	2b20      	cmp	r3, #32
 8007f52:	d103      	bne.n	8007f5c <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8007f54:	4ba2      	ldr	r3, [pc, #648]	@ (80081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007f56:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f58:	f000 befa 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8007f5c:	4b9f      	ldr	r3, [pc, #636]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007f5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007f62:	f003 0302 	and.w	r3, r3, #2
 8007f66:	2b02      	cmp	r3, #2
 8007f68:	d107      	bne.n	8007f7a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8007f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6c:	2b30      	cmp	r3, #48	@ 0x30
 8007f6e:	d104      	bne.n	8007f7a <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 8007f70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f76:	f000 beeb 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8007f7a:	2300      	movs	r3, #0
 8007f7c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f7e:	f000 bee7 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 8007f82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007f86:	f1a2 0108 	sub.w	r1, r2, #8
 8007f8a:	430b      	orrs	r3, r1
 8007f8c:	d136      	bne.n	8007ffc <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8007f8e:	4b93      	ldr	r3, [pc, #588]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007f90:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007f94:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007f98:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8007f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d104      	bne.n	8007faa <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8007fa0:	f7fe fa72 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 8007fa4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007fa6:	f000 bed3 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8007faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fac:	2b40      	cmp	r3, #64	@ 0x40
 8007fae:	d104      	bne.n	8007fba <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8007fb0:	f7fe f94e 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8007fb4:	6378      	str	r0, [r7, #52]	@ 0x34
 8007fb6:	f000 becb 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8007fba:	4b88      	ldr	r3, [pc, #544]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fc6:	d106      	bne.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8007fc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fca:	2b80      	cmp	r3, #128	@ 0x80
 8007fcc:	d103      	bne.n	8007fd6 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 8007fce:	4b84      	ldr	r3, [pc, #528]	@ (80081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8007fd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fd2:	f000 bebd 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8007fd6:	4b81      	ldr	r3, [pc, #516]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8007fd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8007fdc:	f003 0302 	and.w	r3, r3, #2
 8007fe0:	2b02      	cmp	r3, #2
 8007fe2:	d107      	bne.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8007fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fe6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007fe8:	d104      	bne.n	8007ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8007fea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fee:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff0:	f000 beae 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ff8:	f000 beaa 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8007ffc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008000:	f1a2 0110 	sub.w	r1, r2, #16
 8008004:	430b      	orrs	r3, r1
 8008006:	d139      	bne.n	800807c <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8008008:	4b74      	ldr	r3, [pc, #464]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800800a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800800e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008012:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 8008014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008016:	2b00      	cmp	r3, #0
 8008018:	d104      	bne.n	8008024 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800801a:	f7fe fa35 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 800801e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008020:	f000 be96 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 8008024:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008026:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800802a:	d104      	bne.n	8008036 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800802c:	f7fe f910 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8008030:	6378      	str	r0, [r7, #52]	@ 0x34
 8008032:	f000 be8d 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 8008036:	4b69      	ldr	r3, [pc, #420]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800803e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008042:	d107      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 8008044:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008046:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800804a:	d103      	bne.n	8008054 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 800804c:	4b64      	ldr	r3, [pc, #400]	@ (80081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800804e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008050:	f000 be7e 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8008054:	4b61      	ldr	r3, [pc, #388]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008056:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800805a:	f003 0302 	and.w	r3, r3, #2
 800805e:	2b02      	cmp	r3, #2
 8008060:	d108      	bne.n	8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 8008062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008064:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008068:	d104      	bne.n	8008074 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 800806a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800806e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008070:	f000 be6e 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8008074:	2300      	movs	r3, #0
 8008076:	637b      	str	r3, [r7, #52]	@ 0x34
 8008078:	f000 be6a 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 800807c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008080:	f1a2 0120 	sub.w	r1, r2, #32
 8008084:	430b      	orrs	r3, r1
 8008086:	d158      	bne.n	800813a <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8008088:	4b54      	ldr	r3, [pc, #336]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800808a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800808e:	f003 0307 	and.w	r3, r3, #7
 8008092:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8008094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008096:	2b00      	cmp	r3, #0
 8008098:	d104      	bne.n	80080a4 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 800809a:	f7fe fa1d 	bl	80064d8 <HAL_RCC_GetPCLK3Freq>
 800809e:	6378      	str	r0, [r7, #52]	@ 0x34
 80080a0:	f000 be56 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 80080a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a6:	2b01      	cmp	r3, #1
 80080a8:	d104      	bne.n	80080b4 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80080aa:	f7fe f8d1 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80080ae:	6378      	str	r0, [r7, #52]	@ 0x34
 80080b0:	f000 be4e 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 80080b4:	4b49      	ldr	r3, [pc, #292]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080c0:	d106      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 80080c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c4:	2b02      	cmp	r3, #2
 80080c6:	d103      	bne.n	80080d0 <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 80080c8:	4b45      	ldr	r3, [pc, #276]	@ (80081e0 <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80080ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80080cc:	f000 be40 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80080d0:	4b42      	ldr	r3, [pc, #264]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80080d2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80080d6:	f003 0302 	and.w	r3, r3, #2
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d107      	bne.n	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 80080de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e0:	2b03      	cmp	r3, #3
 80080e2:	d104      	bne.n	80080ee <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 80080e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80080ea:	f000 be31 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 80080ee:	4b3b      	ldr	r3, [pc, #236]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	f003 0320 	and.w	r3, r3, #32
 80080f6:	2b20      	cmp	r3, #32
 80080f8:	d11b      	bne.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 80080fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080fc:	2b04      	cmp	r3, #4
 80080fe:	d118      	bne.n	8008132 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008100:	4b36      	ldr	r3, [pc, #216]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008102:	689b      	ldr	r3, [r3, #8]
 8008104:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008108:	2b00      	cmp	r3, #0
 800810a:	d005      	beq.n	8008118 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800810c:	4b33      	ldr	r3, [pc, #204]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800810e:	689b      	ldr	r3, [r3, #8]
 8008110:	0e1b      	lsrs	r3, r3, #24
 8008112:	f003 030f 	and.w	r3, r3, #15
 8008116:	e006      	b.n	8008126 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 8008118:	4b30      	ldr	r3, [pc, #192]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800811a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800811e:	041b      	lsls	r3, r3, #16
 8008120:	0e1b      	lsrs	r3, r3, #24
 8008122:	f003 030f 	and.w	r3, r3, #15
 8008126:	4a2f      	ldr	r2, [pc, #188]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8008128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800812c:	637b      	str	r3, [r7, #52]	@ 0x34
 800812e:	f000 be0f 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8008132:	2300      	movs	r3, #0
 8008134:	637b      	str	r3, [r7, #52]	@ 0x34
 8008136:	f000 be0b 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 800813a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800813e:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8008142:	430b      	orrs	r3, r1
 8008144:	d172      	bne.n	800822c <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 8008146:	4b25      	ldr	r3, [pc, #148]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008148:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800814c:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8008150:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 8008152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008158:	d104      	bne.n	8008164 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800815a:	f7fe f879 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800815e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008160:	f000 bdf6 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8008164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008166:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800816a:	d108      	bne.n	800817e <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800816c:	f107 0318 	add.w	r3, r7, #24
 8008170:	4618      	mov	r0, r3
 8008172:	f7ff f965 	bl	8007440 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8008176:	6a3b      	ldr	r3, [r7, #32]
 8008178:	637b      	str	r3, [r7, #52]	@ 0x34
 800817a:	f000 bde9 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800817e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008180:	2b00      	cmp	r3, #0
 8008182:	d104      	bne.n	800818e <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8008184:	f7fe f966 	bl	8006454 <HAL_RCC_GetHCLKFreq>
 8008188:	6378      	str	r0, [r7, #52]	@ 0x34
 800818a:	f000 bde1 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800818e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008190:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008194:	d128      	bne.n	80081e8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008196:	4b11      	ldr	r3, [pc, #68]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0320 	and.w	r3, r3, #32
 800819e:	2b20      	cmp	r3, #32
 80081a0:	d118      	bne.n	80081d4 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80081a2:	4b0e      	ldr	r3, [pc, #56]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80081a4:	689b      	ldr	r3, [r3, #8]
 80081a6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d005      	beq.n	80081ba <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 80081ae:	4b0b      	ldr	r3, [pc, #44]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	0e1b      	lsrs	r3, r3, #24
 80081b4:	f003 030f 	and.w	r3, r3, #15
 80081b8:	e006      	b.n	80081c8 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 80081ba:	4b08      	ldr	r3, [pc, #32]	@ (80081dc <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80081bc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80081c0:	041b      	lsls	r3, r3, #16
 80081c2:	0e1b      	lsrs	r3, r3, #24
 80081c4:	f003 030f 	and.w	r3, r3, #15
 80081c8:	4a06      	ldr	r2, [pc, #24]	@ (80081e4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80081ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80081ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d0:	f000 bdbe 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 80081d4:	2300      	movs	r3, #0
 80081d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80081d8:	f000 bdba 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80081dc:	46020c00 	.word	0x46020c00
 80081e0:	00f42400 	.word	0x00f42400
 80081e4:	0800b1e0 	.word	0x0800b1e0
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 80081e8:	4baf      	ldr	r3, [pc, #700]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80081f4:	d107      	bne.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 80081f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80081f8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80081fc:	d103      	bne.n	8008206 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 80081fe:	4bab      	ldr	r3, [pc, #684]	@ (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8008200:	637b      	str	r3, [r7, #52]	@ 0x34
 8008202:	f000 bda5 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8008206:	4ba8      	ldr	r3, [pc, #672]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800820e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008212:	d107      	bne.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8008214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008216:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800821a:	d103      	bne.n	8008224 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 800821c:	4ba3      	ldr	r3, [pc, #652]	@ (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 800821e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008220:	f000 bd96 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8008224:	2300      	movs	r3, #0
 8008226:	637b      	str	r3, [r7, #52]	@ 0x34
 8008228:	f000 bd92 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 800822c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008230:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8008234:	430b      	orrs	r3, r1
 8008236:	d158      	bne.n	80082ea <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8008238:	4b9b      	ldr	r3, [pc, #620]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800823a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800823e:	f003 0307 	and.w	r3, r3, #7
 8008242:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008244:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008246:	2b04      	cmp	r3, #4
 8008248:	d84b      	bhi.n	80082e2 <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 800824a:	a201      	add	r2, pc, #4	@ (adr r2, 8008250 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 800824c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008250:	08008289 	.word	0x08008289
 8008254:	08008265 	.word	0x08008265
 8008258:	08008277 	.word	0x08008277
 800825c:	08008293 	.word	0x08008293
 8008260:	0800829d 	.word	0x0800829d
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008264:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008268:	4618      	mov	r0, r3
 800826a:	f7fe ff8f 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800826e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008270:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008272:	f000 bd6d 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008276:	f107 030c 	add.w	r3, r7, #12
 800827a:	4618      	mov	r0, r3
 800827c:	f7ff fa3a 	bl	80076f4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008284:	f000 bd64 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8008288:	f7fe f8e4 	bl	8006454 <HAL_RCC_GetHCLKFreq>
 800828c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800828e:	f000 bd5f 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8008292:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008296:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008298:	f000 bd5a 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800829c:	4b82      	ldr	r3, [pc, #520]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f003 0320 	and.w	r3, r3, #32
 80082a4:	2b20      	cmp	r3, #32
 80082a6:	d118      	bne.n	80082da <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80082a8:	4b7f      	ldr	r3, [pc, #508]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d005      	beq.n	80082c0 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 80082b4:	4b7c      	ldr	r3, [pc, #496]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80082b6:	689b      	ldr	r3, [r3, #8]
 80082b8:	0e1b      	lsrs	r3, r3, #24
 80082ba:	f003 030f 	and.w	r3, r3, #15
 80082be:	e006      	b.n	80082ce <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 80082c0:	4b79      	ldr	r3, [pc, #484]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80082c2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80082c6:	041b      	lsls	r3, r3, #16
 80082c8:	0e1b      	lsrs	r3, r3, #24
 80082ca:	f003 030f 	and.w	r3, r3, #15
 80082ce:	4a78      	ldr	r2, [pc, #480]	@ (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80082d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80082d4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80082d6:	f000 bd3b 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80082da:	2300      	movs	r3, #0
 80082dc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082de:	f000 bd37 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80082e2:	2300      	movs	r3, #0
 80082e4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80082e6:	f000 bd33 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 80082ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082ee:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 80082f2:	430b      	orrs	r3, r1
 80082f4:	d167      	bne.n	80083c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 80082f6:	4b6c      	ldr	r3, [pc, #432]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80082f8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80082fc:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8008300:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008304:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008308:	d036      	beq.n	8008378 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 800830a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800830c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008310:	d855      	bhi.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8008312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008314:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008318:	d029      	beq.n	800836e <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 800831a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800831c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008320:	d84d      	bhi.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8008322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008324:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008328:	d013      	beq.n	8008352 <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 800832a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800832c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008330:	d845      	bhi.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8008332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008334:	2b00      	cmp	r3, #0
 8008336:	d015      	beq.n	8008364 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8008338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800833a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800833e:	d13e      	bne.n	80083be <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008340:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008344:	4618      	mov	r0, r3
 8008346:	f7fe ff21 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800834a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800834c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800834e:	f000 bcff 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008352:	f107 030c 	add.w	r3, r7, #12
 8008356:	4618      	mov	r0, r3
 8008358:	f7ff f9cc 	bl	80076f4 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008360:	f000 bcf6 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8008364:	f7fe f876 	bl	8006454 <HAL_RCC_GetHCLKFreq>
 8008368:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800836a:	f000 bcf1 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800836e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008372:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008374:	f000 bcec 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008378:	4b4b      	ldr	r3, [pc, #300]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f003 0320 	and.w	r3, r3, #32
 8008380:	2b20      	cmp	r3, #32
 8008382:	d118      	bne.n	80083b6 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008384:	4b48      	ldr	r3, [pc, #288]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800838c:	2b00      	cmp	r3, #0
 800838e:	d005      	beq.n	800839c <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 8008390:	4b45      	ldr	r3, [pc, #276]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	0e1b      	lsrs	r3, r3, #24
 8008396:	f003 030f 	and.w	r3, r3, #15
 800839a:	e006      	b.n	80083aa <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800839c:	4b42      	ldr	r3, [pc, #264]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800839e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80083a2:	041b      	lsls	r3, r3, #16
 80083a4:	0e1b      	lsrs	r3, r3, #24
 80083a6:	f003 030f 	and.w	r3, r3, #15
 80083aa:	4a41      	ldr	r2, [pc, #260]	@ (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 80083ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083b0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80083b2:	f000 bccd 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80083b6:	2300      	movs	r3, #0
 80083b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083ba:	f000 bcc9 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80083be:	2300      	movs	r3, #0
 80083c0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80083c2:	f000 bcc5 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 80083c6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083ca:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 80083ce:	430b      	orrs	r3, r1
 80083d0:	d14c      	bne.n	800846c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80083d2:	4b35      	ldr	r3, [pc, #212]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80083d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80083d8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80083dc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80083de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d104      	bne.n	80083ee <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80083e4:	f7fe f850 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 80083e8:	6378      	str	r0, [r7, #52]	@ 0x34
 80083ea:	f000 bcb1 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 80083ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80083f4:	d104      	bne.n	8008400 <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80083f6:	f7fd ff2b 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80083fa:	6378      	str	r0, [r7, #52]	@ 0x34
 80083fc:	f000 bca8 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8008400:	4b29      	ldr	r3, [pc, #164]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008408:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800840c:	d107      	bne.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 800840e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008410:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008414:	d103      	bne.n	800841e <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 8008416:	4b25      	ldr	r3, [pc, #148]	@ (80084ac <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8008418:	637b      	str	r3, [r7, #52]	@ 0x34
 800841a:	f000 bc99 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 800841e:	4b22      	ldr	r3, [pc, #136]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f003 0320 	and.w	r3, r3, #32
 8008426:	2b20      	cmp	r3, #32
 8008428:	d11c      	bne.n	8008464 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800842a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800842c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008430:	d118      	bne.n	8008464 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008432:	4b1d      	ldr	r3, [pc, #116]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008434:	689b      	ldr	r3, [r3, #8]
 8008436:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800843a:	2b00      	cmp	r3, #0
 800843c:	d005      	beq.n	800844a <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 800843e:	4b1a      	ldr	r3, [pc, #104]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8008440:	689b      	ldr	r3, [r3, #8]
 8008442:	0e1b      	lsrs	r3, r3, #24
 8008444:	f003 030f 	and.w	r3, r3, #15
 8008448:	e006      	b.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 800844a:	4b17      	ldr	r3, [pc, #92]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800844c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008450:	041b      	lsls	r3, r3, #16
 8008452:	0e1b      	lsrs	r3, r3, #24
 8008454:	f003 030f 	and.w	r3, r3, #15
 8008458:	4a15      	ldr	r2, [pc, #84]	@ (80084b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 800845a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800845e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008460:	f000 bc76 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8008464:	2300      	movs	r3, #0
 8008466:	637b      	str	r3, [r7, #52]	@ 0x34
 8008468:	f000 bc72 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 800846c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008470:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8008474:	430b      	orrs	r3, r1
 8008476:	d153      	bne.n	8008520 <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008478:	4b0b      	ldr	r3, [pc, #44]	@ (80084a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 800847a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800847e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008482:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8008484:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008486:	2b00      	cmp	r3, #0
 8008488:	d104      	bne.n	8008494 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800848a:	f7fd fffd 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 800848e:	6378      	str	r0, [r7, #52]	@ 0x34
 8008490:	f000 bc5e 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8008494:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800849a:	d10b      	bne.n	80084b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800849c:	f7fd fed8 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 80084a0:	6378      	str	r0, [r7, #52]	@ 0x34
 80084a2:	f000 bc55 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80084a6:	bf00      	nop
 80084a8:	46020c00 	.word	0x46020c00
 80084ac:	00f42400 	.word	0x00f42400
 80084b0:	0800b1e0 	.word	0x0800b1e0
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 80084b4:	4ba1      	ldr	r3, [pc, #644]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80084bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084c0:	d107      	bne.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 80084c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084c8:	d103      	bne.n	80084d2 <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 80084ca:	4b9d      	ldr	r3, [pc, #628]	@ (8008740 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 80084cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80084ce:	f000 bc3f 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 80084d2:	4b9a      	ldr	r3, [pc, #616]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	f003 0320 	and.w	r3, r3, #32
 80084da:	2b20      	cmp	r3, #32
 80084dc:	d11c      	bne.n	8008518 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 80084de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80084e4:	d118      	bne.n	8008518 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80084e6:	4b95      	ldr	r3, [pc, #596]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80084e8:	689b      	ldr	r3, [r3, #8]
 80084ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d005      	beq.n	80084fe <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 80084f2:	4b92      	ldr	r3, [pc, #584]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80084f4:	689b      	ldr	r3, [r3, #8]
 80084f6:	0e1b      	lsrs	r3, r3, #24
 80084f8:	f003 030f 	and.w	r3, r3, #15
 80084fc:	e006      	b.n	800850c <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 80084fe:	4b8f      	ldr	r3, [pc, #572]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008500:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008504:	041b      	lsls	r3, r3, #16
 8008506:	0e1b      	lsrs	r3, r3, #24
 8008508:	f003 030f 	and.w	r3, r3, #15
 800850c:	4a8d      	ldr	r2, [pc, #564]	@ (8008744 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800850e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008512:	637b      	str	r3, [r7, #52]	@ 0x34
 8008514:	f000 bc1c 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8008518:	2300      	movs	r3, #0
 800851a:	637b      	str	r3, [r7, #52]	@ 0x34
 800851c:	f000 bc18 	b.w	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8008520:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008524:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008528:	430b      	orrs	r3, r1
 800852a:	d151      	bne.n	80085d0 <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800852c:	4b83      	ldr	r3, [pc, #524]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800852e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008532:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008536:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853a:	2bc0      	cmp	r3, #192	@ 0xc0
 800853c:	d024      	beq.n	8008588 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 800853e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008540:	2bc0      	cmp	r3, #192	@ 0xc0
 8008542:	d842      	bhi.n	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8008544:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008546:	2b80      	cmp	r3, #128	@ 0x80
 8008548:	d00d      	beq.n	8008566 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 800854a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800854c:	2b80      	cmp	r3, #128	@ 0x80
 800854e:	d83c      	bhi.n	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8008550:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008552:	2b00      	cmp	r3, #0
 8008554:	d003      	beq.n	800855e <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 8008556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008558:	2b40      	cmp	r3, #64	@ 0x40
 800855a:	d011      	beq.n	8008580 <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 800855c:	e035      	b.n	80085ca <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 800855e:	f7fd ffbb 	bl	80064d8 <HAL_RCC_GetPCLK3Freq>
 8008562:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008564:	e3f4      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008566:	4b75      	ldr	r3, [pc, #468]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800856e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008572:	d102      	bne.n	800857a <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8008574:	4b72      	ldr	r3, [pc, #456]	@ (8008740 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8008576:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008578:	e3ea      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800857a:	2300      	movs	r3, #0
 800857c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800857e:	e3e7      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8008580:	f7fd fe66 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8008584:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008586:	e3e3      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008588:	4b6c      	ldr	r3, [pc, #432]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	f003 0320 	and.w	r3, r3, #32
 8008590:	2b20      	cmp	r3, #32
 8008592:	d117      	bne.n	80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008594:	4b69      	ldr	r3, [pc, #420]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800859c:	2b00      	cmp	r3, #0
 800859e:	d005      	beq.n	80085ac <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 80085a0:	4b66      	ldr	r3, [pc, #408]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80085a2:	689b      	ldr	r3, [r3, #8]
 80085a4:	0e1b      	lsrs	r3, r3, #24
 80085a6:	f003 030f 	and.w	r3, r3, #15
 80085aa:	e006      	b.n	80085ba <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 80085ac:	4b63      	ldr	r3, [pc, #396]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80085ae:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80085b2:	041b      	lsls	r3, r3, #16
 80085b4:	0e1b      	lsrs	r3, r3, #24
 80085b6:	f003 030f 	and.w	r3, r3, #15
 80085ba:	4a62      	ldr	r2, [pc, #392]	@ (8008744 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80085bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80085c0:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80085c2:	e3c5      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80085c4:	2300      	movs	r3, #0
 80085c6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085c8:	e3c2      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 80085ca:	2300      	movs	r3, #0
 80085cc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80085ce:	e3bf      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 80085d0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80085d4:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 80085d8:	430b      	orrs	r3, r1
 80085da:	d147      	bne.n	800866c <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 80085dc:	4b57      	ldr	r3, [pc, #348]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80085de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80085e2:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80085e6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 80085e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d103      	bne.n	80085f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80085ee:	f7fd ff4b 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 80085f2:	6378      	str	r0, [r7, #52]	@ 0x34
 80085f4:	e3ac      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 80085f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80085fc:	d103      	bne.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80085fe:	f7fd fe27 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8008602:	6378      	str	r0, [r7, #52]	@ 0x34
 8008604:	e3a4      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8008606:	4b4d      	ldr	r3, [pc, #308]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800860e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008612:	d106      	bne.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8008614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008616:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800861a:	d102      	bne.n	8008622 <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 800861c:	4b48      	ldr	r3, [pc, #288]	@ (8008740 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800861e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008620:	e396      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8008622:	4b46      	ldr	r3, [pc, #280]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	f003 0320 	and.w	r3, r3, #32
 800862a:	2b20      	cmp	r3, #32
 800862c:	d11b      	bne.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 800862e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008630:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8008634:	d117      	bne.n	8008666 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008636:	4b41      	ldr	r3, [pc, #260]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800863e:	2b00      	cmp	r3, #0
 8008640:	d005      	beq.n	800864e <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8008642:	4b3e      	ldr	r3, [pc, #248]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008644:	689b      	ldr	r3, [r3, #8]
 8008646:	0e1b      	lsrs	r3, r3, #24
 8008648:	f003 030f 	and.w	r3, r3, #15
 800864c:	e006      	b.n	800865c <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 800864e:	4b3b      	ldr	r3, [pc, #236]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008650:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008654:	041b      	lsls	r3, r3, #16
 8008656:	0e1b      	lsrs	r3, r3, #24
 8008658:	f003 030f 	and.w	r3, r3, #15
 800865c:	4a39      	ldr	r2, [pc, #228]	@ (8008744 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 800865e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008662:	637b      	str	r3, [r7, #52]	@ 0x34
 8008664:	e374      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8008666:	2300      	movs	r3, #0
 8008668:	637b      	str	r3, [r7, #52]	@ 0x34
 800866a:	e371      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 800866c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008670:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8008674:	430b      	orrs	r3, r1
 8008676:	d16a      	bne.n	800874e <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8008678:	4b30      	ldr	r3, [pc, #192]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800867a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800867e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008682:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8008684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008686:	2b00      	cmp	r3, #0
 8008688:	d120      	bne.n	80086cc <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800868a:	4b2c      	ldr	r3, [pc, #176]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f003 0320 	and.w	r3, r3, #32
 8008692:	2b20      	cmp	r3, #32
 8008694:	d117      	bne.n	80086c6 <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008696:	4b29      	ldr	r3, [pc, #164]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008698:	689b      	ldr	r3, [r3, #8]
 800869a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d005      	beq.n	80086ae <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 80086a2:	4b26      	ldr	r3, [pc, #152]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	0e1b      	lsrs	r3, r3, #24
 80086a8:	f003 030f 	and.w	r3, r3, #15
 80086ac:	e006      	b.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 80086ae:	4b23      	ldr	r3, [pc, #140]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80086b4:	041b      	lsls	r3, r3, #16
 80086b6:	0e1b      	lsrs	r3, r3, #24
 80086b8:	f003 030f 	and.w	r3, r3, #15
 80086bc:	4a21      	ldr	r2, [pc, #132]	@ (8008744 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 80086be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086c4:	e344      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 80086c6:	2300      	movs	r3, #0
 80086c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80086ca:	e341      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 80086cc:	4b1b      	ldr	r3, [pc, #108]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80086d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80086da:	d112      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80086dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086e2:	d10e      	bne.n	8008702 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80086e4:	4b15      	ldr	r3, [pc, #84]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 80086e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80086ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80086ee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086f2:	d102      	bne.n	80086fa <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 80086f4:	23fa      	movs	r3, #250	@ 0xfa
 80086f6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80086f8:	e32a      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80086fa:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80086fe:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008700:	e326      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8008702:	4b0e      	ldr	r3, [pc, #56]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800870a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800870e:	d106      	bne.n	800871e <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 8008710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008712:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008716:	d102      	bne.n	800871e <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 8008718:	4b09      	ldr	r3, [pc, #36]	@ (8008740 <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 800871a:	637b      	str	r3, [r7, #52]	@ 0x34
 800871c:	e318      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 800871e:	4b07      	ldr	r3, [pc, #28]	@ (800873c <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8008720:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008724:	f003 0302 	and.w	r3, r3, #2
 8008728:	2b02      	cmp	r3, #2
 800872a:	d10d      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 800872c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800872e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008732:	d109      	bne.n	8008748 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 8008734:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008738:	637b      	str	r3, [r7, #52]	@ 0x34
 800873a:	e309      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800873c:	46020c00 	.word	0x46020c00
 8008740:	00f42400 	.word	0x00f42400
 8008744:	0800b1e0 	.word	0x0800b1e0
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8008748:	2300      	movs	r3, #0
 800874a:	637b      	str	r3, [r7, #52]	@ 0x34
 800874c:	e300      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 800874e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008752:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8008756:	430b      	orrs	r3, r1
 8008758:	d164      	bne.n	8008824 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800875a:	4ba2      	ldr	r3, [pc, #648]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800875c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008760:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008764:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8008766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008768:	2b00      	cmp	r3, #0
 800876a:	d120      	bne.n	80087ae <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800876c:	4b9d      	ldr	r3, [pc, #628]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	f003 0320 	and.w	r3, r3, #32
 8008774:	2b20      	cmp	r3, #32
 8008776:	d117      	bne.n	80087a8 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008778:	4b9a      	ldr	r3, [pc, #616]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008780:	2b00      	cmp	r3, #0
 8008782:	d005      	beq.n	8008790 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8008784:	4b97      	ldr	r3, [pc, #604]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008786:	689b      	ldr	r3, [r3, #8]
 8008788:	0e1b      	lsrs	r3, r3, #24
 800878a:	f003 030f 	and.w	r3, r3, #15
 800878e:	e006      	b.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8008790:	4b94      	ldr	r3, [pc, #592]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008792:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008796:	041b      	lsls	r3, r3, #16
 8008798:	0e1b      	lsrs	r3, r3, #24
 800879a:	f003 030f 	and.w	r3, r3, #15
 800879e:	4a92      	ldr	r2, [pc, #584]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 80087a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80087a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80087a6:	e2d3      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 80087a8:	2300      	movs	r3, #0
 80087aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ac:	e2d0      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 80087ae:	4b8d      	ldr	r3, [pc, #564]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80087b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80087b8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80087bc:	d112      	bne.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 80087be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087c4:	d10e      	bne.n	80087e4 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80087c6:	4b87      	ldr	r3, [pc, #540]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80087c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80087d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80087d4:	d102      	bne.n	80087dc <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 80087d6:	23fa      	movs	r3, #250	@ 0xfa
 80087d8:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80087da:	e2b9      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80087dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80087e0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80087e2:	e2b5      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 80087e4:	4b7f      	ldr	r3, [pc, #508]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f0:	d106      	bne.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 80087f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80087f8:	d102      	bne.n	8008800 <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 80087fa:	4b7c      	ldr	r3, [pc, #496]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 80087fc:	637b      	str	r3, [r7, #52]	@ 0x34
 80087fe:	e2a7      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8008800:	4b78      	ldr	r3, [pc, #480]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008806:	f003 0302 	and.w	r3, r3, #2
 800880a:	2b02      	cmp	r3, #2
 800880c:	d107      	bne.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 800880e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008810:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008814:	d103      	bne.n	800881e <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 8008816:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800881a:	637b      	str	r3, [r7, #52]	@ 0x34
 800881c:	e298      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800881e:	2300      	movs	r3, #0
 8008820:	637b      	str	r3, [r7, #52]	@ 0x34
 8008822:	e295      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8008824:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008828:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 800882c:	430b      	orrs	r3, r1
 800882e:	d147      	bne.n	80088c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008830:	4b6c      	ldr	r3, [pc, #432]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008832:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008836:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800883a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 800883c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800883e:	2b00      	cmp	r3, #0
 8008840:	d103      	bne.n	800884a <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8008842:	f7fd fe21 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 8008846:	6378      	str	r0, [r7, #52]	@ 0x34
 8008848:	e282      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 800884a:	4b66      	ldr	r3, [pc, #408]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800884c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008850:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008854:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008858:	d112      	bne.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 800885a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800885c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008860:	d10e      	bne.n	8008880 <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008862:	4b60      	ldr	r3, [pc, #384]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008864:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800886c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008870:	d102      	bne.n	8008878 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 8008872:	23fa      	movs	r3, #250	@ 0xfa
 8008874:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008876:	e26b      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8008878:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800887c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800887e:	e267      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8008880:	4b58      	ldr	r3, [pc, #352]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008888:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800888c:	d106      	bne.n	800889c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800888e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008890:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8008894:	d102      	bne.n	800889c <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8008896:	4b55      	ldr	r3, [pc, #340]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008898:	637b      	str	r3, [r7, #52]	@ 0x34
 800889a:	e259      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 800889c:	4b51      	ldr	r3, [pc, #324]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800889e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80088a2:	f003 0302 	and.w	r3, r3, #2
 80088a6:	2b02      	cmp	r3, #2
 80088a8:	d107      	bne.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 80088aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088ac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80088b0:	d103      	bne.n	80088ba <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 80088b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80088b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80088b8:	e24a      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 80088ba:	2300      	movs	r3, #0
 80088bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80088be:	e247      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 80088c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80088c4:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 80088c8:	430b      	orrs	r3, r1
 80088ca:	d12d      	bne.n	8008928 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 80088cc:	4b45      	ldr	r3, [pc, #276]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80088ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80088d2:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80088d6:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 80088d8:	4b42      	ldr	r3, [pc, #264]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088e0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80088e4:	d105      	bne.n	80088f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 80088e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d102      	bne.n	80088f2 <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 80088ec:	4b3f      	ldr	r3, [pc, #252]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 80088ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80088f0:	e22e      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80088f8:	d107      	bne.n	800890a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80088fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80088fe:	4618      	mov	r0, r3
 8008900:	f7fe fc44 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 8008904:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008906:	637b      	str	r3, [r7, #52]	@ 0x34
 8008908:	e222      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 800890a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800890c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008910:	d107      	bne.n	8008922 <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008912:	f107 0318 	add.w	r3, r7, #24
 8008916:	4618      	mov	r0, r3
 8008918:	f7fe fd92 	bl	8007440 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008920:	e216      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 8008922:	2300      	movs	r3, #0
 8008924:	637b      	str	r3, [r7, #52]	@ 0x34
 8008926:	e213      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8008928:	e9d7 2300 	ldrd	r2, r3, [r7]
 800892c:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8008930:	430b      	orrs	r3, r1
 8008932:	d15d      	bne.n	80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 8008934:	4b2b      	ldr	r3, [pc, #172]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008936:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800893a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800893e:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008942:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008946:	d028      	beq.n	800899a <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 8008948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800894e:	d845      	bhi.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8008950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008952:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008956:	d013      	beq.n	8008980 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8008958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800895a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800895e:	d83d      	bhi.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 8008960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008962:	2b00      	cmp	r3, #0
 8008964:	d004      	beq.n	8008970 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8008966:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008968:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800896c:	d004      	beq.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800896e:	e035      	b.n	80089dc <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 8008970:	f7fd fd9e 	bl	80064b0 <HAL_RCC_GetPCLK2Freq>
 8008974:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008976:	e1eb      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008978:	f7fd fc6a 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 800897c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800897e:	e1e7      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008980:	4b18      	ldr	r3, [pc, #96]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008988:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800898c:	d102      	bne.n	8008994 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800898e:	4b17      	ldr	r3, [pc, #92]	@ (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8008990:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008992:	e1dd      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008994:	2300      	movs	r3, #0
 8008996:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008998:	e1da      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800899a:	4b12      	ldr	r3, [pc, #72]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f003 0320 	and.w	r3, r3, #32
 80089a2:	2b20      	cmp	r3, #32
 80089a4:	d117      	bne.n	80089d6 <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80089a6:	4b0f      	ldr	r3, [pc, #60]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80089a8:	689b      	ldr	r3, [r3, #8]
 80089aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d005      	beq.n	80089be <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 80089b2:	4b0c      	ldr	r3, [pc, #48]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	0e1b      	lsrs	r3, r3, #24
 80089b8:	f003 030f 	and.w	r3, r3, #15
 80089bc:	e006      	b.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 80089be:	4b09      	ldr	r3, [pc, #36]	@ (80089e4 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80089c0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80089c4:	041b      	lsls	r3, r3, #16
 80089c6:	0e1b      	lsrs	r3, r3, #24
 80089c8:	f003 030f 	and.w	r3, r3, #15
 80089cc:	4a06      	ldr	r2, [pc, #24]	@ (80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 80089ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089d2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80089d4:	e1bc      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80089d6:	2300      	movs	r3, #0
 80089d8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089da:	e1b9      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 80089dc:	2300      	movs	r3, #0
 80089de:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80089e0:	e1b6      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80089e2:	bf00      	nop
 80089e4:	46020c00 	.word	0x46020c00
 80089e8:	0800b1e0 	.word	0x0800b1e0
 80089ec:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 80089f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80089f4:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80089f8:	430b      	orrs	r3, r1
 80089fa:	d156      	bne.n	8008aaa <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80089fc:	4ba5      	ldr	r3, [pc, #660]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80089fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a02:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8008a06:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008a08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a0a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a0e:	d028      	beq.n	8008a62 <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 8008a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a12:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008a16:	d845      	bhi.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8008a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a1a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a1e:	d013      	beq.n	8008a48 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 8008a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008a26:	d83d      	bhi.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 8008a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d004      	beq.n	8008a38 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 8008a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a34:	d004      	beq.n	8008a40 <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 8008a36:	e035      	b.n	8008aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8008a38:	f7fd fd26 	bl	8006488 <HAL_RCC_GetPCLK1Freq>
 8008a3c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008a3e:	e187      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008a40:	f7fd fc06 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8008a44:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008a46:	e183      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008a48:	4b92      	ldr	r3, [pc, #584]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008a50:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008a54:	d102      	bne.n	8008a5c <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 8008a56:	4b90      	ldr	r3, [pc, #576]	@ (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8008a58:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008a5a:	e179      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008a60:	e176      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008a62:	4b8c      	ldr	r3, [pc, #560]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 0320 	and.w	r3, r3, #32
 8008a6a:	2b20      	cmp	r3, #32
 8008a6c:	d117      	bne.n	8008a9e <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008a6e:	4b89      	ldr	r3, [pc, #548]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d005      	beq.n	8008a86 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 8008a7a:	4b86      	ldr	r3, [pc, #536]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	0e1b      	lsrs	r3, r3, #24
 8008a80:	f003 030f 	and.w	r3, r3, #15
 8008a84:	e006      	b.n	8008a94 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8008a86:	4b83      	ldr	r3, [pc, #524]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008a88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008a8c:	041b      	lsls	r3, r3, #16
 8008a8e:	0e1b      	lsrs	r3, r3, #24
 8008a90:	f003 030f 	and.w	r3, r3, #15
 8008a94:	4a81      	ldr	r2, [pc, #516]	@ (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8008a96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a9a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008a9c:	e158      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aa2:	e155      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008aa8:	e152      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8008aaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aae:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8008ab2:	430b      	orrs	r3, r1
 8008ab4:	d177      	bne.n	8008ba6 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8008ab6:	4b77      	ldr	r3, [pc, #476]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008ab8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008abc:	f003 0318 	and.w	r3, r3, #24
 8008ac0:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	2b18      	cmp	r3, #24
 8008ac6:	d86b      	bhi.n	8008ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8008ac8:	a201      	add	r2, pc, #4	@ (adr r2, 8008ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 8008aca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ace:	bf00      	nop
 8008ad0:	08008b35 	.word	0x08008b35
 8008ad4:	08008ba1 	.word	0x08008ba1
 8008ad8:	08008ba1 	.word	0x08008ba1
 8008adc:	08008ba1 	.word	0x08008ba1
 8008ae0:	08008ba1 	.word	0x08008ba1
 8008ae4:	08008ba1 	.word	0x08008ba1
 8008ae8:	08008ba1 	.word	0x08008ba1
 8008aec:	08008ba1 	.word	0x08008ba1
 8008af0:	08008b3d 	.word	0x08008b3d
 8008af4:	08008ba1 	.word	0x08008ba1
 8008af8:	08008ba1 	.word	0x08008ba1
 8008afc:	08008ba1 	.word	0x08008ba1
 8008b00:	08008ba1 	.word	0x08008ba1
 8008b04:	08008ba1 	.word	0x08008ba1
 8008b08:	08008ba1 	.word	0x08008ba1
 8008b0c:	08008ba1 	.word	0x08008ba1
 8008b10:	08008b45 	.word	0x08008b45
 8008b14:	08008ba1 	.word	0x08008ba1
 8008b18:	08008ba1 	.word	0x08008ba1
 8008b1c:	08008ba1 	.word	0x08008ba1
 8008b20:	08008ba1 	.word	0x08008ba1
 8008b24:	08008ba1 	.word	0x08008ba1
 8008b28:	08008ba1 	.word	0x08008ba1
 8008b2c:	08008ba1 	.word	0x08008ba1
 8008b30:	08008b5f 	.word	0x08008b5f
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8008b34:	f7fd fcd0 	bl	80064d8 <HAL_RCC_GetPCLK3Freq>
 8008b38:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b3a:	e109      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008b3c:	f7fd fb88 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8008b40:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008b42:	e105      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b44:	4b53      	ldr	r3, [pc, #332]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b50:	d102      	bne.n	8008b58 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 8008b52:	4b51      	ldr	r3, [pc, #324]	@ (8008c98 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8008b54:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b56:	e0fb      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008b58:	2300      	movs	r3, #0
 8008b5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b5c:	e0f8      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008b5e:	4b4d      	ldr	r3, [pc, #308]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f003 0320 	and.w	r3, r3, #32
 8008b66:	2b20      	cmp	r3, #32
 8008b68:	d117      	bne.n	8008b9a <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008b6a:	4b4a      	ldr	r3, [pc, #296]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d005      	beq.n	8008b82 <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 8008b76:	4b47      	ldr	r3, [pc, #284]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	0e1b      	lsrs	r3, r3, #24
 8008b7c:	f003 030f 	and.w	r3, r3, #15
 8008b80:	e006      	b.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8008b82:	4b44      	ldr	r3, [pc, #272]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008b84:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008b88:	041b      	lsls	r3, r3, #16
 8008b8a:	0e1b      	lsrs	r3, r3, #24
 8008b8c:	f003 030f 	and.w	r3, r3, #15
 8008b90:	4a42      	ldr	r2, [pc, #264]	@ (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8008b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008b96:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008b98:	e0da      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008b9e:	e0d7      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008ba4:	e0d4      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8008ba6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008baa:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8008bae:	430b      	orrs	r3, r1
 8008bb0:	d155      	bne.n	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8008bb2:	4b38      	ldr	r3, [pc, #224]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008bb4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008bb8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8008bbc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8008bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008bc4:	d013      	beq.n	8008bee <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8008bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008bcc:	d844      	bhi.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8008bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bd4:	d013      	beq.n	8008bfe <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8008bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008bdc:	d83c      	bhi.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 8008bde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d014      	beq.n	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8008be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008be6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bea:	d014      	beq.n	8008c16 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8008bec:	e034      	b.n	8008c58 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008bee:	f107 0318 	add.w	r3, r7, #24
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	f7fe fc24 	bl	8007440 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008bfc:	e0a8      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008bfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7fe fac2 	bl	800718c <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8008c08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c0c:	e0a0      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8008c0e:	f7fd fb1f 	bl	8006250 <HAL_RCC_GetSysClockFreq>
 8008c12:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8008c14:	e09c      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8008c16:	4b1f      	ldr	r3, [pc, #124]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f003 0320 	and.w	r3, r3, #32
 8008c1e:	2b20      	cmp	r3, #32
 8008c20:	d117      	bne.n	8008c52 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8008c22:	4b1c      	ldr	r3, [pc, #112]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c24:	689b      	ldr	r3, [r3, #8]
 8008c26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d005      	beq.n	8008c3a <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 8008c2e:	4b19      	ldr	r3, [pc, #100]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c30:	689b      	ldr	r3, [r3, #8]
 8008c32:	0e1b      	lsrs	r3, r3, #24
 8008c34:	f003 030f 	and.w	r3, r3, #15
 8008c38:	e006      	b.n	8008c48 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 8008c3a:	4b16      	ldr	r3, [pc, #88]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c3c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008c40:	041b      	lsls	r3, r3, #16
 8008c42:	0e1b      	lsrs	r3, r3, #24
 8008c44:	f003 030f 	and.w	r3, r3, #15
 8008c48:	4a14      	ldr	r2, [pc, #80]	@ (8008c9c <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8008c4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008c4e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8008c50:	e07e      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8008c52:	2300      	movs	r3, #0
 8008c54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c56:	e07b      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8008c5c:	e078      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 8008c5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008c62:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8008c66:	430b      	orrs	r3, r1
 8008c68:	d138      	bne.n	8008cdc <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8008c6a:	4b0a      	ldr	r3, [pc, #40]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c6c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008c74:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8008c76:	4b07      	ldr	r3, [pc, #28]	@ (8008c94 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8008c78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008c7c:	f003 0302 	and.w	r3, r3, #2
 8008c80:	2b02      	cmp	r3, #2
 8008c82:	d10d      	bne.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8008c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d10a      	bne.n	8008ca0 <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 8008c8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c8e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c90:	e05e      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8008c92:	bf00      	nop
 8008c94:	46020c00 	.word	0x46020c00
 8008c98:	00f42400 	.word	0x00f42400
 8008c9c:	0800b1e0 	.word	0x0800b1e0
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 8008ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008ca2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008ca6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008caa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008cae:	d112      	bne.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 8008cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008cb6:	d10e      	bne.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008cb8:	4b28      	ldr	r3, [pc, #160]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008cba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008cbe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008cc2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008cc6:	d102      	bne.n	8008cce <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 8008cc8:	23fa      	movs	r3, #250	@ 0xfa
 8008cca:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008ccc:	e040      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8008cce:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8008cd2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8008cd4:	e03c      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8008cd6:	2300      	movs	r3, #0
 8008cd8:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cda:	e039      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8008cdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ce0:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8008ce4:	430b      	orrs	r3, r1
 8008ce6:	d131      	bne.n	8008d4c <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8008ce8:	4b1c      	ldr	r3, [pc, #112]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008cea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008cee:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8008cf2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 8008cf4:	4b19      	ldr	r3, [pc, #100]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008cfc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d00:	d105      	bne.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 8008d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d102      	bne.n	8008d0e <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 8008d08:	4b15      	ldr	r3, [pc, #84]	@ (8008d60 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8008d0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d0c:	e020      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8008d0e:	4b13      	ldr	r3, [pc, #76]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008d16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d1a:	d106      	bne.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 8008d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d22:	d102      	bne.n	8008d2a <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 8008d24:	4b0f      	ldr	r3, [pc, #60]	@ (8008d64 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 8008d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d28:	e012      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8008d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d5c <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008d36:	d106      	bne.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 8008d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d3e:	d102      	bne.n	8008d46 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 8008d40:	4b09      	ldr	r3, [pc, #36]	@ (8008d68 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 8008d42:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d44:	e004      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 8008d46:	2300      	movs	r3, #0
 8008d48:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d4a:	e001      	b.n	8008d50 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 8008d50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008d52:	4618      	mov	r0, r3
 8008d54:	3738      	adds	r7, #56	@ 0x38
 8008d56:	46bd      	mov	sp, r7
 8008d58:	bd80      	pop	{r7, pc}
 8008d5a:	bf00      	nop
 8008d5c:	46020c00 	.word	0x46020c00
 8008d60:	02dc6c00 	.word	0x02dc6c00
 8008d64:	016e3600 	.word	0x016e3600
 8008d68:	00f42400 	.word	0x00f42400

08008d6c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b084      	sub	sp, #16
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8008d74:	4b47      	ldr	r3, [pc, #284]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	4a46      	ldr	r2, [pc, #280]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008d7a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008d7e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008d80:	f7f9 fb32 	bl	80023e8 <HAL_GetTick>
 8008d84:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d86:	e008      	b.n	8008d9a <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008d88:	f7f9 fb2e 	bl	80023e8 <HAL_GetTick>
 8008d8c:	4602      	mov	r2, r0
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	1ad3      	subs	r3, r2, r3
 8008d92:	2b02      	cmp	r3, #2
 8008d94:	d901      	bls.n	8008d9a <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008d96:	2303      	movs	r3, #3
 8008d98:	e077      	b.n	8008e8a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8008d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d1f0      	bne.n	8008d88 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8008da6:	4b3b      	ldr	r3, [pc, #236]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008daa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008dae:	f023 0303 	bic.w	r3, r3, #3
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	6811      	ldr	r1, [r2, #0]
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	6852      	ldr	r2, [r2, #4]
 8008dba:	3a01      	subs	r2, #1
 8008dbc:	0212      	lsls	r2, r2, #8
 8008dbe:	430a      	orrs	r2, r1
 8008dc0:	4934      	ldr	r1, [pc, #208]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008dc2:	4313      	orrs	r3, r2
 8008dc4:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8008dc6:	4b33      	ldr	r3, [pc, #204]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008dc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008dca:	4b33      	ldr	r3, [pc, #204]	@ (8008e98 <RCCEx_PLL2_Config+0x12c>)
 8008dcc:	4013      	ands	r3, r2
 8008dce:	687a      	ldr	r2, [r7, #4]
 8008dd0:	6892      	ldr	r2, [r2, #8]
 8008dd2:	3a01      	subs	r2, #1
 8008dd4:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008dd8:	687a      	ldr	r2, [r7, #4]
 8008dda:	68d2      	ldr	r2, [r2, #12]
 8008ddc:	3a01      	subs	r2, #1
 8008dde:	0252      	lsls	r2, r2, #9
 8008de0:	b292      	uxth	r2, r2
 8008de2:	4311      	orrs	r1, r2
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	6912      	ldr	r2, [r2, #16]
 8008de8:	3a01      	subs	r2, #1
 8008dea:	0412      	lsls	r2, r2, #16
 8008dec:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008df0:	4311      	orrs	r1, r2
 8008df2:	687a      	ldr	r2, [r7, #4]
 8008df4:	6952      	ldr	r2, [r2, #20]
 8008df6:	3a01      	subs	r2, #1
 8008df8:	0612      	lsls	r2, r2, #24
 8008dfa:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008dfe:	430a      	orrs	r2, r1
 8008e00:	4924      	ldr	r1, [pc, #144]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e02:	4313      	orrs	r3, r2
 8008e04:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8008e06:	4b23      	ldr	r3, [pc, #140]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0a:	f023 020c 	bic.w	r2, r3, #12
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	699b      	ldr	r3, [r3, #24]
 8008e12:	4920      	ldr	r1, [pc, #128]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e14:	4313      	orrs	r3, r2
 8008e16:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8008e18:	4b1e      	ldr	r3, [pc, #120]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e1a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	6a1b      	ldr	r3, [r3, #32]
 8008e20:	491c      	ldr	r1, [pc, #112]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e22:	4313      	orrs	r3, r2
 8008e24:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 8008e26:	4b1b      	ldr	r3, [pc, #108]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e2a:	4a1a      	ldr	r2, [pc, #104]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e2c:	f023 0310 	bic.w	r3, r3, #16
 8008e30:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8008e32:	4b18      	ldr	r3, [pc, #96]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e36:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008e3a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	69d2      	ldr	r2, [r2, #28]
 8008e42:	00d2      	lsls	r2, r2, #3
 8008e44:	4913      	ldr	r1, [pc, #76]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e46:	4313      	orrs	r3, r2
 8008e48:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 8008e4a:	4b12      	ldr	r3, [pc, #72]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e4e:	4a11      	ldr	r2, [pc, #68]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e50:	f043 0310 	orr.w	r3, r3, #16
 8008e54:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8008e56:	4b0f      	ldr	r3, [pc, #60]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	4a0e      	ldr	r2, [pc, #56]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e5c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008e60:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008e62:	f7f9 fac1 	bl	80023e8 <HAL_GetTick>
 8008e66:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e68:	e008      	b.n	8008e7c <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8008e6a:	f7f9 fabd 	bl	80023e8 <HAL_GetTick>
 8008e6e:	4602      	mov	r2, r0
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	1ad3      	subs	r3, r2, r3
 8008e74:	2b02      	cmp	r3, #2
 8008e76:	d901      	bls.n	8008e7c <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e006      	b.n	8008e8a <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8008e7c:	4b05      	ldr	r3, [pc, #20]	@ (8008e94 <RCCEx_PLL2_Config+0x128>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d0f0      	beq.n	8008e6a <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8008e88:	2300      	movs	r3, #0

}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	46020c00 	.word	0x46020c00
 8008e98:	80800000 	.word	0x80800000

08008e9c <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b084      	sub	sp, #16
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8008ea4:	4b47      	ldr	r3, [pc, #284]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	4a46      	ldr	r2, [pc, #280]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008eaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008eae:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008eb0:	f7f9 fa9a 	bl	80023e8 <HAL_GetTick>
 8008eb4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008eb6:	e008      	b.n	8008eca <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008eb8:	f7f9 fa96 	bl	80023e8 <HAL_GetTick>
 8008ebc:	4602      	mov	r2, r0
 8008ebe:	68fb      	ldr	r3, [r7, #12]
 8008ec0:	1ad3      	subs	r3, r2, r3
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d901      	bls.n	8008eca <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8008ec6:	2303      	movs	r3, #3
 8008ec8:	e077      	b.n	8008fba <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8008eca:	4b3e      	ldr	r3, [pc, #248]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008ed2:	2b00      	cmp	r3, #0
 8008ed4:	d1f0      	bne.n	8008eb8 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8008ed6:	4b3b      	ldr	r3, [pc, #236]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eda:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008ede:	f023 0303 	bic.w	r3, r3, #3
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	6811      	ldr	r1, [r2, #0]
 8008ee6:	687a      	ldr	r2, [r7, #4]
 8008ee8:	6852      	ldr	r2, [r2, #4]
 8008eea:	3a01      	subs	r2, #1
 8008eec:	0212      	lsls	r2, r2, #8
 8008eee:	430a      	orrs	r2, r1
 8008ef0:	4934      	ldr	r1, [pc, #208]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008ef2:	4313      	orrs	r3, r2
 8008ef4:	630b      	str	r3, [r1, #48]	@ 0x30
 8008ef6:	4b33      	ldr	r3, [pc, #204]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008ef8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008efa:	4b33      	ldr	r3, [pc, #204]	@ (8008fc8 <RCCEx_PLL3_Config+0x12c>)
 8008efc:	4013      	ands	r3, r2
 8008efe:	687a      	ldr	r2, [r7, #4]
 8008f00:	6892      	ldr	r2, [r2, #8]
 8008f02:	3a01      	subs	r2, #1
 8008f04:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	68d2      	ldr	r2, [r2, #12]
 8008f0c:	3a01      	subs	r2, #1
 8008f0e:	0252      	lsls	r2, r2, #9
 8008f10:	b292      	uxth	r2, r2
 8008f12:	4311      	orrs	r1, r2
 8008f14:	687a      	ldr	r2, [r7, #4]
 8008f16:	6912      	ldr	r2, [r2, #16]
 8008f18:	3a01      	subs	r2, #1
 8008f1a:	0412      	lsls	r2, r2, #16
 8008f1c:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8008f20:	4311      	orrs	r1, r2
 8008f22:	687a      	ldr	r2, [r7, #4]
 8008f24:	6952      	ldr	r2, [r2, #20]
 8008f26:	3a01      	subs	r2, #1
 8008f28:	0612      	lsls	r2, r2, #24
 8008f2a:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8008f2e:	430a      	orrs	r2, r1
 8008f30:	4924      	ldr	r1, [pc, #144]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f32:	4313      	orrs	r3, r2
 8008f34:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 8008f36:	4b23      	ldr	r3, [pc, #140]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f3a:	f023 020c 	bic.w	r2, r3, #12
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	699b      	ldr	r3, [r3, #24]
 8008f42:	4920      	ldr	r1, [pc, #128]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f44:	4313      	orrs	r3, r2
 8008f46:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 8008f48:	4b1e      	ldr	r3, [pc, #120]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6a1b      	ldr	r3, [r3, #32]
 8008f50:	491c      	ldr	r1, [pc, #112]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f52:	4313      	orrs	r3, r2
 8008f54:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8008f56:	4b1b      	ldr	r3, [pc, #108]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f5a:	4a1a      	ldr	r2, [pc, #104]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f5c:	f023 0310 	bic.w	r3, r3, #16
 8008f60:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8008f62:	4b18      	ldr	r3, [pc, #96]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008f6a:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	69d2      	ldr	r2, [r2, #28]
 8008f72:	00d2      	lsls	r2, r2, #3
 8008f74:	4913      	ldr	r1, [pc, #76]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f76:	4313      	orrs	r3, r2
 8008f78:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8008f7a:	4b12      	ldr	r3, [pc, #72]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f7e:	4a11      	ldr	r2, [pc, #68]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f80:	f043 0310 	orr.w	r3, r3, #16
 8008f84:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8008f86:	4b0f      	ldr	r3, [pc, #60]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	4a0e      	ldr	r2, [pc, #56]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008f8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008f90:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8008f92:	f7f9 fa29 	bl	80023e8 <HAL_GetTick>
 8008f96:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008f98:	e008      	b.n	8008fac <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8008f9a:	f7f9 fa25 	bl	80023e8 <HAL_GetTick>
 8008f9e:	4602      	mov	r2, r0
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	1ad3      	subs	r3, r2, r3
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d901      	bls.n	8008fac <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8008fa8:	2303      	movs	r3, #3
 8008faa:	e006      	b.n	8008fba <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8008fac:	4b05      	ldr	r3, [pc, #20]	@ (8008fc4 <RCCEx_PLL3_Config+0x128>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d0f0      	beq.n	8008f9a <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8008fb8:	2300      	movs	r3, #0
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3710      	adds	r7, #16
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	bd80      	pop	{r7, pc}
 8008fc2:	bf00      	nop
 8008fc4:	46020c00 	.word	0x46020c00
 8008fc8:	80800000 	.word	0x80800000

08008fcc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b084      	sub	sp, #16
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d101      	bne.n	8008fde <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e0fb      	b.n	80091d6 <HAL_SPI_Init+0x20a>

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
  if (IS_SPI_LIMITED_INSTANCE(hspi->Instance))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a7f      	ldr	r2, [pc, #508]	@ (80091e0 <HAL_SPI_Init+0x214>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d004      	beq.n	8008ff2 <HAL_SPI_Init+0x26>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a7d      	ldr	r2, [pc, #500]	@ (80091e4 <HAL_SPI_Init+0x218>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	e000      	b.n	8008ff4 <HAL_SPI_Init+0x28>
  {
    assert_param(IS_SPI_LIMITED_DATASIZE(hspi->Init.DataSize));
    assert_param(IS_SPI_LIMITED_FIFOTHRESHOLD(hspi->Init.FifoThreshold));
 8008ff2:	bf00      	nop
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	629a      	str	r2, [r3, #40]	@ 0x28
  assert_param(IS_SPI_RDY_MASTER_MANAGEMENT(hspi->Init.ReadyMasterManagement));
  assert_param(IS_SPI_RDY_POLARITY(hspi->Init.ReadyPolarity));
  assert_param(IS_SPI_MASTER_RX_AUTOSUSP(hspi->Init.MasterReceiverAutoSusp));

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4a78      	ldr	r2, [pc, #480]	@ (80091e0 <HAL_SPI_Init+0x214>)
 8009000:	4293      	cmp	r3, r2
 8009002:	d004      	beq.n	800900e <HAL_SPI_Init+0x42>
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	4a76      	ldr	r2, [pc, #472]	@ (80091e4 <HAL_SPI_Init+0x218>)
 800900a:	4293      	cmp	r3, r2
 800900c:	d105      	bne.n	800901a <HAL_SPI_Init+0x4e>
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	68db      	ldr	r3, [r3, #12]
 8009012:	2b0f      	cmp	r3, #15
 8009014:	d901      	bls.n	800901a <HAL_SPI_Init+0x4e>
  {
    return HAL_ERROR;
 8009016:	2301      	movs	r3, #1
 8009018:	e0dd      	b.n	80091d6 <HAL_SPI_Init+0x20a>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800901a:	6878      	ldr	r0, [r7, #4]
 800901c:	f000 f8ec 	bl	80091f8 <SPI_GetPacketSize>
 8009020:	60f8      	str	r0, [r7, #12]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	4a6e      	ldr	r2, [pc, #440]	@ (80091e0 <HAL_SPI_Init+0x214>)
 8009028:	4293      	cmp	r3, r2
 800902a:	d004      	beq.n	8009036 <HAL_SPI_Init+0x6a>
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	4a6c      	ldr	r2, [pc, #432]	@ (80091e4 <HAL_SPI_Init+0x218>)
 8009032:	4293      	cmp	r3, r2
 8009034:	d102      	bne.n	800903c <HAL_SPI_Init+0x70>
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	2b08      	cmp	r3, #8
 800903a:	d816      	bhi.n	800906a <HAL_SPI_Init+0x9e>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
  if (((IS_SPI_LIMITED_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8009040:	4a69      	ldr	r2, [pc, #420]	@ (80091e8 <HAL_SPI_Init+0x21c>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d00e      	beq.n	8009064 <HAL_SPI_Init+0x98>
      ((IS_SPI_FULL_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	4a68      	ldr	r2, [pc, #416]	@ (80091ec <HAL_SPI_Init+0x220>)
 800904c:	4293      	cmp	r3, r2
 800904e:	d009      	beq.n	8009064 <HAL_SPI_Init+0x98>
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	4a66      	ldr	r2, [pc, #408]	@ (80091f0 <HAL_SPI_Init+0x224>)
 8009056:	4293      	cmp	r3, r2
 8009058:	d004      	beq.n	8009064 <HAL_SPI_Init+0x98>
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	4a65      	ldr	r2, [pc, #404]	@ (80091f4 <HAL_SPI_Init+0x228>)
 8009060:	4293      	cmp	r3, r2
 8009062:	d104      	bne.n	800906e <HAL_SPI_Init+0xa2>
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	2b10      	cmp	r3, #16
 8009068:	d901      	bls.n	800906e <HAL_SPI_Init+0xa2>
  {
    return HAL_ERROR;
 800906a:	2301      	movs	r3, #1
 800906c:	e0b3      	b.n	80091d6 <HAL_SPI_Init+0x20a>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8009074:	b2db      	uxtb	r3, r3
 8009076:	2b00      	cmp	r3, #0
 8009078:	d106      	bne.n	8009088 <HAL_SPI_Init+0xbc>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009082:	6878      	ldr	r0, [r7, #4]
 8009084:	f7f8 fe5a 	bl	8001d3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	2202      	movs	r2, #2
 800908c:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f022 0201 	bic.w	r2, r2, #1
 800909e:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	689b      	ldr	r3, [r3, #8]
 80090a6:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80090aa:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	699b      	ldr	r3, [r3, #24]
 80090b0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80090b4:	d119      	bne.n	80090ea <HAL_SPI_Init+0x11e>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80090be:	d103      	bne.n	80090c8 <HAL_SPI_Init+0xfc>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d008      	beq.n	80090da <HAL_SPI_Init+0x10e>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d10c      	bne.n	80090ea <HAL_SPI_Init+0x11e>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80090d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090d8:	d107      	bne.n	80090ea <HAL_SPI_Init+0x11e>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681a      	ldr	r2, [r3, #0]
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80090e8:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	685b      	ldr	r3, [r3, #4]
 80090ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00f      	beq.n	8009116 <HAL_SPI_Init+0x14a>
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	68db      	ldr	r3, [r3, #12]
 80090fa:	2b06      	cmp	r3, #6
 80090fc:	d90b      	bls.n	8009116 <HAL_SPI_Init+0x14a>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	681b      	ldr	r3, [r3, #0]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	430a      	orrs	r2, r1
 8009112:	601a      	str	r2, [r3, #0]
 8009114:	e007      	b.n	8009126 <HAL_SPI_Init+0x15a>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681a      	ldr	r2, [r3, #0]
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009124:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	69da      	ldr	r2, [r3, #28]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800912e:	431a      	orrs	r2, r3
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	431a      	orrs	r2, r3
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009138:	ea42 0103 	orr.w	r1, r2, r3
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	68da      	ldr	r2, [r3, #12]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	430a      	orrs	r2, r1
 8009146:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009150:	431a      	orrs	r2, r3
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009156:	431a      	orrs	r2, r3
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	699b      	ldr	r3, [r3, #24]
 800915c:	431a      	orrs	r2, r3
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	691b      	ldr	r3, [r3, #16]
 8009162:	431a      	orrs	r2, r3
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	695b      	ldr	r3, [r3, #20]
 8009168:	431a      	orrs	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	6a1b      	ldr	r3, [r3, #32]
 800916e:	431a      	orrs	r2, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	685b      	ldr	r3, [r3, #4]
 8009174:	431a      	orrs	r2, r3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800917a:	431a      	orrs	r2, r3
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	689b      	ldr	r3, [r3, #8]
 8009180:	431a      	orrs	r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009186:	431a      	orrs	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800918c:	431a      	orrs	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009192:	ea42 0103 	orr.w	r1, r2, r3
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	430a      	orrs	r2, r1
 80091a0:	60da      	str	r2, [r3, #12]
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d00a      	beq.n	80091c4 <HAL_SPI_Init+0x1f8>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
 80091b4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	430a      	orrs	r2, r1
 80091c2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  hspi->State     = HAL_SPI_STATE_READY;
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

  return HAL_OK;
 80091d4:	2300      	movs	r3, #0
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3710      	adds	r7, #16
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	46002000 	.word	0x46002000
 80091e4:	56002000 	.word	0x56002000
 80091e8:	40013000 	.word	0x40013000
 80091ec:	50013000 	.word	0x50013000
 80091f0:	40003800 	.word	0x40003800
 80091f4:	50003800 	.word	0x50003800

080091f8 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009204:	095b      	lsrs	r3, r3, #5
 8009206:	3301      	adds	r3, #1
 8009208:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	68db      	ldr	r3, [r3, #12]
 800920e:	3301      	adds	r3, #1
 8009210:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	3307      	adds	r3, #7
 8009216:	08db      	lsrs	r3, r3, #3
 8009218:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800921a:	68bb      	ldr	r3, [r7, #8]
 800921c:	68fa      	ldr	r2, [r7, #12]
 800921e:	fb02 f303 	mul.w	r3, r2, r3
}
 8009222:	4618      	mov	r0, r3
 8009224:	3714      	adds	r7, #20
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr

0800922e <HAL_SPIEx_SetConfigAutonomousMode>:
  *                the configuration information of the autonomous mode for the specified SPIx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPIEx_SetConfigAutonomousMode(SPI_HandleTypeDef *hspi,
                                                    const SPI_AutonomousModeConfTypeDef *sConfig)
{
 800922e:	b480      	push	{r7}
 8009230:	b083      	sub	sp, #12
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
 8009236:	6039      	str	r1, [r7, #0]
  if (hspi->State == HAL_SPI_STATE_READY)
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 800923e:	b2db      	uxtb	r3, r3
 8009240:	2b01      	cmp	r3, #1
 8009242:	d12e      	bne.n	80092a2 <HAL_SPIEx_SetConfigAutonomousMode+0x74>
  {
    /* Process Locked */
    __HAL_LOCK(hspi);
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 800924a:	2b01      	cmp	r3, #1
 800924c:	d101      	bne.n	8009252 <HAL_SPIEx_SetConfigAutonomousMode+0x24>
 800924e:	2302      	movs	r3, #2
 8009250:	e028      	b.n	80092a4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2201      	movs	r2, #1
 8009256:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    hspi->State = HAL_SPI_STATE_BUSY;
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	2202      	movs	r2, #2
 800925e:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    assert_param(IS_SPI_AUTONOMOUS_INSTANCE(hspi->Instance));
    assert_param(IS_SPI_TRIG_SOURCE(hspi->Instance, sConfig->TriggerSelection));
    assert_param(IS_SPI_AUTO_MODE_TRG_POL(sConfig->TriggerPolarity));

    /* Disable the selected SPI peripheral to be able to configure AUTOCR */
    __HAL_SPI_DISABLE(hspi);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	681a      	ldr	r2, [r3, #0]
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	f022 0201 	bic.w	r2, r2, #1
 8009270:	601a      	str	r2, [r3, #0]

    /* SPIx AUTOCR Configuration */
    WRITE_REG(hspi->Instance->AUTOCR, (sConfig->TriggerState | ((sConfig->TriggerSelection) & SPI_AUTOCR_TRIGSEL_Msk) |
 8009272:	683b      	ldr	r3, [r7, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	683b      	ldr	r3, [r7, #0]
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800927e:	ea42 0103 	orr.w	r1, r2, r3
 8009282:	683b      	ldr	r3, [r7, #0]
 8009284:	689a      	ldr	r2, [r3, #8]
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	430a      	orrs	r2, r1
 800928c:	61da      	str	r2, [r3, #28]
                                       sConfig->TriggerPolarity));

    hspi->State = HAL_SPI_STATE_READY;
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2201      	movs	r2, #1
 8009292:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89

    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2200      	movs	r2, #0
 800929a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800929e:	2300      	movs	r3, #0
 80092a0:	e000      	b.n	80092a4 <HAL_SPIEx_SetConfigAutonomousMode+0x76>
  }
  else
  {
    return HAL_ERROR;
 80092a2:	2301      	movs	r3, #1
  }
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	370c      	adds	r7, #12
 80092a8:	46bd      	mov	sp, r7
 80092aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ae:	4770      	bx	lr

080092b0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d101      	bne.n	80092c2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e042      	b.n	8009348 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d106      	bne.n	80092da <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2200      	movs	r2, #0
 80092d0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f7f8 fdc1 	bl	8001e5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2224      	movs	r2, #36	@ 0x24
 80092de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	681a      	ldr	r2, [r3, #0]
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	f022 0201 	bic.w	r2, r2, #1
 80092f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d002      	beq.n	8009300 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80092fa:	6878      	ldr	r0, [r7, #4]
 80092fc:	f000 fa68 	bl	80097d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009300:	6878      	ldr	r0, [r7, #4]
 8009302:	f000 f8c3 	bl	800948c <UART_SetConfig>
 8009306:	4603      	mov	r3, r0
 8009308:	2b01      	cmp	r3, #1
 800930a:	d101      	bne.n	8009310 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800930c:	2301      	movs	r3, #1
 800930e:	e01b      	b.n	8009348 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	685a      	ldr	r2, [r3, #4]
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800931e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	689a      	ldr	r2, [r3, #8]
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800932e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f042 0201 	orr.w	r2, r2, #1
 800933e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f000 fae7 	bl	8009914 <UART_CheckIdleState>
 8009346:	4603      	mov	r3, r0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3708      	adds	r7, #8
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b08a      	sub	sp, #40	@ 0x28
 8009354:	af02      	add	r7, sp, #8
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	60b9      	str	r1, [r7, #8]
 800935a:	603b      	str	r3, [r7, #0]
 800935c:	4613      	mov	r3, r2
 800935e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009366:	2b20      	cmp	r3, #32
 8009368:	f040 808b 	bne.w	8009482 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d002      	beq.n	8009378 <HAL_UART_Transmit+0x28>
 8009372:	88fb      	ldrh	r3, [r7, #6]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d101      	bne.n	800937c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e083      	b.n	8009484 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	689b      	ldr	r3, [r3, #8]
 8009382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009386:	2b80      	cmp	r3, #128	@ 0x80
 8009388:	d107      	bne.n	800939a <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	689a      	ldr	r2, [r3, #8]
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009398:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2200      	movs	r2, #0
 800939e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	2221      	movs	r2, #33	@ 0x21
 80093a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80093aa:	f7f9 f81d 	bl	80023e8 <HAL_GetTick>
 80093ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	88fa      	ldrh	r2, [r7, #6]
 80093b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	88fa      	ldrh	r2, [r7, #6]
 80093bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80093c8:	d108      	bne.n	80093dc <HAL_UART_Transmit+0x8c>
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	691b      	ldr	r3, [r3, #16]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d104      	bne.n	80093dc <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 80093d2:	2300      	movs	r3, #0
 80093d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80093d6:	68bb      	ldr	r3, [r7, #8]
 80093d8:	61bb      	str	r3, [r7, #24]
 80093da:	e003      	b.n	80093e4 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80093dc:	68bb      	ldr	r3, [r7, #8]
 80093de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80093e0:	2300      	movs	r3, #0
 80093e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80093e4:	e030      	b.n	8009448 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80093e6:	683b      	ldr	r3, [r7, #0]
 80093e8:	9300      	str	r3, [sp, #0]
 80093ea:	697b      	ldr	r3, [r7, #20]
 80093ec:	2200      	movs	r2, #0
 80093ee:	2180      	movs	r1, #128	@ 0x80
 80093f0:	68f8      	ldr	r0, [r7, #12]
 80093f2:	f000 fb39 	bl	8009a68 <UART_WaitOnFlagUntilTimeout>
 80093f6:	4603      	mov	r3, r0
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d005      	beq.n	8009408 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2220      	movs	r2, #32
 8009400:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8009404:	2303      	movs	r3, #3
 8009406:	e03d      	b.n	8009484 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d10b      	bne.n	8009426 <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800940e:	69bb      	ldr	r3, [r7, #24]
 8009410:	881b      	ldrh	r3, [r3, #0]
 8009412:	461a      	mov	r2, r3
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800941c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800941e:	69bb      	ldr	r3, [r7, #24]
 8009420:	3302      	adds	r3, #2
 8009422:	61bb      	str	r3, [r7, #24]
 8009424:	e007      	b.n	8009436 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009426:	69fb      	ldr	r3, [r7, #28]
 8009428:	781a      	ldrb	r2, [r3, #0]
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009430:	69fb      	ldr	r3, [r7, #28]
 8009432:	3301      	adds	r3, #1
 8009434:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800943c:	b29b      	uxth	r3, r3
 800943e:	3b01      	subs	r3, #1
 8009440:	b29a      	uxth	r2, r3
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800944e:	b29b      	uxth	r3, r3
 8009450:	2b00      	cmp	r3, #0
 8009452:	d1c8      	bne.n	80093e6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	9300      	str	r3, [sp, #0]
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	2200      	movs	r2, #0
 800945c:	2140      	movs	r1, #64	@ 0x40
 800945e:	68f8      	ldr	r0, [r7, #12]
 8009460:	f000 fb02 	bl	8009a68 <UART_WaitOnFlagUntilTimeout>
 8009464:	4603      	mov	r3, r0
 8009466:	2b00      	cmp	r3, #0
 8009468:	d005      	beq.n	8009476 <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2220      	movs	r2, #32
 800946e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009472:	2303      	movs	r3, #3
 8009474:	e006      	b.n	8009484 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2220      	movs	r2, #32
 800947a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800947e:	2300      	movs	r3, #0
 8009480:	e000      	b.n	8009484 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8009482:	2302      	movs	r3, #2
  }
}
 8009484:	4618      	mov	r0, r3
 8009486:	3720      	adds	r7, #32
 8009488:	46bd      	mov	sp, r7
 800948a:	bd80      	pop	{r7, pc}

0800948c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800948c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009490:	b094      	sub	sp, #80	@ 0x50
 8009492:	af00      	add	r7, sp, #0
 8009494:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009496:	2300      	movs	r3, #0
 8009498:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800949c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	4b7e      	ldr	r3, [pc, #504]	@ (800969c <UART_SetConfig+0x210>)
 80094a2:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80094a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094a6:	689a      	ldr	r2, [r3, #8]
 80094a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094aa:	691b      	ldr	r3, [r3, #16]
 80094ac:	431a      	orrs	r2, r3
 80094ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b0:	695b      	ldr	r3, [r3, #20]
 80094b2:	431a      	orrs	r2, r3
 80094b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094b6:	69db      	ldr	r3, [r3, #28]
 80094b8:	4313      	orrs	r3, r2
 80094ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80094bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4977      	ldr	r1, [pc, #476]	@ (80096a0 <UART_SetConfig+0x214>)
 80094c4:	4019      	ands	r1, r3
 80094c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094c8:	681a      	ldr	r2, [r3, #0]
 80094ca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80094cc:	430b      	orrs	r3, r1
 80094ce:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80094d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	685b      	ldr	r3, [r3, #4]
 80094d6:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80094da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094dc:	68d9      	ldr	r1, [r3, #12]
 80094de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094e0:	681a      	ldr	r2, [r3, #0]
 80094e2:	ea40 0301 	orr.w	r3, r0, r1
 80094e6:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80094e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094ea:	699b      	ldr	r3, [r3, #24]
 80094ec:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80094ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094f0:	681a      	ldr	r2, [r3, #0]
 80094f2:	4b6a      	ldr	r3, [pc, #424]	@ (800969c <UART_SetConfig+0x210>)
 80094f4:	429a      	cmp	r2, r3
 80094f6:	d009      	beq.n	800950c <UART_SetConfig+0x80>
 80094f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	4b69      	ldr	r3, [pc, #420]	@ (80096a4 <UART_SetConfig+0x218>)
 80094fe:	429a      	cmp	r2, r3
 8009500:	d004      	beq.n	800950c <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009502:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009504:	6a1a      	ldr	r2, [r3, #32]
 8009506:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009508:	4313      	orrs	r3, r2
 800950a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800950c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	689b      	ldr	r3, [r3, #8]
 8009512:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8009516:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800951a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800951c:	681a      	ldr	r2, [r3, #0]
 800951e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009520:	430b      	orrs	r3, r1
 8009522:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800952a:	f023 000f 	bic.w	r0, r3, #15
 800952e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009530:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8009532:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	ea40 0301 	orr.w	r3, r0, r1
 800953a:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800953c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800953e:	681a      	ldr	r2, [r3, #0]
 8009540:	4b59      	ldr	r3, [pc, #356]	@ (80096a8 <UART_SetConfig+0x21c>)
 8009542:	429a      	cmp	r2, r3
 8009544:	d102      	bne.n	800954c <UART_SetConfig+0xc0>
 8009546:	2301      	movs	r3, #1
 8009548:	64bb      	str	r3, [r7, #72]	@ 0x48
 800954a:	e029      	b.n	80095a0 <UART_SetConfig+0x114>
 800954c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800954e:	681a      	ldr	r2, [r3, #0]
 8009550:	4b56      	ldr	r3, [pc, #344]	@ (80096ac <UART_SetConfig+0x220>)
 8009552:	429a      	cmp	r2, r3
 8009554:	d102      	bne.n	800955c <UART_SetConfig+0xd0>
 8009556:	2302      	movs	r3, #2
 8009558:	64bb      	str	r3, [r7, #72]	@ 0x48
 800955a:	e021      	b.n	80095a0 <UART_SetConfig+0x114>
 800955c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800955e:	681a      	ldr	r2, [r3, #0]
 8009560:	4b53      	ldr	r3, [pc, #332]	@ (80096b0 <UART_SetConfig+0x224>)
 8009562:	429a      	cmp	r2, r3
 8009564:	d102      	bne.n	800956c <UART_SetConfig+0xe0>
 8009566:	2304      	movs	r3, #4
 8009568:	64bb      	str	r3, [r7, #72]	@ 0x48
 800956a:	e019      	b.n	80095a0 <UART_SetConfig+0x114>
 800956c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	4b50      	ldr	r3, [pc, #320]	@ (80096b4 <UART_SetConfig+0x228>)
 8009572:	429a      	cmp	r2, r3
 8009574:	d102      	bne.n	800957c <UART_SetConfig+0xf0>
 8009576:	2308      	movs	r3, #8
 8009578:	64bb      	str	r3, [r7, #72]	@ 0x48
 800957a:	e011      	b.n	80095a0 <UART_SetConfig+0x114>
 800957c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800957e:	681a      	ldr	r2, [r3, #0]
 8009580:	4b4d      	ldr	r3, [pc, #308]	@ (80096b8 <UART_SetConfig+0x22c>)
 8009582:	429a      	cmp	r2, r3
 8009584:	d102      	bne.n	800958c <UART_SetConfig+0x100>
 8009586:	2310      	movs	r3, #16
 8009588:	64bb      	str	r3, [r7, #72]	@ 0x48
 800958a:	e009      	b.n	80095a0 <UART_SetConfig+0x114>
 800958c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800958e:	681a      	ldr	r2, [r3, #0]
 8009590:	4b42      	ldr	r3, [pc, #264]	@ (800969c <UART_SetConfig+0x210>)
 8009592:	429a      	cmp	r2, r3
 8009594:	d102      	bne.n	800959c <UART_SetConfig+0x110>
 8009596:	2320      	movs	r3, #32
 8009598:	64bb      	str	r3, [r7, #72]	@ 0x48
 800959a:	e001      	b.n	80095a0 <UART_SetConfig+0x114>
 800959c:	2300      	movs	r3, #0
 800959e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80095a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a2:	681a      	ldr	r2, [r3, #0]
 80095a4:	4b3d      	ldr	r3, [pc, #244]	@ (800969c <UART_SetConfig+0x210>)
 80095a6:	429a      	cmp	r2, r3
 80095a8:	d005      	beq.n	80095b6 <UART_SetConfig+0x12a>
 80095aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095ac:	681a      	ldr	r2, [r3, #0]
 80095ae:	4b3d      	ldr	r3, [pc, #244]	@ (80096a4 <UART_SetConfig+0x218>)
 80095b0:	429a      	cmp	r2, r3
 80095b2:	f040 8085 	bne.w	80096c0 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80095b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80095b8:	2200      	movs	r2, #0
 80095ba:	623b      	str	r3, [r7, #32]
 80095bc:	627a      	str	r2, [r7, #36]	@ 0x24
 80095be:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80095c2:	f7fe f9f1 	bl	80079a8 <HAL_RCCEx_GetPeriphCLKFreq>
 80095c6:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 80095c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	f000 80e8 	beq.w	80097a0 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80095d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095d4:	4a39      	ldr	r2, [pc, #228]	@ (80096bc <UART_SetConfig+0x230>)
 80095d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095da:	461a      	mov	r2, r3
 80095dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095de:	fbb3 f3f2 	udiv	r3, r3, r2
 80095e2:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095e6:	685a      	ldr	r2, [r3, #4]
 80095e8:	4613      	mov	r3, r2
 80095ea:	005b      	lsls	r3, r3, #1
 80095ec:	4413      	add	r3, r2
 80095ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d305      	bcc.n	8009600 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80095f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095f6:	685b      	ldr	r3, [r3, #4]
 80095f8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80095fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d903      	bls.n	8009608 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8009600:	2301      	movs	r3, #1
 8009602:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009606:	e048      	b.n	800969a <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800960a:	2200      	movs	r2, #0
 800960c:	61bb      	str	r3, [r7, #24]
 800960e:	61fa      	str	r2, [r7, #28]
 8009610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009614:	4a29      	ldr	r2, [pc, #164]	@ (80096bc <UART_SetConfig+0x230>)
 8009616:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800961a:	b29b      	uxth	r3, r3
 800961c:	2200      	movs	r2, #0
 800961e:	613b      	str	r3, [r7, #16]
 8009620:	617a      	str	r2, [r7, #20]
 8009622:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009626:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800962a:	f7f6 fe2d 	bl	8000288 <__aeabi_uldivmod>
 800962e:	4602      	mov	r2, r0
 8009630:	460b      	mov	r3, r1
 8009632:	4610      	mov	r0, r2
 8009634:	4619      	mov	r1, r3
 8009636:	f04f 0200 	mov.w	r2, #0
 800963a:	f04f 0300 	mov.w	r3, #0
 800963e:	020b      	lsls	r3, r1, #8
 8009640:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009644:	0202      	lsls	r2, r0, #8
 8009646:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009648:	6849      	ldr	r1, [r1, #4]
 800964a:	0849      	lsrs	r1, r1, #1
 800964c:	2000      	movs	r0, #0
 800964e:	460c      	mov	r4, r1
 8009650:	4605      	mov	r5, r0
 8009652:	eb12 0804 	adds.w	r8, r2, r4
 8009656:	eb43 0905 	adc.w	r9, r3, r5
 800965a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	2200      	movs	r2, #0
 8009660:	60bb      	str	r3, [r7, #8]
 8009662:	60fa      	str	r2, [r7, #12]
 8009664:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009668:	4640      	mov	r0, r8
 800966a:	4649      	mov	r1, r9
 800966c:	f7f6 fe0c 	bl	8000288 <__aeabi_uldivmod>
 8009670:	4602      	mov	r2, r0
 8009672:	460b      	mov	r3, r1
 8009674:	4613      	mov	r3, r2
 8009676:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009678:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800967a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800967e:	d308      	bcc.n	8009692 <UART_SetConfig+0x206>
 8009680:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009682:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009686:	d204      	bcs.n	8009692 <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8009688:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800968e:	60da      	str	r2, [r3, #12]
 8009690:	e003      	b.n	800969a <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8009692:	2301      	movs	r3, #1
 8009694:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8009698:	e082      	b.n	80097a0 <UART_SetConfig+0x314>
 800969a:	e081      	b.n	80097a0 <UART_SetConfig+0x314>
 800969c:	46002400 	.word	0x46002400
 80096a0:	cfff69f3 	.word	0xcfff69f3
 80096a4:	56002400 	.word	0x56002400
 80096a8:	40013800 	.word	0x40013800
 80096ac:	40004400 	.word	0x40004400
 80096b0:	40004800 	.word	0x40004800
 80096b4:	40004c00 	.word	0x40004c00
 80096b8:	40005000 	.word	0x40005000
 80096bc:	0800b2b0 	.word	0x0800b2b0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80096c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c2:	69db      	ldr	r3, [r3, #28]
 80096c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096c8:	d13c      	bne.n	8009744 <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80096ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80096cc:	2200      	movs	r2, #0
 80096ce:	603b      	str	r3, [r7, #0]
 80096d0:	607a      	str	r2, [r7, #4]
 80096d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80096d6:	f7fe f967 	bl	80079a8 <HAL_RCCEx_GetPeriphCLKFreq>
 80096da:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80096dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d05e      	beq.n	80097a0 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80096e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096e6:	4a39      	ldr	r2, [pc, #228]	@ (80097cc <UART_SetConfig+0x340>)
 80096e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80096ec:	461a      	mov	r2, r3
 80096ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80096f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80096f4:	005a      	lsls	r2, r3, #1
 80096f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096f8:	685b      	ldr	r3, [r3, #4]
 80096fa:	085b      	lsrs	r3, r3, #1
 80096fc:	441a      	add	r2, r3
 80096fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009700:	685b      	ldr	r3, [r3, #4]
 8009702:	fbb2 f3f3 	udiv	r3, r2, r3
 8009706:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009708:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800970a:	2b0f      	cmp	r3, #15
 800970c:	d916      	bls.n	800973c <UART_SetConfig+0x2b0>
 800970e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009710:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009714:	d212      	bcs.n	800973c <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009716:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009718:	b29b      	uxth	r3, r3
 800971a:	f023 030f 	bic.w	r3, r3, #15
 800971e:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009722:	085b      	lsrs	r3, r3, #1
 8009724:	b29b      	uxth	r3, r3
 8009726:	f003 0307 	and.w	r3, r3, #7
 800972a:	b29a      	uxth	r2, r3
 800972c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800972e:	4313      	orrs	r3, r2
 8009730:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8009732:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8009738:	60da      	str	r2, [r3, #12]
 800973a:	e031      	b.n	80097a0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800973c:	2301      	movs	r3, #1
 800973e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8009742:	e02d      	b.n	80097a0 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8009744:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009746:	2200      	movs	r2, #0
 8009748:	469a      	mov	sl, r3
 800974a:	4693      	mov	fp, r2
 800974c:	4650      	mov	r0, sl
 800974e:	4659      	mov	r1, fp
 8009750:	f7fe f92a 	bl	80079a8 <HAL_RCCEx_GetPeriphCLKFreq>
 8009754:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8009756:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009758:	2b00      	cmp	r3, #0
 800975a:	d021      	beq.n	80097a0 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800975c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009760:	4a1a      	ldr	r2, [pc, #104]	@ (80097cc <UART_SetConfig+0x340>)
 8009762:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009766:	461a      	mov	r2, r3
 8009768:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800976a:	fbb3 f2f2 	udiv	r2, r3, r2
 800976e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	085b      	lsrs	r3, r3, #1
 8009774:	441a      	add	r2, r3
 8009776:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009778:	685b      	ldr	r3, [r3, #4]
 800977a:	fbb2 f3f3 	udiv	r3, r2, r3
 800977e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009782:	2b0f      	cmp	r3, #15
 8009784:	d909      	bls.n	800979a <UART_SetConfig+0x30e>
 8009786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009788:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800978c:	d205      	bcs.n	800979a <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800978e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009790:	b29a      	uxth	r2, r3
 8009792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	60da      	str	r2, [r3, #12]
 8009798:	e002      	b.n	80097a0 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 800979a:	2301      	movs	r3, #1
 800979c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80097a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a2:	2201      	movs	r2, #1
 80097a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80097a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097aa:	2201      	movs	r2, #1
 80097ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80097b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b2:	2200      	movs	r2, #0
 80097b4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80097b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b8:	2200      	movs	r2, #0
 80097ba:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80097bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80097c0:	4618      	mov	r0, r3
 80097c2:	3750      	adds	r7, #80	@ 0x50
 80097c4:	46bd      	mov	sp, r7
 80097c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80097ca:	bf00      	nop
 80097cc:	0800b2b0 	.word	0x0800b2b0

080097d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80097d0:	b480      	push	{r7}
 80097d2:	b083      	sub	sp, #12
 80097d4:	af00      	add	r7, sp, #0
 80097d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097dc:	f003 0308 	and.w	r3, r3, #8
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00a      	beq.n	80097fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	685b      	ldr	r3, [r3, #4]
 80097ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	430a      	orrs	r2, r1
 80097f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097fe:	f003 0301 	and.w	r3, r3, #1
 8009802:	2b00      	cmp	r3, #0
 8009804:	d00a      	beq.n	800981c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	685b      	ldr	r3, [r3, #4]
 800980c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	430a      	orrs	r2, r1
 800981a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009820:	f003 0302 	and.w	r3, r3, #2
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00a      	beq.n	800983e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	430a      	orrs	r2, r1
 800983c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009842:	f003 0304 	and.w	r3, r3, #4
 8009846:	2b00      	cmp	r3, #0
 8009848:	d00a      	beq.n	8009860 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	685b      	ldr	r3, [r3, #4]
 8009850:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	430a      	orrs	r2, r1
 800985e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009864:	f003 0310 	and.w	r3, r3, #16
 8009868:	2b00      	cmp	r3, #0
 800986a:	d00a      	beq.n	8009882 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	430a      	orrs	r2, r1
 8009880:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009886:	f003 0320 	and.w	r3, r3, #32
 800988a:	2b00      	cmp	r3, #0
 800988c:	d00a      	beq.n	80098a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	430a      	orrs	r2, r1
 80098a2:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	d01a      	beq.n	80098e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	685b      	ldr	r3, [r3, #4]
 80098b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	430a      	orrs	r2, r1
 80098c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80098ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80098ce:	d10a      	bne.n	80098e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	685b      	ldr	r3, [r3, #4]
 80098d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	430a      	orrs	r2, r1
 80098e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00a      	beq.n	8009908 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	430a      	orrs	r2, r1
 8009906:	605a      	str	r2, [r3, #4]
  }
}
 8009908:	bf00      	nop
 800990a:	370c      	adds	r7, #12
 800990c:	46bd      	mov	sp, r7
 800990e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009912:	4770      	bx	lr

08009914 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b098      	sub	sp, #96	@ 0x60
 8009918:	af02      	add	r7, sp, #8
 800991a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2200      	movs	r2, #0
 8009920:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009924:	f7f8 fd60 	bl	80023e8 <HAL_GetTick>
 8009928:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	f003 0308 	and.w	r3, r3, #8
 8009934:	2b08      	cmp	r3, #8
 8009936:	d12f      	bne.n	8009998 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009938:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800993c:	9300      	str	r3, [sp, #0]
 800993e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009940:	2200      	movs	r2, #0
 8009942:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 f88e 	bl	8009a68 <UART_WaitOnFlagUntilTimeout>
 800994c:	4603      	mov	r3, r0
 800994e:	2b00      	cmp	r3, #0
 8009950:	d022      	beq.n	8009998 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009958:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800995a:	e853 3f00 	ldrex	r3, [r3]
 800995e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009962:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009966:	653b      	str	r3, [r7, #80]	@ 0x50
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	461a      	mov	r2, r3
 800996e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009970:	647b      	str	r3, [r7, #68]	@ 0x44
 8009972:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009974:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009976:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009978:	e841 2300 	strex	r3, r2, [r1]
 800997c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800997e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009980:	2b00      	cmp	r3, #0
 8009982:	d1e6      	bne.n	8009952 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	2220      	movs	r2, #32
 8009988:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2200      	movs	r2, #0
 8009990:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009994:	2303      	movs	r3, #3
 8009996:	e063      	b.n	8009a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	f003 0304 	and.w	r3, r3, #4
 80099a2:	2b04      	cmp	r3, #4
 80099a4:	d149      	bne.n	8009a3a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80099a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80099aa:	9300      	str	r3, [sp, #0]
 80099ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80099ae:	2200      	movs	r2, #0
 80099b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80099b4:	6878      	ldr	r0, [r7, #4]
 80099b6:	f000 f857 	bl	8009a68 <UART_WaitOnFlagUntilTimeout>
 80099ba:	4603      	mov	r3, r0
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d03c      	beq.n	8009a3a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099c8:	e853 3f00 	ldrex	r3, [r3]
 80099cc:	623b      	str	r3, [r7, #32]
   return(result);
 80099ce:	6a3b      	ldr	r3, [r7, #32]
 80099d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80099d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	461a      	mov	r2, r3
 80099dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80099de:	633b      	str	r3, [r7, #48]	@ 0x30
 80099e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80099e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80099e6:	e841 2300 	strex	r3, r2, [r1]
 80099ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80099ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1e6      	bne.n	80099c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	3308      	adds	r3, #8
 80099f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099fa:	693b      	ldr	r3, [r7, #16]
 80099fc:	e853 3f00 	ldrex	r3, [r3]
 8009a00:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	f023 0301 	bic.w	r3, r3, #1
 8009a08:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	3308      	adds	r3, #8
 8009a10:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009a12:	61fa      	str	r2, [r7, #28]
 8009a14:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a16:	69b9      	ldr	r1, [r7, #24]
 8009a18:	69fa      	ldr	r2, [r7, #28]
 8009a1a:	e841 2300 	strex	r3, r2, [r1]
 8009a1e:	617b      	str	r3, [r7, #20]
   return(result);
 8009a20:	697b      	ldr	r3, [r7, #20]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d1e5      	bne.n	80099f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2220      	movs	r2, #32
 8009a2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	2200      	movs	r2, #0
 8009a32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009a36:	2303      	movs	r3, #3
 8009a38:	e012      	b.n	8009a60 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2220      	movs	r2, #32
 8009a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2220      	movs	r2, #32
 8009a46:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2200      	movs	r2, #0
 8009a54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a5e:	2300      	movs	r3, #0
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3758      	adds	r7, #88	@ 0x58
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	60f8      	str	r0, [r7, #12]
 8009a70:	60b9      	str	r1, [r7, #8]
 8009a72:	603b      	str	r3, [r7, #0]
 8009a74:	4613      	mov	r3, r2
 8009a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009a78:	e04f      	b.n	8009b1a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009a7a:	69bb      	ldr	r3, [r7, #24]
 8009a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009a80:	d04b      	beq.n	8009b1a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009a82:	f7f8 fcb1 	bl	80023e8 <HAL_GetTick>
 8009a86:	4602      	mov	r2, r0
 8009a88:	683b      	ldr	r3, [r7, #0]
 8009a8a:	1ad3      	subs	r3, r2, r3
 8009a8c:	69ba      	ldr	r2, [r7, #24]
 8009a8e:	429a      	cmp	r2, r3
 8009a90:	d302      	bcc.n	8009a98 <UART_WaitOnFlagUntilTimeout+0x30>
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d101      	bne.n	8009a9c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	e04e      	b.n	8009b3a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 0304 	and.w	r3, r3, #4
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d037      	beq.n	8009b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009aaa:	68bb      	ldr	r3, [r7, #8]
 8009aac:	2b80      	cmp	r3, #128	@ 0x80
 8009aae:	d034      	beq.n	8009b1a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009ab0:	68bb      	ldr	r3, [r7, #8]
 8009ab2:	2b40      	cmp	r3, #64	@ 0x40
 8009ab4:	d031      	beq.n	8009b1a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	69db      	ldr	r3, [r3, #28]
 8009abc:	f003 0308 	and.w	r3, r3, #8
 8009ac0:	2b08      	cmp	r3, #8
 8009ac2:	d110      	bne.n	8009ae6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	2208      	movs	r2, #8
 8009aca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009acc:	68f8      	ldr	r0, [r7, #12]
 8009ace:	f000 f838 	bl	8009b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	2208      	movs	r2, #8
 8009ad6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	2200      	movs	r2, #0
 8009ade:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009ae2:	2301      	movs	r3, #1
 8009ae4:	e029      	b.n	8009b3a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	69db      	ldr	r3, [r3, #28]
 8009aec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009af4:	d111      	bne.n	8009b1a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009b00:	68f8      	ldr	r0, [r7, #12]
 8009b02:	f000 f81e 	bl	8009b42 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2220      	movs	r2, #32
 8009b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	2200      	movs	r2, #0
 8009b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009b16:	2303      	movs	r3, #3
 8009b18:	e00f      	b.n	8009b3a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	69da      	ldr	r2, [r3, #28]
 8009b20:	68bb      	ldr	r3, [r7, #8]
 8009b22:	4013      	ands	r3, r2
 8009b24:	68ba      	ldr	r2, [r7, #8]
 8009b26:	429a      	cmp	r2, r3
 8009b28:	bf0c      	ite	eq
 8009b2a:	2301      	moveq	r3, #1
 8009b2c:	2300      	movne	r3, #0
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	461a      	mov	r2, r3
 8009b32:	79fb      	ldrb	r3, [r7, #7]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	d0a0      	beq.n	8009a7a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009b38:	2300      	movs	r3, #0
}
 8009b3a:	4618      	mov	r0, r3
 8009b3c:	3710      	adds	r7, #16
 8009b3e:	46bd      	mov	sp, r7
 8009b40:	bd80      	pop	{r7, pc}

08009b42 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b42:	b480      	push	{r7}
 8009b44:	b095      	sub	sp, #84	@ 0x54
 8009b46:	af00      	add	r7, sp, #0
 8009b48:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b52:	e853 3f00 	ldrex	r3, [r3]
 8009b56:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009b5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	461a      	mov	r2, r3
 8009b66:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b68:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b6a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b6c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b6e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b70:	e841 2300 	strex	r3, r2, [r1]
 8009b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d1e6      	bne.n	8009b4a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	3308      	adds	r3, #8
 8009b82:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b84:	6a3b      	ldr	r3, [r7, #32]
 8009b86:	e853 3f00 	ldrex	r3, [r3]
 8009b8a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b8c:	69fb      	ldr	r3, [r7, #28]
 8009b8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b92:	f023 0301 	bic.w	r3, r3, #1
 8009b96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	3308      	adds	r3, #8
 8009b9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009ba0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009ba2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ba8:	e841 2300 	strex	r3, r2, [r1]
 8009bac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	d1e3      	bne.n	8009b7c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009bb8:	2b01      	cmp	r3, #1
 8009bba:	d118      	bne.n	8009bee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	e853 3f00 	ldrex	r3, [r3]
 8009bc8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	f023 0310 	bic.w	r3, r3, #16
 8009bd0:	647b      	str	r3, [r7, #68]	@ 0x44
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	461a      	mov	r2, r3
 8009bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009bda:	61bb      	str	r3, [r7, #24]
 8009bdc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bde:	6979      	ldr	r1, [r7, #20]
 8009be0:	69ba      	ldr	r2, [r7, #24]
 8009be2:	e841 2300 	strex	r3, r2, [r1]
 8009be6:	613b      	str	r3, [r7, #16]
   return(result);
 8009be8:	693b      	ldr	r3, [r7, #16]
 8009bea:	2b00      	cmp	r3, #0
 8009bec:	d1e6      	bne.n	8009bbc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2220      	movs	r2, #32
 8009bf2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8009c02:	bf00      	nop
 8009c04:	3754      	adds	r7, #84	@ 0x54
 8009c06:	46bd      	mov	sp, r7
 8009c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c0c:	4770      	bx	lr

08009c0e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009c0e:	b480      	push	{r7}
 8009c10:	b085      	sub	sp, #20
 8009c12:	af00      	add	r7, sp, #0
 8009c14:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c1c:	2b01      	cmp	r3, #1
 8009c1e:	d101      	bne.n	8009c24 <HAL_UARTEx_DisableFifoMode+0x16>
 8009c20:	2302      	movs	r3, #2
 8009c22:	e027      	b.n	8009c74 <HAL_UARTEx_DisableFifoMode+0x66>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	2201      	movs	r2, #1
 8009c28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2224      	movs	r2, #36	@ 0x24
 8009c30:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	681a      	ldr	r2, [r3, #0]
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	f022 0201 	bic.w	r2, r2, #1
 8009c4a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009c52:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2200      	movs	r2, #0
 8009c58:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	68fa      	ldr	r2, [r7, #12]
 8009c60:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	2220      	movs	r2, #32
 8009c66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c72:	2300      	movs	r3, #0
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3714      	adds	r7, #20
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c80:	b580      	push	{r7, lr}
 8009c82:	b084      	sub	sp, #16
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
 8009c88:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009c90:	2b01      	cmp	r3, #1
 8009c92:	d101      	bne.n	8009c98 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009c94:	2302      	movs	r3, #2
 8009c96:	e02d      	b.n	8009cf4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2224      	movs	r2, #36	@ 0x24
 8009ca4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	681a      	ldr	r2, [r3, #0]
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f022 0201 	bic.w	r2, r2, #1
 8009cbe:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	689b      	ldr	r3, [r3, #8]
 8009cc6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	683a      	ldr	r2, [r7, #0]
 8009cd0:	430a      	orrs	r2, r1
 8009cd2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f000 f84f 	bl	8009d78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	68fa      	ldr	r2, [r7, #12]
 8009ce0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	2220      	movs	r2, #32
 8009ce6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	2200      	movs	r2, #0
 8009cee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3710      	adds	r7, #16
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d101      	bne.n	8009d14 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009d10:	2302      	movs	r3, #2
 8009d12:	e02d      	b.n	8009d70 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	2201      	movs	r2, #1
 8009d18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2224      	movs	r2, #36	@ 0x24
 8009d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	681a      	ldr	r2, [r3, #0]
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f022 0201 	bic.w	r2, r2, #1
 8009d3a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	683a      	ldr	r2, [r7, #0]
 8009d4c:	430a      	orrs	r2, r1
 8009d4e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009d50:	6878      	ldr	r0, [r7, #4]
 8009d52:	f000 f811 	bl	8009d78 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	68fa      	ldr	r2, [r7, #12]
 8009d5c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2220      	movs	r2, #32
 8009d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009d6e:	2300      	movs	r3, #0
}
 8009d70:	4618      	mov	r0, r3
 8009d72:	3710      	adds	r7, #16
 8009d74:	46bd      	mov	sp, r7
 8009d76:	bd80      	pop	{r7, pc}

08009d78 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009d78:	b480      	push	{r7}
 8009d7a:	b085      	sub	sp, #20
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d108      	bne.n	8009d9a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2201      	movs	r2, #1
 8009d8c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	2201      	movs	r2, #1
 8009d94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009d98:	e031      	b.n	8009dfe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009d9a:	2308      	movs	r3, #8
 8009d9c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009d9e:	2308      	movs	r3, #8
 8009da0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	689b      	ldr	r3, [r3, #8]
 8009da8:	0e5b      	lsrs	r3, r3, #25
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	f003 0307 	and.w	r3, r3, #7
 8009db0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	689b      	ldr	r3, [r3, #8]
 8009db8:	0f5b      	lsrs	r3, r3, #29
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	f003 0307 	and.w	r3, r3, #7
 8009dc0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009dc2:	7bbb      	ldrb	r3, [r7, #14]
 8009dc4:	7b3a      	ldrb	r2, [r7, #12]
 8009dc6:	4911      	ldr	r1, [pc, #68]	@ (8009e0c <UARTEx_SetNbDataToProcess+0x94>)
 8009dc8:	5c8a      	ldrb	r2, [r1, r2]
 8009dca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009dce:	7b3a      	ldrb	r2, [r7, #12]
 8009dd0:	490f      	ldr	r1, [pc, #60]	@ (8009e10 <UARTEx_SetNbDataToProcess+0x98>)
 8009dd2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009dd4:	fb93 f3f2 	sdiv	r3, r3, r2
 8009dd8:	b29a      	uxth	r2, r3
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009de0:	7bfb      	ldrb	r3, [r7, #15]
 8009de2:	7b7a      	ldrb	r2, [r7, #13]
 8009de4:	4909      	ldr	r1, [pc, #36]	@ (8009e0c <UARTEx_SetNbDataToProcess+0x94>)
 8009de6:	5c8a      	ldrb	r2, [r1, r2]
 8009de8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009dec:	7b7a      	ldrb	r2, [r7, #13]
 8009dee:	4908      	ldr	r1, [pc, #32]	@ (8009e10 <UARTEx_SetNbDataToProcess+0x98>)
 8009df0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009df2:	fb93 f3f2 	sdiv	r3, r3, r2
 8009df6:	b29a      	uxth	r2, r3
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009dfe:	bf00      	nop
 8009e00:	3714      	adds	r7, #20
 8009e02:	46bd      	mov	sp, r7
 8009e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e08:	4770      	bx	lr
 8009e0a:	bf00      	nop
 8009e0c:	0800b2c8 	.word	0x0800b2c8
 8009e10:	0800b2d0 	.word	0x0800b2d0

08009e14 <LL_DLYB_SetDelay>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: the Delay value is set.
  *          - ERROR: the Delay value is not set.
  */
void LL_DLYB_SetDelay(DLYB_TypeDef *DLYBx, LL_DLYB_CfgTypeDef  *pdlyb_cfg)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
 8009e1c:	6039      	str	r1, [r7, #0]
  /* Check the DelayBlock instance */
  assert_param(IS_DLYB_ALL_INSTANCE(DLYBx));

  /* Enable the length sampling */
  SET_BIT(DLYBx->CR, DLYB_CR_SEN);
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f043 0202 	orr.w	r2, r3, #2
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	601a      	str	r2, [r3, #0]

  /* Update the UNIT and SEL field */
  DLYBx->CFGR = (pdlyb_cfg->PhaseSel) | ((pdlyb_cfg->Units) << DLYB_CFGR_UNIT_Pos);
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	685a      	ldr	r2, [r3, #4]
 8009e2e:	683b      	ldr	r3, [r7, #0]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	021b      	lsls	r3, r3, #8
 8009e34:	431a      	orrs	r2, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	605a      	str	r2, [r3, #4]

  /* Disable the length sampling */
  CLEAR_BIT(DLYBx->CR, DLYB_CR_SEN);
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f023 0202 	bic.w	r2, r3, #2
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	601a      	str	r2, [r3, #0]
}
 8009e46:	bf00      	nop
 8009e48:	370c      	adds	r7, #12
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e50:	4770      	bx	lr

08009e52 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8009e52:	b480      	push	{r7}
 8009e54:	b08b      	sub	sp, #44	@ 0x2c
 8009e56:	af00      	add	r7, sp, #0
 8009e58:	60f8      	str	r0, [r7, #12]
 8009e5a:	60b9      	str	r1, [r7, #8]
 8009e5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)),
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681a      	ldr	r2, [r3, #0]
 8009e62:	68bb      	ldr	r3, [r7, #8]
 8009e64:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	fa93 f3a3 	rbit	r3, r3
 8009e6c:	613b      	str	r3, [r7, #16]
  return result;
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009e72:	69bb      	ldr	r3, [r7, #24]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d101      	bne.n	8009e7c <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8009e78:	2320      	movs	r3, #32
 8009e7a:	e003      	b.n	8009e84 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8009e7c:	69bb      	ldr	r3, [r7, #24]
 8009e7e:	fab3 f383 	clz	r3, r3
 8009e82:	b2db      	uxtb	r3, r3
 8009e84:	005b      	lsls	r3, r3, #1
 8009e86:	2103      	movs	r1, #3
 8009e88:	fa01 f303 	lsl.w	r3, r1, r3
 8009e8c:	43db      	mvns	r3, r3
 8009e8e:	401a      	ands	r2, r3
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e94:	6a3b      	ldr	r3, [r7, #32]
 8009e96:	fa93 f3a3 	rbit	r3, r3
 8009e9a:	61fb      	str	r3, [r7, #28]
  return result;
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	d101      	bne.n	8009eaa <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8009ea6:	2320      	movs	r3, #32
 8009ea8:	e003      	b.n	8009eb2 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8009eaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eac:	fab3 f383 	clz	r3, r3
 8009eb0:	b2db      	uxtb	r3, r3
 8009eb2:	005b      	lsls	r3, r3, #1
 8009eb4:	6879      	ldr	r1, [r7, #4]
 8009eb6:	fa01 f303 	lsl.w	r3, r1, r3
 8009eba:	431a      	orrs	r2, r3
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	601a      	str	r2, [r3, #0]
             (Mode << (POSITION_VAL(Pin) * GPIO_MODER_MODE1_Pos)));
}
 8009ec0:	bf00      	nop
 8009ec2:	372c      	adds	r7, #44	@ 0x2c
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr

08009ecc <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8009ecc:	b480      	push	{r7}
 8009ece:	b085      	sub	sp, #20
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	60b9      	str	r1, [r7, #8]
 8009ed6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	685a      	ldr	r2, [r3, #4]
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	43db      	mvns	r3, r3
 8009ee0:	401a      	ands	r2, r3
 8009ee2:	68bb      	ldr	r3, [r7, #8]
 8009ee4:	6879      	ldr	r1, [r7, #4]
 8009ee6:	fb01 f303 	mul.w	r3, r1, r3
 8009eea:	431a      	orrs	r2, r3
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	605a      	str	r2, [r3, #4]
}
 8009ef0:	bf00      	nop
 8009ef2:	3714      	adds	r7, #20
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efa:	4770      	bx	lr

08009efc <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8009efc:	b480      	push	{r7}
 8009efe:	b08b      	sub	sp, #44	@ 0x2c
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	60b9      	str	r1, [r7, #8]
 8009f06:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)),
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	689a      	ldr	r2, [r3, #8]
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	fa93 f3a3 	rbit	r3, r3
 8009f16:	613b      	str	r3, [r7, #16]
  return result;
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d101      	bne.n	8009f26 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8009f22:	2320      	movs	r3, #32
 8009f24:	e003      	b.n	8009f2e <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8009f26:	69bb      	ldr	r3, [r7, #24]
 8009f28:	fab3 f383 	clz	r3, r3
 8009f2c:	b2db      	uxtb	r3, r3
 8009f2e:	005b      	lsls	r3, r3, #1
 8009f30:	2103      	movs	r1, #3
 8009f32:	fa01 f303 	lsl.w	r3, r1, r3
 8009f36:	43db      	mvns	r3, r3
 8009f38:	401a      	ands	r2, r3
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f3e:	6a3b      	ldr	r3, [r7, #32]
 8009f40:	fa93 f3a3 	rbit	r3, r3
 8009f44:	61fb      	str	r3, [r7, #28]
  return result;
 8009f46:	69fb      	ldr	r3, [r7, #28]
 8009f48:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d101      	bne.n	8009f54 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8009f50:	2320      	movs	r3, #32
 8009f52:	e003      	b.n	8009f5c <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8009f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f56:	fab3 f383 	clz	r3, r3
 8009f5a:	b2db      	uxtb	r3, r3
 8009f5c:	005b      	lsls	r3, r3, #1
 8009f5e:	6879      	ldr	r1, [r7, #4]
 8009f60:	fa01 f303 	lsl.w	r3, r1, r3
 8009f64:	431a      	orrs	r2, r3
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * GPIO_OSPEEDR_OSPEED1_Pos)));
}
 8009f6a:	bf00      	nop
 8009f6c:	372c      	adds	r7, #44	@ 0x2c
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr

08009f76 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8009f76:	b480      	push	{r7}
 8009f78:	b08b      	sub	sp, #44	@ 0x2c
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	60f8      	str	r0, [r7, #12]
 8009f7e:	60b9      	str	r1, [r7, #8]
 8009f80:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)),
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	68da      	ldr	r2, [r3, #12]
 8009f86:	68bb      	ldr	r3, [r7, #8]
 8009f88:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009f8a:	697b      	ldr	r3, [r7, #20]
 8009f8c:	fa93 f3a3 	rbit	r3, r3
 8009f90:	613b      	str	r3, [r7, #16]
  return result;
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8009f96:	69bb      	ldr	r3, [r7, #24]
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	d101      	bne.n	8009fa0 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8009f9c:	2320      	movs	r3, #32
 8009f9e:	e003      	b.n	8009fa8 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8009fa0:	69bb      	ldr	r3, [r7, #24]
 8009fa2:	fab3 f383 	clz	r3, r3
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	005b      	lsls	r3, r3, #1
 8009faa:	2103      	movs	r1, #3
 8009fac:	fa01 f303 	lsl.w	r3, r1, r3
 8009fb0:	43db      	mvns	r3, r3
 8009fb2:	401a      	ands	r2, r3
 8009fb4:	68bb      	ldr	r3, [r7, #8]
 8009fb6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009fb8:	6a3b      	ldr	r3, [r7, #32]
 8009fba:	fa93 f3a3 	rbit	r3, r3
 8009fbe:	61fb      	str	r3, [r7, #28]
  return result;
 8009fc0:	69fb      	ldr	r3, [r7, #28]
 8009fc2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8009fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d101      	bne.n	8009fce <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8009fca:	2320      	movs	r3, #32
 8009fcc:	e003      	b.n	8009fd6 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8009fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fd0:	fab3 f383 	clz	r3, r3
 8009fd4:	b2db      	uxtb	r3, r3
 8009fd6:	005b      	lsls	r3, r3, #1
 8009fd8:	6879      	ldr	r1, [r7, #4]
 8009fda:	fa01 f303 	lsl.w	r3, r1, r3
 8009fde:	431a      	orrs	r2, r3
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	60da      	str	r2, [r3, #12]
             (Pull << (POSITION_VAL(Pin) * GPIO_PUPDR_PUPD1_Pos)));
}
 8009fe4:	bf00      	nop
 8009fe6:	372c      	adds	r7, #44	@ 0x2c
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b08b      	sub	sp, #44	@ 0x2c
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	60f8      	str	r0, [r7, #12]
 8009ff8:	60b9      	str	r1, [r7, #8]
 8009ffa:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)),
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	6a1a      	ldr	r2, [r3, #32]
 800a000:	68bb      	ldr	r3, [r7, #8]
 800a002:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a004:	697b      	ldr	r3, [r7, #20]
 800a006:	fa93 f3a3 	rbit	r3, r3
 800a00a:	613b      	str	r3, [r7, #16]
  return result;
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a010:	69bb      	ldr	r3, [r7, #24]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d101      	bne.n	800a01a <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 800a016:	2320      	movs	r3, #32
 800a018:	e003      	b.n	800a022 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 800a01a:	69bb      	ldr	r3, [r7, #24]
 800a01c:	fab3 f383 	clz	r3, r3
 800a020:	b2db      	uxtb	r3, r3
 800a022:	009b      	lsls	r3, r3, #2
 800a024:	210f      	movs	r1, #15
 800a026:	fa01 f303 	lsl.w	r3, r1, r3
 800a02a:	43db      	mvns	r3, r3
 800a02c:	401a      	ands	r2, r3
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a032:	6a3b      	ldr	r3, [r7, #32]
 800a034:	fa93 f3a3 	rbit	r3, r3
 800a038:	61fb      	str	r3, [r7, #28]
  return result;
 800a03a:	69fb      	ldr	r3, [r7, #28]
 800a03c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a040:	2b00      	cmp	r3, #0
 800a042:	d101      	bne.n	800a048 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 800a044:	2320      	movs	r3, #32
 800a046:	e003      	b.n	800a050 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 800a048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a04a:	fab3 f383 	clz	r3, r3
 800a04e:	b2db      	uxtb	r3, r3
 800a050:	009b      	lsls	r3, r3, #2
 800a052:	6879      	ldr	r1, [r7, #4]
 800a054:	fa01 f303 	lsl.w	r3, r1, r3
 800a058:	431a      	orrs	r2, r3
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * GPIO_AFRL_AFSEL1_Pos)));
}
 800a05e:	bf00      	nop
 800a060:	372c      	adds	r7, #44	@ 0x2c
 800a062:	46bd      	mov	sp, r7
 800a064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a068:	4770      	bx	lr

0800a06a <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 800a06a:	b480      	push	{r7}
 800a06c:	b08b      	sub	sp, #44	@ 0x2c
 800a06e:	af00      	add	r7, sp, #0
 800a070:	60f8      	str	r0, [r7, #12]
 800a072:	60b9      	str	r1, [r7, #8]
 800a074:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)),
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	0a1b      	lsrs	r3, r3, #8
 800a07e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a080:	697b      	ldr	r3, [r7, #20]
 800a082:	fa93 f3a3 	rbit	r3, r3
 800a086:	613b      	str	r3, [r7, #16]
  return result;
 800a088:	693b      	ldr	r3, [r7, #16]
 800a08a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800a08c:	69bb      	ldr	r3, [r7, #24]
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d101      	bne.n	800a096 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800a092:	2320      	movs	r3, #32
 800a094:	e003      	b.n	800a09e <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 800a096:	69bb      	ldr	r3, [r7, #24]
 800a098:	fab3 f383 	clz	r3, r3
 800a09c:	b2db      	uxtb	r3, r3
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	210f      	movs	r1, #15
 800a0a2:	fa01 f303 	lsl.w	r3, r1, r3
 800a0a6:	43db      	mvns	r3, r3
 800a0a8:	401a      	ands	r2, r3
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	0a1b      	lsrs	r3, r3, #8
 800a0ae:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0b0:	6a3b      	ldr	r3, [r7, #32]
 800a0b2:	fa93 f3a3 	rbit	r3, r3
 800a0b6:	61fb      	str	r3, [r7, #28]
  return result;
 800a0b8:	69fb      	ldr	r3, [r7, #28]
 800a0ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800a0bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d101      	bne.n	800a0c6 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800a0c2:	2320      	movs	r3, #32
 800a0c4:	e003      	b.n	800a0ce <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 800a0c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0c8:	fab3 f383 	clz	r3, r3
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	009b      	lsls	r3, r3, #2
 800a0d0:	6879      	ldr	r1, [r7, #4]
 800a0d2:	fa01 f303 	lsl.w	r3, r1, r3
 800a0d6:	431a      	orrs	r2, r3
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	625a      	str	r2, [r3, #36]	@ 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * GPIO_AFRH_AFSEL9_Pos)));
}
 800a0dc:	bf00      	nop
 800a0de:	372c      	adds	r7, #44	@ 0x2c
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b08a      	sub	sp, #40	@ 0x28
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
 800a0f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a0f8:	69bb      	ldr	r3, [r7, #24]
 800a0fa:	fa93 f3a3 	rbit	r3, r3
 800a0fe:	617b      	str	r3, [r7, #20]
  return result;
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800a104:	69fb      	ldr	r3, [r7, #28]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d101      	bne.n	800a10e <LL_GPIO_Init+0x26>
    return 32U;
 800a10a:	2320      	movs	r3, #32
 800a10c:	e003      	b.n	800a116 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 800a10e:	69fb      	ldr	r3, [r7, #28]
 800a110:	fab3 f383 	clz	r3, r3
 800a114:	b2db      	uxtb	r3, r3
 800a116:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800a118:	e058      	b.n	800a1cc <LL_GPIO_Init+0xe4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (1UL << pinpos);
 800a11a:	683b      	ldr	r3, [r7, #0]
 800a11c:	681a      	ldr	r2, [r3, #0]
 800a11e:	2101      	movs	r1, #1
 800a120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a122:	fa01 f303 	lsl.w	r3, r1, r3
 800a126:	4013      	ands	r3, r2
 800a128:	623b      	str	r3, [r7, #32]

    if (currentpin != 0U)
 800a12a:	6a3b      	ldr	r3, [r7, #32]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d04a      	beq.n	800a1c6 <LL_GPIO_Init+0xde>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	685b      	ldr	r3, [r3, #4]
 800a134:	2b01      	cmp	r3, #1
 800a136:	d003      	beq.n	800a140 <LL_GPIO_Init+0x58>
 800a138:	683b      	ldr	r3, [r7, #0]
 800a13a:	685b      	ldr	r3, [r3, #4]
 800a13c:	2b02      	cmp	r3, #2
 800a13e:	d10e      	bne.n	800a15e <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800a140:	683b      	ldr	r3, [r7, #0]
 800a142:	689b      	ldr	r3, [r3, #8]
 800a144:	461a      	mov	r2, r3
 800a146:	6a39      	ldr	r1, [r7, #32]
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f7ff fed7 	bl	8009efc <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800a14e:	683b      	ldr	r3, [r7, #0]
 800a150:	6819      	ldr	r1, [r3, #0]
 800a152:	683b      	ldr	r3, [r7, #0]
 800a154:	68db      	ldr	r3, [r3, #12]
 800a156:	461a      	mov	r2, r3
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f7ff feb7 	bl	8009ecc <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800a15e:	683b      	ldr	r3, [r7, #0]
 800a160:	691b      	ldr	r3, [r3, #16]
 800a162:	461a      	mov	r2, r3
 800a164:	6a39      	ldr	r1, [r7, #32]
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f7ff ff05 	bl	8009f76 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	2b02      	cmp	r3, #2
 800a172:	d121      	bne.n	800a1b8 <LL_GPIO_Init+0xd0>
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	fa93 f3a3 	rbit	r3, r3
 800a17e:	60bb      	str	r3, [r7, #8]
  return result;
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 800a184:	693b      	ldr	r3, [r7, #16]
 800a186:	2b00      	cmp	r3, #0
 800a188:	d101      	bne.n	800a18e <LL_GPIO_Init+0xa6>
    return 32U;
 800a18a:	2320      	movs	r3, #32
 800a18c:	e003      	b.n	800a196 <LL_GPIO_Init+0xae>
  return __builtin_clz(value);
 800a18e:	693b      	ldr	r3, [r7, #16]
 800a190:	fab3 f383 	clz	r3, r3
 800a194:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 8U)
 800a196:	2b07      	cmp	r3, #7
 800a198:	d807      	bhi.n	800a1aa <LL_GPIO_Init+0xc2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	695b      	ldr	r3, [r3, #20]
 800a19e:	461a      	mov	r2, r3
 800a1a0:	6a39      	ldr	r1, [r7, #32]
 800a1a2:	6878      	ldr	r0, [r7, #4]
 800a1a4:	f7ff ff24 	bl	8009ff0 <LL_GPIO_SetAFPin_0_7>
 800a1a8:	e006      	b.n	800a1b8 <LL_GPIO_Init+0xd0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	695b      	ldr	r3, [r3, #20]
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	6a39      	ldr	r1, [r7, #32]
 800a1b2:	6878      	ldr	r0, [r7, #4]
 800a1b4:	f7ff ff59 	bl	800a06a <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	685b      	ldr	r3, [r3, #4]
 800a1bc:	461a      	mov	r2, r3
 800a1be:	6a39      	ldr	r1, [r7, #32]
 800a1c0:	6878      	ldr	r0, [r7, #4]
 800a1c2:	f7ff fe46 	bl	8009e52 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 800a1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1c8:	3301      	adds	r3, #1
 800a1ca:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0U)
 800a1cc:	683b      	ldr	r3, [r7, #0]
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1d2:	fa22 f303 	lsr.w	r3, r2, r3
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d19f      	bne.n	800a11a <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 800a1da:	2300      	movs	r3, #0
}
 800a1dc:	4618      	mov	r0, r3
 800a1de:	3728      	adds	r7, #40	@ 0x28
 800a1e0:	46bd      	mov	sp, r7
 800a1e2:	bd80      	pop	{r7, pc}

0800a1e4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a1e4:	b084      	sub	sp, #16
 800a1e6:	b580      	push	{r7, lr}
 800a1e8:	b084      	sub	sp, #16
 800a1ea:	af00      	add	r7, sp, #0
 800a1ec:	6078      	str	r0, [r7, #4]
 800a1ee:	f107 001c 	add.w	r0, r7, #28
 800a1f2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  }

#else

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	68db      	ldr	r3, [r3, #12]
 800a1fa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800a202:	6878      	ldr	r0, [r7, #4]
 800a204:	f000 fa6c 	bl	800a6e0 <USB_CoreReset>
 800a208:	4603      	mov	r3, r0
 800a20a:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800a20c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a210:	2b00      	cmp	r3, #0
 800a212:	d106      	bne.n	800a222 <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a218:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	639a      	str	r2, [r3, #56]	@ 0x38
 800a220:	e005      	b.n	800a22e <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a226:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  return ret;
 800a22e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a23a:	b004      	add	sp, #16
 800a23c:	4770      	bx	lr

0800a23e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a23e:	b480      	push	{r7}
 800a240:	b083      	sub	sp, #12
 800a242:	af00      	add	r7, sp, #0
 800a244:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	689b      	ldr	r3, [r3, #8]
 800a24a:	f023 0201 	bic.w	r2, r3, #1
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	460b      	mov	r3, r1
 800a26a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a26c:	2300      	movs	r3, #0
 800a26e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	68db      	ldr	r3, [r3, #12]
 800a274:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a27c:	78fb      	ldrb	r3, [r7, #3]
 800a27e:	2b01      	cmp	r3, #1
 800a280:	d115      	bne.n	800a2ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	68db      	ldr	r3, [r3, #12]
 800a286:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a28e:	200a      	movs	r0, #10
 800a290:	f7f8 f8b6 	bl	8002400 <HAL_Delay>
      ms += 10U;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	330a      	adds	r3, #10
 800a298:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f000 fa12 	bl	800a6c4 <USB_GetMode>
 800a2a0:	4603      	mov	r3, r0
 800a2a2:	2b01      	cmp	r3, #1
 800a2a4:	d01e      	beq.n	800a2e4 <USB_SetCurrentMode+0x84>
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2aa:	d9f0      	bls.n	800a28e <USB_SetCurrentMode+0x2e>
 800a2ac:	e01a      	b.n	800a2e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2ae:	78fb      	ldrb	r3, [r7, #3]
 800a2b0:	2b00      	cmp	r3, #0
 800a2b2:	d115      	bne.n	800a2e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a2c0:	200a      	movs	r0, #10
 800a2c2:	f7f8 f89d 	bl	8002400 <HAL_Delay>
      ms += 10U;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	330a      	adds	r3, #10
 800a2ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f000 f9f9 	bl	800a6c4 <USB_GetMode>
 800a2d2:	4603      	mov	r3, r0
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d005      	beq.n	800a2e4 <USB_SetCurrentMode+0x84>
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	2bc7      	cmp	r3, #199	@ 0xc7
 800a2dc:	d9f0      	bls.n	800a2c0 <USB_SetCurrentMode+0x60>
 800a2de:	e001      	b.n	800a2e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a2e0:	2301      	movs	r3, #1
 800a2e2:	e005      	b.n	800a2f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	2bc8      	cmp	r3, #200	@ 0xc8
 800a2e8:	d101      	bne.n	800a2ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a2ea:	2301      	movs	r3, #1
 800a2ec:	e000      	b.n	800a2f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a2ee:	2300      	movs	r3, #0
}
 800a2f0:	4618      	mov	r0, r3
 800a2f2:	3710      	adds	r7, #16
 800a2f4:	46bd      	mov	sp, r7
 800a2f6:	bd80      	pop	{r7, pc}

0800a2f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2f8:	b084      	sub	sp, #16
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b086      	sub	sp, #24
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
 800a302:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a306:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a312:	2300      	movs	r3, #0
 800a314:	613b      	str	r3, [r7, #16]
 800a316:	e009      	b.n	800a32c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a318:	687a      	ldr	r2, [r7, #4]
 800a31a:	693b      	ldr	r3, [r7, #16]
 800a31c:	3340      	adds	r3, #64	@ 0x40
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	4413      	add	r3, r2
 800a322:	2200      	movs	r2, #0
 800a324:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	3301      	adds	r3, #1
 800a32a:	613b      	str	r3, [r7, #16]
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	2b0e      	cmp	r3, #14
 800a330:	d9f2      	bls.n	800a318 <USB_DevInit+0x20>
  USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a332:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a336:	2b00      	cmp	r3, #0
 800a338:	d11c      	bne.n	800a374 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	68fa      	ldr	r2, [r7, #12]
 800a344:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a348:	f043 0302 	orr.w	r3, r3, #2
 800a34c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a352:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) \
 || defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx)
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
    USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
#else
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	601a      	str	r2, [r3, #0]
 800a372:	e005      	b.n	800a380 <USB_DevInit+0x88>
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a378:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a386:	461a      	mov	r2, r3
 800a388:	2300      	movs	r3, #0
 800a38a:	6013      	str	r3, [r2, #0]
  else
#endif /* defined (STM32U595xx) || defined (STM32U5A5xx) || defined (STM32U599xx) || defined (STM32U5A9xx) ||
          defined (STM32U5F7xx) || defined (STM32U5G7xx) || defined (STM32U5F9xx) || defined (STM32U5G9xx) */
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a38c:	2103      	movs	r1, #3
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 f95e 	bl	800a650 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a394:	2110      	movs	r1, #16
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 f8fa 	bl	800a590 <USB_FlushTxFifo>
 800a39c:	4603      	mov	r3, r0
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d001      	beq.n	800a3a6 <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3a6:	6878      	ldr	r0, [r7, #4]
 800a3a8:	f000 f924 	bl	800a5f4 <USB_FlushRxFifo>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d001      	beq.n	800a3b6 <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3bc:	461a      	mov	r2, r3
 800a3be:	2300      	movs	r3, #0
 800a3c0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a3da:	2300      	movs	r3, #0
 800a3dc:	613b      	str	r3, [r7, #16]
 800a3de:	e043      	b.n	800a468 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a3e0:	693b      	ldr	r3, [r7, #16]
 800a3e2:	015a      	lsls	r2, r3, #5
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	4413      	add	r3, r2
 800a3e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3f2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3f6:	d118      	bne.n	800a42a <USB_DevInit+0x132>
    {
      if (i == 0U)
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d10a      	bne.n	800a414 <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a3fe:	693b      	ldr	r3, [r7, #16]
 800a400:	015a      	lsls	r2, r3, #5
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	4413      	add	r3, r2
 800a406:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a40a:	461a      	mov	r2, r3
 800a40c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a410:	6013      	str	r3, [r2, #0]
 800a412:	e013      	b.n	800a43c <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	015a      	lsls	r2, r3, #5
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	4413      	add	r3, r2
 800a41c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a420:	461a      	mov	r2, r3
 800a422:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a426:	6013      	str	r3, [r2, #0]
 800a428:	e008      	b.n	800a43c <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a42a:	693b      	ldr	r3, [r7, #16]
 800a42c:	015a      	lsls	r2, r3, #5
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	4413      	add	r3, r2
 800a432:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a436:	461a      	mov	r2, r3
 800a438:	2300      	movs	r3, #0
 800a43a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	015a      	lsls	r2, r3, #5
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	4413      	add	r3, r2
 800a444:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a448:	461a      	mov	r2, r3
 800a44a:	2300      	movs	r3, #0
 800a44c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a44e:	693b      	ldr	r3, [r7, #16]
 800a450:	015a      	lsls	r2, r3, #5
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	4413      	add	r3, r2
 800a456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a45a:	461a      	mov	r2, r3
 800a45c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a460:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	3301      	adds	r3, #1
 800a466:	613b      	str	r3, [r7, #16]
 800a468:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a46c:	461a      	mov	r2, r3
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	4293      	cmp	r3, r2
 800a472:	d3b5      	bcc.n	800a3e0 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a474:	2300      	movs	r3, #0
 800a476:	613b      	str	r3, [r7, #16]
 800a478:	e043      	b.n	800a502 <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a47a:	693b      	ldr	r3, [r7, #16]
 800a47c:	015a      	lsls	r2, r3, #5
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	4413      	add	r3, r2
 800a482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a48c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a490:	d118      	bne.n	800a4c4 <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 800a492:	693b      	ldr	r3, [r7, #16]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d10a      	bne.n	800a4ae <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a498:	693b      	ldr	r3, [r7, #16]
 800a49a:	015a      	lsls	r2, r3, #5
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	4413      	add	r3, r2
 800a4a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4a4:	461a      	mov	r2, r3
 800a4a6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a4aa:	6013      	str	r3, [r2, #0]
 800a4ac:	e013      	b.n	800a4d6 <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a4ae:	693b      	ldr	r3, [r7, #16]
 800a4b0:	015a      	lsls	r2, r3, #5
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	4413      	add	r3, r2
 800a4b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4ba:	461a      	mov	r2, r3
 800a4bc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a4c0:	6013      	str	r3, [r2, #0]
 800a4c2:	e008      	b.n	800a4d6 <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a4c4:	693b      	ldr	r3, [r7, #16]
 800a4c6:	015a      	lsls	r2, r3, #5
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	4413      	add	r3, r2
 800a4cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4d0:	461a      	mov	r2, r3
 800a4d2:	2300      	movs	r3, #0
 800a4d4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a4d6:	693b      	ldr	r3, [r7, #16]
 800a4d8:	015a      	lsls	r2, r3, #5
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	4413      	add	r3, r2
 800a4de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4e2:	461a      	mov	r2, r3
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a4e8:	693b      	ldr	r3, [r7, #16]
 800a4ea:	015a      	lsls	r2, r3, #5
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	4413      	add	r3, r2
 800a4f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4f4:	461a      	mov	r2, r3
 800a4f6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a4fa:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a4fc:	693b      	ldr	r3, [r7, #16]
 800a4fe:	3301      	adds	r3, #1
 800a500:	613b      	str	r3, [r7, #16]
 800a502:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a506:	461a      	mov	r2, r3
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	4293      	cmp	r3, r2
 800a50c:	d3b5      	bcc.n	800a47a <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a514:	691b      	ldr	r3, [r3, #16]
 800a516:	68fa      	ldr	r2, [r7, #12]
 800a518:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a51c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a520:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	2200      	movs	r2, #0
 800a526:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a52e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a530:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a534:	2b00      	cmp	r3, #0
 800a536:	d105      	bne.n	800a544 <USB_DevInit+0x24c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	699b      	ldr	r3, [r3, #24]
 800a53c:	f043 0210 	orr.w	r2, r3, #16
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	699a      	ldr	r2, [r3, #24]
 800a548:	4b10      	ldr	r3, [pc, #64]	@ (800a58c <USB_DevInit+0x294>)
 800a54a:	4313      	orrs	r3, r2
 800a54c:	687a      	ldr	r2, [r7, #4]
 800a54e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a550:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a554:	2b00      	cmp	r3, #0
 800a556:	d005      	beq.n	800a564 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	699b      	ldr	r3, [r3, #24]
 800a55c:	f043 0208 	orr.w	r2, r3, #8
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a564:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a568:	2b01      	cmp	r3, #1
 800a56a:	d107      	bne.n	800a57c <USB_DevInit+0x284>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	699b      	ldr	r3, [r3, #24]
 800a570:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a574:	f043 0304 	orr.w	r3, r3, #4
 800a578:	687a      	ldr	r2, [r7, #4]
 800a57a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a57c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3718      	adds	r7, #24
 800a582:	46bd      	mov	sp, r7
 800a584:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a588:	b004      	add	sp, #16
 800a58a:	4770      	bx	lr
 800a58c:	803c3800 	.word	0x803c3800

0800a590 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a590:	b480      	push	{r7}
 800a592:	b085      	sub	sp, #20
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a59a:	2300      	movs	r3, #0
 800a59c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	3301      	adds	r3, #1
 800a5a2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5aa:	d901      	bls.n	800a5b0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a5ac:	2303      	movs	r3, #3
 800a5ae:	e01b      	b.n	800a5e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	691b      	ldr	r3, [r3, #16]
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	daf2      	bge.n	800a59e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5bc:	683b      	ldr	r3, [r7, #0]
 800a5be:	019b      	lsls	r3, r3, #6
 800a5c0:	f043 0220 	orr.w	r2, r3, #32
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	3301      	adds	r3, #1
 800a5cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a5d4:	d901      	bls.n	800a5da <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a5d6:	2303      	movs	r3, #3
 800a5d8:	e006      	b.n	800a5e8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	691b      	ldr	r3, [r3, #16]
 800a5de:	f003 0320 	and.w	r3, r3, #32
 800a5e2:	2b20      	cmp	r3, #32
 800a5e4:	d0f0      	beq.n	800a5c8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a5e6:	2300      	movs	r3, #0
}
 800a5e8:	4618      	mov	r0, r3
 800a5ea:	3714      	adds	r7, #20
 800a5ec:	46bd      	mov	sp, r7
 800a5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f2:	4770      	bx	lr

0800a5f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b085      	sub	sp, #20
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a5fc:	2300      	movs	r3, #0
 800a5fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	3301      	adds	r3, #1
 800a604:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a60c:	d901      	bls.n	800a612 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a60e:	2303      	movs	r3, #3
 800a610:	e018      	b.n	800a644 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	2b00      	cmp	r3, #0
 800a618:	daf2      	bge.n	800a600 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a61a:	2300      	movs	r3, #0
 800a61c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2210      	movs	r2, #16
 800a622:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	3301      	adds	r3, #1
 800a628:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a630:	d901      	bls.n	800a636 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a632:	2303      	movs	r3, #3
 800a634:	e006      	b.n	800a644 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	f003 0310 	and.w	r3, r3, #16
 800a63e:	2b10      	cmp	r3, #16
 800a640:	d0f0      	beq.n	800a624 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a642:	2300      	movs	r3, #0
}
 800a644:	4618      	mov	r0, r3
 800a646:	3714      	adds	r7, #20
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a650:	b480      	push	{r7}
 800a652:	b085      	sub	sp, #20
 800a654:	af00      	add	r7, sp, #0
 800a656:	6078      	str	r0, [r7, #4]
 800a658:	460b      	mov	r3, r1
 800a65a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a666:	681a      	ldr	r2, [r3, #0]
 800a668:	78fb      	ldrb	r3, [r7, #3]
 800a66a:	68f9      	ldr	r1, [r7, #12]
 800a66c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a670:	4313      	orrs	r3, r2
 800a672:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	3714      	adds	r7, #20
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr

0800a682 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a682:	b480      	push	{r7}
 800a684:	b085      	sub	sp, #20
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	68fa      	ldr	r2, [r7, #12]
 800a698:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a69c:	f023 0303 	bic.w	r3, r3, #3
 800a6a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a6a8:	685b      	ldr	r3, [r3, #4]
 800a6aa:	68fa      	ldr	r2, [r7, #12]
 800a6ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a6b0:	f043 0302 	orr.w	r3, r3, #2
 800a6b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a6b6:	2300      	movs	r3, #0
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	3714      	adds	r7, #20
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c2:	4770      	bx	lr

0800a6c4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a6c4:	b480      	push	{r7}
 800a6c6:	b083      	sub	sp, #12
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	695b      	ldr	r3, [r3, #20]
 800a6d0:	f003 0301 	and.w	r3, r3, #1
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	370c      	adds	r7, #12
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6de:	4770      	bx	lr

0800a6e0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a6e0:	b480      	push	{r7}
 800a6e2:	b085      	sub	sp, #20
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	3301      	adds	r3, #1
 800a6f0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6f8:	d901      	bls.n	800a6fe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e01b      	b.n	800a736 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	691b      	ldr	r3, [r3, #16]
 800a702:	2b00      	cmp	r3, #0
 800a704:	daf2      	bge.n	800a6ec <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a706:	2300      	movs	r3, #0
 800a708:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	691b      	ldr	r3, [r3, #16]
 800a70e:	f043 0201 	orr.w	r2, r3, #1
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	3301      	adds	r3, #1
 800a71a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a71c:	68fb      	ldr	r3, [r7, #12]
 800a71e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a722:	d901      	bls.n	800a728 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a724:	2303      	movs	r3, #3
 800a726:	e006      	b.n	800a736 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	691b      	ldr	r3, [r3, #16]
 800a72c:	f003 0301 	and.w	r3, r3, #1
 800a730:	2b01      	cmp	r3, #1
 800a732:	d0f0      	beq.n	800a716 <USB_CoreReset+0x36>

  return HAL_OK;
 800a734:	2300      	movs	r3, #0
}
 800a736:	4618      	mov	r0, r3
 800a738:	3714      	adds	r7, #20
 800a73a:	46bd      	mov	sp, r7
 800a73c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a740:	4770      	bx	lr
	...

0800a744 <isprint>:
 800a744:	4b02      	ldr	r3, [pc, #8]	@ (800a750 <isprint+0xc>)
 800a746:	4403      	add	r3, r0
 800a748:	7858      	ldrb	r0, [r3, #1]
 800a74a:	f000 0097 	and.w	r0, r0, #151	@ 0x97
 800a74e:	4770      	bx	lr
 800a750:	0800b2d8 	.word	0x0800b2d8

0800a754 <siprintf>:
 800a754:	b40e      	push	{r1, r2, r3}
 800a756:	b510      	push	{r4, lr}
 800a758:	b09d      	sub	sp, #116	@ 0x74
 800a75a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a75e:	2400      	movs	r4, #0
 800a760:	ab1f      	add	r3, sp, #124	@ 0x7c
 800a762:	9002      	str	r0, [sp, #8]
 800a764:	9006      	str	r0, [sp, #24]
 800a766:	9107      	str	r1, [sp, #28]
 800a768:	9104      	str	r1, [sp, #16]
 800a76a:	4809      	ldr	r0, [pc, #36]	@ (800a790 <siprintf+0x3c>)
 800a76c:	4909      	ldr	r1, [pc, #36]	@ (800a794 <siprintf+0x40>)
 800a76e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a772:	9105      	str	r1, [sp, #20]
 800a774:	a902      	add	r1, sp, #8
 800a776:	6800      	ldr	r0, [r0, #0]
 800a778:	9301      	str	r3, [sp, #4]
 800a77a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800a77c:	f000 f994 	bl	800aaa8 <_svfiprintf_r>
 800a780:	9b02      	ldr	r3, [sp, #8]
 800a782:	701c      	strb	r4, [r3, #0]
 800a784:	b01d      	add	sp, #116	@ 0x74
 800a786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a78a:	b003      	add	sp, #12
 800a78c:	4770      	bx	lr
 800a78e:	bf00      	nop
 800a790:	2000000c 	.word	0x2000000c
 800a794:	ffff0208 	.word	0xffff0208

0800a798 <memset>:
 800a798:	4402      	add	r2, r0
 800a79a:	4603      	mov	r3, r0
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d100      	bne.n	800a7a2 <memset+0xa>
 800a7a0:	4770      	bx	lr
 800a7a2:	f803 1b01 	strb.w	r1, [r3], #1
 800a7a6:	e7f9      	b.n	800a79c <memset+0x4>

0800a7a8 <__errno>:
 800a7a8:	4b01      	ldr	r3, [pc, #4]	@ (800a7b0 <__errno+0x8>)
 800a7aa:	6818      	ldr	r0, [r3, #0]
 800a7ac:	4770      	bx	lr
 800a7ae:	bf00      	nop
 800a7b0:	2000000c 	.word	0x2000000c

0800a7b4 <__libc_init_array>:
 800a7b4:	b570      	push	{r4, r5, r6, lr}
 800a7b6:	4d0d      	ldr	r5, [pc, #52]	@ (800a7ec <__libc_init_array+0x38>)
 800a7b8:	2600      	movs	r6, #0
 800a7ba:	4c0d      	ldr	r4, [pc, #52]	@ (800a7f0 <__libc_init_array+0x3c>)
 800a7bc:	1b64      	subs	r4, r4, r5
 800a7be:	10a4      	asrs	r4, r4, #2
 800a7c0:	42a6      	cmp	r6, r4
 800a7c2:	d109      	bne.n	800a7d8 <__libc_init_array+0x24>
 800a7c4:	4d0b      	ldr	r5, [pc, #44]	@ (800a7f4 <__libc_init_array+0x40>)
 800a7c6:	2600      	movs	r6, #0
 800a7c8:	4c0b      	ldr	r4, [pc, #44]	@ (800a7f8 <__libc_init_array+0x44>)
 800a7ca:	f000 fc75 	bl	800b0b8 <_init>
 800a7ce:	1b64      	subs	r4, r4, r5
 800a7d0:	10a4      	asrs	r4, r4, #2
 800a7d2:	42a6      	cmp	r6, r4
 800a7d4:	d105      	bne.n	800a7e2 <__libc_init_array+0x2e>
 800a7d6:	bd70      	pop	{r4, r5, r6, pc}
 800a7d8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7dc:	3601      	adds	r6, #1
 800a7de:	4798      	blx	r3
 800a7e0:	e7ee      	b.n	800a7c0 <__libc_init_array+0xc>
 800a7e2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7e6:	3601      	adds	r6, #1
 800a7e8:	4798      	blx	r3
 800a7ea:	e7f2      	b.n	800a7d2 <__libc_init_array+0x1e>
 800a7ec:	0800b414 	.word	0x0800b414
 800a7f0:	0800b414 	.word	0x0800b414
 800a7f4:	0800b414 	.word	0x0800b414
 800a7f8:	0800b418 	.word	0x0800b418

0800a7fc <__retarget_lock_acquire_recursive>:
 800a7fc:	4770      	bx	lr

0800a7fe <__retarget_lock_release_recursive>:
 800a7fe:	4770      	bx	lr

0800a800 <_free_r>:
 800a800:	b538      	push	{r3, r4, r5, lr}
 800a802:	4605      	mov	r5, r0
 800a804:	2900      	cmp	r1, #0
 800a806:	d041      	beq.n	800a88c <_free_r+0x8c>
 800a808:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a80c:	1f0c      	subs	r4, r1, #4
 800a80e:	2b00      	cmp	r3, #0
 800a810:	bfb8      	it	lt
 800a812:	18e4      	addlt	r4, r4, r3
 800a814:	f000 f8e0 	bl	800a9d8 <__malloc_lock>
 800a818:	4a1d      	ldr	r2, [pc, #116]	@ (800a890 <_free_r+0x90>)
 800a81a:	6813      	ldr	r3, [r2, #0]
 800a81c:	b933      	cbnz	r3, 800a82c <_free_r+0x2c>
 800a81e:	6063      	str	r3, [r4, #4]
 800a820:	6014      	str	r4, [r2, #0]
 800a822:	4628      	mov	r0, r5
 800a824:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a828:	f000 b8dc 	b.w	800a9e4 <__malloc_unlock>
 800a82c:	42a3      	cmp	r3, r4
 800a82e:	d908      	bls.n	800a842 <_free_r+0x42>
 800a830:	6820      	ldr	r0, [r4, #0]
 800a832:	1821      	adds	r1, r4, r0
 800a834:	428b      	cmp	r3, r1
 800a836:	bf01      	itttt	eq
 800a838:	6819      	ldreq	r1, [r3, #0]
 800a83a:	685b      	ldreq	r3, [r3, #4]
 800a83c:	1809      	addeq	r1, r1, r0
 800a83e:	6021      	streq	r1, [r4, #0]
 800a840:	e7ed      	b.n	800a81e <_free_r+0x1e>
 800a842:	461a      	mov	r2, r3
 800a844:	685b      	ldr	r3, [r3, #4]
 800a846:	b10b      	cbz	r3, 800a84c <_free_r+0x4c>
 800a848:	42a3      	cmp	r3, r4
 800a84a:	d9fa      	bls.n	800a842 <_free_r+0x42>
 800a84c:	6811      	ldr	r1, [r2, #0]
 800a84e:	1850      	adds	r0, r2, r1
 800a850:	42a0      	cmp	r0, r4
 800a852:	d10b      	bne.n	800a86c <_free_r+0x6c>
 800a854:	6820      	ldr	r0, [r4, #0]
 800a856:	4401      	add	r1, r0
 800a858:	1850      	adds	r0, r2, r1
 800a85a:	6011      	str	r1, [r2, #0]
 800a85c:	4283      	cmp	r3, r0
 800a85e:	d1e0      	bne.n	800a822 <_free_r+0x22>
 800a860:	6818      	ldr	r0, [r3, #0]
 800a862:	685b      	ldr	r3, [r3, #4]
 800a864:	4408      	add	r0, r1
 800a866:	6053      	str	r3, [r2, #4]
 800a868:	6010      	str	r0, [r2, #0]
 800a86a:	e7da      	b.n	800a822 <_free_r+0x22>
 800a86c:	d902      	bls.n	800a874 <_free_r+0x74>
 800a86e:	230c      	movs	r3, #12
 800a870:	602b      	str	r3, [r5, #0]
 800a872:	e7d6      	b.n	800a822 <_free_r+0x22>
 800a874:	6820      	ldr	r0, [r4, #0]
 800a876:	1821      	adds	r1, r4, r0
 800a878:	428b      	cmp	r3, r1
 800a87a:	bf02      	ittt	eq
 800a87c:	6819      	ldreq	r1, [r3, #0]
 800a87e:	685b      	ldreq	r3, [r3, #4]
 800a880:	1809      	addeq	r1, r1, r0
 800a882:	6063      	str	r3, [r4, #4]
 800a884:	bf08      	it	eq
 800a886:	6021      	streq	r1, [r4, #0]
 800a888:	6054      	str	r4, [r2, #4]
 800a88a:	e7ca      	b.n	800a822 <_free_r+0x22>
 800a88c:	bd38      	pop	{r3, r4, r5, pc}
 800a88e:	bf00      	nop
 800a890:	20000ad0 	.word	0x20000ad0

0800a894 <sbrk_aligned>:
 800a894:	b570      	push	{r4, r5, r6, lr}
 800a896:	4e0f      	ldr	r6, [pc, #60]	@ (800a8d4 <sbrk_aligned+0x40>)
 800a898:	460c      	mov	r4, r1
 800a89a:	4605      	mov	r5, r0
 800a89c:	6831      	ldr	r1, [r6, #0]
 800a89e:	b911      	cbnz	r1, 800a8a6 <sbrk_aligned+0x12>
 800a8a0:	f000 fba8 	bl	800aff4 <_sbrk_r>
 800a8a4:	6030      	str	r0, [r6, #0]
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	4628      	mov	r0, r5
 800a8aa:	f000 fba3 	bl	800aff4 <_sbrk_r>
 800a8ae:	1c43      	adds	r3, r0, #1
 800a8b0:	d103      	bne.n	800a8ba <sbrk_aligned+0x26>
 800a8b2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a8b6:	4620      	mov	r0, r4
 800a8b8:	bd70      	pop	{r4, r5, r6, pc}
 800a8ba:	1cc4      	adds	r4, r0, #3
 800a8bc:	f024 0403 	bic.w	r4, r4, #3
 800a8c0:	42a0      	cmp	r0, r4
 800a8c2:	d0f8      	beq.n	800a8b6 <sbrk_aligned+0x22>
 800a8c4:	1a21      	subs	r1, r4, r0
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	f000 fb94 	bl	800aff4 <_sbrk_r>
 800a8cc:	3001      	adds	r0, #1
 800a8ce:	d1f2      	bne.n	800a8b6 <sbrk_aligned+0x22>
 800a8d0:	e7ef      	b.n	800a8b2 <sbrk_aligned+0x1e>
 800a8d2:	bf00      	nop
 800a8d4:	20000acc 	.word	0x20000acc

0800a8d8 <_malloc_r>:
 800a8d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8dc:	1ccd      	adds	r5, r1, #3
 800a8de:	4606      	mov	r6, r0
 800a8e0:	f025 0503 	bic.w	r5, r5, #3
 800a8e4:	3508      	adds	r5, #8
 800a8e6:	2d0c      	cmp	r5, #12
 800a8e8:	bf38      	it	cc
 800a8ea:	250c      	movcc	r5, #12
 800a8ec:	2d00      	cmp	r5, #0
 800a8ee:	db01      	blt.n	800a8f4 <_malloc_r+0x1c>
 800a8f0:	42a9      	cmp	r1, r5
 800a8f2:	d904      	bls.n	800a8fe <_malloc_r+0x26>
 800a8f4:	230c      	movs	r3, #12
 800a8f6:	6033      	str	r3, [r6, #0]
 800a8f8:	2000      	movs	r0, #0
 800a8fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a9d4 <_malloc_r+0xfc>
 800a902:	f000 f869 	bl	800a9d8 <__malloc_lock>
 800a906:	f8d8 3000 	ldr.w	r3, [r8]
 800a90a:	461c      	mov	r4, r3
 800a90c:	bb44      	cbnz	r4, 800a960 <_malloc_r+0x88>
 800a90e:	4629      	mov	r1, r5
 800a910:	4630      	mov	r0, r6
 800a912:	f7ff ffbf 	bl	800a894 <sbrk_aligned>
 800a916:	1c43      	adds	r3, r0, #1
 800a918:	4604      	mov	r4, r0
 800a91a:	d158      	bne.n	800a9ce <_malloc_r+0xf6>
 800a91c:	f8d8 4000 	ldr.w	r4, [r8]
 800a920:	4627      	mov	r7, r4
 800a922:	2f00      	cmp	r7, #0
 800a924:	d143      	bne.n	800a9ae <_malloc_r+0xd6>
 800a926:	2c00      	cmp	r4, #0
 800a928:	d04b      	beq.n	800a9c2 <_malloc_r+0xea>
 800a92a:	6823      	ldr	r3, [r4, #0]
 800a92c:	4639      	mov	r1, r7
 800a92e:	4630      	mov	r0, r6
 800a930:	eb04 0903 	add.w	r9, r4, r3
 800a934:	f000 fb5e 	bl	800aff4 <_sbrk_r>
 800a938:	4581      	cmp	r9, r0
 800a93a:	d142      	bne.n	800a9c2 <_malloc_r+0xea>
 800a93c:	6821      	ldr	r1, [r4, #0]
 800a93e:	4630      	mov	r0, r6
 800a940:	1a6d      	subs	r5, r5, r1
 800a942:	4629      	mov	r1, r5
 800a944:	f7ff ffa6 	bl	800a894 <sbrk_aligned>
 800a948:	3001      	adds	r0, #1
 800a94a:	d03a      	beq.n	800a9c2 <_malloc_r+0xea>
 800a94c:	6823      	ldr	r3, [r4, #0]
 800a94e:	442b      	add	r3, r5
 800a950:	6023      	str	r3, [r4, #0]
 800a952:	f8d8 3000 	ldr.w	r3, [r8]
 800a956:	685a      	ldr	r2, [r3, #4]
 800a958:	bb62      	cbnz	r2, 800a9b4 <_malloc_r+0xdc>
 800a95a:	f8c8 7000 	str.w	r7, [r8]
 800a95e:	e00f      	b.n	800a980 <_malloc_r+0xa8>
 800a960:	6822      	ldr	r2, [r4, #0]
 800a962:	1b52      	subs	r2, r2, r5
 800a964:	d420      	bmi.n	800a9a8 <_malloc_r+0xd0>
 800a966:	2a0b      	cmp	r2, #11
 800a968:	d917      	bls.n	800a99a <_malloc_r+0xc2>
 800a96a:	1961      	adds	r1, r4, r5
 800a96c:	42a3      	cmp	r3, r4
 800a96e:	6025      	str	r5, [r4, #0]
 800a970:	bf18      	it	ne
 800a972:	6059      	strne	r1, [r3, #4]
 800a974:	6863      	ldr	r3, [r4, #4]
 800a976:	bf08      	it	eq
 800a978:	f8c8 1000 	streq.w	r1, [r8]
 800a97c:	5162      	str	r2, [r4, r5]
 800a97e:	604b      	str	r3, [r1, #4]
 800a980:	4630      	mov	r0, r6
 800a982:	f000 f82f 	bl	800a9e4 <__malloc_unlock>
 800a986:	f104 000b 	add.w	r0, r4, #11
 800a98a:	1d23      	adds	r3, r4, #4
 800a98c:	f020 0007 	bic.w	r0, r0, #7
 800a990:	1ac2      	subs	r2, r0, r3
 800a992:	bf1c      	itt	ne
 800a994:	1a1b      	subne	r3, r3, r0
 800a996:	50a3      	strne	r3, [r4, r2]
 800a998:	e7af      	b.n	800a8fa <_malloc_r+0x22>
 800a99a:	6862      	ldr	r2, [r4, #4]
 800a99c:	42a3      	cmp	r3, r4
 800a99e:	bf0c      	ite	eq
 800a9a0:	f8c8 2000 	streq.w	r2, [r8]
 800a9a4:	605a      	strne	r2, [r3, #4]
 800a9a6:	e7eb      	b.n	800a980 <_malloc_r+0xa8>
 800a9a8:	4623      	mov	r3, r4
 800a9aa:	6864      	ldr	r4, [r4, #4]
 800a9ac:	e7ae      	b.n	800a90c <_malloc_r+0x34>
 800a9ae:	463c      	mov	r4, r7
 800a9b0:	687f      	ldr	r7, [r7, #4]
 800a9b2:	e7b6      	b.n	800a922 <_malloc_r+0x4a>
 800a9b4:	461a      	mov	r2, r3
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	42a3      	cmp	r3, r4
 800a9ba:	d1fb      	bne.n	800a9b4 <_malloc_r+0xdc>
 800a9bc:	2300      	movs	r3, #0
 800a9be:	6053      	str	r3, [r2, #4]
 800a9c0:	e7de      	b.n	800a980 <_malloc_r+0xa8>
 800a9c2:	230c      	movs	r3, #12
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	6033      	str	r3, [r6, #0]
 800a9c8:	f000 f80c 	bl	800a9e4 <__malloc_unlock>
 800a9cc:	e794      	b.n	800a8f8 <_malloc_r+0x20>
 800a9ce:	6005      	str	r5, [r0, #0]
 800a9d0:	e7d6      	b.n	800a980 <_malloc_r+0xa8>
 800a9d2:	bf00      	nop
 800a9d4:	20000ad0 	.word	0x20000ad0

0800a9d8 <__malloc_lock>:
 800a9d8:	4801      	ldr	r0, [pc, #4]	@ (800a9e0 <__malloc_lock+0x8>)
 800a9da:	f7ff bf0f 	b.w	800a7fc <__retarget_lock_acquire_recursive>
 800a9de:	bf00      	nop
 800a9e0:	20000ac8 	.word	0x20000ac8

0800a9e4 <__malloc_unlock>:
 800a9e4:	4801      	ldr	r0, [pc, #4]	@ (800a9ec <__malloc_unlock+0x8>)
 800a9e6:	f7ff bf0a 	b.w	800a7fe <__retarget_lock_release_recursive>
 800a9ea:	bf00      	nop
 800a9ec:	20000ac8 	.word	0x20000ac8

0800a9f0 <__ssputs_r>:
 800a9f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9f4:	461f      	mov	r7, r3
 800a9f6:	688e      	ldr	r6, [r1, #8]
 800a9f8:	4682      	mov	sl, r0
 800a9fa:	460c      	mov	r4, r1
 800a9fc:	42be      	cmp	r6, r7
 800a9fe:	4690      	mov	r8, r2
 800aa00:	680b      	ldr	r3, [r1, #0]
 800aa02:	d82d      	bhi.n	800aa60 <__ssputs_r+0x70>
 800aa04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa0c:	d026      	beq.n	800aa5c <__ssputs_r+0x6c>
 800aa0e:	6965      	ldr	r5, [r4, #20]
 800aa10:	6909      	ldr	r1, [r1, #16]
 800aa12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa16:	eba3 0901 	sub.w	r9, r3, r1
 800aa1a:	1c7b      	adds	r3, r7, #1
 800aa1c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa20:	444b      	add	r3, r9
 800aa22:	106d      	asrs	r5, r5, #1
 800aa24:	429d      	cmp	r5, r3
 800aa26:	bf38      	it	cc
 800aa28:	461d      	movcc	r5, r3
 800aa2a:	0553      	lsls	r3, r2, #21
 800aa2c:	d527      	bpl.n	800aa7e <__ssputs_r+0x8e>
 800aa2e:	4629      	mov	r1, r5
 800aa30:	f7ff ff52 	bl	800a8d8 <_malloc_r>
 800aa34:	4606      	mov	r6, r0
 800aa36:	b360      	cbz	r0, 800aa92 <__ssputs_r+0xa2>
 800aa38:	464a      	mov	r2, r9
 800aa3a:	6921      	ldr	r1, [r4, #16]
 800aa3c:	f000 faf8 	bl	800b030 <memcpy>
 800aa40:	89a3      	ldrh	r3, [r4, #12]
 800aa42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aa46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa4a:	81a3      	strh	r3, [r4, #12]
 800aa4c:	6126      	str	r6, [r4, #16]
 800aa4e:	444e      	add	r6, r9
 800aa50:	6165      	str	r5, [r4, #20]
 800aa52:	eba5 0509 	sub.w	r5, r5, r9
 800aa56:	6026      	str	r6, [r4, #0]
 800aa58:	463e      	mov	r6, r7
 800aa5a:	60a5      	str	r5, [r4, #8]
 800aa5c:	42be      	cmp	r6, r7
 800aa5e:	d900      	bls.n	800aa62 <__ssputs_r+0x72>
 800aa60:	463e      	mov	r6, r7
 800aa62:	4632      	mov	r2, r6
 800aa64:	4641      	mov	r1, r8
 800aa66:	6820      	ldr	r0, [r4, #0]
 800aa68:	f000 faaa 	bl	800afc0 <memmove>
 800aa6c:	68a3      	ldr	r3, [r4, #8]
 800aa6e:	2000      	movs	r0, #0
 800aa70:	1b9b      	subs	r3, r3, r6
 800aa72:	60a3      	str	r3, [r4, #8]
 800aa74:	6823      	ldr	r3, [r4, #0]
 800aa76:	4433      	add	r3, r6
 800aa78:	6023      	str	r3, [r4, #0]
 800aa7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa7e:	462a      	mov	r2, r5
 800aa80:	f000 fae3 	bl	800b04a <_realloc_r>
 800aa84:	4606      	mov	r6, r0
 800aa86:	2800      	cmp	r0, #0
 800aa88:	d1e0      	bne.n	800aa4c <__ssputs_r+0x5c>
 800aa8a:	6921      	ldr	r1, [r4, #16]
 800aa8c:	4650      	mov	r0, sl
 800aa8e:	f7ff feb7 	bl	800a800 <_free_r>
 800aa92:	230c      	movs	r3, #12
 800aa94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aa98:	f8ca 3000 	str.w	r3, [sl]
 800aa9c:	89a3      	ldrh	r3, [r4, #12]
 800aa9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aaa2:	81a3      	strh	r3, [r4, #12]
 800aaa4:	e7e9      	b.n	800aa7a <__ssputs_r+0x8a>
	...

0800aaa8 <_svfiprintf_r>:
 800aaa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaac:	4698      	mov	r8, r3
 800aaae:	898b      	ldrh	r3, [r1, #12]
 800aab0:	b09d      	sub	sp, #116	@ 0x74
 800aab2:	4607      	mov	r7, r0
 800aab4:	061b      	lsls	r3, r3, #24
 800aab6:	460d      	mov	r5, r1
 800aab8:	4614      	mov	r4, r2
 800aaba:	d510      	bpl.n	800aade <_svfiprintf_r+0x36>
 800aabc:	690b      	ldr	r3, [r1, #16]
 800aabe:	b973      	cbnz	r3, 800aade <_svfiprintf_r+0x36>
 800aac0:	2140      	movs	r1, #64	@ 0x40
 800aac2:	f7ff ff09 	bl	800a8d8 <_malloc_r>
 800aac6:	6028      	str	r0, [r5, #0]
 800aac8:	6128      	str	r0, [r5, #16]
 800aaca:	b930      	cbnz	r0, 800aada <_svfiprintf_r+0x32>
 800aacc:	230c      	movs	r3, #12
 800aace:	603b      	str	r3, [r7, #0]
 800aad0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aad4:	b01d      	add	sp, #116	@ 0x74
 800aad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aada:	2340      	movs	r3, #64	@ 0x40
 800aadc:	616b      	str	r3, [r5, #20]
 800aade:	2300      	movs	r3, #0
 800aae0:	f8cd 800c 	str.w	r8, [sp, #12]
 800aae4:	f04f 0901 	mov.w	r9, #1
 800aae8:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 800ac8c <_svfiprintf_r+0x1e4>
 800aaec:	9309      	str	r3, [sp, #36]	@ 0x24
 800aaee:	2320      	movs	r3, #32
 800aaf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aaf4:	2330      	movs	r3, #48	@ 0x30
 800aaf6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800aafa:	4623      	mov	r3, r4
 800aafc:	469a      	mov	sl, r3
 800aafe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab02:	b10a      	cbz	r2, 800ab08 <_svfiprintf_r+0x60>
 800ab04:	2a25      	cmp	r2, #37	@ 0x25
 800ab06:	d1f9      	bne.n	800aafc <_svfiprintf_r+0x54>
 800ab08:	ebba 0b04 	subs.w	fp, sl, r4
 800ab0c:	d00b      	beq.n	800ab26 <_svfiprintf_r+0x7e>
 800ab0e:	465b      	mov	r3, fp
 800ab10:	4622      	mov	r2, r4
 800ab12:	4629      	mov	r1, r5
 800ab14:	4638      	mov	r0, r7
 800ab16:	f7ff ff6b 	bl	800a9f0 <__ssputs_r>
 800ab1a:	3001      	adds	r0, #1
 800ab1c:	f000 80a7 	beq.w	800ac6e <_svfiprintf_r+0x1c6>
 800ab20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab22:	445a      	add	r2, fp
 800ab24:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab26:	f89a 3000 	ldrb.w	r3, [sl]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	f000 809f 	beq.w	800ac6e <_svfiprintf_r+0x1c6>
 800ab30:	2300      	movs	r3, #0
 800ab32:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ab36:	f10a 0a01 	add.w	sl, sl, #1
 800ab3a:	9304      	str	r3, [sp, #16]
 800ab3c:	9307      	str	r3, [sp, #28]
 800ab3e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ab42:	931a      	str	r3, [sp, #104]	@ 0x68
 800ab44:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ab48:	4654      	mov	r4, sl
 800ab4a:	2205      	movs	r2, #5
 800ab4c:	484f      	ldr	r0, [pc, #316]	@ (800ac8c <_svfiprintf_r+0x1e4>)
 800ab4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab52:	f000 fa5f 	bl	800b014 <memchr>
 800ab56:	9a04      	ldr	r2, [sp, #16]
 800ab58:	b9d8      	cbnz	r0, 800ab92 <_svfiprintf_r+0xea>
 800ab5a:	06d0      	lsls	r0, r2, #27
 800ab5c:	bf44      	itt	mi
 800ab5e:	2320      	movmi	r3, #32
 800ab60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab64:	0711      	lsls	r1, r2, #28
 800ab66:	bf44      	itt	mi
 800ab68:	232b      	movmi	r3, #43	@ 0x2b
 800ab6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ab6e:	f89a 3000 	ldrb.w	r3, [sl]
 800ab72:	2b2a      	cmp	r3, #42	@ 0x2a
 800ab74:	d015      	beq.n	800aba2 <_svfiprintf_r+0xfa>
 800ab76:	9a07      	ldr	r2, [sp, #28]
 800ab78:	4654      	mov	r4, sl
 800ab7a:	2000      	movs	r0, #0
 800ab7c:	f04f 0c0a 	mov.w	ip, #10
 800ab80:	4621      	mov	r1, r4
 800ab82:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab86:	3b30      	subs	r3, #48	@ 0x30
 800ab88:	2b09      	cmp	r3, #9
 800ab8a:	d94b      	bls.n	800ac24 <_svfiprintf_r+0x17c>
 800ab8c:	b1b0      	cbz	r0, 800abbc <_svfiprintf_r+0x114>
 800ab8e:	9207      	str	r2, [sp, #28]
 800ab90:	e014      	b.n	800abbc <_svfiprintf_r+0x114>
 800ab92:	eba0 0308 	sub.w	r3, r0, r8
 800ab96:	46a2      	mov	sl, r4
 800ab98:	fa09 f303 	lsl.w	r3, r9, r3
 800ab9c:	4313      	orrs	r3, r2
 800ab9e:	9304      	str	r3, [sp, #16]
 800aba0:	e7d2      	b.n	800ab48 <_svfiprintf_r+0xa0>
 800aba2:	9b03      	ldr	r3, [sp, #12]
 800aba4:	1d19      	adds	r1, r3, #4
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	9103      	str	r1, [sp, #12]
 800abac:	bfbb      	ittet	lt
 800abae:	425b      	neglt	r3, r3
 800abb0:	f042 0202 	orrlt.w	r2, r2, #2
 800abb4:	9307      	strge	r3, [sp, #28]
 800abb6:	9307      	strlt	r3, [sp, #28]
 800abb8:	bfb8      	it	lt
 800abba:	9204      	strlt	r2, [sp, #16]
 800abbc:	7823      	ldrb	r3, [r4, #0]
 800abbe:	2b2e      	cmp	r3, #46	@ 0x2e
 800abc0:	d10a      	bne.n	800abd8 <_svfiprintf_r+0x130>
 800abc2:	7863      	ldrb	r3, [r4, #1]
 800abc4:	2b2a      	cmp	r3, #42	@ 0x2a
 800abc6:	d132      	bne.n	800ac2e <_svfiprintf_r+0x186>
 800abc8:	9b03      	ldr	r3, [sp, #12]
 800abca:	3402      	adds	r4, #2
 800abcc:	1d1a      	adds	r2, r3, #4
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800abd4:	9203      	str	r2, [sp, #12]
 800abd6:	9305      	str	r3, [sp, #20]
 800abd8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ac9c <_svfiprintf_r+0x1f4>
 800abdc:	2203      	movs	r2, #3
 800abde:	7821      	ldrb	r1, [r4, #0]
 800abe0:	4650      	mov	r0, sl
 800abe2:	f000 fa17 	bl	800b014 <memchr>
 800abe6:	b138      	cbz	r0, 800abf8 <_svfiprintf_r+0x150>
 800abe8:	eba0 000a 	sub.w	r0, r0, sl
 800abec:	2240      	movs	r2, #64	@ 0x40
 800abee:	9b04      	ldr	r3, [sp, #16]
 800abf0:	3401      	adds	r4, #1
 800abf2:	4082      	lsls	r2, r0
 800abf4:	4313      	orrs	r3, r2
 800abf6:	9304      	str	r3, [sp, #16]
 800abf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abfc:	2206      	movs	r2, #6
 800abfe:	4824      	ldr	r0, [pc, #144]	@ (800ac90 <_svfiprintf_r+0x1e8>)
 800ac00:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac04:	f000 fa06 	bl	800b014 <memchr>
 800ac08:	2800      	cmp	r0, #0
 800ac0a:	d036      	beq.n	800ac7a <_svfiprintf_r+0x1d2>
 800ac0c:	4b21      	ldr	r3, [pc, #132]	@ (800ac94 <_svfiprintf_r+0x1ec>)
 800ac0e:	bb1b      	cbnz	r3, 800ac58 <_svfiprintf_r+0x1b0>
 800ac10:	9b03      	ldr	r3, [sp, #12]
 800ac12:	3307      	adds	r3, #7
 800ac14:	f023 0307 	bic.w	r3, r3, #7
 800ac18:	3308      	adds	r3, #8
 800ac1a:	9303      	str	r3, [sp, #12]
 800ac1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac1e:	4433      	add	r3, r6
 800ac20:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac22:	e76a      	b.n	800aafa <_svfiprintf_r+0x52>
 800ac24:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac28:	460c      	mov	r4, r1
 800ac2a:	2001      	movs	r0, #1
 800ac2c:	e7a8      	b.n	800ab80 <_svfiprintf_r+0xd8>
 800ac2e:	2300      	movs	r3, #0
 800ac30:	3401      	adds	r4, #1
 800ac32:	f04f 0c0a 	mov.w	ip, #10
 800ac36:	4619      	mov	r1, r3
 800ac38:	9305      	str	r3, [sp, #20]
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ac40:	3a30      	subs	r2, #48	@ 0x30
 800ac42:	2a09      	cmp	r2, #9
 800ac44:	d903      	bls.n	800ac4e <_svfiprintf_r+0x1a6>
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d0c6      	beq.n	800abd8 <_svfiprintf_r+0x130>
 800ac4a:	9105      	str	r1, [sp, #20]
 800ac4c:	e7c4      	b.n	800abd8 <_svfiprintf_r+0x130>
 800ac4e:	fb0c 2101 	mla	r1, ip, r1, r2
 800ac52:	4604      	mov	r4, r0
 800ac54:	2301      	movs	r3, #1
 800ac56:	e7f0      	b.n	800ac3a <_svfiprintf_r+0x192>
 800ac58:	ab03      	add	r3, sp, #12
 800ac5a:	462a      	mov	r2, r5
 800ac5c:	a904      	add	r1, sp, #16
 800ac5e:	4638      	mov	r0, r7
 800ac60:	9300      	str	r3, [sp, #0]
 800ac62:	4b0d      	ldr	r3, [pc, #52]	@ (800ac98 <_svfiprintf_r+0x1f0>)
 800ac64:	f3af 8000 	nop.w
 800ac68:	1c42      	adds	r2, r0, #1
 800ac6a:	4606      	mov	r6, r0
 800ac6c:	d1d6      	bne.n	800ac1c <_svfiprintf_r+0x174>
 800ac6e:	89ab      	ldrh	r3, [r5, #12]
 800ac70:	065b      	lsls	r3, r3, #25
 800ac72:	f53f af2d 	bmi.w	800aad0 <_svfiprintf_r+0x28>
 800ac76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ac78:	e72c      	b.n	800aad4 <_svfiprintf_r+0x2c>
 800ac7a:	ab03      	add	r3, sp, #12
 800ac7c:	462a      	mov	r2, r5
 800ac7e:	a904      	add	r1, sp, #16
 800ac80:	4638      	mov	r0, r7
 800ac82:	9300      	str	r3, [sp, #0]
 800ac84:	4b04      	ldr	r3, [pc, #16]	@ (800ac98 <_svfiprintf_r+0x1f0>)
 800ac86:	f000 f87d 	bl	800ad84 <_printf_i>
 800ac8a:	e7ed      	b.n	800ac68 <_svfiprintf_r+0x1c0>
 800ac8c:	0800b3d9 	.word	0x0800b3d9
 800ac90:	0800b3e3 	.word	0x0800b3e3
 800ac94:	00000000 	.word	0x00000000
 800ac98:	0800a9f1 	.word	0x0800a9f1
 800ac9c:	0800b3df 	.word	0x0800b3df

0800aca0 <_printf_common>:
 800aca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aca4:	4616      	mov	r6, r2
 800aca6:	4698      	mov	r8, r3
 800aca8:	688a      	ldr	r2, [r1, #8]
 800acaa:	4607      	mov	r7, r0
 800acac:	690b      	ldr	r3, [r1, #16]
 800acae:	460c      	mov	r4, r1
 800acb0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800acb4:	4293      	cmp	r3, r2
 800acb6:	bfb8      	it	lt
 800acb8:	4613      	movlt	r3, r2
 800acba:	6033      	str	r3, [r6, #0]
 800acbc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800acc0:	b10a      	cbz	r2, 800acc6 <_printf_common+0x26>
 800acc2:	3301      	adds	r3, #1
 800acc4:	6033      	str	r3, [r6, #0]
 800acc6:	6823      	ldr	r3, [r4, #0]
 800acc8:	0699      	lsls	r1, r3, #26
 800acca:	bf42      	ittt	mi
 800accc:	6833      	ldrmi	r3, [r6, #0]
 800acce:	3302      	addmi	r3, #2
 800acd0:	6033      	strmi	r3, [r6, #0]
 800acd2:	6825      	ldr	r5, [r4, #0]
 800acd4:	f015 0506 	ands.w	r5, r5, #6
 800acd8:	d106      	bne.n	800ace8 <_printf_common+0x48>
 800acda:	f104 0a19 	add.w	sl, r4, #25
 800acde:	68e3      	ldr	r3, [r4, #12]
 800ace0:	6832      	ldr	r2, [r6, #0]
 800ace2:	1a9b      	subs	r3, r3, r2
 800ace4:	42ab      	cmp	r3, r5
 800ace6:	dc2b      	bgt.n	800ad40 <_printf_common+0xa0>
 800ace8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800acec:	6822      	ldr	r2, [r4, #0]
 800acee:	3b00      	subs	r3, #0
 800acf0:	bf18      	it	ne
 800acf2:	2301      	movne	r3, #1
 800acf4:	0692      	lsls	r2, r2, #26
 800acf6:	d430      	bmi.n	800ad5a <_printf_common+0xba>
 800acf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800acfc:	4641      	mov	r1, r8
 800acfe:	4638      	mov	r0, r7
 800ad00:	47c8      	blx	r9
 800ad02:	3001      	adds	r0, #1
 800ad04:	d023      	beq.n	800ad4e <_printf_common+0xae>
 800ad06:	6823      	ldr	r3, [r4, #0]
 800ad08:	341a      	adds	r4, #26
 800ad0a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800ad0e:	f003 0306 	and.w	r3, r3, #6
 800ad12:	2b04      	cmp	r3, #4
 800ad14:	bf0a      	itet	eq
 800ad16:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800ad1a:	2500      	movne	r5, #0
 800ad1c:	6833      	ldreq	r3, [r6, #0]
 800ad1e:	f04f 0600 	mov.w	r6, #0
 800ad22:	bf08      	it	eq
 800ad24:	1aed      	subeq	r5, r5, r3
 800ad26:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ad2a:	bf08      	it	eq
 800ad2c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ad30:	4293      	cmp	r3, r2
 800ad32:	bfc4      	itt	gt
 800ad34:	1a9b      	subgt	r3, r3, r2
 800ad36:	18ed      	addgt	r5, r5, r3
 800ad38:	42b5      	cmp	r5, r6
 800ad3a:	d11a      	bne.n	800ad72 <_printf_common+0xd2>
 800ad3c:	2000      	movs	r0, #0
 800ad3e:	e008      	b.n	800ad52 <_printf_common+0xb2>
 800ad40:	2301      	movs	r3, #1
 800ad42:	4652      	mov	r2, sl
 800ad44:	4641      	mov	r1, r8
 800ad46:	4638      	mov	r0, r7
 800ad48:	47c8      	blx	r9
 800ad4a:	3001      	adds	r0, #1
 800ad4c:	d103      	bne.n	800ad56 <_printf_common+0xb6>
 800ad4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad56:	3501      	adds	r5, #1
 800ad58:	e7c1      	b.n	800acde <_printf_common+0x3e>
 800ad5a:	18e1      	adds	r1, r4, r3
 800ad5c:	1c5a      	adds	r2, r3, #1
 800ad5e:	2030      	movs	r0, #48	@ 0x30
 800ad60:	3302      	adds	r3, #2
 800ad62:	4422      	add	r2, r4
 800ad64:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800ad68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800ad6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ad70:	e7c2      	b.n	800acf8 <_printf_common+0x58>
 800ad72:	2301      	movs	r3, #1
 800ad74:	4622      	mov	r2, r4
 800ad76:	4641      	mov	r1, r8
 800ad78:	4638      	mov	r0, r7
 800ad7a:	47c8      	blx	r9
 800ad7c:	3001      	adds	r0, #1
 800ad7e:	d0e6      	beq.n	800ad4e <_printf_common+0xae>
 800ad80:	3601      	adds	r6, #1
 800ad82:	e7d9      	b.n	800ad38 <_printf_common+0x98>

0800ad84 <_printf_i>:
 800ad84:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ad88:	7e0f      	ldrb	r7, [r1, #24]
 800ad8a:	4691      	mov	r9, r2
 800ad8c:	4680      	mov	r8, r0
 800ad8e:	460c      	mov	r4, r1
 800ad90:	2f78      	cmp	r7, #120	@ 0x78
 800ad92:	469a      	mov	sl, r3
 800ad94:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ad96:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ad9a:	d807      	bhi.n	800adac <_printf_i+0x28>
 800ad9c:	2f62      	cmp	r7, #98	@ 0x62
 800ad9e:	d80a      	bhi.n	800adb6 <_printf_i+0x32>
 800ada0:	2f00      	cmp	r7, #0
 800ada2:	f000 80d1 	beq.w	800af48 <_printf_i+0x1c4>
 800ada6:	2f58      	cmp	r7, #88	@ 0x58
 800ada8:	f000 80b8 	beq.w	800af1c <_printf_i+0x198>
 800adac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800adb0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800adb4:	e03a      	b.n	800ae2c <_printf_i+0xa8>
 800adb6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800adba:	2b15      	cmp	r3, #21
 800adbc:	d8f6      	bhi.n	800adac <_printf_i+0x28>
 800adbe:	a101      	add	r1, pc, #4	@ (adr r1, 800adc4 <_printf_i+0x40>)
 800adc0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800adc4:	0800ae1d 	.word	0x0800ae1d
 800adc8:	0800ae31 	.word	0x0800ae31
 800adcc:	0800adad 	.word	0x0800adad
 800add0:	0800adad 	.word	0x0800adad
 800add4:	0800adad 	.word	0x0800adad
 800add8:	0800adad 	.word	0x0800adad
 800addc:	0800ae31 	.word	0x0800ae31
 800ade0:	0800adad 	.word	0x0800adad
 800ade4:	0800adad 	.word	0x0800adad
 800ade8:	0800adad 	.word	0x0800adad
 800adec:	0800adad 	.word	0x0800adad
 800adf0:	0800af2f 	.word	0x0800af2f
 800adf4:	0800ae5b 	.word	0x0800ae5b
 800adf8:	0800aee9 	.word	0x0800aee9
 800adfc:	0800adad 	.word	0x0800adad
 800ae00:	0800adad 	.word	0x0800adad
 800ae04:	0800af51 	.word	0x0800af51
 800ae08:	0800adad 	.word	0x0800adad
 800ae0c:	0800ae5b 	.word	0x0800ae5b
 800ae10:	0800adad 	.word	0x0800adad
 800ae14:	0800adad 	.word	0x0800adad
 800ae18:	0800aef1 	.word	0x0800aef1
 800ae1c:	6833      	ldr	r3, [r6, #0]
 800ae1e:	1d1a      	adds	r2, r3, #4
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	6032      	str	r2, [r6, #0]
 800ae24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae28:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae2c:	2301      	movs	r3, #1
 800ae2e:	e09c      	b.n	800af6a <_printf_i+0x1e6>
 800ae30:	6833      	ldr	r3, [r6, #0]
 800ae32:	6820      	ldr	r0, [r4, #0]
 800ae34:	1d19      	adds	r1, r3, #4
 800ae36:	6031      	str	r1, [r6, #0]
 800ae38:	0606      	lsls	r6, r0, #24
 800ae3a:	d501      	bpl.n	800ae40 <_printf_i+0xbc>
 800ae3c:	681d      	ldr	r5, [r3, #0]
 800ae3e:	e003      	b.n	800ae48 <_printf_i+0xc4>
 800ae40:	0645      	lsls	r5, r0, #25
 800ae42:	d5fb      	bpl.n	800ae3c <_printf_i+0xb8>
 800ae44:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ae48:	2d00      	cmp	r5, #0
 800ae4a:	da03      	bge.n	800ae54 <_printf_i+0xd0>
 800ae4c:	232d      	movs	r3, #45	@ 0x2d
 800ae4e:	426d      	negs	r5, r5
 800ae50:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae54:	4858      	ldr	r0, [pc, #352]	@ (800afb8 <_printf_i+0x234>)
 800ae56:	230a      	movs	r3, #10
 800ae58:	e011      	b.n	800ae7e <_printf_i+0xfa>
 800ae5a:	6821      	ldr	r1, [r4, #0]
 800ae5c:	6833      	ldr	r3, [r6, #0]
 800ae5e:	0608      	lsls	r0, r1, #24
 800ae60:	f853 5b04 	ldr.w	r5, [r3], #4
 800ae64:	d402      	bmi.n	800ae6c <_printf_i+0xe8>
 800ae66:	0649      	lsls	r1, r1, #25
 800ae68:	bf48      	it	mi
 800ae6a:	b2ad      	uxthmi	r5, r5
 800ae6c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ae6e:	6033      	str	r3, [r6, #0]
 800ae70:	4851      	ldr	r0, [pc, #324]	@ (800afb8 <_printf_i+0x234>)
 800ae72:	bf14      	ite	ne
 800ae74:	230a      	movne	r3, #10
 800ae76:	2308      	moveq	r3, #8
 800ae78:	2100      	movs	r1, #0
 800ae7a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ae7e:	6866      	ldr	r6, [r4, #4]
 800ae80:	2e00      	cmp	r6, #0
 800ae82:	60a6      	str	r6, [r4, #8]
 800ae84:	db05      	blt.n	800ae92 <_printf_i+0x10e>
 800ae86:	6821      	ldr	r1, [r4, #0]
 800ae88:	432e      	orrs	r6, r5
 800ae8a:	f021 0104 	bic.w	r1, r1, #4
 800ae8e:	6021      	str	r1, [r4, #0]
 800ae90:	d04b      	beq.n	800af2a <_printf_i+0x1a6>
 800ae92:	4616      	mov	r6, r2
 800ae94:	fbb5 f1f3 	udiv	r1, r5, r3
 800ae98:	fb03 5711 	mls	r7, r3, r1, r5
 800ae9c:	5dc7      	ldrb	r7, [r0, r7]
 800ae9e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800aea2:	462f      	mov	r7, r5
 800aea4:	460d      	mov	r5, r1
 800aea6:	42bb      	cmp	r3, r7
 800aea8:	d9f4      	bls.n	800ae94 <_printf_i+0x110>
 800aeaa:	2b08      	cmp	r3, #8
 800aeac:	d10b      	bne.n	800aec6 <_printf_i+0x142>
 800aeae:	6823      	ldr	r3, [r4, #0]
 800aeb0:	07df      	lsls	r7, r3, #31
 800aeb2:	d508      	bpl.n	800aec6 <_printf_i+0x142>
 800aeb4:	6923      	ldr	r3, [r4, #16]
 800aeb6:	6861      	ldr	r1, [r4, #4]
 800aeb8:	4299      	cmp	r1, r3
 800aeba:	bfde      	ittt	le
 800aebc:	2330      	movle	r3, #48	@ 0x30
 800aebe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800aec2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800aec6:	1b92      	subs	r2, r2, r6
 800aec8:	6122      	str	r2, [r4, #16]
 800aeca:	464b      	mov	r3, r9
 800aecc:	aa03      	add	r2, sp, #12
 800aece:	4621      	mov	r1, r4
 800aed0:	4640      	mov	r0, r8
 800aed2:	f8cd a000 	str.w	sl, [sp]
 800aed6:	f7ff fee3 	bl	800aca0 <_printf_common>
 800aeda:	3001      	adds	r0, #1
 800aedc:	d14a      	bne.n	800af74 <_printf_i+0x1f0>
 800aede:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800aee2:	b004      	add	sp, #16
 800aee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aee8:	6823      	ldr	r3, [r4, #0]
 800aeea:	f043 0320 	orr.w	r3, r3, #32
 800aeee:	6023      	str	r3, [r4, #0]
 800aef0:	2778      	movs	r7, #120	@ 0x78
 800aef2:	4832      	ldr	r0, [pc, #200]	@ (800afbc <_printf_i+0x238>)
 800aef4:	6823      	ldr	r3, [r4, #0]
 800aef6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800aefa:	061f      	lsls	r7, r3, #24
 800aefc:	6831      	ldr	r1, [r6, #0]
 800aefe:	f851 5b04 	ldr.w	r5, [r1], #4
 800af02:	d402      	bmi.n	800af0a <_printf_i+0x186>
 800af04:	065f      	lsls	r7, r3, #25
 800af06:	bf48      	it	mi
 800af08:	b2ad      	uxthmi	r5, r5
 800af0a:	6031      	str	r1, [r6, #0]
 800af0c:	07d9      	lsls	r1, r3, #31
 800af0e:	bf44      	itt	mi
 800af10:	f043 0320 	orrmi.w	r3, r3, #32
 800af14:	6023      	strmi	r3, [r4, #0]
 800af16:	b11d      	cbz	r5, 800af20 <_printf_i+0x19c>
 800af18:	2310      	movs	r3, #16
 800af1a:	e7ad      	b.n	800ae78 <_printf_i+0xf4>
 800af1c:	4826      	ldr	r0, [pc, #152]	@ (800afb8 <_printf_i+0x234>)
 800af1e:	e7e9      	b.n	800aef4 <_printf_i+0x170>
 800af20:	6823      	ldr	r3, [r4, #0]
 800af22:	f023 0320 	bic.w	r3, r3, #32
 800af26:	6023      	str	r3, [r4, #0]
 800af28:	e7f6      	b.n	800af18 <_printf_i+0x194>
 800af2a:	4616      	mov	r6, r2
 800af2c:	e7bd      	b.n	800aeaa <_printf_i+0x126>
 800af2e:	6833      	ldr	r3, [r6, #0]
 800af30:	6825      	ldr	r5, [r4, #0]
 800af32:	1d18      	adds	r0, r3, #4
 800af34:	6961      	ldr	r1, [r4, #20]
 800af36:	6030      	str	r0, [r6, #0]
 800af38:	062e      	lsls	r6, r5, #24
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	d501      	bpl.n	800af42 <_printf_i+0x1be>
 800af3e:	6019      	str	r1, [r3, #0]
 800af40:	e002      	b.n	800af48 <_printf_i+0x1c4>
 800af42:	0668      	lsls	r0, r5, #25
 800af44:	d5fb      	bpl.n	800af3e <_printf_i+0x1ba>
 800af46:	8019      	strh	r1, [r3, #0]
 800af48:	2300      	movs	r3, #0
 800af4a:	4616      	mov	r6, r2
 800af4c:	6123      	str	r3, [r4, #16]
 800af4e:	e7bc      	b.n	800aeca <_printf_i+0x146>
 800af50:	6833      	ldr	r3, [r6, #0]
 800af52:	2100      	movs	r1, #0
 800af54:	1d1a      	adds	r2, r3, #4
 800af56:	6032      	str	r2, [r6, #0]
 800af58:	681e      	ldr	r6, [r3, #0]
 800af5a:	6862      	ldr	r2, [r4, #4]
 800af5c:	4630      	mov	r0, r6
 800af5e:	f000 f859 	bl	800b014 <memchr>
 800af62:	b108      	cbz	r0, 800af68 <_printf_i+0x1e4>
 800af64:	1b80      	subs	r0, r0, r6
 800af66:	6060      	str	r0, [r4, #4]
 800af68:	6863      	ldr	r3, [r4, #4]
 800af6a:	6123      	str	r3, [r4, #16]
 800af6c:	2300      	movs	r3, #0
 800af6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af72:	e7aa      	b.n	800aeca <_printf_i+0x146>
 800af74:	6923      	ldr	r3, [r4, #16]
 800af76:	4632      	mov	r2, r6
 800af78:	4649      	mov	r1, r9
 800af7a:	4640      	mov	r0, r8
 800af7c:	47d0      	blx	sl
 800af7e:	3001      	adds	r0, #1
 800af80:	d0ad      	beq.n	800aede <_printf_i+0x15a>
 800af82:	6823      	ldr	r3, [r4, #0]
 800af84:	079b      	lsls	r3, r3, #30
 800af86:	d413      	bmi.n	800afb0 <_printf_i+0x22c>
 800af88:	68e0      	ldr	r0, [r4, #12]
 800af8a:	9b03      	ldr	r3, [sp, #12]
 800af8c:	4298      	cmp	r0, r3
 800af8e:	bfb8      	it	lt
 800af90:	4618      	movlt	r0, r3
 800af92:	e7a6      	b.n	800aee2 <_printf_i+0x15e>
 800af94:	2301      	movs	r3, #1
 800af96:	4632      	mov	r2, r6
 800af98:	4649      	mov	r1, r9
 800af9a:	4640      	mov	r0, r8
 800af9c:	47d0      	blx	sl
 800af9e:	3001      	adds	r0, #1
 800afa0:	d09d      	beq.n	800aede <_printf_i+0x15a>
 800afa2:	3501      	adds	r5, #1
 800afa4:	68e3      	ldr	r3, [r4, #12]
 800afa6:	9903      	ldr	r1, [sp, #12]
 800afa8:	1a5b      	subs	r3, r3, r1
 800afaa:	42ab      	cmp	r3, r5
 800afac:	dcf2      	bgt.n	800af94 <_printf_i+0x210>
 800afae:	e7eb      	b.n	800af88 <_printf_i+0x204>
 800afb0:	2500      	movs	r5, #0
 800afb2:	f104 0619 	add.w	r6, r4, #25
 800afb6:	e7f5      	b.n	800afa4 <_printf_i+0x220>
 800afb8:	0800b3ea 	.word	0x0800b3ea
 800afbc:	0800b3fb 	.word	0x0800b3fb

0800afc0 <memmove>:
 800afc0:	4288      	cmp	r0, r1
 800afc2:	b510      	push	{r4, lr}
 800afc4:	eb01 0402 	add.w	r4, r1, r2
 800afc8:	d902      	bls.n	800afd0 <memmove+0x10>
 800afca:	4284      	cmp	r4, r0
 800afcc:	4623      	mov	r3, r4
 800afce:	d807      	bhi.n	800afe0 <memmove+0x20>
 800afd0:	1e43      	subs	r3, r0, #1
 800afd2:	42a1      	cmp	r1, r4
 800afd4:	d008      	beq.n	800afe8 <memmove+0x28>
 800afd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800afda:	f803 2f01 	strb.w	r2, [r3, #1]!
 800afde:	e7f8      	b.n	800afd2 <memmove+0x12>
 800afe0:	4402      	add	r2, r0
 800afe2:	4601      	mov	r1, r0
 800afe4:	428a      	cmp	r2, r1
 800afe6:	d100      	bne.n	800afea <memmove+0x2a>
 800afe8:	bd10      	pop	{r4, pc}
 800afea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800afee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800aff2:	e7f7      	b.n	800afe4 <memmove+0x24>

0800aff4 <_sbrk_r>:
 800aff4:	b538      	push	{r3, r4, r5, lr}
 800aff6:	2300      	movs	r3, #0
 800aff8:	4d05      	ldr	r5, [pc, #20]	@ (800b010 <_sbrk_r+0x1c>)
 800affa:	4604      	mov	r4, r0
 800affc:	4608      	mov	r0, r1
 800affe:	602b      	str	r3, [r5, #0]
 800b000:	f7f7 f8a0 	bl	8002144 <_sbrk>
 800b004:	1c43      	adds	r3, r0, #1
 800b006:	d102      	bne.n	800b00e <_sbrk_r+0x1a>
 800b008:	682b      	ldr	r3, [r5, #0]
 800b00a:	b103      	cbz	r3, 800b00e <_sbrk_r+0x1a>
 800b00c:	6023      	str	r3, [r4, #0]
 800b00e:	bd38      	pop	{r3, r4, r5, pc}
 800b010:	20000ac4 	.word	0x20000ac4

0800b014 <memchr>:
 800b014:	b2c9      	uxtb	r1, r1
 800b016:	4603      	mov	r3, r0
 800b018:	4402      	add	r2, r0
 800b01a:	b510      	push	{r4, lr}
 800b01c:	4293      	cmp	r3, r2
 800b01e:	4618      	mov	r0, r3
 800b020:	d101      	bne.n	800b026 <memchr+0x12>
 800b022:	2000      	movs	r0, #0
 800b024:	e003      	b.n	800b02e <memchr+0x1a>
 800b026:	7804      	ldrb	r4, [r0, #0]
 800b028:	3301      	adds	r3, #1
 800b02a:	428c      	cmp	r4, r1
 800b02c:	d1f6      	bne.n	800b01c <memchr+0x8>
 800b02e:	bd10      	pop	{r4, pc}

0800b030 <memcpy>:
 800b030:	440a      	add	r2, r1
 800b032:	1e43      	subs	r3, r0, #1
 800b034:	4291      	cmp	r1, r2
 800b036:	d100      	bne.n	800b03a <memcpy+0xa>
 800b038:	4770      	bx	lr
 800b03a:	b510      	push	{r4, lr}
 800b03c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b040:	4291      	cmp	r1, r2
 800b042:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b046:	d1f9      	bne.n	800b03c <memcpy+0xc>
 800b048:	bd10      	pop	{r4, pc}

0800b04a <_realloc_r>:
 800b04a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b04e:	4607      	mov	r7, r0
 800b050:	4614      	mov	r4, r2
 800b052:	460d      	mov	r5, r1
 800b054:	b921      	cbnz	r1, 800b060 <_realloc_r+0x16>
 800b056:	4611      	mov	r1, r2
 800b058:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b05c:	f7ff bc3c 	b.w	800a8d8 <_malloc_r>
 800b060:	b92a      	cbnz	r2, 800b06e <_realloc_r+0x24>
 800b062:	4625      	mov	r5, r4
 800b064:	f7ff fbcc 	bl	800a800 <_free_r>
 800b068:	4628      	mov	r0, r5
 800b06a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b06e:	f000 f81a 	bl	800b0a6 <_malloc_usable_size_r>
 800b072:	4284      	cmp	r4, r0
 800b074:	4606      	mov	r6, r0
 800b076:	d802      	bhi.n	800b07e <_realloc_r+0x34>
 800b078:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b07c:	d8f4      	bhi.n	800b068 <_realloc_r+0x1e>
 800b07e:	4621      	mov	r1, r4
 800b080:	4638      	mov	r0, r7
 800b082:	f7ff fc29 	bl	800a8d8 <_malloc_r>
 800b086:	4680      	mov	r8, r0
 800b088:	b908      	cbnz	r0, 800b08e <_realloc_r+0x44>
 800b08a:	4645      	mov	r5, r8
 800b08c:	e7ec      	b.n	800b068 <_realloc_r+0x1e>
 800b08e:	42b4      	cmp	r4, r6
 800b090:	4622      	mov	r2, r4
 800b092:	4629      	mov	r1, r5
 800b094:	bf28      	it	cs
 800b096:	4632      	movcs	r2, r6
 800b098:	f7ff ffca 	bl	800b030 <memcpy>
 800b09c:	4629      	mov	r1, r5
 800b09e:	4638      	mov	r0, r7
 800b0a0:	f7ff fbae 	bl	800a800 <_free_r>
 800b0a4:	e7f1      	b.n	800b08a <_realloc_r+0x40>

0800b0a6 <_malloc_usable_size_r>:
 800b0a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b0aa:	1f18      	subs	r0, r3, #4
 800b0ac:	2b00      	cmp	r3, #0
 800b0ae:	bfbc      	itt	lt
 800b0b0:	580b      	ldrlt	r3, [r1, r0]
 800b0b2:	18c0      	addlt	r0, r0, r3
 800b0b4:	4770      	bx	lr
	...

0800b0b8 <_init>:
 800b0b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0ba:	bf00      	nop
 800b0bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0be:	bc08      	pop	{r3}
 800b0c0:	469e      	mov	lr, r3
 800b0c2:	4770      	bx	lr

0800b0c4 <_fini>:
 800b0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c6:	bf00      	nop
 800b0c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b0ca:	bc08      	pop	{r3}
 800b0cc:	469e      	mov	lr, r3
 800b0ce:	4770      	bx	lr
