module BranchComp (PC_in, PC_out, Imm, Branch, Zero);
input	[31:0]PC_out;
input Branch;
input Zero;
output [31:0]PC;
reg [31:0] SumImm;
reg [31:0] Sum4;
reg Sel;
always @(*) begin	
	SumImm = PC_out + (Imm<<2);
	Sum4 = PC_out<<2;
	Sel = Branch&Zero;
	Mux21_32 bit Mux(.I0(Sum4), .I1(SumImm), .S(Sel), .Q(PC_in))
endmodule