
namespace eval intel_rtile_cxl_top_cxltyp3_ed {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries intel_rtile_cxl_ast_101        1
    dict set libraries intel_rtile_cxl_top_170        1
    dict set libraries altera_iopll_1931              1
    dict set libraries intel_rtile_cxl_top_cxltyp3_ed 1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen0.mif"
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen1.mif"
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen2.mif"
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen3.mif"
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen4.mif"
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen5.mif"
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen6.mif"
    lappend memory_files "$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/common/rtl/lutlen7.mif"
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/intel_rtile_cxl_ast.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/altera_std_synchronizer_nocut.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/rnr_simple_fifo.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen0.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen1.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen2.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen3.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen4.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen5.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen6.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/lutlen7.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_com_mcsb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_com_tcsb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_divclk.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csb_pkg.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_apperr2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_avmm2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2cii.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2cplto.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb2pcicfg.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_csb2serr.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_csb2vferr.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csb_adaptor.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcgcgu.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcism.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbcport.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbebase.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbendpoint.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_csbep_wrapper.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_flr2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_int2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_pm2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_prs2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_user_avmm_adapter.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pulsesync.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_pcie_vw2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csb_common_module.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_mux2.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_com_syncfifo.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncclkreq.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo_egr.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo_ing.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcasyncfifo.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbccomp.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcegress.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csb_cfgif.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcfifo.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcingress.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcinqueue.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcusync_clk1.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbcusync_clk2.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbebulkrdwr.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbebulkrdwrwrapper.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbebytecount.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbedoserrmstr.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbehierinsert.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbemstrreg.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbemstr.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbetregsplitter.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbetrgtreg.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/rnr_csbetrgt.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2aermsg.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2cfgupdate.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_pm2csb.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_ast_101/sim/cadence/common/rtl/csb_adaptor/intel_rtile_cxl_csb2hiperr.sv\"  -work intel_rtile_cxl_ast_101 -cdslib  ./cds_libs/intel_rtile_cxl_ast_101.cds.lib"                                                                                                                  
    lappend design_files "xmvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/rtile_cxl_ip.v\"  -work intel_rtile_cxl_top_170"                                                                                                                                                                                                                                                                       
    lappend design_files "xmvlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../altera_iopll_1931/sim/intel_rtile_cxl_top_cxltyp3_ed_altera_iopll_1931_lsetw4a.vo\"  -work altera_iopll_1931 -cdslib  ./cds_libs/altera_iopll_1931.cds.lib"                                                                                                                                                                                                  
    lappend design_files "xmvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/rnr_ial_sip_clkgen_pll.v\"  -work intel_rtile_cxl_top_170"                                                                                                                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/sim/avmm_interconnect.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_mm_interconnect_1920/sim/avmm_interconnect_altera_mm_interconnect_1920_x6i2ati.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_translator_191/sim/avmm_interconnect_altera_merlin_master_translator_191_g7h47bq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_translator_191/sim/avmm_interconnect_altera_merlin_slave_translator_191_x56fcki.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_master_agent_191/sim/avmm_interconnect_altera_merlin_master_agent_191_mpbm6tq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/sim/avmm_interconnect_altera_merlin_slave_agent_191_ncfkfri.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_slave_agent_191/sim/altera_merlin_burst_uncompressor.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_avalon_sc_fifo_1931/sim/avmm_interconnect_altera_avalon_sc_fifo_1931_vhmcgqy.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/sim/avmm_interconnect_altera_merlin_router_1921_it4pkhi.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/sim/avmm_interconnect_altera_merlin_router_1921_icidkoa.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/sim/avmm_interconnect_altera_merlin_router_1921_5r5zhgi.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/sim/avmm_interconnect_altera_merlin_router_1921_j77kgli.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/sim/avmm_interconnect_altera_merlin_router_1921_2gqpuxa.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/sim/avmm_interconnect_altera_merlin_router_1921_wf3vcdi.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_router_1921/sim/avmm_interconnect_altera_merlin_router_1921_keyv5yq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/sim/altera_merlin_reorder_memory.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/sim/altera_avalon_st_pipeline_base.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/sim/avmm_interconnect_altera_merlin_traffic_limiter_191_6blplji.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_traffic_limiter_191/sim/avmm_interconnect_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_vjflwfi.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/avmm_interconnect_altera_merlin_burst_adapter_1923_cqtay7y.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_uncmpr.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_13_1.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/altera_merlin_burst_adapter_new.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/altera_incr_burst_converter.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/altera_wrap_burst_converter.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/altera_default_burst_converter.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/altera_merlin_address_alignment.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/avmm_interconnect_altera_merlin_burst_adapter_1923_wv5ldia.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_5rwtq5i.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_burst_adapter_1923/sim/avmm_interconnect_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1923_7e5flyy.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib" 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/sim/avmm_interconnect_altera_merlin_demultiplexer_1921_7qodgey.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/sim/avmm_interconnect_altera_merlin_demultiplexer_1921_do3w3da.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/sim/avmm_interconnect_altera_merlin_demultiplexer_1921_mthhoaq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/sim/avmm_interconnect_altera_merlin_demultiplexer_1921_2kjodbq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/sim/avmm_interconnect_altera_merlin_demultiplexer_1921_a4k7evi.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/sim/avmm_interconnect_altera_merlin_demultiplexer_1921_sknv6vi.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_demultiplexer_1921/sim/avmm_interconnect_altera_merlin_demultiplexer_1921_bsmfmma.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/avmm_interconnect_altera_merlin_multiplexer_1921_t5ik4ly.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/altera_merlin_arbitrator.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/avmm_interconnect_altera_merlin_multiplexer_1921_5t6dnuy.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/avmm_interconnect_altera_merlin_multiplexer_1921_x6qx2cy.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/avmm_interconnect_altera_merlin_multiplexer_1921_7lze3pa.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/avmm_interconnect_altera_merlin_multiplexer_1921_icrd6ja.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/avmm_interconnect_altera_merlin_multiplexer_1921_co4zr6q.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_multiplexer_1921/sim/avmm_interconnect_altera_merlin_multiplexer_1921_4vot3wy.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/avmm_interconnect_altera_merlin_width_adapter_1920_7r6vdty.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/altera_merlin_address_alignment.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/altera_merlin_burst_uncompressor.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/avmm_interconnect_altera_merlin_width_adapter_1920_3f4yqhi.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/avmm_interconnect_altera_merlin_width_adapter_1920_q5moxay.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/avmm_interconnect_altera_merlin_width_adapter_1920_7d3cali.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/avmm_interconnect_altera_merlin_width_adapter_1920_dxcqefq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_merlin_width_adapter_1920/sim/avmm_interconnect_altera_merlin_width_adapter_1920_4t7ioqa.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/sim/avmm_interconnect_altera_avalon_st_pipeline_stage_1920_zterisq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/avmm_interconnect/altera_avalon_st_pipeline_stage_1920/sim/altera_avalon_st_pipeline_base.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_clock/sim/cxl_io_interconnect_clock.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_clock_in/sim/hip_reconfig_clock_in.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/sim/afu_slave.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/afu_slave/altera_avalon_mm_bridge_2001/sim/afu_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/sim/cmb2avst_slave.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cmb2avst_slave/altera_avalon_mm_bridge_2001/sim/cmb2avst_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_clock_in/sim/avmm_interconnect_clock_in.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/sim/cxl_compliance_slave.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_compliance_slave/altera_avalon_mm_bridge_2001/sim/cxl_compliance_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/debug_master/sim/debug_master.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/debug_master/altera_avalon_mm_bridge_2001/sim/debug_master_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/avmm_interconnect_reset_in/sim/avmm_interconnect_reset_in.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/sim/cxl_io_slave.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/sim/cxl_io_slave_mm_ccb_1921_lcsq4ni.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/sim/cxl_io_slave_mm_ccb_st_dc_fifo_1921_jsrjbvy.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/mm_ccb_1921/sim/cxl_io_slave_mm_ccb_st_dc_fifo_1921_hwqh5ca.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/sim/cxl_io_slave_st_dc_fifo_1941_t2zlahy.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/sim/altera_reset_synchronizer.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/sim/altera_dcfifo_synchronizer_bundle.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_slave/st_dc_fifo_1941/sim/altera_std_synchronizer_nocut.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/sim/cxl_io_master.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/sim/cxl_io_master_mm_ccb_1921_lcsq4ni.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/sim/cxl_io_master_mm_ccb_st_dc_fifo_1921_4asniea.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/mm_ccb_1921/sim/cxl_io_master_mm_ccb_st_dc_fifo_1921_wen3bsa.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/sim/cxl_io_master_st_dc_fifo_1941_t2zlahy.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/sim/altera_reset_synchronizer.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/sim/altera_dcfifo_synchronizer_bundle.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_master/st_dc_fifo_1941/sim/altera_std_synchronizer_nocut.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/sim/hip_reconfig_slave.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/sim/hip_reconfig_slave_mm_ccb_1921_lcsq4ni.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/sim/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_ztdlohy.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/mm_ccb_1921/sim/hip_reconfig_slave_mm_ccb_st_dc_fifo_1921_wpesjri.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/sim/hip_reconfig_slave_st_dc_fifo_1941_t2zlahy.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/sim/altera_reset_synchronizer.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/sim/altera_dcfifo_synchronizer_bundle.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_slave/st_dc_fifo_1941/sim/altera_std_synchronizer_nocut.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/hip_reconfig_reset_in/sim/hip_reconfig_reset_in.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/sim/bbs_slave.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/bbs_slave/altera_avalon_mm_bridge_2001/sim/bbs_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/sim/cxl_io_csb2wire_csr.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_csb2wire_csr/altera_avalon_mm_bridge_2001/sim/cxl_io_csb2wire_csr_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/cxl_io_interconnect_reset/sim/cxl_io_interconnect_reset.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/sim/usr_avmm_hip_reconfig_slave.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/avmm_interconnect_network/ip/avmm_interconnect/usr_avmm_hip_reconfig_slave/altera_avalon_mm_bridge_2001/sim/usr_avmm_hip_reconfig_slave_altera_avalon_mm_bridge_2001_k2bg7dq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_image_version.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_async_rst_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_async_rst_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_async_set_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_async_set_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_bb_buf.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_buf.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_and.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_and_en.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_buf.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_div2.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_div2_reset.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_gate_and.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_gate_or.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_gate_te.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_gate_te_rst_ss.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_inv.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_mux_2to1.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_mux_3to1.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_mux_4to1.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_nand.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_nand_en.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_nor.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_nor_en.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_or.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_clk_or_en.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_doublesync_rst.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_doublesync_rstb.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_doublesync_set.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_doublesync_setb.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_dq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_async_rst_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_async_rst_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_async_rstd_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_async_rstd_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_async_set_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_async_set_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_rst_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_rst_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_rstd_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_rstd_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_set_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_en_set_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_ident.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_inv.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_latch_async_rst.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_latch_async_rst_set.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_latch_async_set.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_mux_2to1.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_or2.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_rst_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_rst_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_rstd_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_rstd_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_set_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_set_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_set_rst_latch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_set_rst_latch_p.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_triplesync.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ialtc_ctech_lib_triplesync_rst.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_customsb_cfg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_avst_parser.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_avst_parser_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_avst_merger.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_avst_merger_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_credit_steal.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_credit_add.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_credit_add_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/csb2wire_cdc_bridge.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/csb2wire_csr_avmm_slave.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/csb2wire_status.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/custom_sb_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/csb2wire_adapter.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/custom_PM_controller.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/custom_PM_gpf_flow.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/custom_PM_Errinj.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/custom_PM_handler.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/custom_PM_response_ctrl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ccip_if_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/rtlgen_pkg_v12.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_tc_bbs_cfg_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/gbl_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxlip_top_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/aibwrap_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ff.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ff_en.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ff_reset.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ff_en_reset.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/fair_arbiter.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/buffer_alloc.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/buffer_alloc_minmax.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/buffer_alloc_topram.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/asc_module.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/prienc.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/tmp_tc_bbs_cfg_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/gram_sdp.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/gram_sdp_be.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/gram_sdp_2clks.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/gram_sdp_2clks_re.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/gram_tdp.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/quad_ram.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ram_1r1w.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ram_2rw.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bfifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/nb_fifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/gfifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/sbv_gfifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/fabric_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_aib_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/aibsw_if_credits.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/egress_credit_handling.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/egress_credit_handling_data_fsm.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/egress_credit_handling_pushwrite_data_fsm.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/egress_credit_handling_fsm.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_divide_lpm_divide_1910_o22elqa.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_ingress_fifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_ingress_fifo_ord.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_ingress.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_egress_fifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_egress.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/pt_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/pt_m2sreq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/dcc_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ucc_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/dfc_pkg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/devmem_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ddfc_ctrl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ddfc_dataflow.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ddfc_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/dfc_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/m2sq_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/perfmon_slice.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/perfmon_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_slice.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_fme_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_avmm_slave.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_mem_inter.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_divide.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_fme_memwrap.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_slice_memwrap.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_slice_wrap.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ram_if.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_mailbox.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_mailbox_cmd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_mailbox_elog.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_fifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_wrapper.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/ial_tc_bbs_cfg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ctech_or2_gen.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_bidir.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/dpram_inf.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_dpram_vcd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_dp_ram.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_read_ptr.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_reset_sync.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_status_unit.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_sym.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_synch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_syncore_ram.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_vector_extender.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_vector_reducer.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd_write_ptr.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_a_mfc_trans_gate.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_a_m_rdy_msk.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_a_tfc_trans_gate.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_a_t_rdy_msk.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_a_arbiter.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_aunit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_devreset.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cxpgst_sharedtimer.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_strobe_generator.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ckunit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ram2r2w144x128.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtprs.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D256.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D224.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D192.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D160.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D128.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D96.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D64.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_CRC32_D32.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gto_ecrc.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtoqc.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtmfcmcu.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtmfctcu.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gt_mctp_errtrk.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gt_mctp_seqtrk.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtihdrchk.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gterrlog.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtfc.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gti.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gticpctl.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtidq.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtihq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtiqc.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtm.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gto.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtopf.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtsideq.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gtunit.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gt_hiperrlog.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_data_comp.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_generator1.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_generator2.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_errorlog.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_target_bytecntrs.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_master_bytecntrs.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_errindicator.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_gunit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_new_dualportram.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_dbgport.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_dmi.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_iointf.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_lunit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pm.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_straps.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_triggers.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ltrcomp.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_l1subunit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ltr_tc_cntr.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ltr_cntr_wr.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ltr_reg.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ltr.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tcmon_reg.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tcmon.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ts_comp.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_jtimestamp.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_junit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_build_version.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_glb_regs_2_rdl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_pf0.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_global.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_pf0_regs_2_rdl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_pf1.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_pf1_regs_2_rdl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pptm.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_psbmpmmsgctrl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ctrl_stat_regs.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pcfgrdrdy.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pcfgread_rdl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pcfgwrite_rdl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pcorr.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pdecode.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_p_mc_multiply.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pexpbyten.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pfatal.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pnonfatal.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_prdycntrl.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_psbmstrctrl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_psbrspstrl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pmirror.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_pintr.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_punit.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_qmgeneralpurpose.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_qmvectormachine.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_qmunit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_qtgpslicer.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_qtslicer.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_qtqueues.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_qsunit.v\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_phub.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ppgtran.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cmb_avmm_slave.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cmb_avmm_master.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_core.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb2avst_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_side.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_hdr_data_fifos.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_crd_type.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_crd_lmt.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tx_side.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tx_hdr_data_fifos.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                   
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tx_crd_lmt.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tlp_hdr_decode.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cmb2avst_avmm_slave.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_ltssm_logger.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_crd_check.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_adapter_cfg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                     
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cmb_adapter_cfg_rdl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_cfg.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_dp_ram.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_read_ptr.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_reset_sync.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_status_unit.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_sym.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_synch.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_syncore_ram.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd_write_ptr.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_core_fifos.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_rx_data_fifos.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tx_core_crd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tx_core_fifos.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tx_burst_mode.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_tx_data_fifos.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                       
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_cdc.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_afifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_cfifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_dfifo.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                               
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_delay_data.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_rx_egress.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_rx_ingress.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                          
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_tx.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                  
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_wrapper.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_aibsw_if_ingress.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_slice_dcd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                              
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/bbs_slice_fr_dcd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                           
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/aibsw_if_fr_credits.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                        
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_aibsw_if_egress.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_ready_delay.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                 
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_aibsw_if_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_clk_rst_ctrl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_rst_ctrl.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                    
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                             
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                         
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_fifo_vcd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_io_core0_fifo_vcd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                      
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_io_shim_fifo_vcd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                            
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_memexp_sip_bbs_fifo_vcd.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                
    lappend design_files "xmvlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS -incdir \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/\"  \"$QSYS_SIMDIR/../intel_rtile_cxl_top_170/sim/cxl_ip_top.sv\"  -work intel_rtile_cxl_top_170 -cdslib  ./cds_libs/intel_rtile_cxl_top_170.cds.lib"                                                                                                                                                                 
    lappend design_files "xmvlog -compcnfg $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"$QSYS_SIMDIR/intel_rtile_cxl_top_cxltyp3_ed.v\"  -work intel_rtile_cxl_top_cxltyp3_ed"                                                                                                                                                                                                                                                                             
    return $design_files
  }
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
}
