// Seed: 1723141358
module module_0 (
    output logic id_0,
    input reg id_1,
    input reg id_2,
    output id_3
);
  reg id_4;
  assign id_3 = 1;
  reg id_5;
  reg id_6;
  initial begin
    if (1) id_3 <= id_6;
    if (id_2) begin
      id_5 <= id_2;
      SystemTFIdentifier;
    end else begin
      id_5 <= id_4;
    end
    SystemTFIdentifier(id_6, id_2, id_2, 1, id_2, id_2, 1, 1, id_1, id_5, 1);
    id_6 <= id_6;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  assign id_1 = 1;
  type_0 id_6 (
      .id_0 (1),
      .id_1 (id_2),
      .id_2 (1),
      .id_3 (id_1),
      .id_4 (id_5),
      .id_5 (1),
      .id_6 (1),
      .id_7 (id_4[1 : 1] - id_1),
      .id_8 (1),
      .id_9 (1),
      .id_10(1)
  );
endmodule
