###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       485341   # Number of WRITE/WRITEP commands
num_reads_done                 =      1682663   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1336533   # Number of read row buffer hits
num_read_cmds                  =      1682648   # Number of READ/READP commands
num_writes_done                =       485360   # Number of read requests issued
num_write_row_hits             =       397005   # Number of write row buffer hits
num_act_cmds                   =       439549   # Number of ACT commands
num_pre_cmds                   =       439522   # Number of PRE commands
num_ondemand_pres              =       412224   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9645348   # Cyles of rank active rank.0
rank_active_cycles.1           =      9612320   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       354652   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       387680   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2110115   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        28994   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3632   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2306   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1849   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1386   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1050   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          887   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          847   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          725   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16283   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          110   # Write cmd latency (cycles)
write_latency[20-39]           =          573   # Write cmd latency (cycles)
write_latency[40-59]           =          588   # Write cmd latency (cycles)
write_latency[60-79]           =          952   # Write cmd latency (cycles)
write_latency[80-99]           =         1212   # Write cmd latency (cycles)
write_latency[100-119]         =         1535   # Write cmd latency (cycles)
write_latency[120-139]         =         1991   # Write cmd latency (cycles)
write_latency[140-159]         =         2335   # Write cmd latency (cycles)
write_latency[160-179]         =         2823   # Write cmd latency (cycles)
write_latency[180-199]         =         3615   # Write cmd latency (cycles)
write_latency[200-]            =       469607   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           19   # Read request latency (cycles)
read_latency[20-39]            =       252776   # Read request latency (cycles)
read_latency[40-59]            =       124944   # Read request latency (cycles)
read_latency[60-79]            =       125487   # Read request latency (cycles)
read_latency[80-99]            =        96767   # Read request latency (cycles)
read_latency[100-119]          =        84228   # Read request latency (cycles)
read_latency[120-139]          =        76355   # Read request latency (cycles)
read_latency[140-159]          =        67489   # Read request latency (cycles)
read_latency[160-179]          =        60514   # Read request latency (cycles)
read_latency[180-199]          =        54481   # Read request latency (cycles)
read_latency[200-]             =       739603   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.42282e+09   # Write energy
read_energy                    =  6.78444e+09   # Read energy
act_energy                     =  1.20261e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.70233e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.86086e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0187e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.99809e+09   # Active standby energy rank.1
average_read_latency           =      304.932   # Average read request latency (cycles)
average_interarrival           =      4.61238   # Average request interarrival latency (cycles)
total_energy                   =  2.34876e+10   # Total energy (pJ)
average_power                  =      2348.76   # Average power (mW)
average_bandwidth              =      18.5005   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       504849   # Number of WRITE/WRITEP commands
num_reads_done                 =      1675582   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1322321   # Number of read row buffer hits
num_read_cmds                  =      1675578   # Number of READ/READP commands
num_writes_done                =       504877   # Number of read requests issued
num_write_row_hits             =       416799   # Number of write row buffer hits
num_act_cmds                   =       446408   # Number of ACT commands
num_pre_cmds                   =       446379   # Number of PRE commands
num_ondemand_pres              =       418945   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640105   # Cyles of rank active rank.0
rank_active_cycles.1           =      9635023   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359895   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       364977   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2122675   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29060   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3591   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2226   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1815   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1365   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1057   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          908   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          830   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          727   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16213   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           83   # Write cmd latency (cycles)
write_latency[20-39]           =          628   # Write cmd latency (cycles)
write_latency[40-59]           =          696   # Write cmd latency (cycles)
write_latency[60-79]           =         1022   # Write cmd latency (cycles)
write_latency[80-99]           =         1320   # Write cmd latency (cycles)
write_latency[100-119]         =         1654   # Write cmd latency (cycles)
write_latency[120-139]         =         2029   # Write cmd latency (cycles)
write_latency[140-159]         =         2529   # Write cmd latency (cycles)
write_latency[160-179]         =         3115   # Write cmd latency (cycles)
write_latency[180-199]         =         3859   # Write cmd latency (cycles)
write_latency[200-]            =       487914   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       234220   # Read request latency (cycles)
read_latency[40-59]            =       118642   # Read request latency (cycles)
read_latency[60-79]            =       121898   # Read request latency (cycles)
read_latency[80-99]            =        93806   # Read request latency (cycles)
read_latency[100-119]          =        82466   # Read request latency (cycles)
read_latency[120-139]          =        75483   # Read request latency (cycles)
read_latency[140-159]          =        65964   # Read request latency (cycles)
read_latency[160-179]          =        59060   # Read request latency (cycles)
read_latency[180-199]          =        53700   # Read request latency (cycles)
read_latency[200-]             =       770336   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.52021e+09   # Write energy
read_energy                    =  6.75593e+09   # Read energy
act_energy                     =  1.22137e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   1.7275e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.75189e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01543e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01225e+09   # Active standby energy rank.1
average_read_latency           =      320.503   # Average read request latency (cycles)
average_interarrival           =      4.58617   # Average request interarrival latency (cycles)
total_energy                   =  2.35778e+10   # Total energy (pJ)
average_power                  =      2357.78   # Average power (mW)
average_bandwidth              =      18.6066   # Average bandwidth
