module my_sys_intel_noc_clock_ctrl_0 (
		input  wire  refclk,     //     refclk.clk
		output wire  pll_lock_o  // pll_lock_o.pll_lock_o
	);
endmodule

