Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Mon Apr 20 18:33:10 2015
| Host         : com1549.eecs.utk.edu running 64-bit Red Hat Enterprise Linux Server release 6.5 (Santiago)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a100t
------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   150 |
| Minimum Number of register sites lost to control set restrictions |   472 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             915 |          278 |
| No           | No                    | Yes                    |             126 |           55 |
| No           | Yes                   | No                     |             511 |          158 |
| Yes          | No                    | No                     |             651 |          255 |
| Yes          | No                    | Yes                    |             161 |           36 |
| Yes          | Yes                   | No                     |             292 |           91 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                                    Enable Signal                                                                                   |                                                                                   Set/Reset Signal                                                                                  | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                          |                1 |              1 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                |                                                                                                                                                                                     |                1 |              1 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/O6[0]                                                                                                                                                    |                1 |              1 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                            |                1 |              1 |
|  clk_debug/U0/clk_out3          |                                                                                                                                                                                    |                                                                                                                                                                                     |                1 |              1 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                        |                1 |              1 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/data_out_channel/data_out_fifo_write                                                                                                                    |                                                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/bscan_inst/UPDATE |                                                                                                                                                                                    | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                1 |              1 |
|  clk_debug/U0/clk_out1          | vio/inst/DECODER_INST/committ_int                                                                                                                                                  | vio/inst/DECODER_INST/clear                                                                                                                                                         |                2 |              2 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                1 |              2 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              2 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       |                                                                                                                                                                                     |                2 |              3 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                1 |              3 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/i_nfft_rst                                                                                                                                               |                1 |              3 |
|  vga_comp/clk_wiz/U0/clk_25out  |                                                                                                                                                                                    |                                                                                                                                                                                     |                2 |              3 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                1 |              3 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                       |                                                                                                                                                                                     |                1 |              3 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/p_1_in                                                                                                                                                  | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/O2                                                                                                     |                2 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                             |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__9                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                        |                3 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/n_0_cnt[3]_i_1__7                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/n_0_cnt[3]_i_1__8                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_FSM_onehot_s_curr[17]_i_1                                                                                                                                       | disp_draw_inst/n_0_FSM_onehot_s_curr[5]_i_1                                                                                                                                         |                3 |              4 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_counter[7]_i_2                                                                                                                                                  | disp_draw_inst/n_0_counter[7]_i_1                                                                                                                                                   |                2 |              4 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_counter[7]_i_2                                                                                                                                                  | disp_draw_inst/n_0_counter[6]_i_1                                                                                                                                                   |                2 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/n_0_cnt[3]_i_1__6                                                                                                        |                1 |              4 |
|  divide/Cout                    |                                                                                                                                                                                    | decoder/dsel[1]                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                       |                                                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/I10[0]                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                               |                1 |              4 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                2 |              4 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                     |                                                                                                                                                                                     |                2 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/n_0_cnt[3]_i_1__5                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/n_0_cnt[3]_i_1__4                                                                                                        |                1 |              4 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | vio/inst/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                                            |                3 |              5 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/data_in_channel_fifo/E[0]                                                                                                                               | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                1 |              5 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/wr_enable                                                                                        |                                                                                                                                                                                     |                1 |              5 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                |                2 |              5 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                        |                3 |              6 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | vio/inst/U_XSDB_SLAVE/n_0_reg_do[10]_i_1                                                                                                                                            |                2 |              6 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/E[0]                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                2 |              6 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |              6 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                               |                1 |              6 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                               |                3 |              6 |
|  xlnx_opt__1                    | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/ce_pedelay                                                                           | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                4 |              7 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                3 |              7 |
|  divide/Cout                    |                                                                                                                                                                                    |                                                                                                                                                                                     |                1 |              7 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                               |                3 |              7 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                             |                3 |              7 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                3 |              8 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O3[0]                                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                    |                2 |              8 |
|  vga_comp/clk_wiz/U0/clk_25out  |                                                                                                                                                                                    | vga_comp/vga_disp/n_0_red[3]_i_1                                                                                                                                                    |                2 |              9 |
|  clk_debug/U0/clk_out3          | divide/n_0_c2[9]_i_1                                                                                                                                                               | divide/n_0_c3[9]_i_1                                                                                                                                                                |                3 |             10 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1                                                                                                                       |                8 |             10 |
|  clk_debug/U0/clk_out3          | divide/c00                                                                                                                                                                         | divide/n_0_c1[9]_i_1                                                                                                                                                                |                2 |             10 |
|  clk_debug/U0/clk_out3          | divide/n_0_c1[9]_i_1                                                                                                                                                               | divide/n_0_c2[9]_i_1                                                                                                                                                                |                2 |             10 |
|  clk_debug/U0/clk_out3          |                                                                                                                                                                                    | divide/c00                                                                                                                                                                          |                2 |             10 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                      | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                       |                3 |             10 |
|  xlnx_opt__1                    | fft_fsm/p_1_in                                                                                                                                                                     | fft_fsm/s_axis_config_tdata0                                                                                                                                                        |                3 |             10 |
|  vga_comp/clk_wiz/U0/clk_25out  |                                                                                                                                                                                    | vga_comp/vga_cont/n_0_hcounter[10]_i_1                                                                                                                                              |                4 |             11 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    |                                                                                                                                                                                     |                8 |             11 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                    |                9 |             11 |
|  vga_comp/clk_wiz/U0/clk_25out  | vga_comp/vga_cont/eqOp                                                                                                                                                             | vga_comp/vga_cont/n_0_vcounter[10]_i_1                                                                                                                                              |                4 |             11 |
|  xlnx_opt__1                    | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/processing_state/O1                                                                                   | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we_or_loading                                                                                                                               |                4 |             11 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                2 |             12 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/n_2049_symbols_out_remaining[0]_i_1                                                                                                                     | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                3 |             12 |
|  xlnx_opt__1                    | fft_fsm/p_0_out                                                                                                                                                                    | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1                                                                                                                       |                3 |             13 |
|  xlnx_opt__1                    | fft_fsm/n_0_clk_counter[12]_i_1                                                                                                                                                    | vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/O1                                                                                                                       |                4 |             13 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                  |                                                                                                                                                                                     |                4 |             13 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[12]_i_1                                                                                                             |                                                                                                                                                                                     |                4 |             13 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                             |                4 |             13 |
|  clk_debug/U0/clk_out1          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |                4 |             13 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  |                                                                                                                                                                                     |                8 |             14 |
|  xlnx_opt__1                    | fft/U0/i_synth/xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/loading_state/xn_index_counter_ce                                                                     | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                4 |             14 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/xk_index_counter_ce                                                                                                                                     | fft/U0/i_synth/axi_wrapper/sclr_or_nfft_we5_out                                                                                                                                     |                4 |             14 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                            |                                                                                                                                                                                     |                7 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/O1                                                                                                                                |                5 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                               |                                                                                                                                                                                     |                7 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                            |                                                                                                                                                                                     |               12 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                            |                                                                                                                                                                                     |                7 |             16 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                4 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                2 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                     | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                     |                3 |             16 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                    |                                                                                                                                                                                     |                6 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                            |                                                                                                                                                                                     |                9 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2                                                                                                                                   |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                           |                                                                                                                                                                                     |               11 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    | vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                        | vio/inst/DECODER_INST/clear                                                                                                                                                         |                4 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                            |                                                                                                                                                                                     |               10 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                       |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                   |                                                                                                                                                                                     |                2 |             16 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                             |                                                                                                                                                                                     |                4 |             16 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             17 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                 | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                         | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             17 |
|  xlnx_opt__1                    | fft/U0/i_synth/axi_wrapper/ce_w2c                                                                                                                                                  | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |                5 |             18 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                3 |             18 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                5 |             18 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             18 |
|  xlnx_opt__1                    | disp_draw_inst/n_0_FSM_onehot_s_curr[17]_i_1                                                                                                                                       |                                                                                                                                                                                     |                9 |             21 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                 |                                                                                                                                                                                     |                3 |             24 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                     |                3 |             24 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                6 |             25 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                7 |             25 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                6 |             25 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                7 |             25 |
|  dbg_hub/inst/idrck             | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                4 |             28 |
|  xlnx_opt__1                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |                5 |             28 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | fft/U0/i_synth/axi_wrapper/reset_pipe[1]                                                                                                                                            |               13 |             32 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                7 |             33 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                6 |             33 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                8 |             33 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                8 |             33 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                8 |             33 |
|  xlnx_opt__1                    |                                                                                                                                                                                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                  |               22 |             33 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                    |                                                                                                                                                                                     |                6 |             33 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                    |               17 |             39 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                         |                                                                                                                                                                                     |               18 |             43 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/O14                                                                                                                 |               20 |             58 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                       |               16 |             70 |
|  xlnx_opt__1                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                             |                                                                                                                                                                                     |               22 |            102 |
|  dbg_hub/inst/idrck             |                                                                                                                                                                                    | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                     |               29 |            135 |
|  clk_debug/U0/clk_out1          |                                                                                                                                                                                    |                                                                                                                                                                                     |               57 |            293 |
|  xlnx_opt__1                    |                                                                                                                                                                                    |                                                                                                                                                                                     |              220 |            676 |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


