--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml controller.twx controller.ncd -o controller.twr
controller.pcf

Design file:              controller.ncd
Physical constraint file: controller.pcf
Device,package,speed:     xc3s50,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    1.248(R)|    0.776(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
add         |    9.162(R)|clk_BUFGP         |   0.000|
alu_on_dbus |    9.190(R)|clk_BUFGP         |   0.000|
clr_pc      |    7.127(R)|clk_BUFGP         |   0.000|
data_on_dbus|   10.253(R)|clk_BUFGP         |   0.000|
dbus_on_data|   10.272(R)|clk_BUFGP         |   0.000|
inc_pc      |    8.999(R)|clk_BUFGP         |   0.000|
ir_on_adr   |    9.237(R)|clk_BUFGP         |   0.000|
ld_ir       |    8.999(R)|clk_BUFGP         |   0.000|
pc_on_adr   |    8.965(R)|clk_BUFGP         |   0.000|
rd_mem      |    9.170(R)|clk_BUFGP         |   0.000|
wr_mem      |   10.272(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.604|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
op_code<0>     |add            |    7.502|
op_code<0>     |alu_on_dbus    |    7.339|
op_code<0>     |data_on_dbus   |    8.469|
op_code<0>     |dbus_on_data   |    8.527|
op_code<0>     |rd_mem         |    7.386|
op_code<0>     |wr_mem         |    8.527|
op_code<1>     |add            |    7.333|
op_code<1>     |data_on_dbus   |    9.126|
op_code<1>     |dbus_on_data   |    8.373|
op_code<1>     |ir_on_adr      |    7.535|
op_code<1>     |rd_mem         |    8.043|
op_code<1>     |wr_mem         |    8.373|
---------------+---------------+---------+


Analysis completed Fri Jan 05 12:16:27 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 115 MB



