Warning: file 'memory.vmh' for memory 'dMem' has a gap at addresses 8 to 67108863.
Warning: file 'memory.vmh' for memory 'iMem' has a gap at addresses 8 to 67108863.

Cycle                    0 ----------------------------------------------------

cycle          0
Fetch : from Pc                    0 , expanded inst : 30f45000000000000000, 
irmovq $'h0000000000000050,  %'h4

Cycle                    1 ----------------------------------------------------

cycle          1
Decode : from Pc                    0 , expanded inst : 30f45000000000000000, 
irmovq $'h0000000000000050,  %'h4
Fetch : from Pc                   10 , expanded inst : 30f55000000000000000, 
irmovq $'h0000000000000050,  %'h5

Cycle                    2 ----------------------------------------------------

cycle          2
Execute.
Decode : from Pc                   10 , expanded inst : 30f55000000000000000, 
irmovq $'h0000000000000050,  %'h5
Fetch : from Pc                   20 , expanded inst : 30f30300000000000000, 
irmovq $'h0000000000000003,  %'h3

Cycle                    3 ----------------------------------------------------

cycle          3
Mem done with pc:                    0
Decode : from Pc                   20 , expanded inst : 30f30300000000000000, 
irmovq $'h0000000000000003,  %'h3
Fetch : from Pc                   30 , expanded inst : 30f0fdffffffffffffff, 
irmovq $'hfffffffffffffffd,  %'h0

Cycle                    4 ----------------------------------------------------

cycle          4
On  4, writes                   80   (wrE)
wrE with                    0: 
Execute.
Decode : from Pc                   30 , expanded inst : 30f0fdffffffffffffff, 
irmovq $'hfffffffffffffffd,  %'h0
Fetch : from Pc                   40 , expanded inst : a03f5015f8ffffffffff, 
push %'h3
Stat update

Cycle                    5 ----------------------------------------------------

cycle          5
Mem done with pc:                   10
STALL
Fetch : from Pc                   42 , expanded inst : 5015f8ffffffffffffff, 
mrmovq 'hfffffffffffffff8(%'h5), %'h1

Cycle                    6 ----------------------------------------------------

cycle          6
On  5, writes                   80   (wrE)
wrE with                   10: 
Execute.
STALL
Stat update

Cycle                    7 ----------------------------------------------------

cycle          7
Mem done with pc:                   20
STALL

Cycle                    8 ----------------------------------------------------

cycle          8
On  3, writes                    3   (wrE)
wrE with                   20: 
Execute.
Decode : from Pc                   40 , expanded inst : a03f5015f8ffffffffff, 
push %'h3
Fetch : from Pc                   52 , expanded inst : 6010c00e000000000000, 
addq %'h1, %'h0
Stat update

Cycle                    9 ----------------------------------------------------

cycle          9
Mem done with pc:                   30
Decode : from Pc                   42 , expanded inst : 5015f8ffffffffffffff, 
mrmovq 'hfffffffffffffff8(%'h5), %'h1
Fetch : from Pc                   54 , expanded inst : c00e0000000000000000, 
mtc0 %'h0, %'he

Cycle                   10 ----------------------------------------------------

cycle         10
On  0, writes 18446744073709551613   (wrE)
wrE with                   30: 
Execute.
STALL
Stat update

Cycle                   11 ----------------------------------------------------

cycle         11
Stored                    3 into                   72
Mem done with pc:                   40
STALL

Cycle                   12 ----------------------------------------------------

cycle         12
On  4, writes                   72   (wrE)
wrE with                   40: 
Execute.
STALL
Stat update

Cycle                   13 ----------------------------------------------------

cycle         13
Loaded                    3 from                   72
Mem done with pc:                   42
STALL

Cycle                   14 ----------------------------------------------------

cycle         14
On  1, writes                    3   (wrM)
wrM with $d:                   42
Decode : from Pc                   52 , expanded inst : 6010c00e000000000000, 
addq %'h1, %'h0
Fetch : from Pc                   56 , expanded inst : 0000000000000000aaaa, 
halt
Stat update

Cycle                   15 ----------------------------------------------------

cycle         15
Execute.
STALL

Cycle                   16 ----------------------------------------------------

cycle         16
Mem done with pc:                   52
STALL

Cycle                   17 ----------------------------------------------------

cycle         17
On  0, writes                    0   (wrE)
wrE with                   52: 
Decode : from Pc                   54 , expanded inst : c00e0000000000000000, 
mtc0 %'h0, %'he
Fetch : from Pc                   57 , expanded inst : 00000000000000aaaaaa, 
halt
Stat update

Cycle                   18 ----------------------------------------------------

cycle         18
Execute.
Decode : from Pc                   56 , expanded inst : 0000000000000000aaaa, 
halt
Fetch : from Pc                   58 , expanded inst : 000000000000aaaaaaaa, 
halt

Cycle                   19 ----------------------------------------------------

cycle         19
Mem done with pc:                   54
Decode : from Pc                   57 , expanded inst : 00000000000000aaaaaa, 
halt
Fetch : from Pc                   59 , expanded inst : 0000000000aaaaaaaaaa, 
halt

Cycle                   20 ----------------------------------------------------

cycle         20
On 14, writes                    0   (wrE)
wrE with                   54: 
Execute.
Decode : from Pc                   58 , expanded inst : 000000000000aaaaaaaa, 
halt
Fetch : from Pc                   60 , expanded inst : 00000000aaaaaaaaaaaa, 
halt
Stat update

Cycle                   21 ----------------------------------------------------
