==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 4.12ns.
@I [HLS-10] Setting target device to 'xc7vx690tffg1927-2'
@I [SIM-2] *************** CSIM start ***************
@I [SIM-4] CSIM will launch GCC as the compiler.
@E Simulation failed: Function 'main' returns nonzero value '1'.
@E [SIM-100] 'csim_design' failed: nonzero return value.
@I [SIM-3] *************** CSIM finish ***************
4
    while executing
"source [lindex $::argv 1] "
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 { source [lindex $::argv 1] } "

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4.12ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1927-2'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
WARNING: [HLS 200-40] Skipped source file 'input.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-10] Analyzing design file 'hls_taus/myproject.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hls_taus/PF_Tau.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 456.137 ; gain = 0.316 ; free physical = 573 ; free virtual = 72068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 456.137 ; gain = 0.316 ; free physical = 572 ; free virtual = 72067
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 648.027 ; gain = 192.207 ; free physical = 395 ; free virtual = 71915
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'BDT::fn_classes' into 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:121) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 648.938 ; gain = 193.117 ; free physical = 388 ; free virtual = 71915
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:119).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:40).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (hls_taus/BDT.h:121) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Trees' (hls_taus/BDT.h:125) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Classes' (hls_taus/BDT.h:127) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (hls_taus/BDT.h:131) in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Compare' (hls_taus/BDT.h:68) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Activate' (hls_taus/BDT.h:80) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-3' (hls_taus/BDT.h:102) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' completely.
INFO: [XFORM 203-101] Partitioning array 'x.V' (hls_taus/myproject.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'score.V' (hls_taus/myproject.cpp:4) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.feature'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.threshold.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.value.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_left'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_right'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.parent'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'comparison' (hls_taus/BDT.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'activation' (hls_taus/BDT.h:58) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'activation_leaf' (hls_taus/BDT.h:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value_leaf.V' (hls_taus/BDT.h:60) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.feature'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.threshold.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.value.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_left'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_right'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.parent'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.feature'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.threshold.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.value.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_left'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.children_right'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'bdt.trees.parent'  in dimension 3 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (hls_taus/BDT.h:108:2) in function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function'... converting 319 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' (hls_taus/BDT.h:119)...225 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:14:25 ; elapsed = 00:14:29 . Memory (MB): peak = 2200.047 ; gain = 1744.227 ; free physical = 444 ; free virtual = 71906
WARNING: [XFORM 203-631] Renaming function 'BDT::Tree<3, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' to 'decision_function' (hls_taus/BDT.h:40)
WARNING: [XFORM 203-631] Renaming function 'BDT::BDT<226, 3, 2, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> [9], ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::decision_function' to 'decision_function.1' (hls_taus/BDT.h:128:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:14:42 ; elapsed = 00:14:47 . Memory (MB): peak = 2200.047 ; gain = 1744.227 ; free physical = 363 ; free virtual = 71905
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'decision_function.1' to 'decision_function_1'.
