var classSpiMasterPorts =
[
    [ "SpiMasterPorts.SpiMaster", "classSpiMasterPorts_1_1SpiMaster.html", "classSpiMasterPorts_1_1SpiMaster" ],
    [ "BYTE_WIDTH", "classSpiMasterPorts.html#ab8ff57af1ccdcbcd9c538aa3d276a2a9", null ],
    [ "clk", "classSpiMasterPorts.html#a50da91b765765ac486df1b41692e962f", null ],
    [ "CLOCK_DIVIDER", "classSpiMasterPorts.html#a0c6fe64603b6c60c6f87c70ff2ef0586", null ],
    [ "CPHA", "classSpiMasterPorts.html#ab7c242421272412fbff892efe31f1fe2", null ],
    [ "CPOL", "classSpiMasterPorts.html#a8db6bfecddf6930f5703b8be6031ef64", null ],
    [ "DataFromMiso", "classSpiMasterPorts.html#a134b9e3fbfb7e4f88c94bdada03554b1", null ],
    [ "DataToMosi", "classSpiMasterPorts.html#a4c5c8f7ff496f4ae2a07c9d7986ebdee", null ],
    [ "IEEE", "classSpiMasterPorts.html#ae4f03c286607f3181e16b9aa12d0c6d4", null ],
    [ "Miso", "classSpiMasterPorts.html#a06ab5d8ed6240ca85b1c0c96a38cc877", null ],
    [ "Mosi", "classSpiMasterPorts.html#a7037d670103fbf5cced1070817504229", null ],
    [ "NUMERIC_STD", "classSpiMasterPorts.html#ae00f3f04545af57582ff10609eee23e2", null ],
    [ "rst", "classSpiMasterPorts.html#ae106f17a2b73445119c8eb039d3e102e", null ],
    [ "Sck", "classSpiMasterPorts.html#a2c4c12ecf6eb4315f8c3e5ec0d20b4f5", null ],
    [ "STD_LOGIC_1164", "classSpiMasterPorts.html#aa4b2b25246a821511120e3149b003563", null ],
    [ "STD_LOGIC_UNSIGNED", "classSpiMasterPorts.html#a241c3e72dd8024cc8ae831b1b2aed7db", null ],
    [ "XferComplete", "classSpiMasterPorts.html#a4e5b911ada797dbf2555df752b56c302", null ]
];