// Seed: 2215325214
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(negedge id_2) begin
    id_2 <= id_2;
  end
  type_2(
      1, id_2, 1
  );
endmodule
