/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [15:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [20:0] celloutsig_0_4z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  reg [24:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [15:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  reg [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~((celloutsig_0_0z[12] | in_data[62]) & (celloutsig_0_0z[13] | celloutsig_0_2z));
  assign celloutsig_0_6z = celloutsig_0_4z[11] | celloutsig_0_0z[8];
  assign celloutsig_0_2z = celloutsig_0_0z[7] | celloutsig_0_0z[11];
  assign celloutsig_1_11z = in_data[121] | celloutsig_1_10z;
  assign celloutsig_1_18z = celloutsig_1_9z & celloutsig_1_2z[9:3];
  assign celloutsig_0_7z = { celloutsig_0_5z[3], celloutsig_0_2z, celloutsig_0_6z } == celloutsig_0_0z[9:7];
  assign celloutsig_1_1z = in_data[170:168] == in_data[156:154];
  assign celloutsig_1_3z = in_data[129:122] === { celloutsig_1_2z[9:6], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[148:145] === in_data[102:99];
  assign celloutsig_0_10z = celloutsig_0_1z[9:3] > { celloutsig_0_9z[4:1], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_8z = { celloutsig_0_0z[11:9], celloutsig_0_6z } * celloutsig_0_5z[5:2];
  assign celloutsig_1_0z = in_data[186:184] * in_data[101:99];
  assign celloutsig_1_2z = in_data[177:162] * in_data[111:96];
  assign celloutsig_1_5z = { celloutsig_1_2z[5:4], celloutsig_1_3z, celloutsig_1_0z } != { celloutsig_1_2z[13:9], celloutsig_1_1z };
  assign celloutsig_0_1z = ~ in_data[32:18];
  assign celloutsig_1_7z = ~^ { in_data[107:106], celloutsig_1_3z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_2z[5:1], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_13z = ~^ { in_data[141:140], celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_1_8z = ^ in_data[148:145];
  assign celloutsig_0_9z = { celloutsig_0_5z[5:1], celloutsig_0_5z } ~^ { celloutsig_0_4z[19:15], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_6z = { celloutsig_1_2z[8:5], celloutsig_1_4z } ~^ { celloutsig_1_2z[10:7], celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_6z[3:0], celloutsig_1_5z } ~^ in_data[180:176];
  assign celloutsig_0_0z = in_data[15:0] ^ in_data[17:2];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_4z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_4z = { celloutsig_0_0z[7:3], celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = { celloutsig_0_0z[7:5], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_1_9z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_9z = celloutsig_1_2z[10:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 25'h0000000;
    else if (!clkin_data[32]) celloutsig_1_19z = { in_data[142:120], celloutsig_1_11z, celloutsig_1_13z };
  assign { out_data[134:128], out_data[120:96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
