{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@LASIC.UFRN.BR " "Can't contact license server \"1800@LASIC.UFRN.BR\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1560091836004 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560091836046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560091836048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 11:50:34 2019 " "Processing started: Sun Jun 09 11:50:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560091836048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560091836048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560091836049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560091836974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project3-proc " "Found design unit 1: project3-proc" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839097 ""} { "Info" "ISGN_ENTITY_NAME" "1 project3 " "Found entity 1: project3" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091839097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-conv " "Found design unit 1: divider-conv" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839108 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091839108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-proc " "Found design unit 1: ALU-proc" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839120 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091839120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD27-conv " "Found design unit 1: BCD27-conv" {  } { { "BCD27.vhd" "" { Text "C:/Users/aluno/Desktop/project3/BCD27.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839130 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD27 " "Found entity 1: BCD27" {  } { { "BCD27.vhd" "" { Text "C:/Users/aluno/Desktop/project3/BCD27.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091839130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDiv-clk1Hz " "Found design unit 1: ClockDiv-clk1Hz" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ClockDiv.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839135 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDiv " "Found entity 1: ClockDiv" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ClockDiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091839135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091839135 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project3 " "Elaborating entity \"project3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560091839240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDiv ClockDiv:clock " "Elaborating entity \"ClockDiv\" for hierarchy \"ClockDiv:clock\"" {  } { { "project3.vhd" "clock" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091839489 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count ClockDiv.vhd(25) " "VHDL Process Statement warning at ClockDiv.vhd(25): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ClockDiv.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ClockDiv.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839503 "|project3|ClockDiv:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:procALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:procALU\"" {  } { { "project3.vhd" "procALU" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091839541 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839544 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839544 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(30) " "VHDL Process Statement warning at ALU.vhd(30): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839545 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta ALU.vhd(31) " "VHDL Process Statement warning at ALU.vhd(31): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839545 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839546 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839547 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vtb ALU.vhd(37) " "VHDL Process Statement warning at ALU.vhd(37): signal \"vtb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839547 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vtb ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"vtb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839548 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(42) " "VHDL Process Statement warning at ALU.vhd(42): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839548 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839548 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "o ALU.vhd(45) " "VHDL Process Statement warning at ALU.vhd(45): signal \"o\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839548 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839549 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(47) " "VHDL Process Statement warning at ALU.vhd(47): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839549 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839549 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839549 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839549 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839550 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839550 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s ALU.vhd(53) " "VHDL Process Statement warning at ALU.vhd(53): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839550 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839550 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839550 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_a ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"temp_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839551 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_b ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"temp_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839551 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839551 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839551 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839551 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839552 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(67) " "VHDL Process Statement warning at ALU.vhd(67): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839552 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839552 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839552 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839552 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b ALU.vhd(71) " "VHDL Process Statement warning at ALU.vhd(71): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839553 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vta ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"vta\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839553 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vtb ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"vtb\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839553 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_a ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"temp_a\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839554 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_b ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"temp_b\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839554 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_s ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"temp_s\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839554 "|project3|ALU:procALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csig ALU.vhd(24) " "VHDL Process Statement warning at ALU.vhd(24): inferring latch(es) for signal or variable \"csig\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839554 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "csig ALU.vhd(24) " "Inferred latch for \"csig\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839563 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[0\] ALU.vhd(24) " "Inferred latch for \"temp_s\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839563 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[1\] ALU.vhd(24) " "Inferred latch for \"temp_s\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839563 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[2\] ALU.vhd(24) " "Inferred latch for \"temp_s\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839563 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[3\] ALU.vhd(24) " "Inferred latch for \"temp_s\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839563 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[4\] ALU.vhd(24) " "Inferred latch for \"temp_s\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839564 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[5\] ALU.vhd(24) " "Inferred latch for \"temp_s\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839564 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[0\] ALU.vhd(24) " "Inferred latch for \"temp_b\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839564 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[1\] ALU.vhd(24) " "Inferred latch for \"temp_b\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839564 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[2\] ALU.vhd(24) " "Inferred latch for \"temp_b\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839564 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[3\] ALU.vhd(24) " "Inferred latch for \"temp_b\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839565 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[4\] ALU.vhd(24) " "Inferred latch for \"temp_b\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839565 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_b\[5\] ALU.vhd(24) " "Inferred latch for \"temp_b\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839565 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[0\] ALU.vhd(24) " "Inferred latch for \"temp_a\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839565 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[1\] ALU.vhd(24) " "Inferred latch for \"temp_a\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839565 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[2\] ALU.vhd(24) " "Inferred latch for \"temp_a\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839565 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[3\] ALU.vhd(24) " "Inferred latch for \"temp_a\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839566 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[4\] ALU.vhd(24) " "Inferred latch for \"temp_a\[4\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839566 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_a\[5\] ALU.vhd(24) " "Inferred latch for \"temp_a\[5\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839566 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[0\] ALU.vhd(24) " "Inferred latch for \"vtb\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839566 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[1\] ALU.vhd(24) " "Inferred latch for \"vtb\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839566 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[2\] ALU.vhd(24) " "Inferred latch for \"vtb\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839566 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vtb\[3\] ALU.vhd(24) " "Inferred latch for \"vtb\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839567 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[0\] ALU.vhd(24) " "Inferred latch for \"vta\[0\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839567 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[1\] ALU.vhd(24) " "Inferred latch for \"vta\[1\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839567 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[2\] ALU.vhd(24) " "Inferred latch for \"vta\[2\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839567 "|project3|ALU:procALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[3\] ALU.vhd(24) " "Inferred latch for \"vta\[3\]\" at ALU.vhd(24)" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839567 "|project3|ALU:procALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:display " "Elaborating entity \"divider\" for hierarchy \"divider:display\"" {  } { { "project3.vhd" "display" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091839585 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(29) " "VHDL Process Statement warning at divider.vhd(29): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839586 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta divider.vhd(30) " "VHDL Process Statement warning at divider.vhd(30): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(31) " "VHDL Process Statement warning at divider.vhd(31): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(36) " "VHDL Process Statement warning at divider.vhd(36): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(37) " "VHDL Process Statement warning at divider.vhd(37): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(43) " "VHDL Process Statement warning at divider.vhd(43): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vta divider.vhd(44) " "VHDL Process Statement warning at divider.vhd(44): signal \"vta\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "a divider.vhd(45) " "VHDL Process Statement warning at divider.vhd(45): signal \"a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(50) " "VHDL Process Statement warning at divider.vhd(50): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839587 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(51) " "VHDL Process Statement warning at divider.vhd(51): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op divider.vhd(57) " "VHDL Process Statement warning at divider.vhd(57): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt divider.vhd(58) " "VHDL Process Statement warning at divider.vhd(58): signal \"opt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "optt divider.vhd(59) " "VHDL Process Statement warning at divider.vhd(59): signal \"optt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op divider.vhd(65) " "VHDL Process Statement warning at divider.vhd(65): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opt divider.vhd(66) " "VHDL Process Statement warning at divider.vhd(66): signal \"opt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "optt divider.vhd(67) " "VHDL Process Statement warning at divider.vhd(67): signal \"optt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op divider.vhd(68) " "VHDL Process Statement warning at divider.vhd(68): signal \"op\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839588 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "csig divider.vhd(69) " "VHDL Process Statement warning at divider.vhd(69): signal \"csig\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839589 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(71) " "VHDL Process Statement warning at divider.vhd(71): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839589 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(74) " "VHDL Process Statement warning at divider.vhd(74): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839589 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(76) " "VHDL Process Statement warning at divider.vhd(76): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839589 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(81) " "VHDL Process Statement warning at divider.vhd(81): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839589 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_s divider.vhd(82) " "VHDL Process Statement warning at divider.vhd(82): signal \"temp_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839589 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(84) " "VHDL Process Statement warning at divider.vhd(84): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839589 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(89) " "VHDL Process Statement warning at divider.vhd(89): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839590 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(94) " "VHDL Process Statement warning at divider.vhd(94): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839590 "|project3|divider:display"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s divider.vhd(99) " "VHDL Process Statement warning at divider.vhd(99): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560091839590 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "vta divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"vta\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839591 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_s divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"temp_s\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839591 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opt divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"opt\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839591 "|project3|divider:display"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "optt divider.vhd(25) " "VHDL Process Statement warning at divider.vhd(25): inferring latch(es) for signal or variable \"optt\", which holds its previous value in one or more paths through the process" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1560091839591 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[0\] divider.vhd(25) " "Inferred latch for \"optt\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839592 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[1\] divider.vhd(25) " "Inferred latch for \"optt\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839592 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[2\] divider.vhd(25) " "Inferred latch for \"optt\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839592 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "optt\[3\] divider.vhd(25) " "Inferred latch for \"optt\[3\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opt\[0\] divider.vhd(25) " "Inferred latch for \"opt\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opt\[1\] divider.vhd(25) " "Inferred latch for \"opt\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opt\[2\] divider.vhd(25) " "Inferred latch for \"opt\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[0\] divider.vhd(25) " "Inferred latch for \"temp_s\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[1\] divider.vhd(25) " "Inferred latch for \"temp_s\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[2\] divider.vhd(25) " "Inferred latch for \"temp_s\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[3\] divider.vhd(25) " "Inferred latch for \"temp_s\[3\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839593 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_s\[4\] divider.vhd(25) " "Inferred latch for \"temp_s\[4\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839594 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[0\] divider.vhd(25) " "Inferred latch for \"vta\[0\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839594 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[1\] divider.vhd(25) " "Inferred latch for \"vta\[1\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839594 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[2\] divider.vhd(25) " "Inferred latch for \"vta\[2\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839594 "|project3|divider:display"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "vta\[3\] divider.vhd(25) " "Inferred latch for \"vta\[3\]\" at divider.vhd(25)" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1560091839594 "|project3|divider:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD27 BCD27:p_disp4 " "Elaborating entity \"BCD27\" for hierarchy \"BCD27:p_disp4\"" {  } { { "project3.vhd" "p_disp4" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091839627 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divider:display\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divider:display\|Mod0\"" {  } { { "divider.vhd" "Mod0" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091840877 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "divider:display\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"divider:display\|Div0\"" {  } { { "divider.vhd" "Div0" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091840877 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1560091840877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:display\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"divider:display\|lpm_divide:Mod0\"" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091841644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:display\|lpm_divide:Mod0 " "Instantiated megafunction \"divider:display\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091841653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091841653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091841653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091841653 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560091841653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091841950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091841950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091841980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091841980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/alt_u_div_kve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091842003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091842003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091842109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091842109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091842185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091842185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:display\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"divider:display\|lpm_divide:Div0\"" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091842295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:display\|lpm_divide:Div0 " "Instantiated megafunction \"divider:display\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091842295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091842295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091842295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1560091842295 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1560091842295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ucm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ucm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ucm " "Found entity 1: lpm_divide_ucm" {  } { { "db/lpm_divide_ucm.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/lpm_divide_ucm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091842380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091842380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091842401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091842401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "C:/Users/aluno/Desktop/project3/db/alt_u_div_ive.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560091842424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560091842424 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[0\] " "Latch divider:display\|temp_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091842911 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091842911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[1\] " "Latch divider:display\|temp_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091842911 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091842911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[2\] " "Latch divider:display\|temp_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091842911 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091842911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[3\] " "Latch divider:display\|temp_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091842911 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091842911 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divider:display\|temp_s\[4\] " "Latch divider:display\|temp_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA show\[2\] " "Ports D and ENA on the latch are fed by the same signal show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1560091842911 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 25 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1560091842911 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1560091842914 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1560091842914 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dis_3\[6\] VCC " "Pin \"dis_3\[6\]\" is stuck at VCC" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560091843083 "|project3|dis_3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560091843083 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "show\[2\] High " "Register show\[2\] will power up to High" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1560091843116 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "show\[0\] High " "Register show\[0\] will power up to High" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1560091843116 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1560091843116 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560091844535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560091844535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "330 " "Implemented 330 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560091846016 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560091846016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "276 " "Implemented 276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560091846016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560091846016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560091846086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 11:50:46 2019 " "Processing ended: Sun Jun 09 11:50:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560091846086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560091846086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560091846086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560091846086 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@LASIC.UFRN.BR " "Can't contact license server \"1800@LASIC.UFRN.BR\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1560091848122 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560091848765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560091848765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 11:50:46 2019 " "Processing started: Sun Jun 09 11:50:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560091848765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560091848765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project3 -c project3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560091848766 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560091848904 ""}
{ "Info" "0" "" "Project  = project3" {  } {  } 0 0 "Project  = project3" 0 0 "Fitter" 0 0 1560091848921 ""}
{ "Info" "0" "" "Revision = project3" {  } {  } 0 0 "Revision = project3" 0 0 "Fitter" 0 0 1560091848928 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1560091849294 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project3 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"project3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560091849317 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560091849369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560091849369 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560091851788 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560091851854 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560091853463 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1560091853463 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560091853463 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560091853510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560091853510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1560091853510 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560091853510 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 54 " "No exact pin location assignment(s) for 8 pins of 54 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Pin s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { s[0] } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Pin s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { s[1] } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\] " "Pin s\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { s[2] } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\] " "Pin s\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { s[3] } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[4\] " "Pin s\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { s[4] } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "csig " "Pin csig not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { csig } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { csig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rst } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1560091853816 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1560091853816 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1560091854543 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project3.sdc " "Synopsys Design Constraints File file not found: 'project3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560091854575 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560091854594 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560091854630 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ClockDiv:clock\|Equal0  " "Automatically promoted node ClockDiv:clock\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560091854670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_temp\[2\] " "Destination node o_temp\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_temp[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 223 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "show\[2\] " "Destination node show\[2\]" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { show[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854670 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk " "Destination node clk" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { clk } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 31 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854670 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560091854670 ""}  } { { "ClockDiv.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ClockDiv.vhd" 18 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClockDiv:clock|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560091854670 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:procALU\|Equal0~0  " "Automatically promoted node ALU:procALU\|Equal0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:procALU\|s\[2\]~15 " "Destination node ALU:procALU\|s\[2\]~15" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:procALU|s[2]~15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 330 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:procALU\|s\[3\]~16 " "Destination node ALU:procALU\|s\[3\]~16" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:procALU|s[3]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 332 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU:procALU\|s\[4\]~17 " "Destination node ALU:procALU\|s\[4\]~17" {  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:procALU|s[4]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 333 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:display\|Selector11~5 " "Destination node divider:display\|Selector11~5" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|Selector11~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 382 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:display\|Selector7~1 " "Destination node divider:display\|Selector7~1" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|Selector7~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BCD27:p_disp3\|Mux6~0 " "Destination node BCD27:p_disp3\|Mux6~0" {  } { { "BCD27.vhd" "" { Text "C:/Users/aluno/Desktop/project3/BCD27.vhd" 20 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD27:p_disp3|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:display\|dis_3\[0\]~0 " "Destination node divider:display\|dis_3\[0\]~0" {  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 14 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|dis_3[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 427 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:display\|Add1~2 " "Destination node divider:display\|Add1~2" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1256 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|Add1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 491 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:display\|Add1~5 " "Destination node divider:display\|Add1~5" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1256 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|Add1~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:display\|Add1~8 " "Destination node divider:display\|Add1~8" {  } { { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1256 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|Add1~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854671 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1560091854671 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560091854671 ""}  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 26 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:procALU|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560091854671 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:display\|WideOr3~0  " "Automatically promoted node divider:display\|WideOr3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560091854673 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|WideOr3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560091854673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:procALU\|temp_s\[0\]~4  " "Automatically promoted node ALU:procALU\|temp_s\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560091854673 ""}  } { { "ALU.vhd" "" { Text "C:/Users/aluno/Desktop/project3/ALU.vhd" 24 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:procALU|temp_s[0]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560091854673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:display\|Selector22~2  " "Automatically promoted node divider:display\|Selector22~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560091854673 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|Selector22~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560091854673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:display\|Equal1~0  " "Automatically promoted node divider:display\|Equal1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560091854673 ""}  } { { "divider.vhd" "" { Text "C:/Users/aluno/Desktop/project3/divider.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { divider:display|Equal1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560091854673 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node rst (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "a_temp\[0\]~0 " "Destination node a_temp\[0\]~0" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { a_temp[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 461 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b_temp\[0\]~0 " "Destination node b_temp\[0\]~0" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { b_temp[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 462 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "o_temp\[2\]~0 " "Destination node o_temp\[2\]~0" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 93 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { o_temp[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 463 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_s.wait_a " "Destination node next_s.wait_a" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_s.wait_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_s.wait_b " "Destination node next_s.wait_b" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_s.wait_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_s.wait_o " "Destination node next_s.wait_o" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_s.wait_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_s.unit " "Destination node next_s.unit" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_s.unit } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_s.init " "Destination node next_s.init" {  } { { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 42 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { next_s.init } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1560091854674 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1560091854674 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { rst } } } { "project3.vhd" "" { Text "C:/Users/aluno/Desktop/project3/project3.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560091854674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560091855111 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560091855112 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560091855112 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560091855114 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560091855116 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1560091855117 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1560091855117 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560091855118 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560091855119 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1560091855120 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560091855120 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1560091855128 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1560091855128 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560091855128 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 9 55 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 54 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 56 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 9 47 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1560091855131 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1560091855131 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560091855131 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560091855206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560091858369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560091858699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560091858746 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560091860585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560091860585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560091860700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X33_Y0 X43_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11" {  } { { "loc" "" { Generic "C:/Users/aluno/Desktop/project3/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X33_Y0 to location X43_Y11"} 33 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1560091862683 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560091862683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560091863894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1560091863897 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560091863897 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.94 " "Total time spent on timing analysis during the Fitter is 0.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1560091863914 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560091863936 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "42 " "Found 42 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[0\] 0 " "Pin \"s\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[1\] 0 " "Pin \"s\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[2\] 0 " "Pin \"s\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[3\] 0 " "Pin \"s\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s\[4\] 0 " "Pin \"s\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "csig 0 " "Pin \"csig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "clk 0 " "Pin \"clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_0\[0\] 0 " "Pin \"dis_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_0\[1\] 0 " "Pin \"dis_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_0\[2\] 0 " "Pin \"dis_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_0\[3\] 0 " "Pin \"dis_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_0\[4\] 0 " "Pin \"dis_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_0\[5\] 0 " "Pin \"dis_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_0\[6\] 0 " "Pin \"dis_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_1\[0\] 0 " "Pin \"dis_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_1\[1\] 0 " "Pin \"dis_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_1\[2\] 0 " "Pin \"dis_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_1\[3\] 0 " "Pin \"dis_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_1\[4\] 0 " "Pin \"dis_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_1\[5\] 0 " "Pin \"dis_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_1\[6\] 0 " "Pin \"dis_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_2\[0\] 0 " "Pin \"dis_2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_2\[1\] 0 " "Pin \"dis_2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_2\[2\] 0 " "Pin \"dis_2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_2\[3\] 0 " "Pin \"dis_2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_2\[4\] 0 " "Pin \"dis_2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_2\[5\] 0 " "Pin \"dis_2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_2\[6\] 0 " "Pin \"dis_2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_3\[0\] 0 " "Pin \"dis_3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_3\[1\] 0 " "Pin \"dis_3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_3\[2\] 0 " "Pin \"dis_3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_3\[3\] 0 " "Pin \"dis_3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_3\[4\] 0 " "Pin \"dis_3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_3\[5\] 0 " "Pin \"dis_3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_3\[6\] 0 " "Pin \"dis_3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_4\[0\] 0 " "Pin \"dis_4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_4\[1\] 0 " "Pin \"dis_4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_4\[2\] 0 " "Pin \"dis_4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_4\[3\] 0 " "Pin \"dis_4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_4\[4\] 0 " "Pin \"dis_4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_4\[5\] 0 " "Pin \"dis_4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dis_4\[6\] 0 " "Pin \"dis_4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1560091863949 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1560091863949 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560091864214 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560091864242 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560091864490 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560091865021 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1560091865068 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Desktop/project3/output_files/project3.fit.smsg " "Generated suppressed messages file C:/Users/aluno/Desktop/project3/output_files/project3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560091865299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "489 " "Peak virtual memory: 489 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560091865707 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 11:51:05 2019 " "Processing ended: Sun Jun 09 11:51:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560091865707 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560091865707 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560091865707 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560091865707 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@LASIC.UFRN.BR " "Can't contact license server \"1800@LASIC.UFRN.BR\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Fitter" 0 -1 1560091870005 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560091870016 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560091870017 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 11:51:08 2019 " "Processing started: Sun Jun 09 11:51:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560091870017 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560091870017 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project3 -c project3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560091870017 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560091872326 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560091872431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560091873939 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 11:51:13 2019 " "Processing ended: Sun Jun 09 11:51:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560091873939 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560091873939 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560091873939 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560091873939 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560091874573 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@LASIC.UFRN.BR " "Can't contact license server \"1800@LASIC.UFRN.BR\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Assembler" 0 -1 1560091876238 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560091876644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560091876644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 11:51:14 2019 " "Processing started: Sun Jun 09 11:51:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560091876644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560091876644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project3 -c project3 " "Command: quartus_sta project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560091876645 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1560091876792 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1560091877006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560091877053 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1560091877053 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "43 " "TimeQuest Timing Analyzer is analyzing 43 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1560091877164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project3.sdc " "Synopsys Design Constraints File file not found: 'project3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1560091877183 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1560091877183 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name show\[0\] show\[0\] " "create_clock -period 1.000 -name show\[0\] show\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDiv:clock\|count\[0\] ClockDiv:clock\|count\[0\] " "create_clock -period 1.000 -name ClockDiv:clock\|count\[0\] ClockDiv:clock\|count\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name o_temp\[1\] o_temp\[1\] " "create_clock -period 1.000 -name o_temp\[1\] o_temp\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877185 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name show\[1\] show\[1\] " "create_clock -period 1.000 -name show\[1\] show\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877185 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877185 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1560091877190 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1560091877217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560091877229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.018 " "Worst-case setup slack is -7.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.018      -106.942 show\[0\]  " "   -7.018      -106.942 show\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.661       -86.986 show\[1\]  " "   -6.661       -86.986 show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.887       -18.602 o_temp\[1\]  " "   -3.887       -18.602 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.317       -33.145 clk_in  " "   -2.317       -33.145 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119       -24.712 ClockDiv:clock\|count\[0\]  " "   -2.119       -24.712 ClockDiv:clock\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.388 " "Worst-case hold slack is -3.388" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388       -40.097 clk_in  " "   -3.388       -40.097 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.938       -15.256 show\[1\]  " "   -2.938       -15.256 show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.581       -10.364 show\[0\]  " "   -2.581       -10.364 show\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.789        -0.789 o_temp\[1\]  " "   -0.789        -0.789 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 ClockDiv:clock\|count\[0\]  " "    0.517         0.000 ClockDiv:clock\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.867 " "Worst-case recovery slack is -3.867" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.867      -100.334 clk_in  " "   -3.867      -100.334 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168        -0.168 o_temp\[1\]  " "   -0.168        -0.168 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.770 " "Worst-case removal slack is -3.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.770        -3.770 o_temp\[1\]  " "   -3.770        -3.770 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877246 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211         0.000 clk_in  " "    0.211         0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877246 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877246 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 clk_in  " "   -1.380       -27.380 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 ClockDiv:clock\|count\[0\]  " "   -0.500       -26.000 ClockDiv:clock\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 o_temp\[1\]  " "    0.500         0.000 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 show\[0\]  " "    0.500         0.000 show\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 show\[1\]  " "    0.500         0.000 show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877250 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560091877612 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1560091877614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1560091877639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.814 " "Worst-case setup slack is -2.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.814       -37.579 show\[0\]  " "   -2.814       -37.579 show\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.659       -28.671 show\[1\]  " "   -2.659       -28.671 show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -6.460 o_temp\[1\]  " "   -1.487        -6.460 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.770        -3.072 ClockDiv:clock\|count\[0\]  " "   -0.770        -3.072 ClockDiv:clock\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.607        -4.719 clk_in  " "   -0.607        -4.719 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.850 " "Worst-case hold slack is -1.850" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.850       -26.802 clk_in  " "   -1.850       -26.802 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.613        -8.357 show\[1\]  " "   -1.613        -8.357 show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.458        -6.156 show\[0\]  " "   -1.458        -6.156 show\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.140        -0.140 o_temp\[1\]  " "   -0.140        -0.140 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239         0.000 ClockDiv:clock\|count\[0\]  " "    0.239         0.000 ClockDiv:clock\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877662 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.594 " "Worst-case recovery slack is -1.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.594       -41.262 clk_in  " "   -1.594       -41.262 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877673 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157         0.000 o_temp\[1\]  " "    0.157         0.000 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877673 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.743 " "Worst-case removal slack is -1.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.743        -1.743 o_temp\[1\]  " "   -1.743        -1.743 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084         0.000 clk_in  " "    0.084         0.000 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -27.380 clk_in  " "   -1.380       -27.380 clk_in " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -26.000 ClockDiv:clock\|count\[0\]  " "   -0.500       -26.000 ClockDiv:clock\|count\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 o_temp\[1\]  " "    0.500         0.000 o_temp\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 show\[0\]  " "    0.500         0.000 show\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 show\[1\]  " "    0.500         0.000 show\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1560091877699 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1560091878124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560091878226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1560091878227 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560091878415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 11:51:18 2019 " "Processing ended: Sun Jun 09 11:51:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560091878415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560091878415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560091878415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560091878415 ""}
{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1800@LASIC.UFRN.BR " "Can't contact license server \"1800@LASIC.UFRN.BR\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "Quartus II" 0 -1 1560091881744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560091881771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560091881773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 11:51:20 2019 " "Processing started: Sun Jun 09 11:51:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560091881773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560091881773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off project3 -c project3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off project3 -c project3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560091881773 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "project3.vo\", \"project3_fast.vo project3_v.sdo project3_v_fast.sdo C:/Users/aluno/Desktop/project3/simulation/modelsim/ simulation " "Generated files \"project3.vo\", \"project3_fast.vo\", \"project3_v.sdo\" and \"project3_v_fast.sdo\" in directory \"C:/Users/aluno/Desktop/project3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1560091882904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560091882949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 11:51:22 2019 " "Processing ended: Sun Jun 09 11:51:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560091882949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560091882949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560091882949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560091882949 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 103 s " "Quartus II Full Compilation was successful. 0 errors, 103 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560091883614 ""}
