{
  "parameter": {
    "xLen": 32,
    "vLen": 4096,
    "datapathWidth": 32,
    "laneNumber": 32,
    "physicalAddressWidth": 32,
    "chainingSize": 4,
    "vrfWriteQueueSize": 4,
    "fpuEnable": false,
    "instructionQueueSize": 8,
    "memoryBankSize": 4,
    "lsuVRFWriteQueueSize": 96,
    "portFactor": 1,
    "vfuInstantiateParameter": {
      "slotCount": 4,
      "logicModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.MaskedLogic"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "aluModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            0
          ]
        ],
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            1
          ]
        ],
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            2
          ]
        ],
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.LaneAdder"
          },
          [
            3
          ]
        ]
      ],
      "shifterModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.LaneShifter"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "mulModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.LaneMul"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "divModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.LaneDiv"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "otherModuleParameters": [
        [
          {
            "parameter": {
              "datapathWidth": 32,
              "vlMaxBits": 11,
              "groupNumberBits": 6,
              "laneNumberBits": 3,
              "dataPathByteWidth": 4,
              "latency": 0
            },
            "generator": "org.chipsalliance.t1.rtl.OtherUnit"
          },
          [
            0,
            1,
            2,
            3
          ]
        ]
      ],
      "floatModuleParameters": [],
      "divfpModuleParameters": []
    }
  },
  "generator": "org.chipsalliance.t1.rtl.V"
}
