
*** Running vivado
    with args -log soc_cordic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_cordic_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_cordic_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 406.539 ; gain = 99.488
INFO: [Synth 8-638] synthesizing module 'soc_cordic_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_0/synth/soc_cordic_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'soc_cordic_0_0' (14#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_cordic_0_0/synth/soc_cordic_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 589.895 ; gain = 282.844
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 589.895 ; gain = 282.844
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 862.605 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:06 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:18 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:19 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 862.605 ; gain = 555.555
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 862.605 ; gain = 555.555

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    94|
|2     |LUT2   |   301|
|3     |LUT3   |   187|
|4     |LUT4   |     2|
|5     |LUT5   |   130|
|6     |MUXCY  |   368|
|7     |SRL16E |    37|
|8     |XORCY  |   342|
|9     |FDRE   |   445|
+------+-------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:21 . Memory (MB): peak = 862.605 ; gain = 555.555
synth_design: Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 862.605 ; gain = 564.512
