# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:31 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins[20] ins[21] ins[22] ins[23] ins_valid[0] \
 ins_valid[1] ins_valid[2] ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs[4] outs[5] outs_valid index[0] index[1] \
 index_valid

.latch        n94 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n99 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch       n104 control.tehb.dataReg[0]  0
.latch       n109 control.tehb.dataReg[1]  0
.latch       n114 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n63
01 1
.names control.tehb.control.fullReg new_n63 ins_ready[1]
01 1
.names ins_valid[0] new_n63 new_n65
00 1
.names ins_valid[2] new_n65 new_n66
11 1
.names control.tehb.control.fullReg new_n66 ins_ready[2]
01 1
.names ins_valid[3] new_n65 new_n68
11 1
.names new_n66 new_n68 new_n69
01 1
.names control.tehb.control.fullReg new_n69 ins_ready[3]
01 1
.names control.tehb.dataReg[1] control.tehb.control.fullReg new_n71
11 1
.names new_n66 new_n69 new_n72
00 1
.names control.tehb.control.fullReg new_n72 new_n73
00 1
.names new_n71 new_n73 index[1]
00 0
.names control.tehb.dataReg[0] control.tehb.control.fullReg new_n75
11 1
.names new_n63 new_n69 new_n76
00 1
.names control.tehb.control.fullReg new_n76 new_n77
00 1
.names new_n75 new_n77 index[0]
00 0
.names ins[0] index[0] new_n79
10 1
.names ins[6] index[0] new_n80
11 1
.names new_n79 new_n80 new_n81
00 1
.names index[1] new_n81 new_n82
00 1
.names ins[12] index[1] new_n83
11 1
.names index[0] new_n83 new_n84
01 1
.names index[1] index[0] new_n85
11 1
.names ins[18] new_n85 new_n86
11 1
.names new_n84 new_n86 new_n87
00 1
.names new_n82 new_n87 outs[0]
01 0
.names ins[1] index[0] new_n89
10 1
.names ins[7] index[0] new_n90
11 1
.names new_n89 new_n90 new_n91
00 1
.names index[1] new_n91 new_n92
00 1
.names ins[13] index[1] new_n93
11 1
.names index[0] new_n93 new_n94_1
01 1
.names ins[19] new_n85 new_n95
11 1
.names new_n94_1 new_n95 new_n96
00 1
.names new_n92 new_n96 outs[1]
01 0
.names ins[2] index[0] new_n98
10 1
.names ins[8] index[0] new_n99_1
11 1
.names new_n98 new_n99_1 new_n100
00 1
.names index[1] new_n100 new_n101
00 1
.names ins[20] new_n85 new_n102
11 1
.names ins[14] index[1] new_n103
11 1
.names index[0] new_n103 new_n104_1
01 1
.names new_n102 new_n104_1 new_n105
00 1
.names new_n101 new_n105 outs[2]
01 0
.names ins[3] index[0] new_n107
10 1
.names ins[9] index[0] new_n108
11 1
.names new_n107 new_n108 new_n109_1
00 1
.names index[1] new_n109_1 new_n110
00 1
.names ins[21] new_n85 new_n111
11 1
.names ins[15] index[1] new_n112
11 1
.names index[0] new_n112 new_n113
01 1
.names new_n111 new_n113 new_n114_1
00 1
.names new_n110 new_n114_1 outs[3]
01 0
.names ins[4] index[0] new_n116
10 1
.names ins[10] index[0] new_n117
11 1
.names new_n116 new_n117 new_n118
00 1
.names index[1] new_n118 new_n119
00 1
.names ins[22] new_n85 new_n120
11 1
.names ins[16] index[1] new_n121
11 1
.names index[0] new_n121 new_n122
01 1
.names new_n120 new_n122 new_n123
00 1
.names new_n119 new_n123 outs[4]
01 0
.names ins[5] index[0] new_n125
10 1
.names ins[11] index[0] new_n126
11 1
.names new_n125 new_n126 new_n127
00 1
.names index[1] new_n127 new_n128
00 1
.names ins[23] new_n85 new_n129
11 1
.names ins[17] index[1] new_n130
11 1
.names index[0] new_n130 new_n131
01 1
.names new_n129 new_n131 new_n132
00 1
.names new_n128 new_n132 outs[5]
01 0
.names new_n65 new_n72 new_n134
11 1
.names control.tehb.control.fullReg new_n134 new_n135
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n135 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n135 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n138
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n139
01 1
.names new_n138 new_n139 new_n140
00 1
.names rst new_n140 new_n141
00 1
.names new_n135 new_n141 n114
01 1
.names new_n138 n114 n94
01 0
.names new_n139 n114 n99
01 0
.names control.tehb.control.fullReg new_n140 new_n145
00 1
.names new_n134 new_n145 new_n146
01 1
.names control.tehb.dataReg[0] new_n146 new_n147
10 1
.names new_n76 new_n146 new_n148
01 1
.names new_n147 new_n148 new_n149
00 1
.names rst new_n149 n104
00 1
.names control.tehb.dataReg[1] new_n146 new_n151
10 1
.names new_n72 new_n146 new_n152
01 1
.names new_n151 new_n152 new_n153
00 1
.names rst new_n153 n109
00 1
.end
