add_input_file {"D:/CAD/cad_lib/hdl/Reg_entity.vhd"} -format {VHDL_2008} -work cad_lib
setup_design -design Reg
setup_design -architecture Behavior
