

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 11:01:28 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289  |cos_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379  |sin_lut_ap_fixed_10_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|     13|        -|        -|    -|
|Expression           |        -|     12|        0|     1141|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |       38|     19|    13186|    25525|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       36|    -|
|Register             |        0|      -|     1146|      128|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |       38|     44|    14332|    26830|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        2|      1|        1|        6|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |        2|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_217  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289  |cos_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1355|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_307  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379  |sin_lut_ap_fixed_10_6_5_3_0_s  |        2|      1|  694|  1333|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+
    |Total                                     |                               |       38|     19|13186| 25525|    0|
    +------------------------------------------+-------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    +----------------------------------------------+------------------------------------------+----------------+
    |                   Instance                   |                  Module                  |   Expression   |
    +----------------------------------------------+------------------------------------------+----------------+
    |myproject_am_addmul_12s_11s_16s_32_1_1_U25    |myproject_am_addmul_12s_11s_16s_32_1_1    | (i0 + i1) * i2 |
    |myproject_mac_mul_sub_6s_11s_10s_16_1_1_U24   |myproject_mac_mul_sub_6s_11s_10s_16_1_1   |  i0 * i1 - i2  |
    |myproject_mac_muladd_10s_16s_18ns_18_1_1_U23  |myproject_mac_muladd_10s_16s_18ns_18_1_1  |  i0 * i1 + i2  |
    |myproject_mac_muladd_5s_10s_14ns_14_1_1_U18   |myproject_mac_muladd_5s_10s_14ns_14_1_1   |  i0 + i1 * i2  |
    |myproject_mac_muladd_6s_11s_16s_17_1_1_U28    |myproject_mac_muladd_6s_11s_16s_17_1_1    |  i0 * i1 + i2  |
    |myproject_mac_muladd_7ns_10s_12ns_16_1_1_U20  |myproject_mac_muladd_7ns_10s_12ns_16_1_1  |  i0 + i1 * i2  |
    |myproject_mac_muladd_7ns_10s_7ns_14_1_1_U21   |myproject_mac_muladd_7ns_10s_7ns_14_1_1   |  i0 + i1 * i2  |
    |myproject_mac_muladd_7ns_10s_9ns_14_1_1_U19   |myproject_mac_muladd_7ns_10s_9ns_14_1_1   |  i0 + i1 * i2  |
    |myproject_mac_muladd_8ns_10s_14ns_14_1_1_U17  |myproject_mac_muladd_8ns_10s_14ns_14_1_1  |  i0 * i1 + i2  |
    |myproject_mac_mulsub_12s_12s_14ns_14_1_1_U22  |myproject_mac_mulsub_12s_12s_14ns_14_1_1  |  i0 - i1 * i1  |
    |myproject_mul_mul_12s_14s_26_1_1_U27          |myproject_mul_mul_12s_14s_26_1_1          |     i0 * i1    |
    |myproject_mul_mul_12s_19s_32_1_1_U26          |myproject_mul_mul_12s_19s_32_1_1          |     i0 * i1    |
    |myproject_mul_mul_12s_26s_38_1_1_U29          |myproject_mul_mul_12s_26s_38_1_1          |     i0 * i1    |
    +----------------------------------------------+------------------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_1185_p2                                    |     *    |      0|  0|  62|           4|          10|
    |mul_ln1192_12_fu_1110_p2                          |     *    |      2|  0|  26|          12|          38|
    |mul_ln1192_3_fu_1028_p2                           |     *    |      2|  0|  35|           6|          29|
    |mul_ln1192_4_fu_1094_p2                           |     *    |      2|  0|  22|           6|          34|
    |mul_ln1192_5_fu_1134_p2                           |     *    |      2|  0|  22|           6|          34|
    |mul_ln1192_8_fu_1050_p2                           |     *    |      2|  0|  25|          12|          31|
    |mul_ln1192_9_fu_1102_p2                           |     *    |      2|  0|  26|          12|          42|
    |r_V_10_fu_1040_p2                                 |     *    |      0|  0|  23|           6|           6|
    |r_V_11_fu_1060_p2                                 |     *    |      0|  0|  23|           6|           6|
    |r_V_12_fu_942_p2                                  |     *    |      0|  0|  33|           7|           7|
    |r_V_13_fu_951_p2                                  |     *    |      0|  0|  23|           6|           6|
    |r_V_15_fu_1069_p2                                 |     *    |      0|  0|  23|           6|           6|
    |r_V_18_fu_1085_p2                                 |     *    |      0|  0|  23|           6|           6|
    |r_V_21_fu_988_p2                                  |     *    |      0|  0|  23|           6|           6|
    |r_V_25_fu_907_p2                                  |     *    |      0|  0|  23|           6|           6|
    |r_V_8_fu_797_p2                                   |     *    |      0|  0|  33|           7|           7|
    |add_ln1192_10_fu_854_p2                           |     +    |      0|  0|  18|          13|          19|
    |add_ln1192_18_fu_589_p2                           |     +    |      0|  0|  18|          14|          14|
    |add_ln1192_fu_889_p2                              |     +    |      0|  0|  18|          10|          11|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_input_V  |     +    |      0|  0|  17|          10|          10|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_298_input_V  |     +    |      0|  0|  17|           4|          10|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_input_V  |     +    |      0|  0|  18|           3|          10|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_input_V  |     +    |      0|  0|  17|           2|          10|
    |r_V_27_fu_827_p2                                  |     +    |      0|  0|  25|          18|          18|
    |ret_V_11_fu_694_p2                                |     +    |      0|  0|  19|           4|          12|
    |ret_V_13_fu_787_p2                                |     +    |      0|  0|  15|           3|           7|
    |ret_V_19_fu_864_p2                                |     +    |      0|  0|  15|           3|           7|
    |ret_V_25_fu_874_p2                                |     +    |      0|  0|  18|          11|          11|
    |ret_V_27_fu_645_p2                                |     +    |      0|  0|  21|           8|          14|
    |ret_V_28_fu_1006_p2                               |     +    |      0|  0|  25|          18|          18|
    |ret_V_30_fu_1139_p2                               |     +    |      0|  0|  41|          29|          34|
    |ret_V_36_fu_1160_p2                               |     +    |      0|  0|  49|          38|          42|
    |ret_V_39_fu_595_p2                                |     +    |      0|  0|  18|           7|          14|
    |ret_V_40_fu_1115_p2                               |     +    |      0|  0|  45|          34|          38|
    |ret_V_fu_760_p2                                   |     +    |      0|  0|  18|           6|          11|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_226_input_V  |     -    |      0|  0|  17|          10|          10|
    |r_V_22_fu_745_p2                                  |     -    |      0|  0|  18|           1|          11|
    |r_V_23_fu_516_p2                                  |     -    |      0|  0|  21|          14|          14|
    |r_V_24_fu_898_p2                                  |     -    |      0|  0|  15|           1|           7|
    |r_V_26_fu_539_p2                                  |     -    |      0|  0|  18|          14|          14|
    |r_V_28_fu_566_p2                                  |     -    |      0|  0|  21|          14|          14|
    |r_V_29_fu_583_p2                                  |     -    |      0|  0|  21|          14|          14|
    |ret_V_24_fu_634_p2                                |     -    |      0|  0|  19|          12|          12|
    |ret_V_26_fu_883_p2                                |     -    |      0|  0|  18|          11|          11|
    |ret_V_29_fu_754_p2                                |     -    |      0|  0|  18|          11|          11|
    |ret_V_31_fu_684_p2                                |     -    |      0|  0|  18|          11|          11|
    |ret_V_33_fu_848_p2                                |     -    |      0|  0|  18|          19|          19|
    |sub_ln1118_fu_533_p2                              |     -    |      0|  0|  18|           1|          14|
    |sub_ln703_fu_661_p2                               |     -    |      0|  0|  18|          10|          10|
    |ap_block_pp0_stage0_01001                         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0                  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                     |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                             |          |     12|  0|1141|         495|         760|
    +--------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |x_V_ap_vld_in_sig  |   9|          2|    1|          2|
    |x_V_ap_vld_preg    |   9|          2|    1|          2|
    |x_V_blk_n          |   9|          2|    1|          2|
    |x_V_in_sig         |   9|          2|  160|        320|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  36|          8|  163|        326|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |add_ln1192_10_reg_1410                                 |   18|   0|   19|          1|
    |add_ln1192_2_reg_1330                                  |   14|   0|   14|          0|
    |add_ln1192_reg_1430                                    |   11|   0|   11|          0|
    |ap_CS_fsm                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_235_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_244_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_253_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_262_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_271_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_280_ap_start_reg  |    1|   0|    1|          0|
    |grp_cos_lut_ap_fixed_10_6_5_3_0_s_fu_289_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_316_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_325_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_334_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_343_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_352_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_361_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_370_ap_start_reg  |    1|   0|    1|          0|
    |grp_sin_lut_ap_fixed_10_6_5_3_0_s_fu_379_ap_start_reg  |    1|   0|    1|          0|
    |mul_ln1192_11_reg_1510                                 |   38|   0|   38|          0|
    |mul_ln1192_2_reg_1445                                  |   32|   0|   32|          0|
    |mul_ln1192_3_reg_1490                                  |   34|   0|   34|          0|
    |mul_ln1192_4_reg_1520                                  |   34|   0|   34|          0|
    |mul_ln1192_6_reg_1465                                  |   32|   0|   32|          0|
    |mul_ln1192_8_reg_1500                                  |   42|   0|   42|          0|
    |mul_ln1192_9_reg_1525                                  |   42|   0|   42|          0|
    |p_10_reg_1480                                          |    6|   0|    6|          0|
    |p_11_reg_1425                                          |    6|   0|    6|          0|
    |p_11_reg_1425_pp0_iter5_reg                            |    6|   0|    6|          0|
    |p_1_reg_1435                                           |    6|   0|    6|          0|
    |p_2_reg_1440                                           |    6|   0|    6|          0|
    |p_3_reg_1460                                           |    6|   0|    6|          0|
    |p_4_reg_1375                                           |    6|   0|    6|          0|
    |p_5_reg_1470                                           |    6|   0|    6|          0|
    |p_7_reg_1420                                           |    6|   0|    6|          0|
    |p_8_reg_1450                                           |    6|   0|    6|          0|
    |p_9_reg_1455                                           |    6|   0|    6|          0|
    |p_9_reg_1455_pp0_iter6_reg                             |    6|   0|    6|          0|
    |p_Val2_10_reg_1280                                     |   10|   0|   10|          0|
    |p_Val2_10_reg_1280_pp0_iter1_reg                       |   10|   0|   10|          0|
    |p_Val2_1_reg_1290                                      |   10|   0|   10|          0|
    |p_Val2_1_reg_1290_pp0_iter1_reg                        |   10|   0|   10|          0|
    |p_Val2_2_reg_1296                                      |   10|   0|   10|          0|
    |p_Val2_3_reg_1305                                      |   10|   0|   10|          0|
    |p_Val2_3_reg_1305_pp0_iter1_reg                        |   10|   0|   10|          0|
    |p_Val2_4_reg_1405                                      |    6|   0|    6|          0|
    |p_Val2_5_reg_1380                                      |    6|   0|    6|          0|
    |p_Val2_6_reg_1400                                      |    6|   0|    6|          0|
    |p_Val2_7_reg_1314                                      |   10|   0|   10|          0|
    |p_Val2_7_reg_1314_pp0_iter1_reg                        |   10|   0|   10|          0|
    |p_Val2_8_reg_1495                                      |    6|   0|    6|          0|
    |p_Val2_8_reg_1495_pp0_iter7_reg                        |    6|   0|    6|          0|
    |p_Val2_9_reg_1385                                      |    6|   0|    6|          0|
    |p_Val2_s_reg_1370                                      |    6|   0|    6|          0|
    |r_V_11_reg_1505                                        |   12|   0|   12|          0|
    |r_V_14_reg_1475                                        |   26|   0|   26|          0|
    |r_V_18_reg_1515                                        |   12|   0|   12|          0|
    |r_V_26_reg_1335                                        |   13|   0|   14|          1|
    |r_V_reg_1390                                           |   11|   0|   11|          0|
    |ret_V_16_reg_1345                                      |   16|   0|   16|          0|
    |ret_V_19_reg_1415                                      |    7|   0|    7|          0|
    |ret_V_24_reg_1355                                      |   11|   0|   12|          1|
    |ret_V_7_reg_1395                                       |   16|   0|   16|          0|
    |trunc_ln708_10_reg_1530                                |   10|   0|   10|          0|
    |trunc_ln708_1_reg_1485                                 |   10|   0|   10|          0|
    |trunc_ln708_1_reg_1485_pp0_iter7_reg                   |   10|   0|   10|          0|
    |trunc_ln708_4_reg_1360                                 |   10|   0|   10|          0|
    |trunc_ln708_5_reg_1340                                 |   10|   0|   10|          0|
    |trunc_ln708_6_reg_1365                                 |   10|   0|   10|          0|
    |trunc_ln708_8_reg_1325                                 |   10|   0|   10|          0|
    |trunc_ln708_9_reg_1350                                 |   10|   0|   10|          0|
    |x_V_ap_vld_preg                                        |    1|   0|    1|          0|
    |x_V_preg                                               |  160|   0|  160|          0|
    |p_3_reg_1460                                           |   64|  32|    6|          0|
    |p_Val2_2_reg_1296                                      |   64|  32|   10|          0|
    |r_V_26_reg_1335                                        |   64|  32|   14|          1|
    |ret_V_24_reg_1355                                      |   64|  32|   12|          1|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 1146| 128|  935|          5|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   myproject  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   myproject  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   myproject  | return value |
|x_V_ap_vld    |  in |    1|   ap_vld   |      x_V     |    pointer   |
|x_V           |  in |  160|   ap_vld   |      x_V     |    pointer   |
|y_0_V         | out |   10|   ap_vld   |     y_0_V    |    pointer   |
|y_0_V_ap_vld  | out |    1|   ap_vld   |     y_0_V    |    pointer   |
|y_1_V         | out |   10|   ap_vld   |     y_1_V    |    pointer   |
|y_1_V_ap_vld  | out |    1|   ap_vld   |     y_1_V    |    pointer   |
|y_2_V         | out |   10|   ap_vld   |     y_2_V    |    pointer   |
|y_2_V_ap_vld  | out |    1|   ap_vld   |     y_2_V    |    pointer   |
|y_3_V         | out |   10|   ap_vld   |     y_3_V    |    pointer   |
|y_3_V_ap_vld  | out |    1|   ap_vld   |     y_3_V    |    pointer   |
|y_4_V         | out |   10|   ap_vld   |     y_4_V    |    pointer   |
|y_4_V_ap_vld  | out |    1|   ap_vld   |     y_4_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

