#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 14 19:11:37 2022
# Process ID: 8408
# Current directory: C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.runs/synth_1
# Command line: vivado.exe -log UART_tx_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_tx_top.tcl
# Log file: C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.runs/synth_1/UART_tx_top.vds
# Journal file: C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_tx_top.tcl -notrace
Command: synth_design -top UART_tx_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1114.062 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_tx_top' [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_top.vhd:41]
	Parameter baud bound to: 230400 - type: integer 
INFO: [Synth 8-3491] module 'UART_tx_ctrl' declared at 'C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_ctrl.vhd:34' bound to instance 'TX' of component 'UART_tx_ctrl' [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_top.vhd:114]
INFO: [Synth 8-638] synthesizing module 'UART_tx_ctrl' [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_ctrl.vhd:44]
	Parameter baud bound to: 230400 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UART_tx_ctrl' (1#1) [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_ctrl.vhd:44]
	Parameter delay bound to: 650000 - type: integer 
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/debounce.vhd:34' bound to instance 'dbc' of component 'debounce' [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_top.vhd:117]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/debounce.vhd:42]
	Parameter delay bound to: 650000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/debounce.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'UART_tx_top' (3#1) [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/sources_1/new/UART_tx_top.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.062 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.062 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1114.062 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/constrs_1/new/UART_Master.xdc]
Finished Parsing XDC File [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/constrs_1/new/UART_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.srcs/constrs_1/new/UART_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_tx_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_tx_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1223.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1223.312 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.312 ; gain = 109.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.312 ; gain = 109.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.312 ; gain = 109.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_tx_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UART_tx_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                load_bit |                              010 |                               01
                send_bit |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UART_tx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             tx_wait_btn |                               00 |                               00
            tx_send_char |                               01 |                               01
       tx_load_next_char |                               10 |                               10
            tx_send_wait |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UART_tx_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1223.312 ; gain = 109.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1223.312 ; gain = 109.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1223.312 ; gain = 109.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1233.285 ; gain = 119.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |     4|
|4     |LUT2   |    51|
|5     |LUT3   |    10|
|6     |LUT4   |    21|
|7     |LUT5   |    11|
|8     |LUT6   |    12|
|9     |MUXF7  |     1|
|10    |FDRE   |   160|
|11    |IBUF   |     2|
|12    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1243.777 ; gain = 129.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1243.777 ; gain = 20.465
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1243.777 ; gain = 129.715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1252.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1252.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1252.551 ; gain = 138.488
INFO: [Common 17-1381] The checkpoint 'C:/Users/13372/Documents/GitHub/VHDL_Digital_Systems_Design_Examples/UART_TX_Example/UART_TX/UART_TX.runs/synth_1/UART_tx_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_tx_top_utilization_synth.rpt -pb UART_tx_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 14 19:12:19 2022...
