-- Copyright (C) 1991-2014 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II 64-Bit Version 13.1 (Build Build 182 03/12/2014)
-- Created on Sat Mar 05 13:52:54 2016

COMPONENT SelectDecode_3bus
	PORT
	(
		ir_in		:	 IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		c_sx		:	 OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		rIN		:	 IN STD_LOGIC;
		gAra		:	 IN STD_LOGIC;
		gArb		:	 IN STD_LOGIC;
		gArc		:	 IN STD_LOGIC;
		gBra		:	 IN STD_LOGIC;
		gBrb		:	 IN STD_LOGIC;
		gBrc		:	 IN STD_LOGIC;
		a_sel_out		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		b_sel_out		:	 OUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		c_r0		:	 OUT STD_LOGIC;
		c_r1		:	 OUT STD_LOGIC;
		c_r2		:	 OUT STD_LOGIC;
		c_r3		:	 OUT STD_LOGIC;
		c_r4		:	 OUT STD_LOGIC;
		c_r5		:	 OUT STD_LOGIC;
		c_r6		:	 OUT STD_LOGIC;
		c_r7		:	 OUT STD_LOGIC;
		c_r8		:	 OUT STD_LOGIC;
		c_r9		:	 OUT STD_LOGIC;
		c_r10		:	 OUT STD_LOGIC;
		c_r11		:	 OUT STD_LOGIC;
		c_r12		:	 OUT STD_LOGIC;
		c_r13		:	 OUT STD_LOGIC;
		c_r14		:	 OUT STD_LOGIC;
		c_r15		:	 OUT STD_LOGIC
	);
END COMPONENT;