EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# CY8C3xxxAXI-xxx
#
DEF CY8C3xxxAXI-xxx U 0 40 Y Y 1 F N
F0 "U" 0 100 60 H V C CNN
F1 "CY8C3xxxAXI-xxx" 0 0 60 H V C CNN
F2 "" 900 2550 60 H V C CNN
F3 "" 900 2550 60 H V C CNN
DRAW
S -2400 1900 2200 -1950 0 1 0 f
X P2[5] 1 -2600 300 200 R 50 50 0 1 B
X P2[6] 2 -2600 200 200 R 50 50 0 1 B
X P2[7] 3 -2600 100 200 R 50 50 0 1 B
X SIO/P12[4] 4 2400 -1500 200 L 50 50 0 1 B
X SIO/P12[5] 5 2400 -1600 200 L 50 50 0 1 B
X P6[4] 6 2400 -450 200 L 50 50 0 1 B
X P6[5] 7 2400 -550 200 L 50 50 0 1 B
X P6[6] 8 2400 -650 200 L 50 50 0 1 B
X P6[7] 9 2400 -750 200 L 50 50 0 1 B
X VSSB 10 700 -2150 200 U 50 50 0 1 W
X P1[0]/SWDIO/TMS 20 -1050 -2200 250 U 50 50 0 1 B
X SIO/P12[7] 30 2400 -1800 200 L 50 50 0 1 B
X NC 40 1500 -2150 200 U 50 50 0 1 N
X VDDIO3 50 -1450 2100 200 D 50 50 0 1 W
X NC 60 1100 -2150 200 U 50 50 0 1 N
X P4[1] 70 2400 1700 200 L 50 50 0 1 B
X P4[2] 80 2400 1600 200 L 50 50 0 1 B
X P6[1] 90 2400 -150 200 L 50 50 0 1 B
X IND 11 -350 -2150 200 U 50 50 0 1 W
X P1[1]/SWDCK/TCK 21 -950 -2200 250 U 50 50 0 1 B
X P5[4] 31 2400 500 200 L 50 50 0 1 B
X NC 41 1600 -2150 200 U 50 50 0 1 N
X OA1OUT/P3[6] 51 -2600 -700 200 R 50 50 0 1 B
X NC 61 1000 -2150 200 U 50 50 0 1 N
X OA2OUT/P0[0] 71 -2600 1700 200 R 50 50 0 1 B
X P4[3] 81 2400 1500 200 L 50 50 0 1 B
X P6[2] 91 2400 -250 200 L 50 50 0 1 B
X VBOOST 12 -250 -2150 200 U 50 50 0 1 W
X P1[2] 22 -1500 -2150 200 U 50 50 0 1 B
X P5[5] 32 2400 400 200 L 50 50 0 1 B
X MHZXOUT/P15[0] 42 -2600 -1050 200 R 50 50 0 1 B
X OA3OUT/P3[7] 52 -2600 -800 200 R 50 50 0 1 B
X NC 62 900 -2150 200 U 50 50 0 1 N
X OA0OUT/P0[1] 72 -2600 1600 200 R 50 50 0 1 B
X P4[4] 82 2400 1400 200 L 50 50 0 1 B
X P6[3] 92 2400 -350 200 L 50 50 0 1 B
X VBAT 13 -150 -2150 200 U 50 50 0 1 W
X P1[3]/SWV/TDO 23 -850 -2200 250 U 50 50 0 1 B
X P5[6] 33 2400 300 200 L 50 50 0 1 B
X MHZXIN/P15[1] 43 -2600 -1150 200 R 50 50 0 1 B
X SIO/P12[0] 53 2400 -1100 200 L 50 50 0 1 B
X VCCA 63 1750 2100 200 D 50 50 0 1 O
X OA0+/P0[2] 73 -2600 1500 200 R 50 50 0 1 B
X P4[5] 83 2400 1300 200 L 50 50 0 1 B
X P15[4] 93 -2600 -1450 200 R 50 50 0 1 B
X VSSD 14 600 -2150 200 U 50 50 0 1 W
X P1[4]/TDI 24 -750 -2200 250 U 50 50 0 1 B
X P5[7] 34 2400 200 200 L 50 50 0 1 B
X IDAC1/P3[0] 44 -2600 -100 200 R 50 50 0 1 B
X SIO/P12[1] 54 2400 -1200 200 L 50 50 0 1 B
X VSSA 64 500 -2150 200 U 50 50 0 1 W
X OA0-/REF0/P0[3] 74 -2600 1400 200 R 50 50 0 1 B
X P4[6] 84 2400 1200 200 L 50 50 0 1 B
X P15[5] 94 -2600 -1550 200 R 50 50 0 1 B
X XRES 15 -1150 -2200 250 U 50 50 0 1 I I
X P1[5]/NTRST 25 -650 -2200 250 U 50 50 0 1 B
X USB_D+/P15[6] 35 -2600 -1650 200 R 50 50 0 1 B
X IDAC3/P3[1] 45 -2600 -200 200 R 50 50 0 1 B
X KHZXOUT/P15[2] 55 -2600 -1250 200 R 50 50 0 1 B
X VDDA 65 550 2100 200 D 50 50 0 1 W
X VDDIO0 75 -550 2100 200 D 50 50 0 1 W
X P4[7] 85 2400 1100 200 L 50 50 0 1 B
X P2[0] 95 -2600 800 200 R 50 50 0 1 B
X P5[0] 16 2400 900 200 L 50 50 0 1 B
X VDDIO1 26 -850 2100 200 D 50 50 0 1 W
X USB_D-/P15[7] 36 -2600 -1750 200 R 50 50 0 1 B
X OA3-/REF1/P3[2] 46 -2600 -300 200 R 50 50 0 1 B
X KHZXIN/P15[3] 56 -2600 -1350 200 R 50 50 0 1 B
X VSSD 66 400 -2150 200 U 50 50 0 1 W
X OA2+/P0[4] 76 -2600 1300 200 R 50 50 0 1 B
X VCCD 86 1150 2100 200 D 50 50 0 1 O
X P2[1] 96 -2600 700 200 R 50 50 0 1 B
X P5[1] 17 2400 800 200 L 50 50 0 1 B
X P1[6] 27 -1400 -2150 200 U 50 50 0 1 B
X VDDD 37 -50 2100 200 D 50 50 0 1 W
X OA3+/P3[3] 47 -2600 -400 200 R 50 50 0 1 B
X NC 57 1400 -2150 200 U 50 50 0 1 N
X SIO/P12[2] 67 2400 -1300 200 L 50 50 0 1 B
X OA2-/P0[5] 77 -2600 1200 200 R 50 50 0 1 B
X VSSD 87 200 -2150 200 U 50 50 0 1 W
X P2[2] 97 -2600 600 200 R 50 50 0 1 B
X P5[2] 18 2400 700 200 L 50 50 0 1 B
X P1[7] 28 -1300 -2150 200 U 50 50 0 1 B
X VSSD 38 300 -2150 200 U 50 50 0 1 W
X OA1-/P3[4] 48 -2600 -500 200 R 50 50 0 1 B
X NC 58 1300 -2150 200 U 50 50 0 1 N
X SIO/P12[3] 68 2400 -1400 200 L 50 50 0 1 B
X IDAC0/P0[6] 78 -2600 1100 200 R 50 50 0 1 B
X VDDD 88 250 2100 200 D 50 50 0 1 W
X P2[3] 98 -2600 500 200 R 50 50 0 1 B
X P5[3] 19 2400 600 200 L 50 50 0 1 B
X SIO/P12[6] 29 2400 -1700 200 L 50 50 0 1 B
X VCCD 39 1450 2100 200 D 50 50 0 1 O
X OA1+/P3[5] 49 -2600 -600 200 R 50 50 0 1 B
X NC 59 1200 -2150 200 U 50 50 0 1 N
X P4[0] 69 2400 1800 200 L 50 50 0 1 B
X IDAC2/P0[7] 79 -2600 1000 200 R 50 50 0 1 B
X P6[0] 89 2400 -50 200 L 50 50 0 1 B
X P2[4] 99 -2600 400 200 R 50 50 0 1 B
X VDDIO2 100 -1150 2100 200 D 50 50 0 1 W
ENDDRAW
ENDDEF
#
# CY8C3xxxPVI-xxx
#
DEF CY8C3xxxPVI-xxx U 0 40 Y Y 1 F N
F0 "U" 50 100 50 H V C CNN
F1 "CY8C3xxxPVI-xxx" 50 200 50 H V C CNN
F2 "MODULE" 50 -150 50 H I C CNN
F3 "DOCUMENTATION" 50 -50 50 H I C CNN
DRAW
S 1400 -1100 -1300 1100 0 1 0 f
X SIO/P12_2 1 1550 150 150 L 50 50 1 1 B
X SIO/P12_3 2 1550 250 150 L 50 50 1 1 B
X P0_0 3 -1450 600 150 R 50 50 1 1 B
X P0_1 4 -1450 500 150 R 50 50 1 1 B
X P0_2 5 -1450 400 150 R 50 50 1 1 B
X P0_3/EXTREF0 6 -1450 300 150 R 50 50 1 1 B
X VDDIO0 7 -800 1250 150 D 50 50 1 1 W
X P0_4 8 -1450 200 150 R 50 50 1 1 B
X P0_5 9 -1450 100 150 R 50 50 1 1 B
X P0_6/IDAC0 10 -1450 0 150 R 50 50 1 1 B
X P2_7 20 -1450 -700 150 R 50 50 1 1 B
X NRST/P1_5 30 1650 -600 250 L 50 50 1 1 B I
X MHZXTAL_XI/P15_1 40 1550 500 150 L 50 50 1 1 I
X P0_7 11 -1450 -100 150 R 50 50 1 1 B
X VSSB 21 -1050 -1250 150 U 50 50 1 1 W
X VDDIO1 31 -900 1250 150 D 50 50 1 1 W
X VDDIO3 41 -1100 1250 150 D 50 50 1 1 W
X VCCD 12 -150 1250 150 D 50 50 1 1 W
X IND 22 -850 -1250 150 U 50 50 1 1 T
X P1_6 32 1550 -300 150 L 50 50 1 1 B
X SCL/P12_0 42 1550 -50 150 L 50 50 1 1 B
X VSSD 13 400 -1250 150 U 50 50 1 1 W
X VBOOST 23 -650 -1250 150 U 50 50 1 1 P
X P1_7 33 1550 -200 150 L 50 50 1 1 B
X SDA/P12_1 43 1550 50 150 L 50 50 1 1 B
X VDDD 14 -400 1250 150 D 50 50 1 1 W
X VBAT 24 -450 -1250 150 U 50 50 1 1 W
X USBD+/P15_6 34 1550 850 150 L 50 50 1 1 B
X KHZXTAL_XO/P15_2 44 1550 600 150 L 50 50 1 1 O
X P2_3 15 -1450 -300 150 R 50 50 1 1 B
X SWDIO/P1_0 25 1650 -1000 250 L 50 50 1 1 B
X USBD-/P15_7 35 1550 950 150 L 50 50 1 1 B
X KHZXTAL_XI/P15_3 45 1550 700 150 L 50 50 1 1 I
X P2_4 16 -1450 -400 150 R 50 50 1 1 B
X SWCLK/P1_1 26 1650 -900 250 L 50 50 1 1 B
X VDDD 36 -500 1250 150 D 50 50 1 1 W
X VCCA 46 300 1250 150 D 50 50 1 1 W
X VDDIO2 17 -1000 1250 150 D 50 50 1 1 W
X NXRES/P1_2 27 1650 -800 250 L 50 50 1 1 B I
X VSSD 37 250 -1250 150 U 50 50 1 1 W
X VSSA 47 550 -1250 150 U 50 50 1 1 W
X P2_5 18 -1450 -500 150 R 50 50 1 1 B
X SWV/P1_3 28 1650 -700 250 L 50 50 1 1 B
X VCCD 38 -50 1250 150 D 50 50 1 1 W
X VDDA 48 200 1250 150 D 50 50 1 1 W
X P2_6 19 -1450 -600 150 R 50 50 1 1 B
X P1_4 29 1550 -400 150 L 50 50 1 1 B
X MHZXTAL_XO/P15_0 39 1550 400 150 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# CY8C4245PVI-482
#
DEF CY8C4245PVI-482 U 0 40 Y Y 1 F N
F0 "U" 0 -350 60 H V C CNN
F1 "CY8C4245PVI-482" -50 -500 60 H V C CNN
F2 "" 150 0 60 H V C CNN
F3 "" 150 0 60 H V C CNN
DRAW
S -1550 700 1500 -850 0 1 0 f
X XRES 25 -1800 -750 250 R 50 50 0 1 T I
X P1[0]/TCPWM2:P/cbt_oa0_in:p 1 -1700 -100 150 R 50 50 1 1 B
X P1[1]/TCPWM2:N/cbt_oa0_in:n 2 -1700 -200 150 R 50 50 1 1 B
X P1[2]/TCPWM3:P/cbt_oa0_out 3 -1700 -300 150 R 50 50 1 1 B
X P1[7] 4 -1700 -400 150 R 50 50 1 1 B
X P2[2]/sarmux2 5 1650 550 150 L 50 50 1 1 B
X P2[3]/sarmux3 6 1650 450 150 L 50 50 1 1 B
X P2[4]/TCPWM0:P/sarmux4 7 1650 350 150 L 50 50 1 1 B
X P2[5]/TCPWM0:N/sarmux5 8 1650 250 150 L 50 50 1 1 B
X P2[6]/TCPWM1:P/sarmux6 9 1650 150 150 L 50 50 1 1 B
X P2[7]/TCPWM1:N/sarmux7 10 1650 50 150 L 50 50 1 1 B
X P0[1]/comp1_in:n 20 -1700 450 150 R 50 50 1 1 B
X P3[0]/SCB1:UARTRx 11 1650 -550 150 L 50 50 1 1 B
X P0[2]/comp2_in:p 21 -1700 350 150 R 50 50 1 1 B
X P3[1]/SCB1:UARTTx 12 1650 -650 150 L 50 50 1 1 B
X P0[3]/comp2_in:n 22 -1700 250 150 R 50 50 1 1 B
X P3[2]/SWDIO 13 -1800 -550 250 R 50 50 1 1 B
X extClk/P0[6] 23 -1700 150 150 R 50 50 1 1 P
X P3[3]/SWDCLK 14 -1800 -650 250 R 50 50 1 1 B
X WakeUp/P0[7] 24 -1700 50 150 R 50 50 1 1 P
X SCB0:SPIMOSI/P4[0] 15 1650 -400 150 L 50 50 1 1 B
X SCB0:SPIMISO/P4[1] 16 1650 -300 150 L 50 50 1 1 B
X VCCD 26 150 900 200 D 50 50 1 1 w
X SCB0:SPISCLK/P4[2]/csd_c_mod 17 1650 -200 150 L 50 50 1 1 B
X VDD 27 -150 900 200 D 50 50 1 1 W
X SCB0:SPISS/P4[3]/csd_c_sh_tank 18 1650 -100 150 L 50 50 1 1 B
X VSS 28 0 -1050 200 U 50 50 1 1 W
X P0[0]/comp1_in:p 19 -1700 550 150 R 50 50 1 1 B
ENDDRAW
ENDDEF
#
# CY8C5868LTI-LP039
#
DEF CY8C5868LTI-LP039 U 0 40 Y Y 1 F N
F0 "U" 0 -50 60 H V C CNN
F1 "CY8C5868LTI-LP039" 50 150 60 H V C CNN
F2 "" 0 0 60 H I C CNN
F3 "" 0 0 60 H I C CNN
DRAW
S -1350 1800 1350 -1500 0 1 0 f
X P2[6] 1 -1500 -1250 150 R 50 50 1 1 B
X P2[7] 2 -1500 -1350 150 R 50 50 1 1 B
X P12[4]/SIO 3 1500 150 150 L 50 50 1 1 B
X P12[5]/SIO 4 1500 50 150 L 50 50 1 1 B
X VSSB 5 -100 -1650 150 U 50 50 1 1 W
X IND 6 -650 -1650 150 U 50 50 1 1 O
X VBOOST 7 -800 -1650 150 U 50 50 1 1 w
X VBAT 8 -950 -1650 150 U 50 50 1 1 W
X VSSD 9 400 -1650 150 U 50 50 1 1 W
X XRES 10 -1500 300 150 R 50 50 1 1 B
X P12[6]/SIO 20 1500 -50 150 L 50 50 1 1 B
X P3[1]/IDAC3 30 1500 1350 150 L 50 50 1 1 B
X P15[2]/kHzXTAL_XO 40 1500 -650 150 L 50 50 1 1 B
X P0[2]/OA0P/SAR1REF 50 -1500 1200 150 R 50 50 1 1 B
X P15[4] 60 1500 -950 150 L 50 50 1 1 B
X P1[0]/SWDIO/TMS 11 -1500 500 150 R 50 50 1 1 B
X P12[7]/SIO 21 1500 -150 150 L 50 50 1 1 B
X P3[2]/OA3N/REF1 31 1500 1250 150 L 50 50 1 1 B
X P15[3]/kHzXTAL_XI 41 1500 -750 150 L 50 50 1 1 B
X P0[3]/OA0N/REF0 51 -1500 1100 150 R 50 50 1 1 B
X P15[5] 61 1500 -1050 150 L 50 50 1 1 B
X P1[1]/SWDCK/TCK 12 -1500 400 150 R 50 50 1 1 B
X P15[6]/USB_DP 22 1500 -1250 150 L 50 50 1 1 B
X P3[3]/OA3P 32 1500 1150 150 L 50 50 1 1 B
X VCCA 42 1100 1950 150 D 50 50 1 1 w
X VDDIO0 52 -950 1950 150 D 50 50 1 1 W
X P2[0] 62 -1500 -650 150 R 50 50 1 1 B
X P1[2] 13 -1500 100 150 R 50 50 1 1 B
X P15[7]/USB_DN 23 1500 -1350 150 L 50 50 1 1 B
X P3[4]/OA1N 33 1500 1050 150 L 50 50 1 1 B
X VSSA 43 550 -1650 150 U 50 50 1 1 W
X P0[4]/OA2P/SAR0REF 53 -1500 1000 150 R 50 50 1 1 B
X P2[1] 63 -1500 -750 150 R 50 50 1 1 B
X P1[3]/SWV/TDO 14 -1500 0 150 R 50 50 1 1 B
X VDDD 24 150 1950 150 D 50 50 1 1 W
X P3[5]/OA1P 34 1500 950 150 L 50 50 1 1 B
X VDDA 44 400 1950 150 D 50 50 1 1 W
X P0[5]/OA2N 54 -1500 900 150 R 50 50 1 1 B
X P2[2] 64 -1500 -850 150 R 50 50 1 1 B
X P1[4]/TDI 15 -1500 -100 150 R 50 50 1 1 B
X VSSD 25 300 -1650 150 U 50 50 1 1 W
X VDDIO3 35 -350 1950 150 D 50 50 1 1 W
X VSSD 45 100 -1650 150 U 50 50 1 1 W
X P0[6]/IDAC0 55 -1500 800 150 R 50 50 1 1 B
X P2[3] 65 -1500 -950 150 R 50 50 1 1 B
X P1[5]/NTRST 16 -1500 -200 150 R 50 50 1 1 B
X VCCD 26 700 1950 150 D 50 50 1 1 w
X P3[6]/OA1OUT 36 1500 850 150 L 50 50 1 1 B
X P12[2]/SIO 46 1500 350 150 L 50 50 1 1 B
X P0[7]/IDAC2 56 -1500 700 150 R 50 50 1 1 B
X P2[4] 66 -1500 -1050 150 R 50 50 1 1 B
X VDDIO1 17 -750 1950 150 D 50 50 1 1 W
X P15[0]/MHzXTAL_XO 27 1500 -350 150 L 50 50 1 1 B
X P3[7]/OA3OUT 37 1500 750 150 L 50 50 1 1 B
X P12[3]/SIO 47 1500 250 150 L 50 50 1 1 B
X VCCD 57 850 1950 150 D 50 50 1 1 w
X VDDIO2 67 -550 1950 150 D 50 50 1 1 W
X P1[6] 18 -1500 -300 150 R 50 50 1 1 B
X P15[1]/MHzXTAL_XI 28 1500 -450 150 L 50 50 1 1 B
X P12[0]/SIO 38 1500 550 150 L 50 50 1 1 B
X P0[0]/OA2OUT 48 -1500 1400 150 R 50 50 1 1 B
X VSSD 58 200 -1650 150 U 50 50 1 1 W
X P2[5] 68 -1500 -1150 150 R 50 50 1 1 B
X P1[7] 19 -1500 -400 150 R 50 50 1 1 B
X P3[0]/IDAC1 29 1500 1450 150 L 50 50 1 1 B
X P12[1]/SIO 39 1500 450 150 L 50 50 1 1 B
X P0[1]/OA0OUT 49 -1500 1300 150 R 50 50 1 1 B
X VDDD 59 0 1950 150 D 50 50 1 1 W
X PAD 69 -400 -1650 150 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# CY8CKIT-059_Target
#
DEF CY8CKIT-059_Target U 0 40 Y Y 1 F N
F0 "U" 0 -300 60 H V C CNN
F1 "CY8CKIT-059_Target" 0 -150 60 H V C CNN
F2 "" -150 1250 60 H V C CNN
F3 "" -150 1250 60 H V C CNN
DRAW
S 1200 1350 -1150 -1350 0 1 0 f
X GND 1 -200 -1500 150 U 50 50 1 1 W
X P3[0] 2 -1250 1200 100 R 50 50 1 1 P
X P3[1] 3 -1250 1100 100 R 50 50 1 1 P
X P3[2]/REF1 4 -1250 1000 100 R 50 50 1 1 P
X P3[3] 5 -1250 900 100 R 50 50 1 1 P
X P3[4] 6 -1250 800 100 R 50 50 1 1 P
X P3[5] 7 -1250 700 100 R 50 50 1 1 P
X P3[6] 8 -1250 600 100 R 50 50 1 1 P
X P3[7] 9 -1250 500 100 R 50 50 1 1 P
X P15[0] 10 -1250 300 100 R 50 50 1 1 P
X P0[4]/SAR0 20 -1250 -800 100 R 50 50 1 1 P
X P2[3] 30 1300 -950 100 L 50 50 1 1 P
X P12[2] 40 1300 150 100 L 50 50 1 1 P
X P1[7] 50 1300 1250 100 L 50 50 1 1 P
X P15[1] 11 -1250 200 100 R 50 50 1 1 P
X P0[5] 21 -1250 -900 100 R 50 50 1 1 P
X P2[4] 31 1300 -850 100 L 50 50 1 1 P
X SDA/P12[1] 41 1300 250 100 L 50 50 1 1 P
X GND 51 200 -1500 150 U 50 50 1 1 W
X P15[2]/XTAL_Out 12 -1250 100 100 R 50 50 1 1 P
X P0[6] 22 -1250 -1000 100 R 50 50 1 1 P
X P2[5] 32 1300 -750 100 L 50 50 1 1 P
X SCL/P12[0] 42 1300 350 100 L 50 50 1 1 P
X VDDIO 52 100 1500 150 D 50 50 1 1 W
X P15[3]/XTAL_In 13 -1250 0 100 R 50 50 1 1 P
X P0[7] 23 -1250 -1100 100 R 50 50 1 1 P
X P2[6] 33 1300 -650 100 L 50 50 1 1 P
X SWDIO/P1[0] 43 1300 550 100 L 50 50 1 1 P
X P15[4]/CMOD 14 -1250 -100 100 R 50 50 1 1 P
X RESET 24 -1300 -1250 150 R 50 50 1 1 I I
X P2[7] 34 1300 -550 100 L 50 50 1 1 P
X SWDCLK/P1[1] 44 1300 650 100 L 50 50 1 1 P
X P15[5] 15 -1250 -200 100 R 50 50 1 1 P
X GND 25 0 -1500 150 U 50 50 1 1 W
X UART_TX/P12[7] 35 1300 -350 100 L 50 50 1 1 P
X P0[0] 16 -1250 -400 100 R 50 50 1 1 P
X VDD 26 -100 1500 150 D 50 50 1 1 W
X UART_RX/P12[6] 36 1300 -250 100 L 50 50 1 1 P
X P1[2] 46 1300 750 100 L 50 50 1 1 P
X P1[3] 46 1300 850 100 L 50 50 1 1 P
X P0[1] 17 -1250 -500 100 R 50 50 1 1 P
X P2[0] 27 1300 -1250 100 L 50 50 1 1 P
X P12[5] 37 1300 -150 100 L 50 50 1 1 P
X P1[4] 47 1300 950 100 L 50 50 1 1 P
X P0[2]/SAR1 18 -1250 -600 100 R 50 50 1 1 P
X LED1/P2[1] 28 1300 -1150 100 L 50 50 1 1 P
X P12[4] 38 1300 -50 100 L 50 50 1 1 P
X P1[5] 48 1300 1050 100 L 50 50 1 1 P
X P0[3]/REF0 19 -1250 -700 100 R 50 50 1 1 P
X SW1/P2[2] 29 1300 -1050 100 L 50 50 1 1 P
X P12[3] 39 1300 50 100 L 50 50 1 1 P
X P1[6] 49 1300 1150 100 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PSOC3_BOARD
#
DEF PSOC3_BOARD CN 0 40 Y Y 1 F N
F0 "CN" 0 1950 60 H V C CNN
F1 "PSOC3_BOARD" 50 -1950 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -450 1850 450 -1850 0 1 0 f
X P6[0] 1 -600 1750 150 R 50 50 1 1 P
X P6[1] 2 -600 1650 150 R 50 50 1 1 P
X P6[2] 3 -600 1550 150 R 50 50 1 1 P
X P6[3] 4 -600 1450 150 R 50 50 1 1 P
X P6[4] 5 -600 1350 150 R 50 50 1 1 P
X P6[5] 6 -600 1250 150 R 50 50 1 1 P
X P6[6] 7 -600 1150 150 R 50 50 1 1 P
X P6[7] 8 -600 1050 150 R 50 50 1 1 P
X P15[4] 9 -600 950 150 R 50 50 1 1 P
X P15[5] 10 -600 850 150 R 50 50 1 1 P
X P12[5] 20 -600 -150 150 R 50 50 1 1 P
X P5[5] 30 -600 -1150 150 R 50 50 1 1 P
X VDD 40 600 1450 150 L 50 50 1 1 P
X P0[6] 50 600 450 150 L 50 50 1 1 P
X P12[0] 60 600 -550 150 L 50 50 1 1 P
X USB_D- 70 600 -1550 150 L 50 50 1 1 P
X P2[0] 11 -600 750 150 R 50 50 1 1 P
X P12[6] 21 -600 -250 150 R 50 50 1 1 P
X P5[6] 31 -600 -1250 150 R 50 50 1 1 P
X P4[7] 41 600 1350 150 L 50 50 1 1 P
X P0[5] 51 600 350 150 L 50 50 1 1 P
X P3[7] 61 600 -650 150 L 50 50 1 1 P
X GND 71 600 -1650 150 L 50 50 1 1 P
X P2[1] 12 -600 650 150 R 50 50 1 1 P
X P12[7] 22 -600 -350 150 R 50 50 1 1 P
X P5[7] 32 -600 -1350 150 R 50 50 1 1 P
X P4[6] 42 600 1250 150 L 50 50 1 1 P
X P0[4] 52 600 250 150 L 50 50 1 1 P
X P3[6] 62 600 -750 150 L 50 50 1 1 P
X GND 72 600 -1750 150 L 50 50 1 1 P
X P2[2] 13 -600 550 150 R 50 50 1 1 P
X P1[6] 23 -600 -450 150 R 50 50 1 1 P
X P1[5] 33 -600 -1450 150 R 50 50 1 1 P
X P4[5] 43 600 1150 150 L 50 50 1 1 P
X P0[3] 53 600 150 150 L 50 50 1 1 P
X P3[5] 63 600 -850 150 L 50 50 1 1 P
X P2[3] 14 -600 450 150 R 50 50 1 1 P
X P1[7] 24 -600 -550 150 R 50 50 1 1 P
X Battery+ 34 -600 -1550 150 R 50 50 1 1 P
X P4[4] 44 600 1050 150 L 50 50 1 1 P
X P0[2] 54 600 50 150 L 50 50 1 1 P
X P3[4] 64 600 -950 150 L 50 50 1 1 P
X P2[4] 15 -600 350 150 R 50 50 1 1 P
X P5[0] 25 -600 -650 150 R 50 50 1 1 P
X P1[2] 35 -600 -1650 150 R 50 50 1 1 P
X P4[3] 45 600 950 150 L 50 50 1 1 P
X P0[1] 55 600 -50 150 L 50 50 1 1 P
X P3[3] 65 600 -1050 150 L 50 50 1 1 P
X P2[5] 16 -600 250 150 R 50 50 1 1 P
X P5[1] 26 -600 -750 150 R 50 50 1 1 P
X Battery- 36 -600 -1750 150 R 50 50 1 1 P
X P4[2] 46 600 850 150 L 50 50 1 1 P
X P0[0] 56 600 -150 150 L 50 50 1 1 P
X P3[2] 66 600 -1150 150 L 50 50 1 1 P
X P2[6] 17 -600 150 150 R 50 50 1 1 P
X P5[2] 27 -600 -850 150 R 50 50 1 1 P
X GND 37 600 1750 150 L 50 50 1 1 P
X P4[1] 47 600 750 150 L 50 50 1 1 P
X P12[3] 57 600 -250 150 L 50 50 1 1 P
X P3[1] 67 600 -1250 150 L 50 50 1 1 P
X P2[7] 18 -600 50 150 R 50 50 1 1 P
X P5[3] 28 -600 -950 150 R 50 50 1 1 P
X GND 38 600 1650 150 L 50 50 1 1 P
X P4[0] 48 600 650 150 L 50 50 1 1 P
X P12[2] 58 600 -350 150 L 50 50 1 1 P
X P3[0] 68 600 -1350 150 L 50 50 1 1 P
X P12[4] 19 -600 -50 150 R 50 50 1 1 P
X P5[4] 29 -600 -1050 150 R 50 50 1 1 P
X VDD 39 600 1550 150 L 50 50 1 1 P
X P0[7] 49 600 550 150 L 50 50 1 1 P
X P12[1] 59 600 -450 150 L 50 50 1 1 P
X USB_D+ 69 600 -1450 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
#End Library
