{"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/machine\/architecturehead"]}],"primaryContentSections":[{"declarations":[{"languages":["swift"],"tokens":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureHead"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing13HeadStatementO","text":"HeadStatement"},{"kind":"text","text":"]?"}],"platforms":["Linux"]}],"kind":"declarations"}],"metadata":{"modules":[{"name":"VHDLMachines"}],"symbolKind":"property","externalID":"s:12VHDLMachines7MachineV16architectureHeadSay11VHDLParsing0D9StatementOGSgvp","fragments":[{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"kind":"identifier","text":"architectureHead"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"kind":"text","text":"]?"}],"role":"symbol","roleHeading":"Instance Property","title":"architectureHead"},"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine"]]},"sections":[],"abstract":[{"type":"text","text":"Extra VHDL code to be added to the architecture head."}],"schemaVersion":{"patch":0,"minor":3,"major":0},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine\/architectureHead","interfaceLanguage":"swift"},"kind":"symbol","references":{"doc://VHDLMachines/documentation/VHDLMachines/Machine/architectureHead":{"kind":"symbol","role":"symbol","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine\/architectureHead","fragments":[{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"architectureHead","kind":"identifier"},{"text":": [","kind":"text"},{"kind":"typeIdentifier","text":"HeadStatement","preciseIdentifier":"s:11VHDLParsing13HeadStatementO"},{"kind":"text","text":"]?"}],"type":"topic","title":"architectureHead","abstract":[{"text":"Extra VHDL code to be added to the architecture head.","type":"text"}],"url":"\/documentation\/vhdlmachines\/machine\/architecturehead"},"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]}}}