// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Linear_layer_qkv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        v552_address0,
        v552_ce0,
        v552_q0,
        v553_address0,
        v553_ce0,
        v553_q0,
        v554_address0,
        v554_ce0,
        v554_q0,
        v3_address0,
        v3_ce0,
        v3_we0,
        v3_d0
);

parameter    ap_ST_fsm_state1 = 17'd1;
parameter    ap_ST_fsm_state2 = 17'd2;
parameter    ap_ST_fsm_state3 = 17'd4;
parameter    ap_ST_fsm_state4 = 17'd8;
parameter    ap_ST_fsm_state5 = 17'd16;
parameter    ap_ST_fsm_state6 = 17'd32;
parameter    ap_ST_fsm_state7 = 17'd64;
parameter    ap_ST_fsm_state8 = 17'd128;
parameter    ap_ST_fsm_state9 = 17'd256;
parameter    ap_ST_fsm_state10 = 17'd512;
parameter    ap_ST_fsm_state11 = 17'd1024;
parameter    ap_ST_fsm_state12 = 17'd2048;
parameter    ap_ST_fsm_state13 = 17'd4096;
parameter    ap_ST_fsm_state14 = 17'd8192;
parameter    ap_ST_fsm_state15 = 17'd16384;
parameter    ap_ST_fsm_state16 = 17'd32768;
parameter    ap_ST_fsm_state17 = 17'd65536;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] v552_address0;
output   v552_ce0;
input  [31:0] v552_q0;
output  [19:0] v553_address0;
output   v553_ce0;
input  [31:0] v553_q0;
output  [9:0] v554_address0;
output   v554_ce0;
input  [31:0] v554_q0;
output  [13:0] v3_address0;
output   v3_ce0;
output   v3_we0;
output  [31:0] v3_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] v552_address0;
reg v552_ce0;
reg[19:0] v553_address0;
reg v553_ce0;

(* fsm_encoding = "none" *) reg   [16:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] i_1_reg_503;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln38_fu_248_p2;
wire   [31:0] max_inp_q0;
reg   [31:0] max_inp_load_reg_525;
wire    ap_CS_fsm_state4;
wire   [13:0] sub_ln40_fu_293_p2;
reg   [13:0] sub_ln40_reg_530;
wire    ap_CS_fsm_state5;
reg   [9:0] i1_1_reg_535;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln63_fu_303_p2;
wire   [19:0] sub_ln65_fu_358_p2;
reg   [19:0] sub_ln65_reg_571;
wire    ap_CS_fsm_state8;
wire   [31:0] max_W_q0;
reg   [31:0] max_W_load_reg_576;
wire   [9:0] select_ln108_fu_397_p3;
reg   [9:0] select_ln108_reg_584;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln108_fu_367_p2;
wire   [3:0] select_ln108_1_fu_405_p3;
reg   [3:0] select_ln108_1_reg_591;
wire   [13:0] sub_ln111_fu_452_p2;
reg   [13:0] sub_ln111_reg_597;
wire    ap_CS_fsm_state13;
wire   [13:0] empty_415_fu_461_p2;
reg   [13:0] empty_415_reg_602;
wire   [19:0] sub_ln112_fu_490_p2;
reg   [19:0] sub_ln112_reg_612;
wire    ap_CS_fsm_state14;
wire   [31:0] q_outp_q0;
reg   [31:0] q_outp_load_reg_617;
reg   [3:0] max_inp_address0;
reg    max_inp_ce0;
reg    max_inp_we0;
reg   [31:0] max_inp_d0;
reg   [9:0] max_W_address0;
reg    max_W_ce0;
reg    max_W_we0;
reg   [31:0] max_W_d0;
reg   [13:0] q_inp_V_address0;
reg    q_inp_V_ce0;
reg    q_inp_V_we0;
wire   [11:0] q_inp_V_q0;
reg   [19:0] q_W_V_address0;
reg    q_W_V_ce0;
reg    q_W_V_we0;
wire   [11:0] q_W_V_q0;
reg   [13:0] q_outp_address0;
reg    q_outp_ce0;
reg    q_outp_we0;
reg   [31:0] q_outp_d0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_ready;
wire   [3:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_address0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_ce0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_d0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_ready;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_address0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_ce0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_d0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_address0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_ce0;
wire    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_d0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_ready;
wire   [3:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_d0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_v552_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_v552_ce0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_din1;
wire   [4:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_ce;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_din1;
wire   [4:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_ce;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_din1;
wire   [4:0] grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_ce;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_ready;
wire   [3:0] grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_max_inp_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_max_inp_ce0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_v552_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_v552_ce0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_we0;
wire   [11:0] grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_d0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_din1;
wire    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_ce;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_ready;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_max_W_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_max_W_ce0;
wire   [19:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_v553_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_v553_ce0;
wire   [19:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_we0;
wire   [11:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_d0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_din1;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_ce;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_din1;
wire    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_ce;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_ready;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_d0;
wire   [19:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_v553_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_v553_ce0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_din1;
wire   [4:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_ce;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_din1;
wire   [4:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_ce;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_din1;
wire   [4:0] grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_opcode;
wire    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_ce;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_ready;
wire   [3:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_inp_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_inp_ce0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_d0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_q_outp_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_q_outp_ce0;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_W_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_W_ce0;
wire   [9:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v554_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v554_ce0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_din1;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_ce;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_din1;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_ce;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_din0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_din1;
wire    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_ce;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_done;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_idle;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_ready;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_ce0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_we0;
wire   [31:0] grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_d0;
wire   [13:0] grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_inp_V_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_inp_V_ce0;
wire   [19:0] grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_W_V_address0;
wire    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_W_V_ce0;
reg    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg;
reg    grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg;
reg    grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg;
wire    ap_CS_fsm_state11;
reg    grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg;
reg    grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln38_fu_260_p1;
wire   [63:0] zext_ln63_fu_315_p1;
wire   [63:0] p_cast_fu_467_p1;
reg   [3:0] i_fu_88;
wire   [3:0] add_ln38_fu_254_p2;
reg   [9:0] i1_fu_112;
wire   [9:0] add_ln63_fu_309_p2;
reg   [9:0] j4_fu_116;
wire   [9:0] add_ln109_fu_413_p2;
reg   [3:0] i4_fu_120;
reg   [13:0] indvar_flatten30_fu_124;
wire   [13:0] add_ln108_1_fu_373_p2;
wire   [11:0] tmp_23_fu_282_p3;
wire   [13:0] tmp_s_fu_275_p3;
wire   [13:0] zext_ln40_fu_289_p1;
wire   [17:0] tmp_25_fu_347_p3;
wire   [19:0] tmp_24_fu_340_p3;
wire   [19:0] zext_ln65_fu_354_p1;
wire   [0:0] icmp_ln109_fu_391_p2;
wire   [3:0] add_ln108_fu_385_p2;
wire   [11:0] tmp_27_fu_441_p3;
wire   [13:0] tmp_26_fu_434_p3;
wire   [13:0] zext_ln111_fu_448_p1;
wire   [13:0] zext_ln112_fu_458_p1;
wire   [17:0] tmp_29_fu_479_p3;
wire   [19:0] tmp_28_fu_472_p3;
wire   [19:0] zext_ln112_1_fu_486_p1;
wire   [0:0] grp_fu_622_p2;
reg   [31:0] grp_fu_622_p0;
reg   [31:0] grp_fu_622_p1;
reg    grp_fu_622_ce;
reg   [4:0] grp_fu_622_opcode;
wire   [0:0] grp_fu_626_p2;
reg   [31:0] grp_fu_626_p0;
reg   [31:0] grp_fu_626_p1;
reg    grp_fu_626_ce;
reg   [4:0] grp_fu_626_opcode;
wire   [0:0] grp_fu_630_p2;
reg   [31:0] grp_fu_630_p0;
reg   [31:0] grp_fu_630_p1;
reg    grp_fu_630_ce;
reg   [4:0] grp_fu_630_opcode;
wire   [31:0] grp_fu_634_p2;
reg   [31:0] grp_fu_634_p0;
reg   [31:0] grp_fu_634_p1;
reg    grp_fu_634_ce;
wire   [31:0] grp_fu_638_p2;
reg   [31:0] grp_fu_638_p0;
reg   [31:0] grp_fu_638_p1;
reg    grp_fu_638_ce;
wire   [31:0] grp_fu_642_p2;
reg   [31:0] grp_fu_642_p0;
reg   [31:0] grp_fu_642_p1;
reg    grp_fu_642_ce;
reg   [16:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_block_state2_on_subcall_done;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_block_state11_on_subcall_done;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 17'd1;
#0 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg = 1'b0;
#0 grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg = 1'b0;
end

Bert_layer_Linear_layer_qkv_max_inp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 12 ),
    .AddressWidth( 4 ))
max_inp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_inp_address0),
    .ce0(max_inp_ce0),
    .we0(max_inp_we0),
    .d0(max_inp_d0),
    .q0(max_inp_q0)
);

Bert_layer_Linear_layer_qkv_max_W_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 768 ),
    .AddressWidth( 10 ))
max_W_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(max_W_address0),
    .ce0(max_W_ce0),
    .we0(max_W_we0),
    .d0(max_W_d0),
    .q0(max_W_q0)
);

Bert_layer_Linear_layer_qkv_q_inp_V_RAM_AUTO_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
q_inp_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_inp_V_address0),
    .ce0(q_inp_V_ce0),
    .we0(q_inp_V_we0),
    .d0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_d0),
    .q0(q_inp_V_q0)
);

Bert_layer_Linear_layer_qkv_q_W_V_RAM_AUTO_1R1W #(
    .DataWidth( 12 ),
    .AddressRange( 589824 ),
    .AddressWidth( 20 ))
q_W_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_W_V_address0),
    .ce0(q_W_V_ce0),
    .we0(q_W_V_we0),
    .d0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_d0),
    .q0(q_W_V_q0)
);

Bert_layer_Linear_layer_qkv_q_outp_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 9216 ),
    .AddressWidth( 14 ))
q_outp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(q_outp_address0),
    .ce0(q_outp_ce0),
    .we0(q_outp_we0),
    .d0(q_outp_d0),
    .q0(q_outp_q0)
);

Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_ready),
    .max_inp_address0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_address0),
    .max_inp_ce0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_ce0),
    .max_inp_we0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_we0),
    .max_inp_d0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_d0)
);

Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_ready),
    .max_W_address0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_address0),
    .max_W_ce0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_ce0),
    .max_W_we0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_we0),
    .max_W_d0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_d0)
);

Bert_layer_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4 grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_ready),
    .q_outp_address0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_address0),
    .q_outp_ce0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_ce0),
    .q_outp_we0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_we0),
    .q_outp_d0(grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_d0)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_j grp_Linear_layer_qkv_Pipeline_l_j_fu_182(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_ready),
    .max_inp_load(max_inp_load_reg_525),
    .max_inp_address0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_address0),
    .max_inp_ce0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_ce0),
    .max_inp_we0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_we0),
    .max_inp_d0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_d0),
    .zext_ln38(i_1_reg_503),
    .sub_ln40(sub_ln40_reg_530),
    .v552_address0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_v552_address0),
    .v552_ce0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_v552_ce0),
    .v552_q0(v552_q0),
    .grp_fu_622_p_din0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_din0),
    .grp_fu_622_p_din1(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_din1),
    .grp_fu_622_p_opcode(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_opcode),
    .grp_fu_622_p_dout0(grp_fu_622_p2),
    .grp_fu_622_p_ce(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_ce),
    .grp_fu_626_p_din0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_din0),
    .grp_fu_626_p_din1(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_din1),
    .grp_fu_626_p_opcode(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_opcode),
    .grp_fu_626_p_dout0(grp_fu_626_p2),
    .grp_fu_626_p_ce(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_ce),
    .grp_fu_630_p_din0(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_din0),
    .grp_fu_630_p_din1(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_din1),
    .grp_fu_630_p_opcode(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_opcode),
    .grp_fu_630_p_dout0(grp_fu_630_p2),
    .grp_fu_630_p_ce(grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_ce)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2 grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_ready),
    .max_inp_address0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_max_inp_address0),
    .max_inp_ce0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_max_inp_ce0),
    .max_inp_q0(max_inp_q0),
    .v552_address0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_v552_address0),
    .v552_ce0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_v552_ce0),
    .v552_q0(v552_q0),
    .q_inp_V_address0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_address0),
    .q_inp_V_ce0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_ce0),
    .q_inp_V_we0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_we0),
    .q_inp_V_d0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_d0),
    .grp_fu_634_p_din0(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_din1),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_ce)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3 grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_ready),
    .max_W_address0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_max_W_address0),
    .max_W_ce0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_max_W_ce0),
    .max_W_q0(max_W_q0),
    .v553_address0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_v553_address0),
    .v553_ce0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_v553_ce0),
    .v553_q0(v553_q0),
    .q_W_V_address0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_address0),
    .q_W_V_ce0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_ce0),
    .q_W_V_we0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_we0),
    .q_W_V_d0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_d0),
    .grp_fu_638_p_din0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_din0),
    .grp_fu_638_p_din1(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_din1),
    .grp_fu_638_p_dout0(grp_fu_638_p2),
    .grp_fu_638_p_ce(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_ce),
    .grp_fu_642_p_din0(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_din0),
    .grp_fu_642_p_din1(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_din1),
    .grp_fu_642_p_dout0(grp_fu_642_p2),
    .grp_fu_642_p_ce(grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_ce)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_j1 grp_Linear_layer_qkv_Pipeline_l_j1_fu_208(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_ready),
    .max_W_load(max_W_load_reg_576),
    .max_W_address0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_address0),
    .max_W_ce0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_ce0),
    .max_W_we0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_we0),
    .max_W_d0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_d0),
    .zext_ln63(i1_1_reg_535),
    .sub_ln65(sub_ln65_reg_571),
    .v553_address0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_v553_address0),
    .v553_ce0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_v553_ce0),
    .v553_q0(v553_q0),
    .grp_fu_622_p_din0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_din0),
    .grp_fu_622_p_din1(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_din1),
    .grp_fu_622_p_opcode(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_opcode),
    .grp_fu_622_p_dout0(grp_fu_622_p2),
    .grp_fu_622_p_ce(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_ce),
    .grp_fu_626_p_din0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_din0),
    .grp_fu_626_p_din1(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_din1),
    .grp_fu_626_p_opcode(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_opcode),
    .grp_fu_626_p_dout0(grp_fu_626_p2),
    .grp_fu_626_p_ce(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_ce),
    .grp_fu_630_p_din0(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_din0),
    .grp_fu_630_p_din1(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_din1),
    .grp_fu_630_p_opcode(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_opcode),
    .grp_fu_630_p_dout0(grp_fu_630_p2),
    .grp_fu_630_p_ce(grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_ce)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5 grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_ready),
    .max_inp_address0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_inp_address0),
    .max_inp_ce0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_inp_ce0),
    .max_inp_q0(max_inp_q0),
    .v3_address0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_address0),
    .v3_ce0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_ce0),
    .v3_we0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_we0),
    .v3_d0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_d0),
    .q_outp_address0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_q_outp_address0),
    .q_outp_ce0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_q_outp_ce0),
    .q_outp_q0(q_outp_q0),
    .max_W_address0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_W_address0),
    .max_W_ce0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_W_ce0),
    .max_W_q0(max_W_q0),
    .v554_address0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v554_address0),
    .v554_ce0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v554_ce0),
    .v554_q0(v554_q0),
    .grp_fu_638_p_din0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_din0),
    .grp_fu_638_p_din1(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_din1),
    .grp_fu_638_p_dout0(grp_fu_638_p2),
    .grp_fu_638_p_ce(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_ce),
    .grp_fu_634_p_din0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_din0),
    .grp_fu_634_p_din1(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_din1),
    .grp_fu_634_p_dout0(grp_fu_634_p2),
    .grp_fu_634_p_ce(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_ce),
    .grp_fu_642_p_din0(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_din0),
    .grp_fu_642_p_din1(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_din1),
    .grp_fu_642_p_dout0(grp_fu_642_p2),
    .grp_fu_642_p_ce(grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_ce)
);

Bert_layer_Linear_layer_qkv_Pipeline_l_S_k_4_k grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start),
    .ap_done(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_done),
    .ap_idle(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_idle),
    .ap_ready(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_ready),
    .q_outp_load(q_outp_load_reg_617),
    .q_outp_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_address0),
    .q_outp_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_ce0),
    .q_outp_we0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_we0),
    .q_outp_d0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_d0),
    .empty(empty_415_reg_602),
    .sub_ln111(sub_ln111_reg_597),
    .q_inp_V_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_inp_V_address0),
    .q_inp_V_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_inp_V_ce0),
    .q_inp_V_q0(q_inp_V_q0),
    .sub_ln112(sub_ln112_reg_612),
    .q_W_V_address0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_W_V_address0),
    .q_W_V_ce0(grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_W_V_ce0),
    .q_W_V_q0(q_W_V_q0)
);

Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_622_p0),
    .din1(grp_fu_622_p1),
    .ce(grp_fu_622_ce),
    .opcode(grp_fu_622_opcode),
    .dout(grp_fu_622_p2)
);

Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U53(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_626_p0),
    .din1(grp_fu_626_p1),
    .ce(grp_fu_626_ce),
    .opcode(grp_fu_626_opcode),
    .dout(grp_fu_626_p2)
);

Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_630_p0),
    .din1(grp_fu_630_p1),
    .ce(grp_fu_630_ce),
    .opcode(grp_fu_630_opcode),
    .dout(grp_fu_630_p2)
);

Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_634_p0),
    .din1(grp_fu_634_p1),
    .ce(grp_fu_634_ce),
    .dout(grp_fu_634_p2)
);

Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_638_p0),
    .din1(grp_fu_638_p1),
    .ce(grp_fu_638_ce),
    .dout(grp_fu_638_p2)
);

Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_642_p0),
    .din1(grp_fu_642_p1),
    .ce(grp_fu_642_ce),
    .dout(grp_fu_642_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln63_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln63_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
            grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln108_fu_367_p2 == 1'd1))) begin
            grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg <= 1'b1;
        end else if ((grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_ready == 1'b1)) begin
            grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln38_fu_248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_fu_112 <= 10'd0;
    end else if (((icmp_ln63_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        i1_fu_112 <= add_ln63_fu_309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        i4_fu_120 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln108_fu_367_p2 == 1'd0))) begin
        i4_fu_120 <= select_ln108_1_fu_405_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_88 <= 4'd0;
    end else if (((icmp_ln38_fu_248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_88 <= add_ln38_fu_254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        indvar_flatten30_fu_124 <= 14'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln108_fu_367_p2 == 1'd0))) begin
        indvar_flatten30_fu_124 <= add_ln108_1_fu_373_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
        j4_fu_116 <= 10'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln108_fu_367_p2 == 1'd0))) begin
        j4_fu_116 <= add_ln109_fu_413_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        empty_415_reg_602 <= empty_415_fu_461_p2;
        sub_ln111_reg_597[13 : 8] <= sub_ln111_fu_452_p2[13 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i1_1_reg_535 <= i1_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_1_reg_503 <= i_fu_88;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        max_W_load_reg_576 <= max_W_q0;
        sub_ln65_reg_571[19 : 8] <= sub_ln65_fu_358_p2[19 : 8];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        max_inp_load_reg_525 <= max_inp_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        q_outp_load_reg_617 <= q_outp_q0;
        sub_ln112_reg_612[19 : 8] <= sub_ln112_fu_490_p2[19 : 8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln108_fu_367_p2 == 1'd0))) begin
        select_ln108_1_reg_591 <= select_ln108_1_fu_405_p3;
        select_ln108_reg_584 <= select_ln108_fu_397_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        sub_ln40_reg_530[13 : 8] <= sub_ln40_fu_293_p2[13 : 8];
    end
end

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_622_ce = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_622_ce = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_ce;
    end else begin
        grp_fu_622_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_622_opcode = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_622_opcode = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_opcode;
    end else begin
        grp_fu_622_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_622_p0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_622_p0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_din0;
    end else begin
        grp_fu_622_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_622_p1 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_622_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_622_p1 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_622_p_din1;
    end else begin
        grp_fu_622_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_626_ce = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_626_ce = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_ce;
    end else begin
        grp_fu_626_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_626_opcode = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_626_opcode = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_opcode;
    end else begin
        grp_fu_626_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_626_p0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_626_p0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_din0;
    end else begin
        grp_fu_626_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_626_p1 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_626_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_626_p1 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_626_p_din1;
    end else begin
        grp_fu_626_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_630_ce = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_630_ce = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_ce;
    end else begin
        grp_fu_630_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_630_opcode = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_630_opcode = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_opcode;
    end else begin
        grp_fu_630_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_630_p0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_630_p0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_din0;
    end else begin
        grp_fu_630_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_fu_630_p1 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_grp_fu_630_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_fu_630_p1 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_grp_fu_630_p_din1;
    end else begin
        grp_fu_630_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_634_ce = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_634_ce = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_ce;
    end else begin
        grp_fu_634_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_634_p0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_634_p0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_din0;
    end else begin
        grp_fu_634_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_634_p1 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_634_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_634_p1 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_grp_fu_634_p_din1;
    end else begin
        grp_fu_634_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_638_ce = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_638_ce = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_ce;
    end else begin
        grp_fu_638_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_638_p0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_638_p0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_din0;
    end else begin
        grp_fu_638_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_638_p1 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_638_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_638_p1 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_638_p_din1;
    end else begin
        grp_fu_638_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_642_ce = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_642_ce = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_ce;
    end else begin
        grp_fu_642_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_642_p0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_642_p0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_din0;
    end else begin
        grp_fu_642_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_642_p1 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_grp_fu_642_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_642_p1 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_grp_fu_642_p_din1;
    end else begin
        grp_fu_642_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln63_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_W_address0 = zext_ln63_fu_315_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_W_address0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_W_address0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W_address0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_W_address0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_max_W_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W_address0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_address0;
    end else begin
        max_W_address0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln63_fu_303_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        max_W_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_W_ce0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_W_ce0;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W_ce0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_W_ce0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_max_W_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W_ce0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_ce0;
    end else begin
        max_W_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W_d0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W_d0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_d0;
    end else begin
        max_W_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        max_W_we0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_max_W_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_W_we0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_max_W_we0;
    end else begin
        max_W_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        max_inp_address0 = zext_ln38_fu_260_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_inp_address0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_inp_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_inp_address0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_max_inp_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp_address0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp_address0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_address0;
    end else begin
        max_inp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        max_inp_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        max_inp_ce0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_max_inp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        max_inp_ce0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_max_inp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp_ce0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp_ce0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_ce0;
    end else begin
        max_inp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp_d0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp_d0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_d0;
    end else begin
        max_inp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        max_inp_we0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_max_inp_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        max_inp_we0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_max_inp_we0;
    end else begin
        max_inp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_W_V_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_W_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W_V_address0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_address0;
    end else begin
        q_W_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_W_V_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_W_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W_V_ce0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_ce0;
    end else begin
        q_W_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        q_W_V_we0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_q_W_V_we0;
    end else begin
        q_W_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_inp_V_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_inp_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp_V_address0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_address0;
    end else begin
        q_inp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_inp_V_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_inp_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp_V_ce0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_ce0;
    end else begin
        q_inp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        q_inp_V_we0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_q_inp_V_we0;
    end else begin
        q_inp_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_outp_address0 = p_cast_fu_467_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp_address0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        q_outp_address0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_q_outp_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp_address0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_address0;
    end else begin
        q_outp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        q_outp_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp_ce0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        q_outp_ce0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_q_outp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp_ce0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_ce0;
    end else begin
        q_outp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp_d0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp_d0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_d0;
    end else begin
        q_outp_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        q_outp_we0 = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_q_outp_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        q_outp_we0 = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_q_outp_we0;
    end else begin
        q_outp_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v552_address0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_v552_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v552_address0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_v552_address0;
    end else begin
        v552_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        v552_ce0 = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_v552_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        v552_ce0 = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_v552_ce0;
    end else begin
        v552_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v553_address0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_v553_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v553_address0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_v553_address0;
    end else begin
        v553_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        v553_ce0 = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_v553_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        v553_ce0 = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_v553_ce0;
    end else begin
        v553_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln38_fu_248_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((icmp_ln63_fu_303_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b0 == ap_block_state11_on_subcall_done) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln108_fu_367_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln108_1_fu_373_p2 = (indvar_flatten30_fu_124 + 14'd1);

assign add_ln108_fu_385_p2 = (i4_fu_120 + 4'd1);

assign add_ln109_fu_413_p2 = (select_ln108_fu_397_p3 + 10'd1);

assign add_ln38_fu_254_p2 = (i_fu_88 + 4'd1);

assign add_ln63_fu_309_p2 = (i1_fu_112 + 10'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_on_subcall_done = ((grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_done == 1'b0) | (grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_done == 1'b0) | (grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_done == 1'b0) | (grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_done == 1'b0));
end

assign empty_415_fu_461_p2 = (sub_ln111_fu_452_p2 + zext_ln112_fu_458_p1);

assign grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_23_1_fu_164_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2_fu_170_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start = grp_Linear_layer_qkv_Pipeline_VITIS_LOOP_33_3_VITIS_LOOP_34_4_fu_176_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start = grp_Linear_layer_qkv_Pipeline_l_S_k_4_k_fu_229_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start = grp_Linear_layer_qkv_Pipeline_l_W_to_int_i3_l_j3_fu_200_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start = grp_Linear_layer_qkv_Pipeline_l_inp_to_int_i2_l_j2_fu_192_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start = grp_Linear_layer_qkv_Pipeline_l_j1_fu_208_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start = grp_Linear_layer_qkv_Pipeline_l_j_fu_182_ap_start_reg;

assign grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_ap_start_reg;

assign icmp_ln108_fu_367_p2 = ((indvar_flatten30_fu_124 == 14'd9216) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_391_p2 = ((j4_fu_116 == 10'd768) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_248_p2 = ((i_fu_88 == 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_303_p2 = ((i1_fu_112 == 10'd768) ? 1'b1 : 1'b0);

assign p_cast_fu_467_p1 = empty_415_fu_461_p2;

assign select_ln108_1_fu_405_p3 = ((icmp_ln109_fu_391_p2[0:0] == 1'b1) ? add_ln108_fu_385_p2 : i4_fu_120);

assign select_ln108_fu_397_p3 = ((icmp_ln109_fu_391_p2[0:0] == 1'b1) ? 10'd0 : j4_fu_116);

assign sub_ln111_fu_452_p2 = (tmp_26_fu_434_p3 - zext_ln111_fu_448_p1);

assign sub_ln112_fu_490_p2 = (tmp_28_fu_472_p3 - zext_ln112_1_fu_486_p1);

assign sub_ln40_fu_293_p2 = (tmp_s_fu_275_p3 - zext_ln40_fu_289_p1);

assign sub_ln65_fu_358_p2 = (tmp_24_fu_340_p3 - zext_ln65_fu_354_p1);

assign tmp_23_fu_282_p3 = {{i_1_reg_503}, {8'd0}};

assign tmp_24_fu_340_p3 = {{i1_1_reg_535}, {10'd0}};

assign tmp_25_fu_347_p3 = {{i1_1_reg_535}, {8'd0}};

assign tmp_26_fu_434_p3 = {{select_ln108_1_reg_591}, {10'd0}};

assign tmp_27_fu_441_p3 = {{select_ln108_1_reg_591}, {8'd0}};

assign tmp_28_fu_472_p3 = {{select_ln108_reg_584}, {10'd0}};

assign tmp_29_fu_479_p3 = {{select_ln108_reg_584}, {8'd0}};

assign tmp_s_fu_275_p3 = {{i_1_reg_503}, {10'd0}};

assign v3_address0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_address0;

assign v3_ce0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_ce0;

assign v3_d0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_d0;

assign v3_we0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v3_we0;

assign v554_address0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v554_address0;

assign v554_ce0 = grp_Linear_layer_qkv_Pipeline_l_outp_to_float_bias_i5_l_j5_fu_218_v554_ce0;

assign zext_ln111_fu_448_p1 = tmp_27_fu_441_p3;

assign zext_ln112_1_fu_486_p1 = tmp_29_fu_479_p3;

assign zext_ln112_fu_458_p1 = select_ln108_reg_584;

assign zext_ln38_fu_260_p1 = i_fu_88;

assign zext_ln40_fu_289_p1 = tmp_23_fu_282_p3;

assign zext_ln63_fu_315_p1 = i1_fu_112;

assign zext_ln65_fu_354_p1 = tmp_25_fu_347_p3;

always @ (posedge ap_clk) begin
    sub_ln40_reg_530[7:0] <= 8'b00000000;
    sub_ln65_reg_571[7:0] <= 8'b00000000;
    sub_ln111_reg_597[7:0] <= 8'b00000000;
    sub_ln112_reg_612[7:0] <= 8'b00000000;
end

endmodule //Bert_layer_Linear_layer_qkv
