{
    "runtime": ["OpenCL"],
    "example": "Histogram Equalization",
    "overview": [
        "This is an optimized implementation of a 12-bit histogram equalizer targeting execution on an SDAccel supported FPGA acceleration card."
    ],
    "perf_fields": ["Board", "Image Size", "Frames per Second"],
    "performance": [
        {
            "system": "xilinx:adm-pcie-7v3:1ddr",
            "constraint": "2,048 x 1,080",
            "metric": "333"
        }
    ],
    "xcl": false,
    "opencv": true,
    "host_exe": "equalizer",  
    "host_srcs": "src/equalizer.cpp",
    "host_hdrs": "src/equalizer.h",      
    "cmd_args": "PROJECT/data/race_2k.bmp",
    "em_cmd": "./equalizer data/race_2k.bmp",
    "output_files": "out.bmp",        
    "libs": [
        "opencv", 
        "xcl2"
    ], 
    "containers": [
	{
	"name": "krnl_equalizer",
	"accelerators": [
        {
            "name": "krnl_equalizer", 
            "location": "src/krnl_equalizer.cl",
            "clflags"   : "--xp param:compiler.version=31"
        }
	]
	}
    ],
    "contributors": [
        {
            "group": "Xilinx",
            "url": "http://www.xilinx.com"
        }
    ]
}
