Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: code.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "code.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "code"
Output Format                      : NGC
Target Device                      : xa3s50-4-vqg100

---- Source Options
Top Module Name                    : code
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "code.v" in library work
Module <code> compiled
No errors in compilation
Analysis of file <"code.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <code> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <code>.
Module <code> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <code>.
    Related source file is "code.v".
    Found 64-bit up counter for signal <Output0>.
    Found 64-bit up counter for signal <Output1>.
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   3 Counter(s).
Unit <code> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 2-bit up counter                                      : 1
 64-bit up counter                                     : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 2-bit up counter                                      : 1
 64-bit up counter                                     : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <code> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block code, actual ratio is 11.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 130
 Flip-Flops                                            : 130

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : code.ngr
Top Level Output File Name         : code
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 132

Cell Usage :
# BELS                             : 389
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 126
#      LUT2                        : 3
#      LUT4                        : 1
#      MUXCY                       : 126
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 130
#      FDRE                        : 130
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 131
#      IBUF                        : 3
#      OBUF                        : 128
=========================================================================

Device utilization summary:
---------------------------

Selected Device : xa3s50vqg100-4 

 Number of Slices:                       87  out of    768    11%  
 Number of Slice Flip Flops:            130  out of   1536     8%  
 Number of 4 input LUTs:                133  out of   1536     8%  
 Number of IOs:                         132
 Number of bonded IOBs:                 132  out of     63   209% (*) 
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 130   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.998ns (Maximum Frequency: 125.031MHz)
   Minimum input arrival time before clock: 5.256ns
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.998ns (frequency: 125.031MHz)
  Total number of paths / destination ports: 4291 / 194
-------------------------------------------------------------------------
Delay:               7.998ns (Levels of Logic = 64)
  Source:            Output1_1 (FF)
  Destination:       Output1_63 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Output1_1 to Output1_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   1.216  Output1_1 (Output1_1)
     LUT1:I0->O            1   0.551   0.000  Mcount_Output1_cy<1>_rt (Mcount_Output1_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcount_Output1_cy<1> (Mcount_Output1_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<2> (Mcount_Output1_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<3> (Mcount_Output1_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<4> (Mcount_Output1_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<5> (Mcount_Output1_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<6> (Mcount_Output1_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<7> (Mcount_Output1_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<8> (Mcount_Output1_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<9> (Mcount_Output1_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<10> (Mcount_Output1_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<11> (Mcount_Output1_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<12> (Mcount_Output1_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<13> (Mcount_Output1_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<14> (Mcount_Output1_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<15> (Mcount_Output1_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<16> (Mcount_Output1_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<17> (Mcount_Output1_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<18> (Mcount_Output1_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<19> (Mcount_Output1_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<20> (Mcount_Output1_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<21> (Mcount_Output1_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<22> (Mcount_Output1_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<23> (Mcount_Output1_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<24> (Mcount_Output1_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<25> (Mcount_Output1_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<26> (Mcount_Output1_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<27> (Mcount_Output1_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<28> (Mcount_Output1_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<29> (Mcount_Output1_cy<29>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<30> (Mcount_Output1_cy<30>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<31> (Mcount_Output1_cy<31>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<32> (Mcount_Output1_cy<32>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<33> (Mcount_Output1_cy<33>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<34> (Mcount_Output1_cy<34>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<35> (Mcount_Output1_cy<35>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<36> (Mcount_Output1_cy<36>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<37> (Mcount_Output1_cy<37>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<38> (Mcount_Output1_cy<38>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<39> (Mcount_Output1_cy<39>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<40> (Mcount_Output1_cy<40>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<41> (Mcount_Output1_cy<41>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<42> (Mcount_Output1_cy<42>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<43> (Mcount_Output1_cy<43>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<44> (Mcount_Output1_cy<44>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<45> (Mcount_Output1_cy<45>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<46> (Mcount_Output1_cy<46>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<47> (Mcount_Output1_cy<47>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<48> (Mcount_Output1_cy<48>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<49> (Mcount_Output1_cy<49>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<50> (Mcount_Output1_cy<50>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<51> (Mcount_Output1_cy<51>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<52> (Mcount_Output1_cy<52>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<53> (Mcount_Output1_cy<53>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<54> (Mcount_Output1_cy<54>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<55> (Mcount_Output1_cy<55>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<56> (Mcount_Output1_cy<56>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<57> (Mcount_Output1_cy<57>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<58> (Mcount_Output1_cy<58>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<59> (Mcount_Output1_cy<59>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<60> (Mcount_Output1_cy<60>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_Output1_cy<61> (Mcount_Output1_cy<61>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_Output1_cy<62> (Mcount_Output1_cy<62>)
     XORCY:CI->O           1   0.904   0.000  Mcount_Output1_xor<63> (Result<63>1)
     FDRE:D                    0.203          Output1_63
    ----------------------------------------
    Total                      7.998ns (6.782ns logic, 1.216ns route)
                                       (84.8% logic, 15.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 390 / 260
-------------------------------------------------------------------------
Offset:              5.256ns (Levels of Logic = 2)
  Source:            Slt (PAD)
  Destination:       Output1_0 (FF)
  Destination Clock: Clk rising

  Data Path: Slt to Output1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  Slt_IBUF (Slt_IBUF)
     LUT2:I0->O           64   0.551   2.036  Output0_not00011 (Output0_not0001)
     FDRE:CE                   0.602          Output0_0
    ----------------------------------------
    Total                      5.256ns (1.974ns logic, 3.282ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 128 / 128
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            Output0_63 (FF)
  Destination:       Output0<63> (PAD)
  Source Clock:      Clk rising

  Data Path: Output0_63 to Output0<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.720   0.877  Output0_63 (Output0_63)
     OBUF:I->O                 5.644          Output0_63_OBUF (Output0<63>)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.19 secs
 
--> 

Total memory usage is 4500332 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

