<profile>

<section name = "Vitis HLS Report for 'bgn_inference'" level="0">
<item name = "Date">Mon Mar  2 00:04:14 2026
</item>
<item name = "Version">2025.2 (Build 6295257 on Nov 14 2025)</item>
<item name = "Project">mnist_mlp_bgn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22426, 22426, 0.224 ms, 0.224 ms, 22427, 22427, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122">bgn_inference_Pipeline_LAYER1_XNOR_POP, 16007, 16007, 0.160 ms, 0.160 ms, 0, 0, loop pipeline stp</column>
<column name="grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136">bgn_inference_Pipeline_LAYER2_MAC, 6406, 6406, 64.060 us, 64.060 us, 0, 0, loop pipeline stp</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 2, 1622, 1935, -</column>
<column name="Memory">-, -, 7, 70, -</column>
<column name="Multiplexer">-, -, 0, 153, -</column>
<column name="Register">-, -, 78, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, ~0, 1, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122">bgn_inference_Pipeline_LAYER1_XNOR_POP, 2, 1, 258, 448, 0</column>
<column name="grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136">bgn_inference_Pipeline_LAYER2_MAC, 4, 1, 405, 515, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 288, 315, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 2, 0, 671, 657, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="hidden_out_U">hidden_out_RAM_1P_LUTRAM_1R1W, 0, 7, 70, 0, 640, 7, 1, 4480</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">61, 15, 1, 15</column>
<column name="gmem0_0_ARADDR">13, 3, 64, 192</column>
<column name="gmem0_0_ARLEN">13, 3, 32, 96</column>
<column name="gmem0_0_ARVALID">13, 3, 1, 3</column>
<column name="gmem0_0_RREADY">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AR">9, 2, 1, 2</column>
<column name="hidden_out_address0">13, 3, 10, 30</column>
<column name="hidden_out_ce0">13, 3, 1, 3</column>
<column name="hidden_out_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="grp_bgn_inference_Pipeline_LAYER1_XNOR_POP_fu_122_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_bgn_inference_Pipeline_LAYER2_MAC_fu_136_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln_reg_176">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, array</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, array</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, array</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, array</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, array</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, array</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, array</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, array</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, array</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, array</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, bgn_inference, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, bgn_inference, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, bgn_inference, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
</table>
</item>
</section>
</profile>
