Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007[doi>10.1109/MICRO.2007.32]
M. Abramovici, M. A. Breuer, and Arthur D. Friedman. 1990. Digital Systems Testing and Testable Design. AT&T; Bell Laboratories and W.H. Freeman.
Mridul Agarwal , Bipul C. Paul , Ming Zhang , Subhasish Mitra, Circuit Failure Prediction and Its Application to Transistor Aging, Proceedings of the 25th IEEE VLSI Test Symmposium, p.277-286, May 06-10, 2007[doi>10.1109/VTS.2007.22]
Chris Auth. 2012. 22-nm fully-depleted tri-gate CMOS transistors. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC). 1--6.
Daniel U. Becker. 2012. Efficient microarchitecture for network-on-chip routers. Ph.D. Dissertation, Stanford University.
Kshitij Bhardwaj , Koushik Chakraborty , Sanghamitra Roy, An MILP-based aging-aware routing algorithm for NoCs, Proceedings of the Conference on Design, Automation and Test in Europe, March 12-16, 2012, Dresden, Germany
Kshitij Bhardwaj , Koushik Chakraborty , Sanghamitra Roy, Towards graceful aging degradation in NoCs through an adaptive routing algorithm, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228429]
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
David R. Bild , Robert P. Dick , Gregory E. Bok, Static NBTI Reduction Using Internal Node Control, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.17 n.4, p.1-30, October 2012[doi>10.1145/2348839.2348849]
Nathan Binkert , Bradford Beckmann , Gabriel Black , Steven K. Reinhardt , Ali Saidi , Arkaprava Basu , Joel Hestness , Derek R. Hower , Tushar Krishna , Somayeh Sardashti , Rathijit Sen , Korey Sewell , Muhammad Shoaib , Nilay Vaish , Mark D. Hill , David A. Wood, The gem5 simulator, ACM SIGARCH Computer Architecture News, v.39 n.2, May 2011[doi>10.1145/2024716.2024718]
Jason Blome , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Self-calibrating Online Wearout Detection, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.109-122, December 01-05, 2007[doi>10.1109/MICRO.2007.37]
M. Bushnell , Vishwani Agrawal, Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits, Springer Publishing Company, Incorporated, 2013
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Andrew DeOrio , Kostantinos Aisopos , Valeria Bertacco , Li-Shiuan Peh, DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024928]
Jianxin Fang and Sachin S. Sapatnekar. 2014. Incorporating hot carrier injection effects into timing analysis for large circuits. IEEE Trans. VLSI Syst. 22, 12 (2014), 2738--2751.
David Fick , Andrew DeOrio , Gregory Chen , Valeria Bertacco , Dennis Sylvester , David Blaauw, A highly resilient routing algorithm for fault-tolerant NoCs, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Xin Fu, Tao Li, and José A. B. Fortes. 2010. Architecting reliable multi-core network-on-chip for small scale processing technology. In Proceedings of the 40th Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN).
P. Goel, An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits, IEEE Transactions on Computers, v.30 n.3, p.215-222, March 1981[doi>10.1109/TC.1981.1675757]
Erika Gunadi , Abhisek A. Sinkar , Nam Sung Kim , Mikko H. Lipasti, Combating Aging with the Colt Duty Cycle Equalizer, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.103-114, December 04-08, 2010[doi>10.1109/MICRO.2010.37]
Xinfei Guo , Wayne Burleson , Mircea Stan, Modeling and Experimental Demonstration of Accelerated Self-Healing Techniques, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593162]
Saket Gupta , Sachin S. Sapatnekar, Employing circadian rhythms to enhance power and reliability, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.3, p.1-23, July 2013[doi>10.1145/2491477.2491482]
J. Howard, S. Dighe, S. R. Vangal, G. Ruhl, N. Borkar, S. Jain, V. Erraguntla, M. Konow, M. Riepen, M. Gries, G. Droege, T. Lund-Larsen, S. Steibl, S. Borkar, V. K. De, and R. V. Der Wijngaart. 2011. A 48-core IA-32 processor in 45 nm CMOS using on-die message-passing and DVFS for performance and power scaling. IEEE J. Solid-State Circuits 46, 1 (2011).
Lin Huang , Qiang Xu, AgeSim: a simulation framework for evaluating the lifetime reliability of processor-based SoCs, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
ITRS. 2009. Process integration, devices, and structures (PIDS). International Technology Roadmap for Semiconductors.
JEDEC. 2011. Failure mechanisms and models for semiconductor devices, JEP122G. http://www.jedec.org/.
Ulya R. Karpuzcu , Brian Greskamp , Josep Torrellas, The BubbleWrap many-core: popping cores for sequential acceleration, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669169]
Veit B. Kleeberger, Martin Barke, Christoph Werner, Doris Schmitt-Landsiedel, and Ulf Schlichtmann. 2014. A compact model for NBTI degradation and recovery under use-profile variations and its application to aging analysis of digital integrated circuits. Microelectron. Reliab. 54, 6 (2014), 1083--1089.
Kelin J. Kuhn. 2007. Reducing variation in advanced logic technologies: Approaches to process and design for manufacturability of nanoscale CMOS. In Proceedings of the IEEE International Electron Devices Meeting (IEDM). 471--474.
Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Impact of NBTI on SRAM Read Stability and Design for Reliability, Proceedings of the 7th International Symposium on Quality Electronic Design, p.210-218, March 27-29, 2006[doi>10.1109/ISQED.2006.73]
Liangzhen Lai, Vikas Chandra, Robert Aitken, and Puneet Gupta. 2014. BTI-Gater: An aging-resilient clock gating methodology. IEEE J. Emerg. Select. Topics Circ. Syst. 4, 2 (2014).
Xiaojun Li, Jin Qin, and J. B. Bernstein. 2008b. Compact modeling of MOSFET wearout mechanisms for circuit-reliability simulation. IEEE Trans. Device Mater. Reliab. 8, 1 (2008), 98--121.
Yanjing Li , Samy Makar , Subhasish Mitra, CASP: concurrent autonomous chip self-test using stored test patterns, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403590]
Yinghai Lu , Li Shang , Hai Zhou , Hengliang Zhu , Fan Yang , Xuan Zeng, Statistical reliability analysis under process variation and aging effects, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630044]
Mohamed Mounir Mahmoud, Norhayati Soin, and Hossam A. H. Fahmy. 2014. Design framework to overcome aging degradation of the 16 nm VLSI technology circuits. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 33, 5 (2014).
E. Maricau and G. Gielen. 2009. A methodology for measuring transistor ageing effects towards accurate reliability simulation. In Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS). 21--26.
S. Nassif, K. Bernstein, D. J. Frank, A. Gattiker, W. Haensch, B. L. Ji, E. Nowak, D. Pearson, and N. J. Rohrer. 2007. High performance CMOS variability in the 65nm regime and beyond. In Proceedings of the IEEE the International Electron Devices Meeting (IEDM). 569--571.
Stelios N. Neophytou , Maria K. Michael, Test Set Generation with a Large Number of Unspecified Bits Using Static and Dynamic Techniques, IEEE Transactions on Computers, v.59 n.3, p.301-316, March 2010[doi>10.1109/TC.2009.178]
Fabian Oboril , Mehdi B. Tahoori, ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-level, Proceedings of the 2012 42nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-12, June 25-28, 2012
Fabian Oboril and Mehdi B. Tahoori. 2014. Aging-aware design of microprocessor instruction pipelines. IEEE Trans. Comput.-Aid. Des. Integr. Circ. Syst. 33, 5 (2014).
Li-Shiuan Peh , William J. Dally, A Delay Model and Speculative Architecture for Pipelined Routers, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.255, January 20-24, 2001
Michael D. Powell , Arijit Biswas , Shantanu Gupta , Shubhendu S. Mukherjee, Architectural core salvaging in a multi-core processor for hard-error tolerance, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555769]
M. Saitoh, K. Ota, C. Tanaka, Y. Nakabayashi, K. Uchida, and T. Numata. 2012. Performance, variability and reliability of silicon tri-gate nanowire MOSFETs. In Proceedings of the IEEE International Reliability Physics Symposium (IRPS). 6A--3.
T. Sakurai and A. R. Newton. 1990. Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas. IEEE J. Solid-State Circ. 25, 2, 584--594.
Kewal K. Saluja , Shriram Vijayakumar , Warin Sootkaneung , Xaingning Yang, NBTI Degradation: A Problem or a Scare?, Proceedings of the 21st International Conference on VLSI Design, p.137-142, January 04-08, 2008[doi>10.1109/VLSI.2008.43]
Timo Schonwald , Jochen Zimmermann , Oliver Bringmann , Wolfgang Rosenstiel, Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.527-534, August 29-31, 2007[doi>10.1109/DSD.2007.62]
Jeonghee Shin , Victor Zyuban , Zhigang Hu , Jude A. Rivers , Pradip Bose, A Framework for Architecture-Level Lifetime Reliability Modeling, Proceedings of the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, p.534-543, June 25-28, 2007[doi>10.1109/DSN.2007.8]
Michael A. Skitsas, Chrysostomos A. Nicopoulos, and Maria K. Michael. 2013. DaemonGuard: O/S-assisted selective software-based self-testing for multi-core systems. In Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT). IEEE, 45--51.
Jared C. Smolens, Brian T. Gold, James C. Hoe, Babak Falsafi, and Ken Mai. 2007. Detecting emerging wearout faults. In Proceedings of the IEEE Workshop on Silicon Errors in Logic-System Effects (SELSE).
Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, Proceedings of the 31st annual international symposium on Computer architecture, p.276, June 19-23, 2004, München, Germany
B. Tudor, J. Wang, Zhaoping Chen, R. Tan, Weidong Liu, and F. Lee. 2011. An accurate and scalable MOSFET aging model for circuit simulation. In Proceedings of the 12th International Symposium on Quality Electronic Design (ISQED). 1--4.
Yao Wang , Sorin Cotofana , Liang Fang, A unified aging model of NBTI and HCI degradation towards lifetime reliability management for nanoscale MOSFET circuits, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.175-180, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941501]
Zhen Zhang , Alain Greiner , Sami Taktak, A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391584]
