$comment
	File created using the following command:
		vcd file DigChoose.msim.vcd -direction
$end
$date
	Thu Dec 12 21:07:15 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module DigChoose_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 5 " money [4:0] $end
$var reg 6 # restime [5:0] $end
$var wire 1 $ dig [3] $end
$var wire 1 % dig [2] $end
$var wire 1 & dig [1] $end
$var wire 1 ' dig [0] $end
$var wire 1 ( num [3] $end
$var wire 1 ) num [2] $end
$var wire 1 * num [1] $end
$var wire 1 + num [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 4 Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 5 Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 6 Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout $end
$var wire 1 7 Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout $end
$var wire 1 8 Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout $end
$var wire 1 9 Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 : Div1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 ; Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 < Div1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 = Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 > Div1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 ? Div1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 @ Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1_cout $end
$var wire 1 A Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3_cout $end
$var wire 1 B Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5_cout $end
$var wire 1 C Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 D Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 E Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 F Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 G Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 H Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout $end
$var wire 1 I Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout $end
$var wire 1 J Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout $end
$var wire 1 K Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout $end
$var wire 1 L Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout $end
$var wire 1 M Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout $end
$var wire 1 N Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout $end
$var wire 1 O Div0|auto_generated|divider|divider|StageOut[18]~16_combout $end
$var wire 1 P Div0|auto_generated|divider|divider|StageOut[17]~18_combout $end
$var wire 1 Q Div0|auto_generated|divider|divider|StageOut[16]~20_combout $end
$var wire 1 R Div0|auto_generated|divider|divider|StageOut[15]~22_combout $end
$var wire 1 S Div0|auto_generated|divider|divider|StageOut[21]~26_combout $end
$var wire 1 T Div0|auto_generated|divider|divider|StageOut[20]~28_combout $end
$var wire 1 U Div1|auto_generated|divider|divider|StageOut[18]~0_combout $end
$var wire 1 V Div1|auto_generated|divider|divider|StageOut[18]~1_combout $end
$var wire 1 W Div1|auto_generated|divider|divider|StageOut[17]~2_combout $end
$var wire 1 X Div1|auto_generated|divider|divider|StageOut[17]~3_combout $end
$var wire 1 Y Div1|auto_generated|divider|divider|StageOut[16]~4_combout $end
$var wire 1 Z Div1|auto_generated|divider|divider|StageOut[16]~5_combout $end
$var wire 1 [ Div1|auto_generated|divider|divider|StageOut[15]~6_combout $end
$var wire 1 \ Div1|auto_generated|divider|divider|StageOut[15]~7_combout $end
$var wire 1 ] Mux2~0_combout $end
$var wire 1 ^ Mod0|auto_generated|divider|divider|StageOut[15]~0_combout $end
$var wire 1 _ Mod0|auto_generated|divider|divider|StageOut[18]~2_combout $end
$var wire 1 ` Mod0|auto_generated|divider|divider|StageOut[17]~4_combout $end
$var wire 1 a Mod0|auto_generated|divider|divider|StageOut[16]~6_combout $end
$var wire 1 b Mod1|auto_generated|divider|divider|StageOut[18]~16_combout $end
$var wire 1 c Mod1|auto_generated|divider|divider|StageOut[17]~18_combout $end
$var wire 1 d Mod1|auto_generated|divider|divider|StageOut[16]~20_combout $end
$var wire 1 e Mod1|auto_generated|divider|divider|StageOut[15]~22_combout $end
$var wire 1 f Mod1|auto_generated|divider|divider|StageOut[20]~24_combout $end
$var wire 1 g Mod1|auto_generated|divider|divider|StageOut[21]~28_combout $end
$var wire 1 h Mux1~0_combout $end
$var wire 1 i Mux1~1_combout $end
$var wire 1 j Decoder0~4_combout $end
$var wire 1 k Mux1~3_combout $end
$var wire 1 l Mod0|auto_generated|divider|divider|StageOut[23]~8_combout $end
$var wire 1 m Mux0~0_combout $end
$var wire 1 n Div0|auto_generated|divider|divider|StageOut[23]~30_combout $end
$var wire 1 o Div0|auto_generated|divider|divider|StageOut[22]~31_combout $end
$var wire 1 p Mod1|auto_generated|divider|divider|StageOut[23]~30_combout $end
$var wire 1 q Mod1|auto_generated|divider|divider|StageOut[22]~31_combout $end
$var wire 1 r CLK~combout $end
$var wire 1 s Decoder0~2_combout $end
$var wire 1 t dig[3]~reg0_regout $end
$var wire 1 u Decoder0~1_combout $end
$var wire 1 v dig[2]~reg0_regout $end
$var wire 1 w Decoder0~0_combout $end
$var wire 1 x dig[1]~reg0_regout $end
$var wire 1 y WideOr0~0_combout $end
$var wire 1 z dig[0]~reg0_regout $end
$var wire 1 { Mux3~0_combout $end
$var wire 1 | num[0]~0_combout $end
$var wire 1 } num[0]~1_combout $end
$var wire 1 ~ Mux3~1_combout $end
$var wire 1 !! Decoder0~3_combout $end
$var wire 1 "! Mux3~3_combout $end
$var wire 1 #! Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 $! Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 %! Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 &! Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 '! Div0|auto_generated|divider|divider|StageOut[18]~17_combout $end
$var wire 1 (! Div0|auto_generated|divider|divider|StageOut[17]~19_combout $end
$var wire 1 )! Div0|auto_generated|divider|divider|StageOut[16]~21_combout $end
$var wire 1 *! Div0|auto_generated|divider|divider|StageOut[15]~23_combout $end
$var wire 1 +! Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 $end
$var wire 1 ,! Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 $end
$var wire 1 -! Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 $end
$var wire 1 .! Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 /! Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 0! Div0|auto_generated|divider|divider|StageOut[23]~24_combout $end
$var wire 1 1! Div0|auto_generated|divider|divider|StageOut[22]~25_combout $end
$var wire 1 2! Div0|auto_generated|divider|divider|StageOut[21]~27_combout $end
$var wire 1 3! Div0|auto_generated|divider|divider|StageOut[20]~29_combout $end
$var wire 1 4! Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1_cout $end
$var wire 1 5! Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3_cout $end
$var wire 1 6! Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5_cout $end
$var wire 1 7! Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout $end
$var wire 1 8! Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout $end
$var wire 1 9! Mux3~4_combout $end
$var wire 1 :! num[0]~reg0_regout $end
$var wire 1 ;! Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 <! Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 =! Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 >! Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 ?! Mod0|auto_generated|divider|divider|StageOut[15]~1_combout $end
$var wire 1 @! Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout $end
$var wire 1 A! Mod0|auto_generated|divider|divider|StageOut[18]~3_combout $end
$var wire 1 B! Mod0|auto_generated|divider|divider|StageOut[17]~5_combout $end
$var wire 1 C! Mod0|auto_generated|divider|divider|StageOut[16]~7_combout $end
$var wire 1 D! Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 $end
$var wire 1 E! Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 $end
$var wire 1 F! Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 $end
$var wire 1 G! Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 H! Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 I! Mux2~1_combout $end
$var wire 1 J! Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1 $end
$var wire 1 K! Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3 $end
$var wire 1 L! Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5 $end
$var wire 1 M! Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout $end
$var wire 1 N! Mod1|auto_generated|divider|divider|StageOut[18]~17_combout $end
$var wire 1 O! Mod1|auto_generated|divider|divider|StageOut[17]~19_combout $end
$var wire 1 P! Mod1|auto_generated|divider|divider|StageOut[16]~21_combout $end
$var wire 1 Q! Mod1|auto_generated|divider|divider|StageOut[15]~23_combout $end
$var wire 1 R! Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1 $end
$var wire 1 S! Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3 $end
$var wire 1 T! Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5 $end
$var wire 1 U! Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout $end
$var wire 1 V! Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout $end
$var wire 1 W! Mod1|auto_generated|divider|divider|StageOut[20]~25_combout $end
$var wire 1 X! Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout $end
$var wire 1 Y! Mod1|auto_generated|divider|divider|StageOut[23]~26_combout $end
$var wire 1 Z! Mod1|auto_generated|divider|divider|StageOut[22]~27_combout $end
$var wire 1 [! Mod1|auto_generated|divider|divider|StageOut[21]~29_combout $end
$var wire 1 \! Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1 $end
$var wire 1 ]! Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3 $end
$var wire 1 ^! Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5 $end
$var wire 1 _! Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout $end
$var wire 1 `! Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout $end
$var wire 1 a! Mux3~2_combout $end
$var wire 1 b! Mux2~2_combout $end
$var wire 1 c! Mux2~3_combout $end
$var wire 1 d! Mux2~combout $end
$var wire 1 e! num[1]~reg0_regout $end
$var wire 1 f! Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout $end
$var wire 1 g! Mux1~2_combout $end
$var wire 1 h! Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout $end
$var wire 1 i! Mux1~4_combout $end
$var wire 1 j! Mux1~5_combout $end
$var wire 1 k! Mux1~combout $end
$var wire 1 l! num[2]~reg0_regout $end
$var wire 1 m! Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout $end
$var wire 1 n! Mux0~1_combout $end
$var wire 1 o! Mux0~2_combout $end
$var wire 1 p! Mux0~combout $end
$var wire 1 q! num[3]~reg0_regout $end
$var wire 1 r! restime~combout [5] $end
$var wire 1 s! restime~combout [4] $end
$var wire 1 t! restime~combout [3] $end
$var wire 1 u! restime~combout [2] $end
$var wire 1 v! restime~combout [1] $end
$var wire 1 w! restime~combout [0] $end
$var wire 1 x! money~combout [4] $end
$var wire 1 y! money~combout [3] $end
$var wire 1 z! money~combout [2] $end
$var wire 1 {! money~combout [1] $end
$var wire 1 |! money~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
b0 #
1'
0&
0%
0$
0+
0*
0)
0(
x,
0-
1.
x/
10
11
12
13
14
05
16
17
08
19
0:
1;
1<
0=
0>
1?
0@
1A
0B
1C
1D
1E
1F
0G
0H
1I
1J
0K
1L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
1w
0x
1y
0z
1{
0|
0}
1~
1!!
0"!
0#!
1$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
1,!
0-!
1.!
1/!
00!
01!
02!
03!
04!
15!
06!
17!
18!
09!
0:!
0;!
1<!
0=!
1>!
0?!
1@!
0A!
0B!
0C!
0D!
1E!
0F!
1G!
1H!
1I!
0J!
1K!
0L!
1M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
1U!
1V!
0W!
1X!
0Y!
0Z!
0[!
0\!
1]!
0^!
1_!
1`!
0a!
1b!
1c!
0d!
0e!
1f!
1g!
1h!
1i!
1j!
0k!
0l!
0m!
1n!
1o!
0p!
0q!
0w!
0v!
0u!
0t!
0s!
0r!
0|!
0{!
0z!
0y!
0x!
$end
#40000
1!
1r
0,
1z
1x
1p!
0g!
0I!
1"!
0w
1u
1h
1]
1}
1&
0'
1k!
1d!
19!
0o!
0j!
0c!
0~
0p!
0k!
0d!
0"!
09!
#80000
0!
0r
1,
#100000
b1 "
b1 #
1w!
1|!
0,
1"!
19!
#120000
1!
1r
1,
1:!
0x
1v
0}
1|
0u
1s
1j
0!!
1+
0&
1%
0"!
09!
#160000
0!
0r
0,
#200000
b11 "
b11 #
b10 "
b10 #
1!
0w!
1v!
0|!
1{!
1r
1,
1f
1T
1I!
1^
1[
1\!
0X!
14!
1D!
0@!
1@
0]!
0h!
05!
0E!
0f!
0A
1m!
1H
0:!
0v
1t
1a!
1}
0{
0y
0s
0+
0%
1$
0n!
0i!
1o!
1j!
1c!
0o!
0j!
1p!
1k!
1d!
0p!
0k!
#240000
0!
0r
0,
#280000
1!
1r
1,
1e!
0z
0t
1g!
0a!
0|
1{
1y
1w
0j
0h
0]
1!!
0}
1*
0$
1'
1k!
1n!
1i!
1~
1o!
1j!
0d!
1p!
1"!
19!
0"!
0p!
0k!
09!
#300000
b11 "
b11 #
1w!
1|!
0,
#320000
0!
0r
1,
#360000
1!
1r
0,
0e!
1z
1x
1p!
0g!
1"!
0w
1u
1h
1]
1}
0*
1&
0'
1k!
19!
1d!
0o!
0j!
0c!
0~
0p!
0k!
#400000
b111 "
b111 #
b101 "
b101 #
b100 "
b100 #
0!
0w!
0v!
1u!
0|!
0{!
1z!
0r
1,
0f
0T
1k
1g
1e
1S
1R
0"!
0I!
0^
0[
1i
1a
1Y
1;!
0E
1:
09
0\!
1X!
04!
1h!
1R!
0L
1+!
06
09!
0d!
0D!
1@!
0@
1g!
1f!
0<!
0F
0<
0;
0h!
0S!
0M
0,!
07
0f!
1k!
1G
1=
1N
18
#440000
1!
1r
0,
1l!
0x
1v
0}
1|
0u
1s
1j
0!!
1)
0&
1%
0k!
#480000
0!
0r
1,
#500000
b101 "
b101 #
1w!
1|!
0,
#520000
1!
1r
1,
0l!
0v
1t
1a!
1}
0y
0s
0)
0%
1$
0n!
0b!
1o!
1j!
1c!
1~
0o!
0c!
1p!
1k!
1d!
1"!
0p!
0d!
19!
#560000
0!
0r
0,
#600000
b111 "
b111 #
b110 "
b110 #
1!
0w!
1v!
0|!
1{!
1r
1,
0{
1b!
1f
1T
1I!
1^
1[
0~
1c!
1\!
0X!
14!
1D!
0@!
1@
0"!
1d!
1h!
1f!
09!
1l!
1:!
0z
0t
0a!
0|
1{
1y
1w
0j
0h
0]
1!!
0}
1)
1+
0$
1'
1n!
1~
1o!
0k!
0d!
1p!
1"!
19!
0"!
0p!
09!
#640000
0!
0r
0,
#680000
1!
1r
1,
0l!
0:!
1z
1x
1p!
1"!
0w
1u
1h
1]
1}
0)
0+
1&
0'
19!
1k!
1d!
0o!
0j!
0c!
0~
0p!
0"!
09!
#700000
b111 "
b111 #
1w!
1|!
0,
1"!
19!
#720000
0!
0r
1,
#760000
1!
1r
0,
1l!
1e!
1:!
0x
1v
0}
1|
0u
1s
1j
0!!
1)
1*
1+
0&
1%
0k!
0d!
0"!
09!
#800000
b1111 "
b1111 #
b1011 "
b1011 #
b1001 "
b1001 #
b1000 "
b1000 #
0!
0w!
0v!
0u!
1t!
0|!
0{!
0z!
1y!
0r
1,
0f
0T
0k
0g
0e
0S
0R
1q
1o
1d
1Q
1J!
0I
1#!
03
0I!
0^
0[
0i
0a
0Y
0;!
1E
0:
19
1`
1W
1F
1;
0\!
1X!
04!
0h!
0R!
1L
0+!
16
1^!
0m!
16!
1m
1M
17
0K!
0J
0$!
04
0D!
1@!
0@
0g!
0f!
0F
0;
1l
1F!
0H
1B
1]!
1h!
15!
0M
07
0_!
07!
1K
15
1E!
1f!
1A
0G!
0C
0^!
1m!
06!
0`!
08!
0F!
1H
0B
0H!
0D
1_!
17!
1G!
1C
1g!
1I!
1~
1`!
18!
1H!
1D
19!
1"!
0g!
0I!
0~
0"!
09!
#840000
1!
1r
0,
0l!
0e!
0:!
0v
1t
1a!
1}
0{
0y
0s
0)
0*
0+
0%
1$
0i!
0b!
1o!
1j!
1c!
0j!
0c!
1p!
1k!
1d!
0k!
0d!
#880000
0!
0r
1,
#900000
b1001 "
b1001 #
1w!
1|!
0,
1{
1~
1"!
19!
#920000
1!
1r
1,
1q!
1:!
0z
0t
1g!
0a!
1I!
0|
1y
1w
0j
0h
0]
1!!
0}
1(
1+
0$
1'
1k!
1i!
1b!
1d!
1c!
1j!
0p!
0"!
0d!
0k!
09!
#960000
0!
0r
0,
#1000000
