<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/sh/gensh4/include/rtems/score/sh7750_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_92a000f08b9cdd39537603218f0e7d1c.html">sh</a></li><li class="navelem"><a class="el" href="dir_86521f80a05bec037319bd7c105dfb3c.html">gensh4</a></li><li class="navelem"><a class="el" href="dir_7c89edaac16bb7fc64eff45fe2f87d33.html">include</a></li><li class="navelem"><a class="el" href="dir_363ea247e90142940f64a30d1cbaee5d.html">rtems</a></li><li class="navelem"><a class="el" href="dir_bd2f3c8b5cb6c354531341a49b63034f.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sh7750_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * SH-7750 memory-mapped registers</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * This file based on information provided in the following document:</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * &quot;Hitachi SuperH (tm) RISC engine. SH7750 Series (SH7750, SH7750S)</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  Hardware Manual&quot;</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  Document Number ADE-602-124C, Rev. 4.0, 4/21/00, Hitachi Ltd.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Copyright (C) 2001 OKTET Ltd., St.-Petersburg, Russia</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Author: Alexandra Kossovsky &lt;sasha@oktet.ru&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *         Victor V. Vengerov &lt;vvv@oktet.ru&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * The license and distribution terms for this file may be</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef __SH7750_REGS_H__</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define __SH7750_REGS_H__</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * All register has 2 addresses: in 0xff000000 - 0xffffffff (P4 address)  and</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * in 0x1f000000 - 0x1fffffff (area 7 address)</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define SH7750_P4_BASE       0xff000000 </span><span class="comment">/* Accessable only in</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">                                           priveleged mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define SH7750_A7_BASE       0x1f000000 </span><span class="comment">/* Accessable only using TLB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define SH7750_P4_REG32(ofs) (SH7750_P4_BASE + (ofs))</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define SH7750_A7_REG32(ofs) (SH7750_A7_BASE + (ofs))</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * MMU Registers</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* Page Table Entry High register - PTEH */</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SH7750_PTEH_REGOFS    0x000000 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SH7750_PTEH           SH7750_P4_REG32(SH7750_PTEH_REGOFS)</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SH7750_PTEH_A7        SH7750_A7_REG32(SH7750_PTEH_REGOFS)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SH7750_PTEH_VPN       0xfffffd00 </span><span class="comment">/* Virtual page number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SH7750_PTEH_VPN_S     10</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SH7750_PTEH_ASID      0x000000ff </span><span class="comment">/* Address space identifier */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SH7750_PTEH_ASID_S    0</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/* Page Table Entry Low register - PTEL */</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SH7750_PTEL_REGOFS    0x000004 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SH7750_PTEL           SH7750_P4_REG32(SH7750_PTEL_REGOFS)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SH7750_PTEL_A7        SH7750_A7_REG32(SH7750_PTEL_REGOFS)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SH7750_PTEL_PPN       0x1ffffc00 </span><span class="comment">/* Physical page number */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SH7750_PTEL_PPN_S     10</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SH7750_PTEL_V         0x00000100 </span><span class="comment">/* Validity (0-entry is invalid) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SH7750_PTEL_SZ1       0x00000080 </span><span class="comment">/* Page size bit 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SH7750_PTEL_SZ0       0x00000010 </span><span class="comment">/* Page size bit 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SH7750_PTEL_SZ_1KB    0x00000000 </span><span class="comment">/*   1-kbyte page */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SH7750_PTEL_SZ_4KB    0x00000010 </span><span class="comment">/*   4-kbyte page */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SH7750_PTEL_SZ_64KB   0x00000080 </span><span class="comment">/*   64-kbyte page */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SH7750_PTEL_SZ_1MB    0x00000090 </span><span class="comment">/*   1-Mbyte page */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SH7750_PTEL_PR        0x00000060 </span><span class="comment">/* Protection Key Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SH7750_PTEL_PR_ROPO   0x00000000 </span><span class="comment">/*   read-only in priv mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SH7750_PTEL_PR_RWPO   0x00000020 </span><span class="comment">/*   read-write in priv mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SH7750_PTEL_PR_ROPU   0x00000040 </span><span class="comment">/*   read-only in priv or user mode*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SH7750_PTEL_PR_RWPU   0x00000060 </span><span class="comment">/*   read-write in priv or user mode*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SH7750_PTEL_C         0x00000008 </span><span class="comment">/* Cacheability</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">                                            (0 - page not cacheable) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SH7750_PTEL_D         0x00000004 </span><span class="comment">/* Dirty bit (1 - write has been</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">                                            performed to a page) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SH7750_PTEL_SH        0x00000002 </span><span class="comment">/* Share Status bit (1 - page are</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">                                            shared by processes) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SH7750_PTEL_WT        0x00000001 </span><span class="comment">/* Write-through bit, specifies the</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">                                            cache write mode:</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">                                               0 - Copy-back mode</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">                                               1 - Write-through mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* Page Table Entry Assistance register - PTEA */</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SH7750_PTEA_REGOFS    0x000034 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SH7750_PTEA           SH7750_P4_REG32(SH7750_PTEA_REGOFS)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define SH7750_PTEA_A7        SH7750_A7_REG32(SH7750_PTEA_REGOFS)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SH7750_PTEA_TC        0x00000008 </span><span class="comment">/* Timing Control bit</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">                                               0 - use area 5 wait states</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">                                               1 - use area 6 wait states */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA        0x00000007 </span><span class="comment">/* Space Attribute bits: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_UNDEF  0x00000000 </span><span class="comment">/*    0 - undefined */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_IOVAR  0x00000001 </span><span class="comment">/*    1 - variable-size I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_IO8    0x00000002 </span><span class="comment">/*    2 - 8-bit I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_IO16   0x00000003 </span><span class="comment">/*    3 - 16-bit I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_CMEM8  0x00000004 </span><span class="comment">/*    4 - 8-bit common memory space*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_CMEM16 0x00000005 </span><span class="comment">/*    5 - 16-bit common memory space*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_AMEM8  0x00000006 </span><span class="comment">/*    6 - 8-bit attr memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SH7750_PTEA_SA_AMEM16 0x00000007 </span><span class="comment">/*    7 - 16-bit attr memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Translation table base register */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SH7750_TTB_REGOFS     0x000008 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SH7750_TTB            SH7750_P4_REG32(SH7750_TTB_REGOFS)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SH7750_TTB_A7         SH7750_A7_REG32(SH7750_TTB_REGOFS)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* TLB exeption address register - TEA */</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SH7750_TEA_REGOFS     0x00000c </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SH7750_TEA            SH7750_P4_REG32(SH7750_TEA_REGOFS)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SH7750_TEA_A7         SH7750_A7_REG32(SH7750_TEA_REGOFS)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/* MMU control register - MMUCR */</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_REGOFS   0x000010 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SH7750_MMUCR          SH7750_P4_REG32(SH7750_MMUCR_REGOFS)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_A7       SH7750_A7_REG32(SH7750_MMUCR_REGOFS)</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_AT       0x00000001 </span><span class="comment">/* Address translation bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_TI       0x00000004 </span><span class="comment">/* TLB invalidate */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_SV       0x00000100 </span><span class="comment">/* Single Virtual Mode bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_SQMD     0x00000200 </span><span class="comment">/* Store Queue Mode bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_URC      0x0000FC00 </span><span class="comment">/* UTLB Replace Counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_URC_S    10</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_URB      0x00FC0000 </span><span class="comment">/* UTLB Replace Boundary */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_URB_S    18</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_LRUI     0xFC000000 </span><span class="comment">/* Least Recently Used ITLB */</span><span class="preprocessor"></span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SH7750_MMUCR_LRUI_S   26</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * Cache registers</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> *   IC -- instructions cache</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> *   OC -- operand cache</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Cache Control Register - CCR */</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define SH7750_CCR_REGOFS     0x00001c </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SH7750_CCR            SH7750_P4_REG32(SH7750_CCR_REGOFS)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SH7750_CCR_A7         SH7750_A7_REG32(SH7750_CCR_REGOFS)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SH7750_CCR_IIX      0x00008000 </span><span class="comment">/* IC index enable bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SH7750_CCR_ICI      0x00000800 </span><span class="comment">/* IC invalidation bit:</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">                                          set it to clear IC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SH7750_CCR_ICE      0x00000100 </span><span class="comment">/* IC enable bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SH7750_CCR_OIX      0x00000080 </span><span class="comment">/* OC index enable bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define SH7750_CCR_ORA      0x00000020 </span><span class="comment">/* OC RAM enable bit</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">                                          if you set OCE = 0,</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">                                          you should set ORA = 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SH7750_CCR_OCI      0x00000008 </span><span class="comment">/* OC invalidation bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SH7750_CCR_CB       0x00000004 </span><span class="comment">/* Copy-back bit for P1 area */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define SH7750_CCR_WT       0x00000002 </span><span class="comment">/* Write-through bit for P0,U0,P3 area */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SH7750_CCR_OCE      0x00000001 </span><span class="comment">/* OC enable bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* Queue address control register 0 - QACR0 */</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SH7750_QACR0_REGOFS   0x000038 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SH7750_QACR0          SH7750_P4_REG32(SH7750_QACR0_REGOFS)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SH7750_QACR0_A7       SH7750_A7_REG32(SH7750_QACR0_REGOFS)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">/* Queue address control register 1 - QACR1 */</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SH7750_QACR1_REGOFS   0x00003c </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SH7750_QACR1          SH7750_P4_REG32(SH7750_QACR1_REGOFS)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define SH7750_QACR1_A7       SH7750_A7_REG32(SH7750_QACR1_REGOFS)</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * Exeption-related registers</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/* Immediate data for TRAPA instuction - TRA */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define SH7750_TRA_REGOFS     0x000020  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define SH7750_TRA            SH7750_P4_REG32(SH7750_TRA_REGOFS)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SH7750_TRA_A7         SH7750_A7_REG32(SH7750_TRA_REGOFS)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SH7750_TRA_IMM      0x000003fd </span><span class="comment">/* Immediate data operand */</span><span class="preprocessor"></span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define SH7750_TRA_IMM_S    2</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">/* Exeption event register - EXPEVT */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define SH7750_EXPEVT_REGOFS  0x000024</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define SH7750_EXPEVT         SH7750_P4_REG32(SH7750_EXPEVT_REGOFS)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SH7750_EXPEVT_A7      SH7750_A7_REG32(SH7750_EXPEVT_REGOFS)</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SH7750_EXPEVT_EX      0x00000fff </span><span class="comment">/* Exeption code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define SH7750_EXPEVT_EX_S    0</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* Interrupt event register */</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SH7750_INTEVT_REGOFS  0x000028</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SH7750_INTEVT         SH7750_P4_REG32(SH7750_INTEVT_REGOFS)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define SH7750_INTEVT_A7      SH7750_A7_REG32(SH7750_INTEVT_REGOFS)</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define SH7750_INTEVT_EX    0x00000fff </span><span class="comment">/* Exeption code */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define SH7750_INTEVT_EX_S  0</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> * Exception/interrupt codes</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SH7750_EVT_TO_NUM(evt)  ((evt) &gt;&gt; 5)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* Reset exception category */</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SH7750_EVT_POWER_ON_RST        0x000  </span><span class="comment">/* Power-on reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SH7750_EVT_MANUAL_RST          0x020  </span><span class="comment">/* Manual reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SH7750_EVT_TLB_MULT_HIT        0x140  </span><span class="comment">/* TLB multiple-hit exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* General exception category */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SH7750_EVT_USER_BREAK          0x1E0 </span><span class="comment">/* User break */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SH7750_EVT_IADDR_ERR           0x0E0 </span><span class="comment">/* Instruction address error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SH7750_EVT_TLB_READ_MISS       0x040 </span><span class="comment">/* ITLB miss exception /</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">                                                DTLB miss exception (read) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SH7750_EVT_TLB_READ_PROTV      0x0A0 </span><span class="comment">/* ITLB protection violation /</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">                                             DTLB protection violation (read)*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define SH7750_EVT_ILLEGAL_INSTR       0x180 </span><span class="comment">/* General Illegal Instruction</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">                                                exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SH7750_EVT_SLOT_ILLEGAL_INSTR  0x1A0 </span><span class="comment">/* Slot Illegal Instruction</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">                                                exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SH7750_EVT_FPU_DISABLE         0x800 </span><span class="comment">/* General FPU disable exception*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SH7750_EVT_SLOT_FPU_DISABLE    0x820 </span><span class="comment">/* Slot FPU disable exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SH7750_EVT_DATA_READ_ERR       0x0E0 </span><span class="comment">/* Data address error (read) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SH7750_EVT_DATA_WRITE_ERR      0x100 </span><span class="comment">/* Data address error (write) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SH7750_EVT_DTLB_WRITE_MISS     0x060 </span><span class="comment">/* DTLB miss exception (write) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SH7750_EVT_DTLB_WRITE_PROTV    0x0C0 </span><span class="comment">/* DTLB protection violation</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">                                                exception (write) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SH7750_EVT_FPU_EXCEPTION       0x120 </span><span class="comment">/* FPU exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SH7750_EVT_INITIAL_PGWRITE     0x080 </span><span class="comment">/* Initial Page Write exception */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SH7750_EVT_TRAPA               0x160 </span><span class="comment">/* Unconditional trap (TRAPA) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* Interrupt exception category */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SH7750_EVT_NMI                 0x1C0 </span><span class="comment">/* Non-maskable interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ0                0x200 </span><span class="comment">/* External Interrupt 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ1                0x220 </span><span class="comment">/* External Interrupt 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ2                0x240 </span><span class="comment">/* External Interrupt 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ3                0x260 </span><span class="comment">/* External Interrupt 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ4                0x280 </span><span class="comment">/* External Interrupt 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ5                0x2A0 </span><span class="comment">/* External Interrupt 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ6                0x2C0 </span><span class="comment">/* External Interrupt 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ7                0x2E0 </span><span class="comment">/* External Interrupt 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ8                0x300 </span><span class="comment">/* External Interrupt 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQ9                0x320 </span><span class="comment">/* External Interrupt 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQA                0x340 </span><span class="comment">/* External Interrupt A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQB                0x360 </span><span class="comment">/* External Interrupt B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQC                0x380 </span><span class="comment">/* External Interrupt C */</span><span class="preprocessor"></span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQD                0x3A0 </span><span class="comment">/* External Interrupt D */</span><span class="preprocessor"></span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SH7750_EVT_IRQE                0x3C0 </span><span class="comment">/* External Interrupt E */</span><span class="preprocessor"></span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">/* Peripheral Module Interrupts - Timer Unit (TMU) */</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SH7750_EVT_TUNI0               0x400 </span><span class="comment">/* TMU Underflow Interrupt 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SH7750_EVT_TUNI1               0x420 </span><span class="comment">/* TMU Underflow Interrupt 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define SH7750_EVT_TUNI2               0x440 </span><span class="comment">/* TMU Underflow Interrupt 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define SH7750_EVT_TICPI2              0x460 </span><span class="comment">/* TMU Input Capture Interrupt 2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* Peripheral Module Interrupts - Real-Time Clock (RTC) */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SH7750_EVT_RTC_ATI             0x480 </span><span class="comment">/* Alarm Interrupt Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SH7750_EVT_RTC_PRI             0x4A0 </span><span class="comment">/* Periodic Interrupt Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SH7750_EVT_RTC_CUI             0x4C0 </span><span class="comment">/* Carry Interrupt Request */</span><span class="preprocessor"></span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* Peripheral Module Interrupts - Serial Communication Interface (SCI) */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCI_ERI             0x4E0 </span><span class="comment">/* Receive Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCI_RXI             0x500 </span><span class="comment">/* Receive Data Register Full */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCI_TXI             0x520 </span><span class="comment">/* Transmit Data Register Empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCI_TEI             0x540 </span><span class="comment">/* Transmit End */</span><span class="preprocessor"></span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">/* Peripheral Module Interrupts - Watchdog Timer (WDT) */</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SH7750_EVT_WDT_ITI             0x560 </span><span class="comment">/* Interval Timer Interrupt</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">                                                (used when WDT operates in</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">                                                interval timer mode) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">/* Peripheral Module Interrupts - Memory Refresh Unit (REF) */</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SH7750_EVT_REF_RCMI            0x580 </span><span class="comment">/* Compare-match Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SH7750_EVT_REF_ROVI            0x5A0 </span><span class="comment">/* Refresh Counter Overflow</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">                                                interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Peripheral Module Interrupts - Hitachi User Debug Interface (H-UDI) */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define SH7750_EVT_HUDI                0x600 </span><span class="comment">/* UDI interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/* Peripheral Module Interrupts - General-Purpose I/O (GPIO) */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SH7750_EVT_GPIO                0x620 </span><span class="comment">/* GPIO Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* Peripheral Module Interrupts - DMA Controller (DMAC) */</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SH7750_EVT_DMAC_DMTE0          0x640 </span><span class="comment">/* DMAC 0 Transfer End Interrupt*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SH7750_EVT_DMAC_DMTE1          0x660 </span><span class="comment">/* DMAC 1 Transfer End Interrupt*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SH7750_EVT_DMAC_DMTE2          0x680 </span><span class="comment">/* DMAC 2 Transfer End Interrupt*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define SH7750_EVT_DMAC_DMTE3          0x6A0 </span><span class="comment">/* DMAC 3 Transfer End Interrupt*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SH7750_EVT_DMAC_DMAE           0x6C0 </span><span class="comment">/* DMAC Address Error Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/* Peripheral Module Interrupts - Serial Communication Interface with FIFO */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/*                                                                  (SCIF) */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCIF_ERI            0x700 </span><span class="comment">/* Receive Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCIF_RXI            0x720 </span><span class="comment">/* Receive FIFO Data Full or</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">                                                Receive Data ready interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCIF_BRI            0x740 </span><span class="comment">/* Break or overrun error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define SH7750_EVT_SCIF_TXI            0x760 </span><span class="comment">/* Transmit FIFO Data Empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"> * Power Management</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SH7750_STBCR_REGOFS   0xC00004  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define SH7750_STBCR          SH7750_P4_REG32(SH7750_STBCR_REGOFS)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define SH7750_STBCR_A7       SH7750_A7_REG32(SH7750_STBCR_REGOFS)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SH7750_STBCR_STBY     0x80 </span><span class="comment">/* Specifies a transition to standby mode:</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">                                      0 - Transition to SLEEP mode on SLEEP</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">                                      1 - Transition to STANDBY mode on SLEEP*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SH7750_STBCR_PHZ      0x40 </span><span class="comment">/* State of peripheral module pins in</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">                                      standby mode:</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">                                         0 - normal state</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">                                         1 - high-impendance state */</span><span class="preprocessor"></span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SH7750_STBCR_PPU      0x20 </span><span class="comment">/* Peripheral module pins pull-up controls*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define SH7750_STBCR_MSTP4    0x10 </span><span class="comment">/* Stopping the clock supply to DMAC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define SH7750_STBCR_DMAC_STP SH7750_STBCR_MSTP4</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SH7750_STBCR_MSTP3    0x08 </span><span class="comment">/* Stopping the clock supply to SCIF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SH7750_STBCR_SCIF_STP SH7750_STBCR_MSTP3</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SH7750_STBCR_MSTP2    0x04 </span><span class="comment">/* Stopping the clock supply to TMU */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SH7750_STBCR_TMU_STP  SH7750_STBCR_MSTP2</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SH7750_STBCR_MSTP1    0x02 </span><span class="comment">/* Stopping the clock supply to RTC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define SH7750_STBCR_RTC_STP  SH7750_STBCR_MSTP1</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define SH7750_STBCR_MSPT0    0x01 </span><span class="comment">/* Stopping the clock supply to SCI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SH7750_STBCR_SCI_STP  SH7750_STBCR_MSTP0</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SH7750_STBCR_STBY     0x80</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SH7750_STBCR2_REGOFS  0xC00010  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define SH7750_STBCR2         SH7750_P4_REG32(SH7750_STBCR2_REGOFS)</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define SH7750_STBCR2_A7      SH7750_A7_REG32(SH7750_STBCR2_REGOFS)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SH7750_STBCR2_DSLP    0x80 </span><span class="comment">/* Specifies transition to deep sleep mode:</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">                                      0 - transition to sleep or standby mode</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">                                          as it is specified in STBY bit</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">                                      1 - transition to deep sleep mode on</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">                                          execution of SLEEP instruction */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define SH7750_STBCR2_MSTP6   0x02 </span><span class="comment">/* Stopping the clock supply to Store Queue</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">                                      in the cache controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SH7750_STBCR2_SQ_STP  SH7750_STBCR2_MSTP6</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SH7750_STBCR2_MSTP5   0x01 </span><span class="comment">/* Stopping the clock supply to the User</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">                                      Break Controller (UBC) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SH7750_STBCR2_UBC_STP SH7750_STBCR2_MSTP5</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * Clock Pulse Generator (CPG)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_REGOFS   0xC00000  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define SH7750_FRQCR          SH7750_P4_REG32(SH7750_FRQCR_REGOFS)</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_A7       SH7750_A7_REG32(SH7750_FRQCR_REGOFS)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_CKOEN    0x0800 </span><span class="comment">/* Clock Output Enable</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">                                          0 - CKIO pin goes to HiZ/pullup</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">                                          1 - Clock is output from CKIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PLL1EN   0x0400 </span><span class="comment">/* PLL circuit 1 enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PLL2EN   0x0200 </span><span class="comment">/* PLL circuit 2 enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_IFC      0x01C0 </span><span class="comment">/* CPU clock frequency division ratio: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_IFCDIV1  0x0000 </span><span class="comment">/*    0 - * 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_IFCDIV2  0x0040 </span><span class="comment">/*    1 - * 1/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_IFCDIV3  0x0080 </span><span class="comment">/*    2 - * 1/3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_IFCDIV4  0x00C0 </span><span class="comment">/*    3 - * 1/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_IFCDIV6  0x0100 </span><span class="comment">/*    4 - * 1/6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_IFCDIV8  0x0140 </span><span class="comment">/*    5 - * 1/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_BFC      0x0038 </span><span class="comment">/* Bus clock frequency division ratio: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_BFCDIV1  0x0000 </span><span class="comment">/*    0 - * 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_BFCDIV2  0x0008 </span><span class="comment">/*    1 - * 1/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_BFCDIV3  0x0010 </span><span class="comment">/*    2 - * 1/3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_BFCDIV4  0x0018 </span><span class="comment">/*    3 - * 1/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_BFCDIV6  0x0020 </span><span class="comment">/*    4 - * 1/6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_BFCDIV8  0x0028 </span><span class="comment">/*    5 - * 1/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PFC      0x0007 </span><span class="comment">/* Peripheral module clock frequency</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">                                        division ratio: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PFCDIV2  0x0000 </span><span class="comment">/*    0 - * 1/2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PFCDIV3  0x0001 </span><span class="comment">/*    1 - * 1/3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PFCDIV4  0x0002 </span><span class="comment">/*    2 - * 1/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PFCDIV6  0x0003 </span><span class="comment">/*    3 - * 1/6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define SH7750_FRQCR_PFCDIV8  0x0004 </span><span class="comment">/*    4 - * 1/8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment"> * Watchdog Timer (WDT)</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/* Watchdog Timer Counter register - WTCNT */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define SH7750_WTCNT_REGOFS   0xC00008  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor">#define SH7750_WTCNT          SH7750_P4_REG32(SH7750_WTCNT_REGOFS)</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define SH7750_WTCNT_A7       SH7750_A7_REG32(SH7750_WTCNT_REGOFS)</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">#define SH7750_WTCNT_KEY      0x5A00  </span><span class="comment">/* When WTCNT byte register written,</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">                                         you have to set the upper byte to</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">                                         0x5A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="comment">/* Watchdog Timer Control/Status register - WTCSR */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_REGOFS   0xC0000C  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define SH7750_WTCSR          SH7750_P4_REG32(SH7750_WTCSR_REGOFS)</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_A7       SH7750_A7_REG32(SH7750_WTCSR_REGOFS)</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_KEY      0xA500  </span><span class="comment">/* When WTCSR byte register written,</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">                                         you have to set the upper byte to</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment">                                         0xA5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_TME      0x80  </span><span class="comment">/* Timer enable (1-upcount start) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_MODE     0x40  </span><span class="comment">/* Timer Mode Select: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_MODE_WT  0x40  </span><span class="comment">/*    Watchdog Timer Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_MODE_IT  0x00  </span><span class="comment">/*    Interval Timer Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_RSTS     0x20  </span><span class="comment">/* Reset Select: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_RST_MAN  0x20  </span><span class="comment">/*    Manual Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_RST_PWR  0x00  </span><span class="comment">/*    Power-on Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_WOVF     0x10  </span><span class="comment">/* Watchdog Timer Overflow Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_IOVF     0x08  </span><span class="comment">/* Interval Timer Overflow Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS      0x07  </span><span class="comment">/* Clock Select: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV32   0x00 </span><span class="comment">/*   1/32 of frequency divider 2 input */</span><span class="preprocessor"></span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV64   0x01 </span><span class="comment">/*   1/64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV128  0x02 </span><span class="comment">/*   1/128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV256  0x03 </span><span class="comment">/*   1/256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV512  0x04 </span><span class="comment">/*   1/512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV1024 0x05 </span><span class="comment">/*   1/1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV2048 0x06 </span><span class="comment">/*   1/2048 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define SH7750_WTCSR_CKS_DIV4096 0x07 </span><span class="comment">/*   1/4096 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment"> * Real-Time Clock (RTC)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/* 64-Hz Counter Register (byte, read-only) - R64CNT */</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define SH7750_R64CNT_REGOFS  0xC80000  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define SH7750_R64CNT         SH7750_P4_REG32(SH7750_R64CNT_REGOFS)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define SH7750_R64CNT_A7      SH7750_A7_REG32(SH7750_R64CNT_REGOFS)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="comment">/* Second Counter Register (byte, BCD-coded) - RSECCNT */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define SH7750_RSECCNT_REGOFS 0xC80004  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define SH7750_RSECCNT        SH7750_P4_REG32(SH7750_RSECCNT_REGOFS)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define SH7750_RSECCNT_A7     SH7750_A7_REG32(SH7750_RSECCNT_REGOFS)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/* Minute Counter Register (byte, BCD-coded) - RMINCNT */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define SH7750_RMINCNT_REGOFS 0xC80008  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define SH7750_RMINCNT        SH7750_P4_REG32(SH7750_RMINCNT_REGOFS)</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor">#define SH7750_RMINCNT_A7     SH7750_A7_REG32(SH7750_RMINCNT_REGOFS)</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* Hour Counter Register (byte, BCD-coded) - RHRCNT */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define SH7750_RHRCNT_REGOFS  0xC8000C  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define SH7750_RHRCNT         SH7750_P4_REG32(SH7750_RHRCNT_REGOFS)</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define SH7750_RHRCNT_A7      SH7750_A7_REG32(SH7750_RHRCNT_REGOFS)</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* Day-of-Week Counter Register (byte) - RWKCNT */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_REGOFS  0xC80010  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT         SH7750_P4_REG32(SH7750_RWKCNT_REGOFS)</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_A7      SH7750_A7_REG32(SH7750_RWKCNT_REGOFS)</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_SUN     0  </span><span class="comment">/* Sunday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_MON     1  </span><span class="comment">/* Monday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_TUE     2  </span><span class="comment">/* Tuesday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_WED     3  </span><span class="comment">/* Wednesday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_THU     4  </span><span class="comment">/* Thursday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_FRI     5  </span><span class="comment">/* Friday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor">#define SH7750_RWKCNT_SAT     6  </span><span class="comment">/* Saturday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* Day Counter Register (byte, BCD-coded) - RDAYCNT */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define SH7750_RDAYCNT_REGOFS 0xC80014  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define SH7750_RDAYCNT        SH7750_P4_REG32(SH7750_RDAYCNT_REGOFS)</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define SH7750_RDAYCNT_A7     SH7750_A7_REG32(SH7750_RDAYCNT_REGOFS)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/* Month Counter Register (byte, BCD-coded) - RMONCNT */</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define SH7750_RMONCNT_REGOFS 0xC80018  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define SH7750_RMONCNT        SH7750_P4_REG32(SH7750_RMONCNT_REGOFS)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define SH7750_RMONCNT_A7     SH7750_A7_REG32(SH7750_RMONCNT_REGOFS)</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* Year Counter Register (half, BCD-coded) - RYRCNT */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define SH7750_RYRCNT_REGOFS  0xC8001C  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define SH7750_RYRCNT         SH7750_P4_REG32(SH7750_RYRCNT_REGOFS)</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define SH7750_RYRCNT_A7      SH7750_A7_REG32(SH7750_RYRCNT_REGOFS)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">/* Second Alarm Register (byte, BCD-coded) - RSECAR */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor">#define SH7750_RSECAR_REGOFS  0xC80020  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor">#define SH7750_RSECAR         SH7750_P4_REG32(SH7750_RSECAR_REGOFS)</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define SH7750_RSECAR_A7      SH7750_A7_REG32(SH7750_RSECAR_REGOFS)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor">#define SH7750_RSECAR_ENB     0x80    </span><span class="comment">/* Second Alarm Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Minute Alarm Register (byte, BCD-coded) - RMINAR */</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor">#define SH7750_RMINAR_REGOFS  0xC80024  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor">#define SH7750_RMINAR         SH7750_P4_REG32(SH7750_RMINAR_REGOFS)</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor">#define SH7750_RMINAR_A7      SH7750_A7_REG32(SH7750_RMINAR_REGOFS)</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor">#define SH7750_RMINAR_ENB     0x80    </span><span class="comment">/* Minute Alarm Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">/* Hour Alarm Register (byte, BCD-coded) - RHRAR */</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor">#define SH7750_RHRAR_REGOFS   0xC80028  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor">#define SH7750_RHRAR          SH7750_P4_REG32(SH7750_RHRAR_REGOFS)</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor">#define SH7750_RHRAR_A7       SH7750_A7_REG32(SH7750_RHRAR_REGOFS)</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define SH7750_RHRAR_ENB      0x80    </span><span class="comment">/* Hour Alarm Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/* Day-of-Week Alarm Register (byte) - RWKAR */</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_REGOFS   0xC8002C  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="preprocessor">#define SH7750_RWKAR          SH7750_P4_REG32(SH7750_RWKAR_REGOFS)</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_A7       SH7750_A7_REG32(SH7750_RWKAR_REGOFS)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_ENB      0x80    </span><span class="comment">/* Day-of-week Alarm Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_SUN      0  </span><span class="comment">/* Sunday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_MON      1  </span><span class="comment">/* Monday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_TUE      2  </span><span class="comment">/* Tuesday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_WED      3  </span><span class="comment">/* Wednesday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_THU      4  </span><span class="comment">/* Thursday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_FRI      5  </span><span class="comment">/* Friday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#define SH7750_RWKAR_SAT      6  </span><span class="comment">/* Saturday */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* Day Alarm Register (byte, BCD-coded) - RDAYAR */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor">#define SH7750_RDAYAR_REGOFS  0xC80030  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor">#define SH7750_RDAYAR         SH7750_P4_REG32(SH7750_RDAYAR_REGOFS)</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor">#define SH7750_RDAYAR_A7      SH7750_A7_REG32(SH7750_RDAYAR_REGOFS)</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor">#define SH7750_RDAYAR_ENB     0x80    </span><span class="comment">/* Day Alarm Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* Month Counter Register (byte, BCD-coded) - RMONAR */</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#define SH7750_RMONAR_REGOFS  0xC80034  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor">#define SH7750_RMONAR         SH7750_P4_REG32(SH7750_RMONAR_REGOFS)</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor">#define SH7750_RMONAR_A7      SH7750_A7_REG32(SH7750_RMONAR_REGOFS)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#define SH7750_RMONAR_ENB     0x80    </span><span class="comment">/* Month Alarm Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/* RTC Control Register 1 (byte) - RCR1 */</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define SH7750_RCR1_REGOFS    0xC80038  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define SH7750_RCR1           SH7750_P4_REG32(SH7750_RCR1_REGOFS)</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define SH7750_RCR1_A7        SH7750_A7_REG32(SH7750_RCR1_REGOFS)</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">#define SH7750_RCR1_CF        0x80  </span><span class="comment">/* Carry Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define SH7750_RCR1_CIE       0x10  </span><span class="comment">/* Carry Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define SH7750_RCR1_AIE       0x08  </span><span class="comment">/* Alarm Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SH7750_RCR1_AF        0x01  </span><span class="comment">/* Alarm Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* RTC Control Register 2 (byte) - RCR2 */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor">#define SH7750_RCR2_REGOFS    0xC8003C  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor">#define SH7750_RCR2           SH7750_P4_REG32(SH7750_RCR2_REGOFS)</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor">#define SH7750_RCR2_A7        SH7750_A7_REG32(SH7750_RCR2_REGOFS)</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PEF        0x80  </span><span class="comment">/* Periodic Interrupt Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES        0x70  </span><span class="comment">/* Periodic Interrupt Enable: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_DIS    0x00  </span><span class="comment">/*   Periodic Interrupt Disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_DIV256 0x10  </span><span class="comment">/*   Generated at 1/256 sec interval */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_DIV64  0x20  </span><span class="comment">/*   Generated at 1/64 sec interval */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_DIV16  0x30  </span><span class="comment">/*   Generated at 1/16 sec interval */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_DIV4   0x40  </span><span class="comment">/*   Generated at 1/4 sec interval */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_DIV2   0x50  </span><span class="comment">/*   Generated at 1/2 sec interval */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_x1     0x60  </span><span class="comment">/*   Generated at 1 sec interval */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define SH7750_RCR2_PES_x2     0x70  </span><span class="comment">/*   Generated at 2 sec interval */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define SH7750_RCR2_RTCEN      0x08  </span><span class="comment">/* RTC Crystal Oscillator is Operated */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define SH7750_RCR2_ADJ        0x04  </span><span class="comment">/* 30-Second Adjastment */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define SH7750_RCR2_RESET      0x02  </span><span class="comment">/* Frequency divider circuits are reset*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define SH7750_RCR2_START      0x01  </span><span class="comment">/* 0 - sec, min, hr, day-of-week, month,</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">                                            year counters are stopped</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment">                                        1 - sec, min, hr, day-of-week, month,</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">                                            year counters operate normally */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * Timer Unit (TMU)</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">/* Timer Output Control Register (byte) - TOCR */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">#define SH7750_TOCR_REGOFS    0xD80000  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define SH7750_TOCR           SH7750_P4_REG32(SH7750_TOCR_REGOFS)</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define SH7750_TOCR_A7        SH7750_A7_REG32(SH7750_TOCR_REGOFS)</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor">#define SH7750_TOCR_TCOE      0x01  </span><span class="comment">/* Timer Clock Pin Control:</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">                                          0 - TCLK is used as external clock</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">                                              input or input capture control</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">                                          1 - TCLK is used as on-chip RTC</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">                                              output clock pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* Timer Start Register (byte) - TSTR */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor">#define SH7750_TSTR_REGOFS    0xD80004  </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor">#define SH7750_TSTR           SH7750_P4_REG32(SH7750_TSTR_REGOFS)</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define SH7750_TSTR_A7        SH7750_A7_REG32(SH7750_TSTR_REGOFS)</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define SH7750_TSTR_STR2      0x04  </span><span class="comment">/* TCNT2 performs count operations */</span><span class="preprocessor"></span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define SH7750_TSTR_STR1      0x02  </span><span class="comment">/* TCNT1 performs count operations */</span><span class="preprocessor"></span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define SH7750_TSTR_STR0      0x01  </span><span class="comment">/* TCNT0 performs count operations */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor">#define SH7750_TSTR_STR(n)    (1 &lt;&lt; (n))</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/* Timer Constant Register - TCOR0, TCOR1, TCOR2 */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor">#define SH7750_TCOR_REGOFS(n) (0xD80008 + ((n)*12)) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor">#define SH7750_TCOR(n)        SH7750_P4_REG32(SH7750_TCOR_REGOFS(n))</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define SH7750_TCOR_A7(n)     SH7750_A7_REG32(SH7750_TCOR_REGOFS(n))</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor">#define SH7750_TCOR0          SH7750_TCOR(0)</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define SH7750_TCOR1          SH7750_TCOR(1)</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define SH7750_TCOR2          SH7750_TCOR(2)</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define SH7750_TCOR0_A7       SH7750_TCOR_A7(0)</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor">#define SH7750_TCOR1_A7       SH7750_TCOR_A7(1)</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor">#define SH7750_TCOR2_A7       SH7750_TCOR_A7(2)</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/* Timer Counter Register - TCNT0, TCNT1, TCNT2 */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define SH7750_TCNT_REGOFS(n) (0xD8000C + ((n)*12)) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor">#define SH7750_TCNT(n)        SH7750_P4_REG32(SH7750_TCNT_REGOFS(n))</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor">#define SH7750_TCNT_A7(n)     SH7750_A7_REG32(SH7750_TCNT_REGOFS(n))</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor">#define SH7750_TCNT0          SH7750_TCNT(0)</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor">#define SH7750_TCNT1          SH7750_TCNT(1)</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define SH7750_TCNT2          SH7750_TCNT(2)</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define SH7750_TCNT0_A7       SH7750_TCNT_A7(0)</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define SH7750_TCNT1_A7       SH7750_TCNT_A7(1)</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define SH7750_TCNT2_A7       SH7750_TCNT_A7(2)</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* Timer Control Register (half) - TCR0, TCR1, TCR2 */</span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor">#define SH7750_TCR_REGOFS(n)  (0xD80010 + ((n)*12)) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define SH7750_TCR(n)         SH7750_P4_REG32(SH7750_TCR_REGOFS(n))</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor">#define SH7750_TCR_A7(n)      SH7750_A7_REG32(SH7750_TCR_REGOFS(n))</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor">#define SH7750_TCR0           SH7750_TCR(0)</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define SH7750_TCR1           SH7750_TCR(1)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor">#define SH7750_TCR2           SH7750_TCR(2)</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define SH7750_TCR0_A7        SH7750_TCR_A7(0)</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define SH7750_TCR1_A7        SH7750_TCR_A7(1)</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define SH7750_TCR2_A7        SH7750_TCR_A7(2)</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define SH7750_TCR2_ICPF       0x200  </span><span class="comment">/* Input Capture Interrupt Flag</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">                                        (1 - input capture has occured) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define SH7750_TCR_UNF         0x100  </span><span class="comment">/* Underflow flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define SH7750_TCR2_ICPE       0x0C0  </span><span class="comment">/* Input Capture Control: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define SH7750_TCR2_ICPE_DIS   0x000  </span><span class="comment">/*   Input Capture function is not used*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define SH7750_TCR2_ICPE_NOINT 0x080  </span><span class="comment">/*   Input Capture function is used, but</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">                                           input capture interrupt is not</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">                                           enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define SH7750_TCR2_ICPE_INT   0x0C0  </span><span class="comment">/*   Input Capture function is used,</span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">                                           input capture interrupt enabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define SH7750_TCR_UNIE        0x020  </span><span class="comment">/* Underflow Interrupt Control</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">                                         (1 - underflow interrupt enabled) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define SH7750_TCR_CKEG        0x018  </span><span class="comment">/* Clock Edge selection: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define SH7750_TCR_CKEG_RAISE  0x000  </span><span class="comment">/*   Count/capture on rising edge */</span><span class="preprocessor"></span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define SH7750_TCR_CKEG_FALL   0x008  </span><span class="comment">/*   Count/capture on falling edge */</span><span class="preprocessor"></span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define SH7750_TCR_CKEG_BOTH   0x018  </span><span class="comment">/*   Count/capture on both rising and</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">                                           falling edges */</span><span class="preprocessor"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC         0x007  </span><span class="comment">/* Timer prescaler */</span><span class="preprocessor"></span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC_DIV4    0x000  </span><span class="comment">/*   Counts on peripheral clock/4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC_DIV16   0x001  </span><span class="comment">/*   Counts on peripheral clock/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC_DIV64   0x002  </span><span class="comment">/*   Counts on peripheral clock/64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC_DIV256  0x003  </span><span class="comment">/*   Counts on peripheral clock/256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC_DIV1024 0x004  </span><span class="comment">/*   Counts on peripheral clock/1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC_RTC     0x006  </span><span class="comment">/*   Counts on on-chip RTC output clk*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor">#define SH7750_TCR_TPSC_EXT     0x007  </span><span class="comment">/*   Counts on external clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* Input Capture Register (read-only) - TCPR2 */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define SH7750_TCPR2_REGOFS   0xD8002C </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor">#define SH7750_TCPR2          SH7750_P4_REG32(SH7750_TCPR2_REGOFS)</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define SH7750_TCPR2_A7       SH7750_A7_REG32(SH7750_TCPR2_REGOFS)</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> * Bus State Controller - BSC</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/* Bus Control Register 1 - BCR1 */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define SH7750_BCR1_REGOFS    0x800000 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define SH7750_BCR1           SH7750_P4_REG32(SH7750_BCR1_REGOFS)</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A7        SH7750_A7_REG32(SH7750_BCR1_REGOFS)</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define SH7750_BCR1_ENDIAN    0x80000000 </span><span class="comment">/* Endianness (1 - little endian) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define SH7750_BCR1_MASTER    0x40000000 </span><span class="comment">/* Master/Slave mode (1-master) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A0MPX     0x20000000 </span><span class="comment">/* Area 0 Memory Type (0-SRAM,1-MPX)*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define SH7750_BCR1_IPUP      0x02000000 </span><span class="comment">/* Input Pin Pull-up Control:</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">                                              0 - pull-up resistor is on for</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">                                                  control input pins</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment">                                              1 - pull-up resistor is off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define SH7750_BCR1_OPUP      0x01000000 </span><span class="comment">/* Output Pin Pull-up Control:</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="comment">                                              0 - pull-up resistor is on for</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="comment">                                                  control output pins</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="comment">                                              1 - pull-up resistor is off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A1MBC     0x00200000 </span><span class="comment">/* Area 1 SRAM Byte Control Mode:</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">                                              0 - Area 1 SRAM is set to</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">                                                  normal mode</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">                                              1 - Area 1 SRAM is set to byte</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">                                                  control mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A4MBC     0x00100000 </span><span class="comment">/* Area 4 SRAM Byte Control Mode:</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">                                              0 - Area 4 SRAM is set to</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">                                                  normal mode</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">                                              1 - Area 4 SRAM is set to byte</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">                                                  control mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define SH7750_BCR1_BREQEN    0x00080000 </span><span class="comment">/* BREQ Enable:</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">                                              0 - External requests are  not</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">                                                  accepted</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">                                              1 - External requests are</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment">                                                  accepted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define SH7750_BCR1_PSHR      0x00040000 </span><span class="comment">/* Partial Sharing Bit:</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">                                              0 - Master Mode</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment">                                              1 - Partial-sharing Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define SH7750_BCR1_MEMMPX    0x00020000 </span><span class="comment">/* Area 1 to 6 MPX Interface:</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">                                              0 - SRAM/burst ROM interface</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">                                              1 - MPX interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define SH7750_BCR1_HIZMEM    0x00008000 </span><span class="comment">/* High Impendance Control. Specifies</span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">                                            the state of A[25:0], BS\, CSn\,</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">                                            RD/WR\, CE2A\, CE2B\ in standby</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">                                            mode and when bus is released:</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">                                              0 - signals go to High-Z mode</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">                                              1 - signals driven */</span><span class="preprocessor"></span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define SH7750_BCR1_HIZCNT    0x00004000 </span><span class="comment">/* High Impendance Control. Specifies</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment">                                            the state of the RAS\, RAS2\, WEn\,</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment">                                            CASn\, DQMn, RD\, CASS\, FRAME\,</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">                                            RD2\ signals in standby mode and</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">                                            when bus is released:</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">                                              0 - signals go to High-Z mode</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">                                              1 - signals driven */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A0BST     0x00003800 </span><span class="comment">/* Area 0 Burst ROM Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A0BST_SRAM    0x0000 </span><span class="comment">/*   Area 0 accessed as SRAM i/f */</span><span class="preprocessor"></span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A0BST_ROM4    0x0800 </span><span class="comment">/*   Area 0 accessed as burst ROM</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">                                              interface, 4 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A0BST_ROM8    0x1000 </span><span class="comment">/*   Area 0 accessed as burst ROM</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">                                              interface, 8 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A0BST_ROM16   0x1800 </span><span class="comment">/*   Area 0 accessed as burst ROM</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment">                                              interface, 16 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A0BST_ROM32   0x2000 </span><span class="comment">/*   Area 0 accessed as burst ROM</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">                                              interface, 32 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A5BST     0x00000700 </span><span class="comment">/* Area 5 Burst ROM Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A5BST_SRAM    0x0000 </span><span class="comment">/*   Area 5 accessed as SRAM i/f */</span><span class="preprocessor"></span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A5BST_ROM4    0x0100 </span><span class="comment">/*   Area 5 accessed as burst ROM</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">                                              interface, 4 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A5BST_ROM8    0x0200 </span><span class="comment">/*   Area 5 accessed as burst ROM</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">                                              interface, 8 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A5BST_ROM16   0x0300 </span><span class="comment">/*   Area 5 accessed as burst ROM</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">                                              interface, 16 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A5BST_ROM32   0x0400 </span><span class="comment">/*   Area 5 accessed as burst ROM</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">                                              interface, 32 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A6BST     0x000000E0 </span><span class="comment">/* Area 6 Burst ROM Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A6BST_SRAM    0x0000 </span><span class="comment">/*   Area 6 accessed as SRAM i/f */</span><span class="preprocessor"></span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A6BST_ROM4    0x0020 </span><span class="comment">/*   Area 6 accessed as burst ROM</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">                                              interface, 4 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A6BST_ROM8    0x0040 </span><span class="comment">/*   Area 6 accessed as burst ROM</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">                                              interface, 8 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A6BST_ROM16   0x0060 </span><span class="comment">/*   Area 6 accessed as burst ROM</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">                                              interface, 16 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A6BST_ROM32   0x0080 </span><span class="comment">/*   Area 6 accessed as burst ROM</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">                                              interface, 32 cosequtive access*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define SH7750_BCR1_DRAMTP        0x001C </span><span class="comment">/* Area 2 and 3 Memory Type */</span><span class="preprocessor"></span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor">#define SH7750_BCR1_DRAMTP_2SRAM_3SRAM   0x0000 </span><span class="comment">/* Area 2 and 3 are SRAM or MPX</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">                                                   interface. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define SH7750_BCR1_DRAMTP_2SRAM_3SDRAM  0x0008 </span><span class="comment">/* Area 2 - SRAM/MPX, Area 3 -</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">                                                   synchronous DRAM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">#define SH7750_BCR1_DRAMTP_2SDRAM_3SDRAM 0x000C </span><span class="comment">/* Area 2 and 3 are synchronous</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">                                                   DRAM interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define SH7750_BCR1_DRAMTP_2SRAM_3DRAM   0x0010 </span><span class="comment">/* Area 2 - SRAM/MPX, Area 3 -</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">                                                   DRAM interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define SH7750_BCR1_DRAMTP_2DRAM_3DRAM   0x0014 </span><span class="comment">/* Area 2 and 3 are DRAM</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">                                                   interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define SH7750_BCR1_A56PCM    0x00000001 </span><span class="comment">/* Area 5 and 6 Bus Type:</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">                                              0 - SRAM interface</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">                                              1 - PCMCIA interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">/* Bus Control Register 2 (half) - BCR2 */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define SH7750_BCR2_REGOFS    0x800004 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor">#define SH7750_BCR2           SH7750_P4_REG32(SH7750_BCR2_REGOFS)</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A7        SH7750_A7_REG32(SH7750_BCR2_REGOFS)</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A0SZ      0xC000 </span><span class="comment">/* Area 0 Bus Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A0SZ_S    14</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A6SZ      0x3000 </span><span class="comment">/* Area 6 Bus Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A6SZ_S    12</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A5SZ      0x0C00 </span><span class="comment">/* Area 5 Bus Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A5SZ_S    10</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A4SZ      0x0300 </span><span class="comment">/* Area 4 Bus Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A4SZ_S    8</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A3SZ      0x00C0 </span><span class="comment">/* Area 3 Bus Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A3SZ_S    6</span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A2SZ      0x0030 </span><span class="comment">/* Area 2 Bus Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A2SZ_S    4</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A1SZ      0x000C </span><span class="comment">/* Area 1 Bus Width */</span><span class="preprocessor"></span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define SH7750_BCR2_A1SZ_S    2</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define SH7750_BCR2_SZ_64     0 </span><span class="comment">/* 64 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define SH7750_BCR2_SZ_8      1 </span><span class="comment">/* 8 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define SH7750_BCR2_SZ_16     2 </span><span class="comment">/* 16 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define SH7750_BCR2_SZ_32     3 </span><span class="comment">/* 32 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define SH7750_BCR2_PORTEN    0x0001 </span><span class="comment">/* Port Function Enable :</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">                                          0 - D51-D32 are not used as a port</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">                                          1 - D51-D32 are used as a port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">/* Wait Control Register 1 - WCR1 */</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define SH7750_WCR1_REGOFS    0x800008 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define SH7750_WCR1           SH7750_P4_REG32(SH7750_WCR1_REGOFS)</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A7        SH7750_A7_REG32(SH7750_WCR1_REGOFS)</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define SH7750_WCR1_DMAIW     0x70000000 </span><span class="comment">/* DACK Device Inter-Cycle Idle</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">                                            specification */</span><span class="preprocessor"></span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">#define SH7750_WCR1_DMAIW_S   28</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A6IW      0x07000000 </span><span class="comment">/* Area 6 Inter-Cycle Idle spec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A6IW_S    24</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A5IW      0x00700000 </span><span class="comment">/* Area 5 Inter-Cycle Idle spec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A5IW_S    20</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A4IW      0x00070000 </span><span class="comment">/* Area 4 Inter-Cycle Idle spec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A4IW_S    16</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A3IW      0x00007000 </span><span class="comment">/* Area 3 Inter-Cycle Idle spec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A3IW_S    12</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A2IW      0x00000700 </span><span class="comment">/* Area 2 Inter-Cycle Idle spec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A2IW_S    8</span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A1IW      0x00000070 </span><span class="comment">/* Area 1 Inter-Cycle Idle spec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A1IW_S    4</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A0IW      0x00000007 </span><span class="comment">/* Area 0 Inter-Cycle Idle spec. */</span><span class="preprocessor"></span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define SH7750_WCR1_A0IW_S    0</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">/* Wait Control Register 2 - WCR2 */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define SH7750_WCR2_REGOFS    0x80000C </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define SH7750_WCR2           SH7750_P4_REG32(SH7750_WCR2_REGOFS)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A7        SH7750_A7_REG32(SH7750_WCR2_REGOFS)</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A6W       0xE0000000 </span><span class="comment">/* Area 6 Wait Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A6W_S     29</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A6B       0x1C000000 </span><span class="comment">/* Area 6 Burst Pitch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A6B_S     26</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A5W       0x03800000 </span><span class="comment">/* Area 5 Wait Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A5W_S     23</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A5B       0x00700000 </span><span class="comment">/* Area 5 Burst Pitch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A5B_S     20</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A4W       0x000E0000 </span><span class="comment">/* Area 4 Wait Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A4W_S     17</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A3W       0x0000E000 </span><span class="comment">/* Area 3 Wait Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A3W_S     13</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A2W       0x00000E00 </span><span class="comment">/* Area 2 Wait Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A2W_S     9</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A1W       0x000001C0 </span><span class="comment">/* Area 1 Wait Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A1W_S     6</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A0W       0x00000038 </span><span class="comment">/* Area 0 Wait Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A0W_S     3</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A0B       0x00000007 </span><span class="comment">/* Area 0 Burst Pitch */</span><span class="preprocessor"></span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define SH7750_WCR2_A0B_S     0</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS0       0   </span><span class="comment">/* 0 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS1       1   </span><span class="comment">/* 1 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS2       2   </span><span class="comment">/* 2 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS3       3   </span><span class="comment">/* 3 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS6       4   </span><span class="comment">/* 6 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS9       5   </span><span class="comment">/* 9 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS12      6   </span><span class="comment">/* 12 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define SH7750_WCR2_WS15      7   </span><span class="comment">/* 15 wait states inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS0     0   </span><span class="comment">/* 0 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS1     1   </span><span class="comment">/* 1 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS2     2   </span><span class="comment">/* 2 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS3     3   </span><span class="comment">/* 3 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS4     4   </span><span class="comment">/* 4 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS5     5   </span><span class="comment">/* 5 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS6     6   </span><span class="comment">/* 6 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define SH7750_WCR2_BPWS7     7   </span><span class="comment">/* 7 wait states inserted from 2nd access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">/* DRAM CAS\ Assertion Delay (area 3,2) */</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW1   0   </span><span class="comment">/* 1 cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW2   1   </span><span class="comment">/* 2 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW3   2   </span><span class="comment">/* 3 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW4   3   </span><span class="comment">/* 4 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW7   4   </span><span class="comment">/* 7 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW10  5   </span><span class="comment">/* 10 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW13  6   </span><span class="comment">/* 13 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define SH7750_WCR2_DRAM_CAS_ASW16  7   </span><span class="comment">/* 16 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* SDRAM CAS\ Latency Cycles */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define SH7750_WCR2_SDRAM_CAS_LAT1  1   </span><span class="comment">/* 1 cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define SH7750_WCR2_SDRAM_CAS_LAT2  2   </span><span class="comment">/* 2 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define SH7750_WCR2_SDRAM_CAS_LAT3  3   </span><span class="comment">/* 3 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define SH7750_WCR2_SDRAM_CAS_LAT4  4   </span><span class="comment">/* 4 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define SH7750_WCR2_SDRAM_CAS_LAT5  5   </span><span class="comment">/* 5 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* Wait Control Register 3 - WCR3 */</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define SH7750_WCR3_REGOFS    0x800010 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define SH7750_WCR3           SH7750_P4_REG32(SH7750_WCR3_REGOFS)</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A7        SH7750_A7_REG32(SH7750_WCR3_REGOFS)</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A6S       0x04000000 </span><span class="comment">/* Area 6 Write Strobe Setup time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A6H       0x03000000 </span><span class="comment">/* Area 6 Data Hold Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A6H_S     24</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A5S       0x00400000 </span><span class="comment">/* Area 5 Write Strobe Setup time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A5H       0x00300000 </span><span class="comment">/* Area 5 Data Hold Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A5H_S     20</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A4S       0x00040000 </span><span class="comment">/* Area 4 Write Strobe Setup time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A4H       0x00030000 </span><span class="comment">/* Area 4 Data Hold Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A4H_S     16</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A3S       0x00004000 </span><span class="comment">/* Area 3 Write Strobe Setup time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A3H       0x00003000 </span><span class="comment">/* Area 3 Data Hold Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A3H_S     12</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A2S       0x00000400 </span><span class="comment">/* Area 2 Write Strobe Setup time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A2H       0x00000300 </span><span class="comment">/* Area 2 Data Hold Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A2H_S     8</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A1S       0x00000040 </span><span class="comment">/* Area 1 Write Strobe Setup time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A1H       0x00000030 </span><span class="comment">/* Area 1 Data Hold Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A1H_S     4</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A0S       0x00000004 </span><span class="comment">/* Area 0 Write Strobe Setup time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A0H       0x00000003 </span><span class="comment">/* Area 0 Data Hold Time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define SH7750_WCR3_A0H_S     0</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define SH7750_WCR3_DHWS_0    0  </span><span class="comment">/* 0 wait states data hold time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define SH7750_WCR3_DHWS_1    1  </span><span class="comment">/* 1 wait states data hold time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define SH7750_WCR3_DHWS_2    2  </span><span class="comment">/* 2 wait states data hold time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor">#define SH7750_WCR3_DHWS_3    3  </span><span class="comment">/* 3 wait states data hold time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define SH7750_MCR_REGOFS     0x800014 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define SH7750_MCR            SH7750_P4_REG32(SH7750_MCR_REGOFS)</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define SH7750_MCR_A7         SH7750_A7_REG32(SH7750_MCR_REGOFS)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define SH7750_MCR_RASD       0x80000000 </span><span class="comment">/* RAS Down mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define SH7750_MCR_MRSET      0x40000000 </span><span class="comment">/* SDRAM Mode Register Set */</span><span class="preprocessor"></span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define SH7750_MCR_PALL       0x00000000 </span><span class="comment">/* SDRAM Precharge All cmd. Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC        0x38000000 </span><span class="comment">/* RAS Precharge Time at End of</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">                                            Refresh: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_0      0x00000000 </span><span class="comment">/*    0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_3      0x08000000 </span><span class="comment">/*    3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_6      0x10000000 </span><span class="comment">/*    6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_9      0x18000000 </span><span class="comment">/*    9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_12     0x20000000 </span><span class="comment">/*    12 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_15     0x28000000 </span><span class="comment">/*    15 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_18     0x30000000 </span><span class="comment">/*    18 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRC_21     0x38000000 </span><span class="comment">/*    21 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define SH7750_MCR_TCAS       0x00800000 </span><span class="comment">/* CAS Negation Period */</span><span class="preprocessor"></span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define SH7750_MCR_TCAS_1     0x00000000 </span><span class="comment">/*    1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define SH7750_MCR_TCAS_2     0x00800000 </span><span class="comment">/*    2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC        0x00380000 </span><span class="comment">/* DRAM: RAS Precharge Period</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">                                            SDRAM: minimum number of cycles</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">                                            until the next bank active cmd</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">                                            is output after precharging */</span><span class="preprocessor"></span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_S      19</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_1 0x00000000 </span><span class="comment">/* 1 cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_2 0x00080000 </span><span class="comment">/* 2 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_3 0x00100000 </span><span class="comment">/* 3 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_4 0x00180000 </span><span class="comment">/* 4 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_5 0x00200000 </span><span class="comment">/* 5 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_6 0x00280000 </span><span class="comment">/* 6 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_7 0x00300000 </span><span class="comment">/* 7 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define SH7750_MCR_TPC_SDRAM_8 0x00380000 </span><span class="comment">/* 8 cycles */</span><span class="preprocessor"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD        0x00030000 </span><span class="comment">/* DRAM: RAS-CAS Assertion Delay time</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">                                            SDRAM: bank active-read/write cmd</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">                                            delay time */</span><span class="preprocessor"></span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD_DRAM_2  0x00000000 </span><span class="comment">/* DRAM delay 2 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD_DRAM_3  0x00010000 </span><span class="comment">/* DRAM delay 3 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD_DRAM_4  0x00020000 </span><span class="comment">/* DRAM delay 4 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD_DRAM_5  0x00030000 </span><span class="comment">/* DRAM delay 5 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD_SDRAM_2 0x00010000 </span><span class="comment">/* DRAM delay 2 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD_SDRAM_3 0x00020000 </span><span class="comment">/* DRAM delay 3 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define SH7750_MCR_RCD_SDRAM_4 0x00030000 </span><span class="comment">/* DRAM delay 4 clocks */</span><span class="preprocessor"></span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRWL       0x0000E000 </span><span class="comment">/* SDRAM Write Precharge Delay */</span><span class="preprocessor"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRWL_1     0x00000000 </span><span class="comment">/*    1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRWL_2     0x00002000 </span><span class="comment">/*    2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRWL_3     0x00004000 </span><span class="comment">/*    3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRWL_4     0x00006000 </span><span class="comment">/*    4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRWL_5     0x00008000 </span><span class="comment">/*    5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS       0x00001C00 </span><span class="comment">/* DRAM: CAS-Before-RAS Refresh RAS</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">                                            asserting period</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">                                            SDRAM: Command interval after</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">                                            synchronous DRAM refresh */</span><span class="preprocessor"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_2         0x00000000 </span><span class="comment">/* 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_3         0x00000400 </span><span class="comment">/* 3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_4         0x00000800 </span><span class="comment">/* 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_5         0x00000C00 </span><span class="comment">/* 5 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_6         0x00001000 </span><span class="comment">/* 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_7         0x00001400 </span><span class="comment">/* 7 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_8         0x00001800 </span><span class="comment">/* 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_DRAM_9         0x00001C00 </span><span class="comment">/* 9 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_4    0x00000000 </span><span class="comment">/* 4 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_5    0x00000400 </span><span class="comment">/* 5 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_6    0x00000800 </span><span class="comment">/* 6 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_7    0x00000C00 </span><span class="comment">/* 7 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_8    0x00001000 </span><span class="comment">/* 8 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_9    0x00001400 </span><span class="comment">/* 9 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_10   0x00001800 </span><span class="comment">/* 10 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define SH7750_MCR_TRAS_SDRAM_TRC_11   0x00001C00 </span><span class="comment">/* 11 + TRC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define SH7750_MCR_BE         0x00000200 </span><span class="comment">/* Burst Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define SH7750_MCR_SZ         0x00000180 </span><span class="comment">/* Memory Data Size */</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define SH7750_MCR_SZ_64      0x00000000 </span><span class="comment">/*    64 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define SH7750_MCR_SZ_16      0x00000100 </span><span class="comment">/*    16 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define SH7750_MCR_SZ_32      0x00000180 </span><span class="comment">/*    32 bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define SH7750_MCR_AMX        0x00000078 </span><span class="comment">/* Address Multiplexing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define SH7750_MCR_AMX_S      3</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define SH7750_MCR_AMX_DRAM_8BIT_COL    0x00000000 </span><span class="comment">/* 8-bit column addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define SH7750_MCR_AMX_DRAM_9BIT_COL    0x00000008 </span><span class="comment">/* 9-bit column addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define SH7750_MCR_AMX_DRAM_10BIT_COL   0x00000010 </span><span class="comment">/* 10-bit column addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define SH7750_MCR_AMX_DRAM_11BIT_COL   0x00000018 </span><span class="comment">/* 11-bit column addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define SH7750_MCR_AMX_DRAM_12BIT_COL   0x00000020 </span><span class="comment">/* 12-bit column addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="comment">/* See SH7750 Hardware Manual for SDRAM address multiplexor selection */</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define SH7750_MCR_RFSH       0x00000004 </span><span class="comment">/* Refresh Control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define SH7750_MCR_RMODE      0x00000002 </span><span class="comment">/* Refresh Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define SH7750_MCR_RMODE_NORMAL 0x00000000 </span><span class="comment">/* Normal Refresh Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define SH7750_MCR_RMODE_SELF   0x00000002 </span><span class="comment">/* Self-Refresh Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define SH7750_MCR_RMODE_EDO    0x00000001 </span><span class="comment">/* EDO Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">/* SDRAM Mode Set address */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define SH7750_SDRAM_MODE_A2_BASE  0xFF900000</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define SH7750_SDRAM_MODE_A3_BASE  0xFF940000</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define SH7750_SDRAM_MODE_A2_32BIT(x) (SH7750_SDRAM_MODE_A2_BASE + ((x) &lt;&lt; 2))</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define SH7750_SDRAM_MODE_A3_32BIT(x) (SH7750_SDRAM_MODE_A3_BASE + ((x) &lt;&lt; 2))</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define SH7750_SDRAM_MODE_A2_64BIT(x) (SH7750_SDRAM_MODE_A2_BASE + ((x) &lt;&lt; 3))</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define SH7750_SDRAM_MODE_A3_64BIT(x) (SH7750_SDRAM_MODE_A3_BASE + ((x) &lt;&lt; 3))</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment">/* PCMCIA Control Register (half) - PCR */</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define SH7750_PCR_REGOFS     0x800018 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define SH7750_PCR            SH7750_P4_REG32(SH7750_PCR_REGOFS)</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define SH7750_PCR_A7         SH7750_A7_REG32(SH7750_PCR_REGOFS)</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5PCW      0xC000 </span><span class="comment">/* Area 5 PCMCIA Wait - Number of wait</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">                                        states to be added to the number of</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment">                                        waits specified by WCR2 in a low-speed</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment">                                        PCMCIA wait cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5PCW_0    0x0000 </span><span class="comment">/*    0 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5PCW_15   0x4000 </span><span class="comment">/*    15 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5PCW_30   0x8000 </span><span class="comment">/*    30 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5PCW_50   0xC000 </span><span class="comment">/*    50 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6PCW      0x3000 </span><span class="comment">/* Area 6 PCMCIA Wait - Number of wait</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">                                        states to be added to the number of</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">                                        waits specified by WCR2 in a low-speed</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">                                        PCMCIA wait cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6PCW_0    0x0000 </span><span class="comment">/*    0 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6PCW_15   0x1000 </span><span class="comment">/*    15 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6PCW_30   0x2000 </span><span class="comment">/*    30 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6PCW_50   0x3000 </span><span class="comment">/*    50 waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5TED      0x0E00 </span><span class="comment">/* Area 5 Address-OE\/WE\ Assertion Delay,</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">                                        delay time from address output to</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="comment">                                        OE\/WE\ assertion on the connected</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="comment">                                        PCMCIA interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5TED_S    9</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6TED      0x01C0 </span><span class="comment">/* Area 6 Address-OE\/WE\ Assertion Delay*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6TED_S    6</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_0WS    0     </span><span class="comment">/* 0 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_1WS    1     </span><span class="comment">/* 1 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_2WS    2     </span><span class="comment">/* 2 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_3WS    3     </span><span class="comment">/* 3 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_6WS    4     </span><span class="comment">/* 6 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_9WS    5     </span><span class="comment">/* 9 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_12WS   6     </span><span class="comment">/* 12 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define SH7750_PCR_TED_15WS   7     </span><span class="comment">/* 15 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5TEH      0x0038 </span><span class="comment">/* Area 5 OE\/WE\ Negation Address delay,</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="comment">                                        address hold delay time from OE\/WE\</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="comment">                                        negation in a write on the connected</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">                                        PCMCIA interface */</span><span class="preprocessor"></span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define SH7750_PCR_A5TEH_S    3</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6TEH      0x0007 </span><span class="comment">/* Area 6 OE\/WE\ Negation Address delay*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define SH7750_PCR_A6TEH_S    0</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_0WS    0     </span><span class="comment">/* 0 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_1WS    1     </span><span class="comment">/* 1 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_2WS    2     </span><span class="comment">/* 2 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_3WS    3     </span><span class="comment">/* 3 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_6WS    4     </span><span class="comment">/* 6 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_9WS    5     </span><span class="comment">/* 9 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_12WS   6     </span><span class="comment">/* 12 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define SH7750_PCR_TEH_15WS   7     </span><span class="comment">/* 15 Waits inserted */</span><span class="preprocessor"></span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment">/* Refresh Timer Control/Status Register (half) - RTSCR */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_REGOFS   0x80001C </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define SH7750_RTCSR          SH7750_P4_REG32(SH7750_RTCSR_REGOFS)</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_A7       SH7750_A7_REG32(SH7750_RTCSR_REGOFS)</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_KEY      0xA500 </span><span class="comment">/* RTCSR write key */</span><span class="preprocessor"></span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CMF      0x0080 </span><span class="comment">/* Compare-Match Flag (indicates a</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">                                        match between the refresh timer</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">                                        counter and refresh time constant) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CMIE     0x0040 </span><span class="comment">/* Compare-Match Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS      0x0038 </span><span class="comment">/* Refresh Counter Clock Selects */</span><span class="preprocessor"></span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_DIS          0x0000 </span><span class="comment">/* Clock Input Disabled */</span><span class="preprocessor"></span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_CKIO_DIV4    0x0008 </span><span class="comment">/* Bus Clock / 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_CKIO_DIV16   0x0010 </span><span class="comment">/* Bus Clock / 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_CKIO_DIV64   0x0018 </span><span class="comment">/* Bus Clock / 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_CKIO_DIV256  0x0020 </span><span class="comment">/* Bus Clock / 256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_CKIO_DIV1024 0x0028 </span><span class="comment">/* Bus Clock / 1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_CKIO_DIV2048 0x0030 </span><span class="comment">/* Bus Clock / 2048 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_CKS_CKIO_DIV4096 0x0038 </span><span class="comment">/* Bus Clock / 4096 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_OVF      0x0004 </span><span class="comment">/* Refresh Count Overflow Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_OVIE     0x0002 </span><span class="comment">/* Refresh Count Overflow Interrupt</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">                                        Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_LMTS     0x0001 </span><span class="comment">/* Refresh Count Overflow Limit Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_LMTS_1024 0x0000 </span><span class="comment">/* Count Limit is 1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define SH7750_RTCSR_LMTS_512  0x0001 </span><span class="comment">/* Count Limit is 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">/* Refresh Timer Counter (half) - RTCNT */</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define SH7750_RTCNT_REGOFS   0x800020 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define SH7750_RTCNT          SH7750_P4_REG32(SH7750_RTCNT_REGOFS)</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define SH7750_RTCNT_A7       SH7750_A7_REG32(SH7750_RTCNT_REGOFS)</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define SH7750_RTCNT_KEY      0xA500 </span><span class="comment">/* RTCNT write key */</span><span class="preprocessor"></span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment">/* Refresh Time Constant Register (half) - RTCOR */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define SH7750_RTCOR_REGOFS   0x800024 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define SH7750_RTCOR          SH7750_P4_REG32(SH7750_RTCOR_REGOFS)</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define SH7750_RTCOR_A7       SH7750_A7_REG32(SH7750_RTCOR_REGOFS)</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define SH7750_RTCOR_KEY      0xA500 </span><span class="comment">/* RTCOR write key */</span><span class="preprocessor"></span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/* Refresh Count Register (half) - RFCR */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define SH7750_RFCR_REGOFS    0x800028 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define SH7750_RFCR           SH7750_P4_REG32(SH7750_RFCR_REGOFS)</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define SH7750_RFCR_A7        SH7750_A7_REG32(SH7750_RFCR_REGOFS)</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define SH7750_RFCR_KEY       0xA400 </span><span class="comment">/* RFCR write key */</span><span class="preprocessor"></span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="comment"> * Direct Memory Access Controller (DMAC)</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="comment">/* DMA Source Address Register - SAR0, SAR1, SAR2, SAR3 */</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define SH7750_SAR_REGOFS(n)  (0xA00000 + ((n)*16)) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define SH7750_SAR(n)         SH7750_P4_REG32(SH7750_SAR_REGOFS(n))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define SH7750_SAR_A7(n)      SH7750_A7_REG32(SH7750_SAR_REGOFS(n))</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define SH7750_SAR0           SH7750_SAR(0)</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define SH7750_SAR1           SH7750_SAR(1)</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define SH7750_SAR2           SH7750_SAR(2)</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define SH7750_SAR3           SH7750_SAR(3)</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define SH7750_SAR0_A7        SH7750_SAR_A7(0)</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define SH7750_SAR1_A7        SH7750_SAR_A7(1)</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define SH7750_SAR2_A7        SH7750_SAR_A7(2)</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define SH7750_SAR3_A7        SH7750_SAR_A7(3)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment">/* DMA Destination Address Register - DAR0, DAR1, DAR2, DAR3 */</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define SH7750_DAR_REGOFS(n)  (0xA00004 + ((n)*16)) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define SH7750_DAR(n)         SH7750_P4_REG32(SH7750_DAR_REGOFS(n))</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define SH7750_DAR_A7(n)      SH7750_A7_REG32(SH7750_DAR_REGOFS(n))</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define SH7750_DAR0           SH7750_DAR(0)</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define SH7750_DAR1           SH7750_DAR(1)</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define SH7750_DAR2           SH7750_DAR(2)</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define SH7750_DAR3           SH7750_DAR(3)</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define SH7750_DAR0_A7        SH7750_DAR_A7(0)</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define SH7750_DAR1_A7        SH7750_DAR_A7(1)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define SH7750_DAR2_A7        SH7750_DAR_A7(2)</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define SH7750_DAR3_A7        SH7750_DAR_A7(3)</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">/* DMA Transfer Count Register - DMATCR0, DMATCR1, DMATCR2, DMATCR3 */</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define SH7750_DMATCR_REGOFS(n)  (0xA00008 + ((n)*16)) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define SH7750_DMATCR(n)      SH7750_P4_REG32(SH7750_DMATCR_REGOFS(n))</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define SH7750_DMATCR_A7(n)   SH7750_A7_REG32(SH7750_DMATCR_REGOFS(n))</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define SH7750_DMATCR0_P4     SH7750_DMATCR(0)</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define SH7750_DMATCR1_P4     SH7750_DMATCR(1)</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define SH7750_DMATCR2_P4     SH7750_DMATCR(2)</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define SH7750_DMATCR3_P4     SH7750_DMATCR(3)</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define SH7750_DMATCR0_A7     SH7750_DMATCR_A7(0)</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define SH7750_DMATCR1_A7     SH7750_DMATCR_A7(1)</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define SH7750_DMATCR2_A7     SH7750_DMATCR_A7(2)</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define SH7750_DMATCR3_A7     SH7750_DMATCR_A7(3)</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* DMA Channel Control Register - CHCR0, CHCR1, CHCR2, CHCR3 */</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define SH7750_CHCR_REGOFS(n)  (0xA0000C + ((n)*16)) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define SH7750_CHCR(n)        SH7750_P4_REG32(SH7750_CHCR_REGOFS(n))</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define SH7750_CHCR_A7(n)     SH7750_A7_REG32(SH7750_CHCR_REGOFS(n))</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define SH7750_CHCR0          SH7750_CHCR(0)</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define SH7750_CHCR1          SH7750_CHCR(1)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define SH7750_CHCR2          SH7750_CHCR(2)</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define SH7750_CHCR3          SH7750_CHCR(3)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define SH7750_CHCR0_A7       SH7750_CHCR_A7(0)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define SH7750_CHCR1_A7       SH7750_CHCR_A7(1)</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define SH7750_CHCR2_A7       SH7750_CHCR_A7(2)</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define SH7750_CHCR3_A7       SH7750_CHCR_A7(3)</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA       0xE0000000 </span><span class="comment">/* Source Address Space Attribute */</span><span class="preprocessor"></span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_PCMCIA  0x00000000 </span><span class="comment">/* Reserved in PCMCIA access */</span><span class="preprocessor"></span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_DYNBSZ  0x20000000 </span><span class="comment">/* Dynamic Bus Sizing I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_IO8     0x40000000 </span><span class="comment">/* 8-bit I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_IO16    0x60000000 </span><span class="comment">/* 16-bit I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_CMEM8   0x80000000 </span><span class="comment">/* 8-bit common memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_CMEM16  0xA0000000 </span><span class="comment">/* 16-bit common memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_AMEM8   0xC0000000 </span><span class="comment">/* 8-bit attribute memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SSA_AMEM16  0xE0000000 </span><span class="comment">/* 16-bit attribute memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define SH7750_CHCR_STC       0x10000000 </span><span class="comment">/* Source Address Wait Control Select,</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">                                            specifies CS5 or CS6 space wait</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">                                            control for PCMCIA access */</span><span class="preprocessor"></span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA       0x0E000000 </span><span class="comment">/* Source Address Space Attribute */</span><span class="preprocessor"></span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_PCMCIA  0x00000000 </span><span class="comment">/* Reserved in PCMCIA access */</span><span class="preprocessor"></span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_DYNBSZ  0x02000000 </span><span class="comment">/* Dynamic Bus Sizing I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_IO8     0x04000000 </span><span class="comment">/* 8-bit I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_IO16    0x06000000 </span><span class="comment">/* 16-bit I/O space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_CMEM8   0x08000000 </span><span class="comment">/* 8-bit common memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_CMEM16  0x0A000000 </span><span class="comment">/* 16-bit common memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_AMEM8   0x0C000000 </span><span class="comment">/* 8-bit attribute memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DSA_AMEM16  0x0E000000 </span><span class="comment">/* 16-bit attribute memory space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DTC       0x01000000 </span><span class="comment">/* Destination Address Wait Control</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">                                            Select, specifies CS5 or CS6</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">                                            space wait control for PCMCIA</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">                                            access */</span><span class="preprocessor"></span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DS        0x00080000 </span><span class="comment">/* DREQ\ Select : */</span><span class="preprocessor"></span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DS_LOWLVL 0x00000000 </span><span class="comment">/*     Low Level Detection */</span><span class="preprocessor"></span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DS_FALL   0x00080000 </span><span class="comment">/*     Falling Edge Detection */</span><span class="preprocessor"></span></div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RL        0x00040000 </span><span class="comment">/* Request Check Level: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RL_ACTH   0x00000000 </span><span class="comment">/*     DRAK is an active high out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RL_ACTL   0x00040000 </span><span class="comment">/*     DRAK is an active low out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define SH7750_CHCR_AM        0x00020000 </span><span class="comment">/* Acknowledge Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define SH7750_CHCR_AM_RD     0x00000000 </span><span class="comment">/*     DACK is output in read cycle */</span><span class="preprocessor"></span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define SH7750_CHCR_AM_WR     0x00020000 </span><span class="comment">/*     DACK is output in write cycle*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define SH7750_CHCR_AL        0x00010000 </span><span class="comment">/* Acknowledge Level: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define SH7750_CHCR_AL_ACTH   0x00000000 </span><span class="comment">/*     DACK is an active high out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define SH7750_CHCR_AL_ACTL   0x00010000 </span><span class="comment">/*     DACK is an active low out */</span><span class="preprocessor"></span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DM        0x0000C000 </span><span class="comment">/* Destination Address Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DM_FIX    0x00000000 </span><span class="comment">/*     Destination Addr Fixed */</span><span class="preprocessor"></span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DM_INC    0x00004000 </span><span class="comment">/*     Destination Addr Incremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DM_DEC    0x00008000 </span><span class="comment">/*     Destination Addr Decremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SM        0x00003000 </span><span class="comment">/* Source Address Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SM_FIX    0x00000000 </span><span class="comment">/*     Source Addr Fixed */</span><span class="preprocessor"></span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SM_INC    0x00001000 </span><span class="comment">/*     Source Addr Incremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define SH7750_CHCR_SM_DEC    0x00002000 </span><span class="comment">/*     Source Addr Decremented */</span><span class="preprocessor"></span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS        0x00000F00 </span><span class="comment">/* Request Source Select: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_ER_DA_EA_TO_EA   0x000 </span><span class="comment">/* External Request, Dual Address</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="comment">                                                 Mode (External Addr Space-&gt;</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="comment">                                                 External Addr Space) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_ER_SA_EA_TO_ED   0x200 </span><span class="comment">/* External Request, Single</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">                                                 Address Mode (External Addr</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">                                                 Space -&gt; External Device) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_ER_SA_ED_TO_EA   0x300 </span><span class="comment">/* External Request, Single</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">                                                 Address Mode, (External</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">                                                 Device -&gt; External Addr</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">                                                 Space)*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_AR_EA_TO_EA      0x400 </span><span class="comment">/* Auto-Request (External Addr</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">                                                 Space -&gt; External Addr Space)*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_AR_EA_TO_OCP     0x500 </span><span class="comment">/* Auto-Request (External Addr</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">                                                 Space -&gt; On-chip Peripheral</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">                                                 Module) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_AR_OCP_TO_EA     0x600 </span><span class="comment">/* Auto-Request (On-chip</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">                                                 Peripheral Module -&gt;</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">                                                 External Addr Space */</span><span class="preprocessor"></span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_SCITX_EA_TO_SC   0x800 </span><span class="comment">/* SCI Transmit-Data-Empty intr</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">                                                 transfer request (external</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">                                                 address space -&gt; SCTDR1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_SCIRX_SC_TO_EA   0x900 </span><span class="comment">/* SCI Receive-Data-Full intr</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">                                                 transfer request (SCRDR1 -&gt;</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">                                                 External Addr Space) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_SCIFTX_EA_TO_SC  0xA00 </span><span class="comment">/* SCIF Transmit-Data-Empty intr</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">                                                 transfer request (external</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment">                                                 address space -&gt; SCFTDR1) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_SCIFRX_SC_TO_EA  0xB00 </span><span class="comment">/* SCIF Receive-Data-Full intr</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment">                                                 transfer request (SCFRDR2 -&gt;</span></div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="comment">                                                 External Addr Space) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_TMU2_EA_TO_EA    0xC00 </span><span class="comment">/* TMU Channel 2 (input capture</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;<span class="comment">                                                 interrupt), (external address</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="comment">                                                 space -&gt; external address</span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="comment">                                                 space) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_TMU2_EA_TO_OCP   0xD00 </span><span class="comment">/* TMU Channel 2 (input capture</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment">                                                 interrupt), (external address</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment">                                                 space -&gt; on-chip peripheral</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment">                                                 module) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor">#define SH7750_CHCR_RS_TMU2_OCP_TO_EA   0xE00 </span><span class="comment">/* TMU Channel 2 (input capture</span></div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">                                                 interrupt), (on-chip</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">                                                 peripheral module -&gt; external</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">                                                 address space) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TM        0x00000080 </span><span class="comment">/* Transmit mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TM_CSTEAL 0x00000000 </span><span class="comment">/*     Cycle Steal Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TM_BURST  0x00000080 </span><span class="comment">/*     Burst Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TS        0x00000070 </span><span class="comment">/* Transmit Size: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TS_QUAD   0x00000000 </span><span class="comment">/*     Quadword Size (64 bits) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TS_BYTE   0x00000010 </span><span class="comment">/*     Byte Size (8 bit) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TS_WORD   0x00000020 </span><span class="comment">/*     Word Size (16 bit) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TS_LONG   0x00000030 </span><span class="comment">/*     Longword Size (32 bit) */</span><span class="preprocessor"></span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TS_BLOCK  0x00000040 </span><span class="comment">/*     32-byte block transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define SH7750_CHCR_IE        0x00000004 </span><span class="comment">/* Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define SH7750_CHCR_TE        0x00000002 </span><span class="comment">/* Transfer End */</span><span class="preprocessor"></span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define SH7750_CHCR_DE        0x00000001 </span><span class="comment">/* DMAC Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">/* DMA Operation Register - DMAOR */</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_REGOFS   0xA00040 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="preprocessor">#define SH7750_DMAOR          SH7750_P4_REG32(SH7750_DMAOR_REGOFS)</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_A7       SH7750_A7_REG32(SH7750_DMAOR_REGOFS)</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_DDT      0x00008000 </span><span class="comment">/* On-Demand Data Transfer Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_PR       0x00000300 </span><span class="comment">/* Priority Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_PR_0123  0x00000000 </span><span class="comment">/*     CH0 &gt; CH1 &gt; CH2 &gt; CH3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_PR_0231  0x00000100 </span><span class="comment">/*     CH0 &gt; CH2 &gt; CH3 &gt; CH1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_PR_2013  0x00000200 </span><span class="comment">/*     CH2 &gt; CH0 &gt; CH1 &gt; CH3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_PR_RR    0x00000300 </span><span class="comment">/*     Round-robin mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_COD      0x00000010 </span><span class="comment">/* Check Overrun for DREQ\ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_AE       0x00000004 </span><span class="comment">/* Address Error flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_NMIF     0x00000002 </span><span class="comment">/* NMI Flag */</span><span class="preprocessor"></span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="preprocessor">#define SH7750_DMAOR_DME      0x00000001 </span><span class="comment">/* DMAC Master Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"> * Serial Communication Interface - SCI</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"> * Serial Communication Interface with FIFO - SCIF</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="comment">/* SCI Receive Data Register (byte, read-only) - SCRDR1, SCFRDR2 */</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define SH7750_SCRDR_REGOFS(n) ((n) == 1 ? 0xE00014 : 0xE80014) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define SH7750_SCRDR(n)       SH7750_P4_REG32(SH7750_SCRDR_REGOFS(n))</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define SH7750_SCRDR1         SH7750_SCRDR(1)</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define SH7750_SCRDR2         SH7750_SCRDR(2)</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define SH7750_SCRDR_A7(n)    SH7750_A7_REG32(SH7750_SCRDR_REGOFS(n))</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define SH7750_SCRDR1_A7      SH7750_SCRDR_A7(1)</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define SH7750_SCRDR2_A7      SH7750_SCRDR_A7(2)</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="comment">/* SCI Transmit Data Register (byte) - SCTDR1, SCFTDR2 */</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define SH7750_SCTDR_REGOFS(n) ((n) == 1 ? 0xE0000C : 0xE8000C) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define SH7750_SCTDR(n)       SH7750_P4_REG32(SH7750_SCTDR_REGOFS(n))</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="preprocessor">#define SH7750_SCTDR1         SH7750_SCTDR(1)</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="preprocessor">#define SH7750_SCTDR2         SH7750_SCTDR(2)</span></div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor">#define SH7750_SCTDR_A7(n)    SH7750_A7_REG32(SH7750_SCTDR_REGOFS(n))</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="preprocessor">#define SH7750_SCTDR1_A7      SH7750_SCTDR_A7(1)</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor">#define SH7750_SCTDR2_A7      SH7750_SCTDR_A7(2)</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* SCI Serial Mode Register - SCSMR1(byte), SCSMR2(half) */</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_REGOFS(n) ((n) == 1 ? 0xE00000 : 0xE80000) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define SH7750_SCSMR(n)       SH7750_P4_REG32(SH7750_SCSMR_REGOFS(n))</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">#define SH7750_SCSMR1         SH7750_SCSMR(1)</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">#define SH7750_SCSMR2         SH7750_SCSMR(2)</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_A7(n)    SH7750_A7_REG32(SH7750_SCSMR_REGOFS(n))</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">#define SH7750_SCSMR1_A7      SH7750_SCSMR_A7(1)</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">#define SH7750_SCSMR2_A7      SH7750_SCSMR_A7(2)</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">#define SH7750_SCSMR1_CA       0x80 </span><span class="comment">/* Communication Mode (C/A\): */</span><span class="preprocessor"></span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define SH7750_SCSMR1_CA_ASYNC 0x00 </span><span class="comment">/*     Asynchronous Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define SH7750_SCSMR1_CA_SYNC  0x80 </span><span class="comment">/*     Synchronous Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CHR       0x40 </span><span class="comment">/* Character Length: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CHR_8     0x00 </span><span class="comment">/*     8-bit data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CHR_7     0x40 </span><span class="comment">/*     7-bit data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_PE        0x20 </span><span class="comment">/* Parity Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_PM        0x10 </span><span class="comment">/* Parity Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_PM_EVEN   0x00 </span><span class="comment">/*     Even Parity */</span><span class="preprocessor"></span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_PM_ODD    0x10 </span><span class="comment">/*     Odd Parity */</span><span class="preprocessor"></span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_STOP      0x08 </span><span class="comment">/* Stop Bit Length: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_STOP_1    0x00 </span><span class="comment">/*     1 stop bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_STOP_2    0x08 </span><span class="comment">/*     2 stop bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="preprocessor">#define SH7750_SCSMR1_MP       0x04 </span><span class="comment">/* Multiprocessor Mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CKS       0x03 </span><span class="comment">/* Clock Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CKS_S     0</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CKS_DIV1  0x00 </span><span class="comment">/*     Periph clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CKS_DIV4  0x01 </span><span class="comment">/*     Periph clock / 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CKS_DIV16 0x02 </span><span class="comment">/*     Periph clock / 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define SH7750_SCSMR_CKS_DIV64 0x03 </span><span class="comment">/*     Periph clock / 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">/* SCI Serial Control Register - SCSCR1(byte), SCSCR2(half) */</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_REGOFS(n) ((n) == 1 ? 0xE00008 : 0xE80008) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define SH7750_SCSCR(n)       SH7750_P4_REG32(SH7750_SCSCR_REGOFS(n))</span></div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#define SH7750_SCSCR1         SH7750_SCSCR(1)</span></div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define SH7750_SCSCR2         SH7750_SCSCR(2)</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_A7(n)    SH7750_A7_REG32(SH7750_SCSCR_REGOFS(n))</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#define SH7750_SCSCR1_A7      SH7750_SCSCR_A7(1)</span></div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define SH7750_SCSCR2_A7      SH7750_SCSCR_A7(2)</span></div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_TIE      0x80 </span><span class="comment">/* Transmit Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_RIE      0x40 </span><span class="comment">/* Receive Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_TE       0x20 </span><span class="comment">/* Transmit Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_RE       0x10 </span><span class="comment">/* Receive Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;<span class="preprocessor">#define SH7750_SCSCR1_MPIE    0x08 </span><span class="comment">/* Multiprocessor Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;<span class="preprocessor">#define SH7750_SCSCR2_REIE    0x08 </span><span class="comment">/* Receive Error Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="preprocessor">#define SH7750_SCSCR1_TEIE    0x04 </span><span class="comment">/* Transmit End Interrupt Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="preprocessor">#define SH7750_SCSCR1_CKE     0x03 </span><span class="comment">/* Clock Enable: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_CKE_INTCLK            0x00 </span><span class="comment">/* Use Internal Clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="preprocessor">#define SH7750_SCSCR_CKE_EXTCLK            0x02 </span><span class="comment">/* Use External Clock from SCK*/</span><span class="preprocessor"></span></div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define SH7750_SCSCR1_CKE_ASYNC_SCK_CLKOUT 0x01 </span><span class="comment">/* Use SCK as a clock output</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment">                                                   in asynchronous mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;<span class="comment">/* SCI Serial Status Register - SCSSR1(byte), SCSSR2(half) */</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;<span class="preprocessor">#define SH7750_SCSSR_REGOFS(n) ((n) == 1 ? 0xE00010 : 0xE80010) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#define SH7750_SCSSR(n)       SH7750_P4_REG32(SH7750_SCSSR_REGOFS(n))</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1         SH7750_SCSSR(1)</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2         SH7750_SCSSR(2)</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="preprocessor">#define SH7750_SCSSR_A7(n)    SH7750_A7_REG32(SH7750_SCSSR_REGOFS(n))</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_A7      SH7750_SCSSR_A7(1)</span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_A7      SH7750_SCSSR_A7(2)</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_TDRE    0x80 </span><span class="comment">/* Transmit Data Register Empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_RDRF    0x40 </span><span class="comment">/* Receive Data Register Full */</span><span class="preprocessor"></span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_ORER    0x20 </span><span class="comment">/* Overrun Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_FER     0x10 </span><span class="comment">/* Framing Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_PER     0x08 </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_TEND    0x04 </span><span class="comment">/* Transmit End */</span><span class="preprocessor"></span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_MPB     0x02 </span><span class="comment">/* Multiprocessor Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_MPBT    0x01 </span><span class="comment">/* Multiprocessor Bit Transfer */</span><span class="preprocessor"></span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_PERN    0xF000 </span><span class="comment">/* Number of Parity Errors */</span><span class="preprocessor"></span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_PERN_S  12</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_FERN    0x0F00 </span><span class="comment">/* Number of Framing Errors */</span><span class="preprocessor"></span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_FERN_S  8</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_ER      0x0080 </span><span class="comment">/* Receive Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_TEND    0x0040 </span><span class="comment">/* Transmit End */</span><span class="preprocessor"></span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_TDFE    0x0020 </span><span class="comment">/* Transmit FIFO Data Empty */</span><span class="preprocessor"></span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_BRK     0x0010 </span><span class="comment">/* Break Detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_FER     0x0008 </span><span class="comment">/* Framing Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_PER     0x0004 </span><span class="comment">/* Parity Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_RDF     0x0002 </span><span class="comment">/* Receive FIFO Data Full */</span><span class="preprocessor"></span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define SH7750_SCSSR2_DR      0x0001 </span><span class="comment">/* Receive Data Ready */</span><span class="preprocessor"></span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">/* SCI Serial Port Register - SCSPTR1(byte) */</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1_REGOFS 0xE0001C </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1        SH7750_P4_REG32(SH7750_SCSPTR1_REGOFS)</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1_A7     SH7750_A7_REG32(SH7750_SCSPTR1_REGOFS)</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1_EIO    0x80 </span><span class="comment">/* Error Interrupt Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1_SPB1IO 0x08 </span><span class="comment">/* 1: Output SPB1DT bit to SCK pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1_SPB1DT 0x04 </span><span class="comment">/* Serial Port Clock Port Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1_SPB0IO 0x02 </span><span class="comment">/* 1: Output SPB0DT bit to TxD pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR1_SPB0DT 0x01 </span><span class="comment">/* Serial Port Break Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">/* SCIF Serial Port Register - SCSPTR2(half) */</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_REGOFS 0xE80020 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2        SH7750_P4_REG32(SH7750_SCSPTR2_REGOFS)</span></div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_A7     SH7750_A7_REG32(SH7750_SCSPTR2_REGOFS)</span></div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_RTSIO  0x80 </span><span class="comment">/* 1: Output RTSDT bit to RTS2\ pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_RTSDT  0x40 </span><span class="comment">/* RTS Port Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_CTSIO  0x20 </span><span class="comment">/* 1: Output CTSDT bit to CTS2\ pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_CTSDT  0x10 </span><span class="comment">/* CTS Port Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_SPB2IO 0x02 </span><span class="comment">/* 1: Output SPBDT bit to TxD2 pin */</span><span class="preprocessor"></span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="preprocessor">#define SH7750_SCSPTR2_SPB2DT 0x01 </span><span class="comment">/* Serial Port Break Data */</span><span class="preprocessor"></span></div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;<span class="comment">/* SCI Bit Rate Register - SCBRR1(byte), SCBRR2(byte) */</span></div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="preprocessor">#define SH7750_SCBRR_REGOFS(n) ((n) == 1 ? 0xE00004 : 0xE80004) </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="preprocessor">#define SH7750_SCBRR(n)       SH7750_P4_REG32(SH7750_SCBRR_REGOFS(n))</span></div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="preprocessor">#define SH7750_SCBRR1         SH7750_SCBRR_P4(1)</span></div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define SH7750_SCBRR2         SH7750_SCBRR_P4(2)</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define SH7750_SCBRR_A7(n)    SH7750_A7_REG32(SH7750_SCBRR_REGOFS(n))</span></div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define SH7750_SCBRR1_A7      SH7750_SCBRR(1)</span></div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define SH7750_SCBRR2_A7      SH7750_SCBRR(2)</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="comment">/* SCIF FIFO Control Register - SCFCR2(half) */</span></div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_REGOFS  0xE80018 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2         SH7750_P4_REG32(SH7750_SCFCR2_REGOFS)</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_A7      SH7750_A7_REG32(SH7750_SCFCR2_REGOFS)</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG   0x700 </span><span class="comment">/* RTS2\ Output Active Trigger; RTS2\</span></div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment">                                       signal goes to high level when the</span></div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="comment">                                       number of received data stored in</span></div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="comment">                                       FIFO exceeds the trigger number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG_15 0x000 </span><span class="comment">/* 15 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG_1  0x000 </span><span class="comment">/* 1 byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG_4  0x000 </span><span class="comment">/* 4 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG_6  0x000 </span><span class="comment">/* 6 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG_8  0x000 </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG_10 0x000 </span><span class="comment">/* 10 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RSTRG_14 0x000 </span><span class="comment">/* 14 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RTRG    0x0C0 </span><span class="comment">/* Receive FIFO Data Number Trigger,</span></div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="comment">                                       Receive Data Full (RDF) Flag sets</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="comment">                                       when number of receive data bytes is</span></div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="comment">                                       equal or greater than the trigger</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">                                       number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RTRG_1  0x000 </span><span class="comment">/* 1 byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RTRG_4  0x040 </span><span class="comment">/* 4 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RTRG_8  0x080 </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RTRG_14 0x0C0 </span><span class="comment">/* 14 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_TTRG    0x030 </span><span class="comment">/* Transmit FIFO Data Number Trigger,</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">                                       Transmit FIFO Data Register Empty (TDFE)</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">                                       flag sets when the number of remaining</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">                                       transmit data bytes is equal or less</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="comment">                                       than the trigger number */</span><span class="preprocessor"></span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_TTRG_8  0x000 </span><span class="comment">/* 8 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_TTRG_4  0x010 </span><span class="comment">/* 4 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_TTRG_2  0x020 </span><span class="comment">/* 2 bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_TTRG_1  0x030 </span><span class="comment">/* 1 byte */</span><span class="preprocessor"></span></div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_MCE     0x008 </span><span class="comment">/* Modem Control Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_TFRST   0x004 </span><span class="comment">/* Transmit FIFO Data Register Reset,</span></div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;<span class="comment">                                       invalidates the transmit data in the</span></div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="comment">                                       transmit FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_RFRST   0x002 </span><span class="comment">/* Receive FIFO Data Register Reset,</span></div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="comment">                                       invalidates the receive data in the</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="comment">                                       receive FIFO data register and resets</span></div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="comment">                                       it to the empty state */</span><span class="preprocessor"></span></div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#define SH7750_SCFCR2_LOOP    0x001 </span><span class="comment">/* Loopback Test */</span><span class="preprocessor"></span></div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="comment">/* SCIF FIFO Data Count Register - SCFDR2(half, read-only) */</span></div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor">#define SH7750_SCFDR2_REGOFS  0xE8001C </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="preprocessor">#define SH7750_SCFDR2         SH7750_P4_REG32(SH7750_SCFDR2_REGOFS)</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor">#define SH7750_SCFDR2_A7      SH7750_A7_REG32(SH7750_SCFDR2_REGOFS)</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="preprocessor">#define SH7750_SCFDR2_T       0x1F00 </span><span class="comment">/* Number of untransmitted data bytes</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">                                        in transmit FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="preprocessor">#define SH7750_SCFDR2_T_S     8</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define SH7750_SCFDR2_R       0x001F </span><span class="comment">/* Number of received data bytes in</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">                                        receive FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define SH7750_SCFDR2_R_S     0</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">/* SCIF Line Status Register - SCLSR2(half, read-only) */</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#define SH7750_SCLSR2_REGOFS  0xE80024 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define SH7750_SCLSR2         SH7750_P4_REG32(SH7750_SCLSR2_REGOFS)</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#define SH7750_SCLSR2_A7      SH7750_A7_REG32(SH7750_SCLSR2_REGOFS)</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="preprocessor">#define SH7750_SCLSR2_ORER    0x0001 </span><span class="comment">/* Overrun Error */</span><span class="preprocessor"></span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment"> * SCI-based Smart Card Interface</span></div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;<span class="comment">/* Smart Card Mode Register - SCSCMR1(byte) */</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1_REGOFS 0xE00018 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1        SH7750_P4_REG32(SH7750_SCSCMR1_REGOFS)</span></div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1_A7     SH7750_A7_REG32(SH7750_SCSCMR1_REGOFS)</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1_SDIR   0x08 </span><span class="comment">/* Smart Card Data Transfer Direction: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1_SDIR_LSBF 0x00 </span><span class="comment">/* LSB-first */</span><span class="preprocessor"></span></div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1_SDIR_MSBF 0x08 </span><span class="comment">/* MSB-first */</span><span class="preprocessor"></span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1_SINV   0x04 </span><span class="comment">/* Smart Card Data Inversion */</span><span class="preprocessor"></span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define SH7750_SCSCMR1_SMIF   0x01 </span><span class="comment">/* Smart Card Interface Mode Select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="comment">/* Smart-card specific bits in other registers */</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="comment">/* SCSMR1: */</span></div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="preprocessor">#define SH7750_SCSMR1_GSM     0x80 </span><span class="comment">/* GSM mode select */</span><span class="preprocessor"></span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/* SCSSR1: */</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor">#define SH7750_SCSSR1_ERS     0x10 </span><span class="comment">/* Error Signal Status */</span><span class="preprocessor"></span></div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment"> * I/O Ports</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">/* Port Control Register A - PCTRA */</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define SH7750_PCTRA_REGOFS   0x80002C </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define SH7750_PCTRA          SH7750_P4_REG32(SH7750_PCTRA_REGOFS)</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#define SH7750_PCTRA_A7       SH7750_A7_REG32(SH7750_PCTRA_REGOFS)</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#define SH7750_PCTRA_PBPUP(n) 0                 </span><span class="comment">/* Bit n is pulled up */</span><span class="preprocessor"></span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#define SH7750_PCTRA_PBNPUP(n) (1 &lt;&lt; ((n)*2+1)) </span><span class="comment">/* Bit n is not pulled up */</span><span class="preprocessor"></span></div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define SH7750_PCTRA_PBINP(n) 0                 </span><span class="comment">/* Bit n is an input */</span><span class="preprocessor"></span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#define SH7750_PCTRA_PBOUT(n) (1 &lt;&lt; ((n)*2))    </span><span class="comment">/* Bit n is an output */</span><span class="preprocessor"></span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">/* Port Data Register A - PDTRA(half) */</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#define SH7750_PDTRA_REGOFS   0x800030 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;<span class="preprocessor">#define SH7750_PDTRA          SH7750_P4_REG32(SH7750_PDTRA_REGOFS)</span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor">#define SH7750_PDTRA_A7       SH7750_A7_REG32(SH7750_PDTRA_REGOFS)</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor">#define SH7750_PDTRA_BIT(n) (1 &lt;&lt; (n))</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">/* Port Control Register B - PCTRB */</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor">#define SH7750_PCTRB_REGOFS   0x800040 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define SH7750_PCTRB          SH7750_P4_REG32(SH7750_PCTRB_REGOFS)</span></div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define SH7750_PCTRB_A7       SH7750_A7_REG32(SH7750_PCTRB_REGOFS)</span></div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define SH7750_PCTRB_PBPUP(n) 0                    </span><span class="comment">/* Bit n is pulled up */</span><span class="preprocessor"></span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define SH7750_PCTRB_PBNPUP(n) (1 &lt;&lt; ((n-16)*2+1)) </span><span class="comment">/* Bit n is not pulled up */</span><span class="preprocessor"></span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#define SH7750_PCTRB_PBINP(n) 0                    </span><span class="comment">/* Bit n is an input */</span><span class="preprocessor"></span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define SH7750_PCTRB_PBOUT(n) (1 &lt;&lt; ((n-16)*2))    </span><span class="comment">/* Bit n is an output */</span><span class="preprocessor"></span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">/* Port Data Register B - PDTRB(half) */</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define SH7750_PDTRB_REGOFS   0x800044 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#define SH7750_PDTRB          SH7750_P4_REG32(SH7750_PDTRB_REGOFS)</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#define SH7750_PDTRB_A7       SH7750_A7_REG32(SH7750_PDTRB_REGOFS)</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#define SH7750_PDTRB_BIT(n) (1 &lt;&lt; ((n)-16))</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">/* GPIO Interrupt Control Register - GPIOIC(half) */</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="preprocessor">#define SH7750_GPIOIC_REGOFS  0x800048 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="preprocessor">#define SH7750_GPIOIC         SH7750_P4_REG32(SH7750_GPIOIC_REGOFS)</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="preprocessor">#define SH7750_GPIOIC_A7      SH7750_A7_REG32(SH7750_GPIOIC_REGOFS)</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="preprocessor">#define SH7750_GPIOIC_PTIREN(n) (1 &lt;&lt; (n)) </span><span class="comment">/* Port n is used as a GPIO int */</span><span class="preprocessor"></span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment"> * Interrupt Controller - INTC</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">/* Interrupt Control Register - ICR (half) */</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="preprocessor">#define SH7750_ICR_REGOFS     0xD00000 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="preprocessor">#define SH7750_ICR            SH7750_P4_REG32(SH7750_ICR_REGOFS)</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor">#define SH7750_ICR_A7         SH7750_A7_REG32(SH7750_ICR_REGOFS)</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define SH7750_ICR_NMIL       0x8000 </span><span class="comment">/* NMI Input Level */</span><span class="preprocessor"></span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define SH7750_ICR_MAI        0x4000 </span><span class="comment">/* NMI Interrupt Mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define SH7750_ICR_NMIB       0x0200 </span><span class="comment">/* NMI Block Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define SH7750_ICR_NMIB_BLK   0x0000 </span><span class="comment">/*   NMI requests held pending while</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">                                          SR.BL bit is set to 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define SH7750_ICR_NMIB_NBLK  0x0200 </span><span class="comment">/*   NMI requests detected when SR.BL bit</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">                                          set to 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define SH7750_ICR_NMIE       0x0100 </span><span class="comment">/* NMI Edge Select: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#define SH7750_ICR_NMIE_FALL  0x0000 </span><span class="comment">/*   Interrupt request detected on falling</span></div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="comment">                                          edge of NMI input */</span><span class="preprocessor"></span></div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define SH7750_ICR_NMIE_RISE  0x0100 </span><span class="comment">/*   Interrupt request detected on rising</span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="comment">                                          edge of NMI input */</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;<span class="preprocessor">#define SH7750_ICR_IRLM       0x0080 </span><span class="comment">/* IRL Pin Mode: */</span><span class="preprocessor"></span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor">#define SH7750_ICR_IRLM_ENC   0x0000 </span><span class="comment">/*   IRL\ pins used as a level-encoded</span></div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;<span class="comment">                                          interrupt requests */</span><span class="preprocessor"></span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;<span class="preprocessor">#define SH7750_ICR_IRLM_RAW   0x0080 </span><span class="comment">/*   IRL\ pins used as a four independent</span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="comment">                                          interrupt requests */</span><span class="preprocessor"></span></div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">/* Interrupt Priority Register A - IPRA (half) */</span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define SH7750_IPRA_REGOFS    0xD00004 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define SH7750_IPRA           SH7750_P4_REG32(SH7750_IPRA_REGOFS)</span></div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define SH7750_IPRA_A7        SH7750_A7_REG32(SH7750_IPRA_REGOFS)</span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#define SH7750_IPRA_TMU0      0xF000 </span><span class="comment">/* TMU0 interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define SH7750_IPRA_TMU0_S    12</span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#define SH7750_IPRA_TMU1      0x0F00 </span><span class="comment">/* TMU1 interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#define SH7750_IPRA_TMU1_S    8</span></div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define SH7750_IPRA_TMU2      0x00F0 </span><span class="comment">/* TMU2 interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#define SH7750_IPRA_TMU2_S    4</span></div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#define SH7750_IPRA_RTC       0x000F </span><span class="comment">/* RTC interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define SH7750_IPRA_RTC_S     0</span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;<span class="comment">/* Interrupt Priority Register B - IPRB (half) */</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor">#define SH7750_IPRB_REGOFS    0xD00008 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor">#define SH7750_IPRB           SH7750_P4_REG32(SH7750_IPRB_REGOFS)</span></div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor">#define SH7750_IPRB_A7        SH7750_A7_REG32(SH7750_IPRB_REGOFS)</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor">#define SH7750_IPRB_WDT       0xF000 </span><span class="comment">/* WDT interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;<span class="preprocessor">#define SH7750_IPRB_WDT_S     12</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define SH7750_IPRB_REF       0x0F00 </span><span class="comment">/* Memory Refresh unit interrupt</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">                                        priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define SH7750_IPRB_REF_S     8</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#define SH7750_IPRB_SCI1      0x00F0 </span><span class="comment">/* SCI1 interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor">#define SH7750_IPRB_SCI1_S    4</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">/* Interrupt Priority Register C - IPRC (half) */</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor">#define SH7750_IPRC_REGOFS    0xD00004 </span><span class="comment">/* offset */</span><span class="preprocessor"></span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="preprocessor">#define SH7750_IPRC           SH7750_P4_REG32(SH7750_IPRC_REGOFS)</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="preprocessor">#define SH7750_IPRC_A7        SH7750_A7_REG32(SH7750_IPRC_REGOFS)</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define SH7750_IPRC_GPIO      0xF000 </span><span class="comment">/* GPIO interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#define SH7750_IPRC_GPIO_S    12</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define SH7750_IPRC_DMAC      0x0F00 </span><span class="comment">/* DMAC interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#define SH7750_IPRC_DMAC_S    8</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="preprocessor">#define SH7750_IPRC_SCIF      0x00F0 </span><span class="comment">/* SCIF interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor">#define SH7750_IPRC_SCIF_S    4</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="preprocessor">#define SH7750_IPRC_HUDI      0x000F </span><span class="comment">/* H-UDI interrupt priority */</span><span class="preprocessor"></span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="preprocessor">#define SH7750_IPRC_HUDI_S    0</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment"> * User Break Controller registers</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define SH7750_BARA           0x200000 </span><span class="comment">/* Break address regiser A */</span><span class="preprocessor"></span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define SH7750_BAMRA          0x200004 </span><span class="comment">/* Break address mask regiser A */</span><span class="preprocessor"></span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define SH7750_BBRA           0x200008 </span><span class="comment">/* Break bus cycle regiser A */</span><span class="preprocessor"></span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define SH7750_BARB           0x20000c </span><span class="comment">/* Break address regiser B */</span><span class="preprocessor"></span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define SH7750_BAMRB          0x200010 </span><span class="comment">/* Break address mask regiser B */</span><span class="preprocessor"></span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define SH7750_BBRB           0x200014 </span><span class="comment">/* Break bus cycle regiser B */</span><span class="preprocessor"></span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define SH7750_BASRB          0x000018 </span><span class="comment">/* Break ASID regiser B */</span><span class="preprocessor"></span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#define SH7750_BDRB           0x200018 </span><span class="comment">/* Break data regiser B */</span><span class="preprocessor"></span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define SH7750_BDMRB          0x20001c </span><span class="comment">/* Break data mask regiser B */</span><span class="preprocessor"></span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#define SH7750_BRCR           0x200020 </span><span class="comment">/* Break control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define SH7750_BRCR_UDBE        0x0001 </span><span class="comment">/* User break debug enable bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#endif</span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
