### ðŸ‘‹ Hi there, this is Qiong Li.

- ðŸŒ± I'm a graduate student at [School of Electronic Science & Engineering](https://ese.nju.edu.cn/), [Nanjing University](https://www.nju.edu.cn/), major in Integrated Circuit Engineering.
- ðŸ‘€ I'm researching on posit-based hardware as well as its application in deep learning.
- ðŸ¤” I'm currently working on the integration of posit format with RISC-V.
- ðŸ”­ My main coding language is Verilog/SystemVerilog, but I'm also familiar with C, Python, MATLAB, etc.
- ðŸ’¬ Ask me abount ...

[![My Github Data](https://github-readme-stats.vercel.app/api?username=qleenju)](https://github.com/qleenju)

<!--
**qleenju/qleenju** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
