{
    "design__lint_error__count": 0,
    "design__lint_timing_construct__count": 0,
    "design__lint_warning__count": 484,
    "design__inferred_latch__count": 0,
    "design__instance__count": 2252,
    "design__instance__area": 17053.9,
    "design__instance_unmapped__count": 0,
    "synthesis__check_error__count": 0,
    "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 58,
    "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
    "power__internal__total": 0.0008372556767426431,
    "power__switching__total": 0.00028172257589176297,
    "power__leakage__total": 1.96219502868189e-08,
    "power__total": 0.0011189979268237948,
    "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.20976,
    "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.20976,
    "timing__hold__ws__corner:nom_tt_025C_1v80": 0.310486,
    "timing__setup__ws__corner:nom_tt_025C_1v80": 4.949107,
    "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.310486,
    "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.405166,
    "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count": 6,
    "design__max_fanout_violation__count": 58,
    "design__max_cap_violation__count": 0,
    "clock__skew__worst_hold": 0.3787,
    "clock__skew__worst_setup": 0.138986,
    "timing__hold__ws": 0.110239,
    "timing__setup__ws": 0.680881,
    "timing__hold__tns": 0.0,
    "timing__setup__tns": 0.0,
    "timing__hold__wns": 0.0,
    "timing__setup__wns": 0.0,
    "timing__hold_vio__count": 0,
    "timing__hold_r2r__ws": 0.110239,
    "timing__hold_r2r_vio__count": 0,
    "timing__setup_vio__count": 0,
    "timing__setup_r2r__ws": 0.680881,
    "timing__setup_r2r_vio__count": 0,
    "design__die__bbox": "0.0 0.0 161.0 225.76",
    "design__core__bbox": "2.76 2.72 158.24 223.04",
    "design__io": 45,
    "design__die__area": 36347.4,
    "design__core__area": 34255.4,
    "design__instance__count__stdcell": 2252,
    "design__instance__area__stdcell": 17053.9,
    "design__instance__count__macros": 0,
    "design__instance__area__macros": 0,
    "design__instance__utilization": 0.497845,
    "design__instance__utilization__stdcell": 0.497845,
    "design__power_grid_violation__count__net:VPWR": 0,
    "design__power_grid_violation__count__net:VGND": 0,
    "design__power_grid_violation__count": 0,
    "timing__drv__floating__nets": 0,
    "timing__drv__floating__pins": 0,
    "design__instance__displacement__total": 0,
    "design__instance__displacement__mean": 0,
    "design__instance__displacement__max": 0,
    "route__wirelength__estimated": 31463.6,
    "design__violations": 0,
    "design__instance__count__setup_buffer": 0,
    "design__instance__count__hold_buffer": 185,
    "antenna__violating__nets": 0,
    "antenna__violating__pins": 0,
    "route__antenna_violation__count": 0,
    "route__net": 1371,
    "route__net__special": 2,
    "route__drc_errors__iter:1": 865,
    "route__wirelength__iter:1": 36100,
    "route__drc_errors__iter:2": 245,
    "route__wirelength__iter:2": 35727,
    "route__drc_errors__iter:3": 205,
    "route__wirelength__iter:3": 35466,
    "route__drc_errors__iter:4": 68,
    "route__wirelength__iter:4": 35487,
    "route__drc_errors__iter:5": 24,
    "route__wirelength__iter:5": 35481,
    "route__drc_errors__iter:6": 0,
    "route__wirelength__iter:6": 35476,
    "route__drc_errors": 0,
    "route__wirelength": 35476,
    "route__vias": 10229,
    "route__vias__singlecut": 10229,
    "route__vias__multicut": 0,
    "design__disconnected_pin__count": 7,
    "design__critical_disconnected_pin__count": 0,
    "route__wirelength__max": 447.37,
    "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 18,
    "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 58,
    "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.370836,
    "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.370836,
    "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8245,
    "timing__setup__ws__corner:nom_ss_100C_1v60": 0.802672,
    "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.8245,
    "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 0.802672,
    "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 18,
    "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 58,
    "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.142159,
    "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.142159,
    "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.112407,
    "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.291118,
    "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.112407,
    "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.082881,
    "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 18,
    "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 58,
    "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.205217,
    "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.205217,
    "timing__hold__ws__corner:min_tt_025C_1v80": 0.307236,
    "timing__setup__ws__corner:min_tt_025C_1v80": 5.001435,
    "timing__hold__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:min_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.307236,
    "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 5.459913,
    "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:min_tt_025C_1v80": 18,
    "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
    "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 58,
    "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.363615,
    "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.363615,
    "timing__hold__ws__corner:min_ss_100C_1v60": 0.818909,
    "timing__setup__ws__corner:min_ss_100C_1v60": 0.909665,
    "timing__hold__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:min_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.818909,
    "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 0.909665,
    "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:min_ss_100C_1v60": 18,
    "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 58,
    "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.138986,
    "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.138986,
    "timing__hold__ws__corner:min_ff_n40C_1v95": 0.110239,
    "timing__setup__ws__corner:min_ff_n40C_1v95": 5.32153,
    "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.110239,
    "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.119783,
    "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 18,
    "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
    "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
    "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 58,
    "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
    "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.214228,
    "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.214228,
    "timing__hold__ws__corner:max_tt_025C_1v80": 0.313771,
    "timing__setup__ws__corner:max_tt_025C_1v80": 4.896571,
    "timing__hold__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__tns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__setup__wns__corner:max_tt_025C_1v80": 0.0,
    "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.313771,
    "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.34172,
    "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
    "timing__unannotated_net__count__corner:max_tt_025C_1v80": 18,
    "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
    "design__max_slew_violation__count__corner:max_ss_100C_1v60": 6,
    "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 58,
    "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
    "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.3787,
    "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.3787,
    "timing__hold__ws__corner:max_ss_100C_1v60": 0.830307,
    "timing__setup__ws__corner:max_ss_100C_1v60": 0.680881,
    "timing__hold__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__tns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__setup__wns__corner:max_ss_100C_1v60": 0.0,
    "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.830307,
    "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.680881,
    "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
    "timing__unannotated_net__count__corner:max_ss_100C_1v60": 18,
    "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
    "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
    "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 58,
    "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
    "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.144973,
    "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.144973,
    "timing__hold__ws__corner:max_ff_n40C_1v95": 0.114572,
    "timing__setup__ws__corner:max_ff_n40C_1v95": 5.258284,
    "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0,
    "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114572,
    "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.037844,
    "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 18,
    "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
    "timing__unannotated_net__count": 18,
    "timing__unannotated_net_filtered__count": 0,
    "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79858,
    "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000226308,
    "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00141948,
    "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00061453,
    "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000118529,
    "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00061453,
    "ir__voltage__worst": 1.8,
    "ir__drop__avg": 0.000226,
    "ir__drop__worst": 0.00142,
    "magic__drc_error__count": 0,
    "magic__illegal_overlap__count": 0,
    "design__lvs_device_difference__count": 0,
    "design__lvs_net_difference__count": 0,
    "design__lvs_property_fail__count": 0,
    "design__lvs_error__count": 0,
    "design__lvs_unmatched_device__count": 0,
    "design__lvs_unmatched_net__count": 0,
    "design__lvs_unmatched_pin__count": 0
}