#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15400cc10 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 5;
 .timescale 0 0;
P_0x15400c5a0 .param/l "COL_WIDTH" 0 2 8, +C4<00000000000000000000000000001000>;
P_0x15400c5e0 .param/l "IMG_ADDR_WIDTH" 0 2 10, +C4<00000000000000000000000000001000>;
P_0x15400c620 .param/l "IMG_BASE_ADDR" 0 2 134, C4<00110000000001000000000000000000>;
P_0x15400c660 .param/l "IMG_SIZE" 0 2 12, +C4<00000000000000000000000011111111>;
P_0x15400c6a0 .param/l "KERNEL_DEPTH" 0 2 14, +C4<00000000000000000000000000100000>;
P_0x15400c6e0 .param/l "KERN_BASE_ADDR" 0 2 135, C4<00110000000000100000000000000000>;
P_0x15400c720 .param/l "KERN_CNT_WIDTH" 0 2 9, +C4<00000000000000000000000000000011>;
P_0x15400c760 .param/l "KERN_COL_WIDTH" 0 2 7, +C4<00000000000000000000000000000011>;
P_0x15400c7a0 .param/l "LOADED_IMG_SIZE" 0 2 13, +C4<00000000000000000000000001010101>;
P_0x15400c7e0 .param/l "NO_OF_INSTS" 0 2 6, +C4<00000000000000000000000000000100>;
P_0x15400c820 .param/l "REG_BASE_ADDR" 0 2 132, C4<00110000000000000000000000000000>;
P_0x15400c860 .param/l "RESULT_DEPTH" 0 2 15, +C4<00000000000000000000000001010101>;
P_0x15400c8a0 .param/l "RES_BASE_ADDR" 0 2 136, C4<00110000000000110000000000000000>;
P_0x15400c8e0 .param/l "RSLT_ADDR_WIDTH" 0 2 11, +C4<00000000000000000000000000001000>;
P_0x15400c920 .param/l "VERBOSE" 0 2 137, +C4<00000000000000000000000000000011>;
v0x1540679c0_0 .var "clk", 0 0;
v0x154067a70_0 .var "cols", 7 0;
v0x154067b20_0 .var "en_max_pool", 0 0;
v0x154067bd0_0 .var/i "i", 31 0;
v0x154067c80 .array "image", 85 0, 23 0;
v0x154067d60_0 .var/i "iter", 31 0;
v0x154067e10_0 .var "kern_addr_mode", 0 0;
v0x154067eb0_0 .var "kern_cols", 2 0;
v0x154067f60 .array "kernels", 31 0, 23 0;
v0x154068070_0 .var "kerns", 2 0;
v0x154068110 .array "loaded_img", 255 0, 7 0;
v0x1540681b0_0 .var "loaded_img_string", 511 0;
v0x154068260_0 .var "mask", 2 0;
v0x154068310_0 .var "reset", 0 0;
v0x1540683b0 .array "result", 85 0, 19 0;
v0x154068450_0 .var "result_cols", 7 0;
v0x154068500 .array "result_sim", 85 0, 19 0;
v0x154068690_0 .var "shift", 3 0;
v0x154068720_0 .var "stride", 7 0;
v0x1540687c0_0 .var "wb_clk_i", 0 0;
v0x154068850_0 .var "wb_rst_i", 0 0;
v0x1540688e0_0 .net "wbs_ack_o", 0 0, L_0x154068f60;  1 drivers
v0x154068990_0 .var "wbs_adr_i", 31 0;
v0x154068a20_0 .var "wbs_cyc_i", 0 0;
v0x154068ab0_0 .var "wbs_dat_i", 31 0;
v0x154068b40_0 .net "wbs_dat_o", 31 0, v0x1540667d0_0;  1 drivers
v0x154068bd0_0 .var "wbs_sel_i", 3 0;
v0x154068c60_0 .var "wbs_stb_i", 0 0;
v0x154068cf0_0 .var "wbs_we_i", 0 0;
E_0x1540082d0 .event anyedge, v0x154068310_0;
E_0x154008310 .event anyedge, v0x1540679c0_0;
S_0x15400cee0 .scope task, "calculate_results" "calculate_results" 2 340, 2 340 0, S_0x15400cc10;
 .timescale 0 0;
v0x154007ee0_0 .var/i "c", 31 0;
v0x15401cdd0 .array "conv_result", 85 0, 20 0;
v0x15401ce70_0 .var/i "kc", 31 0;
v0x15401cf10_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15401cf10_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154007ee0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x15401cdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15401ce70_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x15401ce70_0;
    %load/vec4 v0x154067eb0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15401cdd0, 4;
    %load/vec4 v0x154068260_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401ce70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154067c80, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v0x15401cf10_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x154067e10_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x15401ce70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154067f60, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x154068260_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401ce70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154067c80, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v0x15401cf10_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x154067e10_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x15401ce70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154067f60, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x154068260_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401ce70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154067c80, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v0x15401cf10_0;
    %pushi/vec4 4, 0, 32;
    %ix/getv 5, v0x154067e10_0;
    %shiftl 5;
    %mul;
    %load/vec4 v0x15401ce70_0;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154067f60, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x15401cdd0, 4, 0;
    %load/vec4 v0x15401ce70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15401ce70_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %add;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15401cdd0, 4;
    %vpi_call 2 362 "$display", "conv_result[%2d] = %10d", S<1,vec4,u32>, S<0,vec4,u21> {2 0 0};
    %load/vec4 v0x154007ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154007ee0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x15401cf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15401cf10_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x154067b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15401cf10_0, 0, 32;
T_0.8 ;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154007ee0_0, 0, 32;
T_0.10 ;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x154007ee0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15401cdd0, 4;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x154007ee0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15401cdd0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x154007ee0_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x15401cdd0, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %load/vec4 v0x154007ee0_0;
    %add;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x15401cdd0, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 20;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x154007ee0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x154068500, 4, 0;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x154007ee0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v0x15401cf10_0;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v0x154007ee0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154068500, 4;
    %vpi_call 2 376 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u20> {2 0 0};
    %load/vec4 v0x154007ee0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x154007ee0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v0x15401cf10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15401cf10_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154007ee0_0, 0, 32;
T_0.14 ;
    %load/vec4 v0x154007ee0_0;
    %load/vec4 v0x154068450_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v0x154007ee0_0;
    %load/vec4a v0x15401cdd0, 4;
    %pad/u 20;
    %ix/getv/s 4, v0x154007ee0_0;
    %store/vec4a v0x154068500, 4, 0;
    %vpi_call 2 383 "$display", "result_sim[%0d] = %0d", v0x154007ee0_0, &A<v0x154068500, v0x154007ee0_0 > {0 0 0};
    %load/vec4 v0x154007ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154007ee0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0x15401cfc0 .scope task, "compare_results" "compare_results" 2 307, 2 307 0, S_0x15400cc10;
 .timescale 0 0;
v0x15401d190_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15401d190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x154067bd0_0;
    %load/vec4 v0x154068450_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x1540683b0, 4;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154068500, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v0x15401d190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15401d190_0, 0, 32;
    %vpi_call 2 316 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0x1540683b0, v0x154067bd0_0 >, &A<v0x154068500, v0x154067bd0_0 >, v0x154067bd0_0, v0x15401d190_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 320 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0x1540683b0, v0x154067bd0_0 >, &A<v0x154068500, v0x154067bd0_0 >, v0x154067bd0_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v0x15401d190_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 324 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0x15401d240 .scope task, "config_hw" "config_hw" 2 468, 2 468 0, S_0x15400cc10;
 .timescale 0 0;
v0x15401d420_0 .var "cols_in", 7 0;
v0x15401d4d0_0 .var "en_max_pool_in", 0 0;
v0x15401d570_0 .var "inst_no", 7 0;
v0x15401d630_0 .var "kern_addr_mode_in", 0 0;
v0x15401d6d0_0 .var "kern_cols_in", 2 0;
v0x15401d7c0_0 .var "kerns_in", 2 0;
v0x15401d870_0 .var "mask_in", 2 0;
v0x15401d920_0 .var "result_cols_in", 7 0;
v0x15401d9d0_0 .var "shift_in", 3 0;
v0x15401dae0_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x15401d570_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v0x154067380_0, 0, 32;
    %load/vec4 v0x15401d6d0_0;
    %pad/u 32;
    %load/vec4 v0x15401d420_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x15401d7c0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x15401dae0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x15401d570_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v0x154067380_0, 0, 32;
    %load/vec4 v0x15401d920_0;
    %pad/u 32;
    %load/vec4 v0x15401d9d0_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x15401d630_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x15401d4d0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x15401d870_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x15401d570_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x154067380_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %end;
S_0x15401db90 .scope task, "config_test" "config_test" 2 214, 2 214 0, S_0x15400cc10;
 .timescale 0 0;
v0x15401dd50_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v0x15401dd50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x154067eb0_0, 0, 3;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v0x154067a70_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x154068070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x154068720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154067e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154068690_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154067b20_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x154068260_0, 0, 3;
    %load/vec4 v0x154067b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v0x154068450_0, 0, 8;
    %vpi_call 2 231 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v0x15401dd50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x154067eb0_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x154067a70_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x154068070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x154068720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154067e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154068690_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154067b20_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x154068260_0, 0, 3;
    %load/vec4 v0x154067b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v0x154068450_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x15401dd50_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x154067eb0_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x154067a70_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x154068070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x154068720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154067e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154068690_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154067b20_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x154068260_0, 0, 3;
    %load/vec4 v0x154067b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v0x154068450_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x15401dd50_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x154067eb0_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x154067a70_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x154068070_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x154068720_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154067e10_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154068690_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154067b20_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x154068260_0, 0, 3;
    %load/vec4 v0x154067b20_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0x154067a70_0;
    %pad/u 32;
    %load/vec4 v0x154068070_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v0x154068450_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 270 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 271 "$display", "kern_cols        = %0d", v0x154067eb0_0 {0 0 0};
    %vpi_call 2 272 "$display", "cols             = %0d", v0x154067a70_0 {0 0 0};
    %vpi_call 2 273 "$display", "kerns            = %0d", v0x154068070_0 {0 0 0};
    %vpi_call 2 274 "$display", "stride           = %0d", v0x154068720_0 {0 0 0};
    %vpi_call 2 275 "$display", "kern_addr_mode   = %0d", v0x154067e10_0 {0 0 0};
    %vpi_call 2 276 "$display", "shift            = %0d", v0x154068690_0 {0 0 0};
    %vpi_call 2 277 "$display", "en_max_pool      = %0d", v0x154067b20_0 {0 0 0};
    %vpi_call 2 278 "$display", "mask             = %0d", v0x154068260_0 {0 0 0};
    %vpi_call 2 279 "$display", "result_cols      = %0d", v0x154068450_0 {0 0 0};
    %vpi_call 2 280 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_0x15401de10 .scope task, "load_data" "load_data" 2 389, 2 389 0, S_0x15400cc10;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 3026479, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 774778670, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 774860142, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1769174111, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1651076655, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953653097, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852403303, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 791686964, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 808466745, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x1540681b0_0, 0, 512;
    %vpi_call 2 408 "$readmemb", v0x1540681b0_0, v0x154068110 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_4.38 ;
    %load/vec4 v0x154067bd0_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_4.39, 5;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154068110, 4;
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x154068110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x154067bd0_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x154068110, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %store/vec4a v0x154067c80, 4, 0;
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x154067c80, 4;
    %parti/s 8, 0, 2;
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x154067c80, 4;
    %parti/s 8, 8, 5;
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 3, 0, 32;
    %div/s;
    %ix/vec4/s 4;
    %load/vec4a v0x154067c80, 4;
    %parti/s 8, 16, 6;
    %vpi_call 2 420 "$display", "image[%2d] = %3d %3d %3d", S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x154067bd0_0;
    %addi 3, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_4.40 ;
    %load/vec4 v0x154067bd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x154067bd0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0x154067bd0_0;
    %store/vec4a v0x154067f60, 4, 0;
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_0x15401dfd0 .scope task, "poll_done" "poll_done" 2 284, 2 284 0, S_0x15400cc10;
 .timescale 0 0;
v0x15401e1f0_0 .var/i "cnt", 31 0;
v0x15401e2b0_0 .var "data_", 31 0;
v0x15401e350_0 .var "inst_no", 7 0;
E_0x15401e190 .event posedge, v0x1540679c0_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15401e2b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15401e1f0_0, 0, 32;
T_5.42 ;
    %load/vec4 v0x15401e2b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x15401e350_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1540670a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x154066eb0;
    %join;
    %load/vec4 v0x154067130_0;
    %store/vec4 v0x15401e2b0_0, 0, 32;
    %load/vec4 v0x15401e1f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x15401e1f0_0, 0, 32;
    %load/vec4 v0x15401e1f0_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 299 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 300 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15401e190;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_0x15401e400 .scope task, "readback_results" "readback_results" 2 328, 2 328 0, S_0x15400cc10;
 .timescale 0 0;
v0x15401e5c0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x154067bd0_0;
    %load/vec4 v0x154068450_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x15401e5c0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x154067bd0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x1540670a0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_0x154066eb0;
    %join;
    %load/vec4 v0x154067130_0;
    %pad/u 20;
    %ix/getv/s 4, v0x154067bd0_0;
    %store/vec4a v0x1540683b0, 4, 0;
    %pushi/vec4 805502976, 0, 32;
    %load/vec4 v0x15401e5c0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x154067bd0_0;
    %muli 4, 0, 32;
    %add;
    %vpi_call 2 334 "$display", "addr = %4h ; result[%2d] --> %10d\012", S<0,vec4,u32>, v0x154067bd0_0, &A<v0x1540683b0, v0x154067bd0_0 > {1 0 0};
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_0x15401e680 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 103, 3 3 0, S_0x15400cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x15401e840 .param/l "COL_WIDTH" 0 3 7, +C4<00000000000000000000000000001000>;
P_0x15401e880 .param/l "IMG_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001000>;
P_0x15401e8c0 .param/l "KERN_CNT_WIDTH" 0 3 8, +C4<00000000000000000000000000000011>;
P_0x15401e900 .param/l "KERN_COL_WIDTH" 0 3 6, +C4<00000000000000000000000000000011>;
P_0x15401e940 .param/l "NO_OF_INSTS" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x15401e980 .param/l "RSLT_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
L_0x154068d80 .functor OR 1, v0x15402faa0_0, v0x154041690_0, C4<0>, C4<0>;
L_0x154068e70 .functor OR 1, L_0x154068d80, v0x154053230_0, C4<0>, C4<0>;
L_0x154068f60 .functor OR 1, L_0x154068e70, v0x154064eb0_0, C4<0>, C4<0>;
v0x154065de0_0 .net *"_ivl_0", 0 0, L_0x154068d80;  1 drivers
v0x154065e80_0 .net *"_ivl_2", 0 0, L_0x154068e70;  1 drivers
v0x154065f20_0 .var "addr_r", 1 0;
v0x154065fb0_0 .net "wb_clk_i", 0 0, v0x1540687c0_0;  1 drivers
v0x1540660c0_0 .net "wb_rst_i", 0 0, v0x154068850_0;  1 drivers
v0x1540661d0_0 .net "wbs_ack_o", 0 0, L_0x154068f60;  alias, 1 drivers
v0x154066260_0 .net "wbs_ack_out_0", 0 0, v0x15402faa0_0;  1 drivers
v0x1540662f0_0 .net "wbs_ack_out_1", 0 0, v0x154041690_0;  1 drivers
v0x154066380_0 .net "wbs_ack_out_2", 0 0, v0x154053230_0;  1 drivers
v0x154066490_0 .net "wbs_ack_out_3", 0 0, v0x154064eb0_0;  1 drivers
v0x154066520_0 .net "wbs_adr_i", 31 0, v0x154068990_0;  1 drivers
v0x154066630_0 .net "wbs_cyc_i", 0 0, v0x154068a20_0;  1 drivers
v0x154066740_0 .net "wbs_dat_i", 31 0, v0x154068ab0_0;  1 drivers
v0x1540667d0_0 .var "wbs_dat_o", 31 0;
v0x154066860_0 .net "wbs_dat_out_0", 31 0, L_0x154069680;  1 drivers
v0x1540668f0_0 .net "wbs_dat_out_1", 31 0, L_0x15406d7a0;  1 drivers
v0x154066980_0 .net "wbs_dat_out_2", 31 0, L_0x154071c70;  1 drivers
v0x154066b10_0 .net "wbs_dat_out_3", 31 0, L_0x154075b80;  1 drivers
v0x154066ba0_0 .net "wbs_sel_i", 3 0, v0x154068bd0_0;  1 drivers
v0x154066c30_0 .net "wbs_stb_i", 0 0, v0x154068c60_0;  1 drivers
v0x154066d40_0 .net "wbs_we_i", 0 0, v0x154068cf0_0;  1 drivers
E_0x15401edc0/0 .event anyedge, v0x154065f20_0, v0x154030450_0, v0x154042040_0, v0x154053d60_0;
E_0x15401edc0/1 .event anyedge, v0x154065860_0;
E_0x15401edc0 .event/or E_0x15401edc0/0, E_0x15401edc0/1;
E_0x15401ee40 .event posedge, v0x15402ec00_0;
S_0x15401ee90 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 67, 4 6 0, S_0x15401e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x15401f060 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x15401f0a0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x15401f0e0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x15401f120 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x15401f160 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110000>;
P_0x15401f1a0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x15401f1e0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x15401f220 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x15401f260 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x15401f2a0 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x154069090 .functor BUFZ 1, v0x1540687c0_0, C4<0>, C4<0>, C4<0>;
L_0x154069100 .functor BUFZ 1, v0x154068850_0, C4<0>, C4<0>, C4<0>;
L_0x1540694c0 .functor AND 1, L_0x1540693a0, v0x154068a20_0, C4<1>, C4<1>;
L_0x154069590 .functor AND 1, L_0x1540694c0, v0x154068c60_0, C4<1>, C4<1>;
L_0x154069680 .functor BUFZ 32, v0x15402fa00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154069b40 .functor AND 1, L_0x154069a00, L_0x154069590, C4<1>, C4<1>;
L_0x154069c70 .functor AND 1, L_0x154069b40, v0x154068cf0_0, C4<1>, C4<1>;
L_0x15406a150 .functor AND 1, L_0x154069fe0, L_0x154069590, C4<1>, C4<1>;
L_0x15406a210 .functor AND 1, L_0x15406a150, v0x154068cf0_0, C4<1>, C4<1>;
L_0x15406a5c0 .functor AND 1, L_0x15406a4e0, L_0x154069590, C4<1>, C4<1>;
L_0x15406a750 .functor AND 1, L_0x15406a5c0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x15406abc0 .functor AND 1, L_0x15406aae0, L_0x154069590, C4<1>, C4<1>;
L_0x15406ace0 .functor AND 1, L_0x15406abc0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x15406c370 .functor OR 1, L_0x154069100, L_0x15406b090, C4<0>, C4<0>;
L_0x15406cca0 .functor NOT 1, v0x154025250_0, C4<0>, C4<0>, C4<0>;
L_0x15406cf90 .functor AND 1, v0x154027600_0, L_0x15406cca0, C4<1>, C4<1>;
L_0x148040058 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0x15402d410_0 .net/2u *"_ivl_10", 32 0, L_0x148040058;  1 drivers
v0x15402d4b0_0 .net *"_ivl_105", 13 0, L_0x15406c9b0;  1 drivers
L_0x148040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15402d550_0 .net *"_ivl_111", 1 0, L_0x148040370;  1 drivers
v0x15402d5e0_0 .net *"_ivl_113", 0 0, L_0x15406cca0;  1 drivers
v0x15402d690_0 .net *"_ivl_118", 13 0, L_0x15406d090;  1 drivers
v0x15402d780_0 .net *"_ivl_12", 0 0, L_0x1540693a0;  1 drivers
v0x15402d820_0 .net *"_ivl_14", 0 0, L_0x1540694c0;  1 drivers
v0x15402d8d0_0 .net *"_ivl_23", 1 0, L_0x1540697d0;  1 drivers
v0x15402d980_0 .net *"_ivl_24", 31 0, L_0x154069870;  1 drivers
L_0x1480400a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15402da90_0 .net *"_ivl_27", 29 0, L_0x1480400a0;  1 drivers
L_0x1480400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15402db40_0 .net/2u *"_ivl_28", 31 0, L_0x1480400e8;  1 drivers
v0x15402dbf0_0 .net *"_ivl_30", 0 0, L_0x154069a00;  1 drivers
v0x15402dc90_0 .net *"_ivl_32", 0 0, L_0x154069b40;  1 drivers
v0x15402dd40_0 .net *"_ivl_37", 2 0, L_0x154069d20;  1 drivers
v0x15402ddf0_0 .net *"_ivl_38", 31 0, L_0x154069f00;  1 drivers
L_0x148040130 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15402dea0_0 .net *"_ivl_41", 28 0, L_0x148040130;  1 drivers
L_0x148040178 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15402df50_0 .net/2u *"_ivl_42", 31 0, L_0x148040178;  1 drivers
v0x15402e0e0_0 .net *"_ivl_44", 0 0, L_0x154069fe0;  1 drivers
v0x15402e170_0 .net *"_ivl_46", 0 0, L_0x15406a150;  1 drivers
v0x15402e210_0 .net *"_ivl_5", 7 0, L_0x154069170;  1 drivers
v0x15402e2c0_0 .net *"_ivl_51", 1 0, L_0x15406a2c0;  1 drivers
v0x15402e370_0 .net *"_ivl_52", 31 0, L_0x15406a360;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15402e420_0 .net *"_ivl_55", 29 0, L_0x1480401c0;  1 drivers
L_0x148040208 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x15402e4d0_0 .net/2u *"_ivl_56", 31 0, L_0x148040208;  1 drivers
v0x15402e580_0 .net *"_ivl_58", 0 0, L_0x15406a4e0;  1 drivers
v0x15402e620_0 .net *"_ivl_6", 32 0, L_0x154069210;  1 drivers
v0x15402e6d0_0 .net *"_ivl_60", 0 0, L_0x15406a5c0;  1 drivers
v0x15402e780_0 .net *"_ivl_65", 1 0, L_0x15406a8c0;  1 drivers
v0x15402e830_0 .net *"_ivl_66", 31 0, L_0x15406a960;  1 drivers
L_0x148040250 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15402e8e0_0 .net *"_ivl_69", 29 0, L_0x148040250;  1 drivers
L_0x148040298 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x15402e990_0 .net/2u *"_ivl_70", 31 0, L_0x148040298;  1 drivers
v0x15402ea40_0 .net *"_ivl_72", 0 0, L_0x15406aae0;  1 drivers
v0x15402eae0_0 .net *"_ivl_74", 0 0, L_0x15406abc0;  1 drivers
v0x15402e000_0 .net *"_ivl_83", 5 0, L_0x15406c560;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15402ed70_0 .net *"_ivl_87", 1 0, L_0x1480402e0;  1 drivers
L_0x148040010 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15402ee00_0 .net *"_ivl_9", 24 0, L_0x148040010;  1 drivers
v0x15402eea0_0 .net *"_ivl_90", 5 0, L_0x15406c730;  1 drivers
L_0x148040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15402ef50_0 .net *"_ivl_94", 1 0, L_0x148040328;  1 drivers
v0x15402f000_0 .net *"_ivl_99", 13 0, L_0x15406c7d0;  1 drivers
v0x15402f0b0_0 .net "accum_ovrflow", 0 0, v0x15402a3e0_0;  1 drivers
v0x15402f140_0 .net "clk", 0 0, L_0x154069090;  1 drivers
v0x15402f1d0_0 .net "cols", 7 0, L_0x15406b2d0;  1 drivers
v0x15402f270_0 .net "data_out_regs", 31 0, v0x154020650_0;  1 drivers
v0x15402f350_0 .net "data_out_result", 19 0, v0x15402d170_0;  1 drivers
v0x15402f3e0_0 .net "done", 0 0, v0x154025250_0;  1 drivers
v0x15402f470_0 .net "en_max_pool", 0 0, L_0x15406b9c0;  1 drivers
v0x15402f580_0 .net "img_addr", 7 0, v0x154025760_0;  1 drivers
v0x15402f610_0 .net "img_data", 23 0, v0x154022470_0;  1 drivers
v0x15402f6a0_0 .net "kern_addr", 5 0, v0x154025940_0;  1 drivers
v0x15402f730_0 .net "kern_addr_mode", 0 0, L_0x15406b840;  1 drivers
v0x15402f7c0_0 .net "kern_cols", 2 0, L_0x15406b1b0;  1 drivers
v0x15402f850_0 .net "kern_data", 23 0, v0x154022e60_0;  1 drivers
v0x15402f8e0_0 .net "kerns", 2 0, L_0x15406b470;  1 drivers
v0x15402f970_0 .net "mask", 2 0, L_0x15406ba60;  1 drivers
v0x15402fa00_0 .var "rdata", 31 0;
v0x15402faa0_0 .var "ready", 0 0;
v0x15402fb40_0 .net "reset", 0 0, L_0x154069100;  1 drivers
v0x15402fc10_0 .net "result_addr", 7 0, v0x154025d00_0;  1 drivers
v0x15402fca0_0 .net "result_cols", 7 0, L_0x15406b630;  1 drivers
v0x15402fd30_0 .net "result_data", 19 0, v0x154027090_0;  1 drivers
v0x15402fe40_0 .net "result_valid", 0 0, v0x154027600_0;  1 drivers
v0x15402ff50_0 .net "shift", 3 0, L_0x15406b720;  1 drivers
v0x154030060_0 .net "soft_reset", 0 0, L_0x15406b090;  1 drivers
v0x1540300f0_0 .net "start", 0 0, L_0x15406aff0;  1 drivers
v0x154030180_0 .net "stride", 7 0, L_0x15406b590;  1 drivers
v0x15402eb70_0 .net "valid", 0 0, L_0x154069590;  1 drivers
v0x15402ec00_0 .net "wb_clk_i", 0 0, v0x1540687c0_0;  alias, 1 drivers
v0x15402ec90_0 .net "wb_rst_i", 0 0, v0x154068850_0;  alias, 1 drivers
v0x154030210_0 .net "wbs_ack_o", 0 0, v0x15402faa0_0;  alias, 1 drivers
v0x1540302a0_0 .net "wbs_adr_i", 31 0, v0x154068990_0;  alias, 1 drivers
v0x154030330_0 .net "wbs_cyc_i", 0 0, v0x154068a20_0;  alias, 1 drivers
v0x1540303c0_0 .net "wbs_dat_i", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154030450_0 .net "wbs_dat_o", 31 0, L_0x154069680;  alias, 1 drivers
v0x1540304f0_0 .net "wbs_sel_i", 3 0, v0x154068bd0_0;  alias, 1 drivers
v0x1540305a0_0 .net "wbs_stb_i", 0 0, v0x154068c60_0;  alias, 1 drivers
v0x154030640_0 .net "wbs_we_i", 0 0, v0x154068cf0_0;  alias, 1 drivers
v0x1540306e0_0 .net "we_img_ram", 0 0, L_0x15406a210;  1 drivers
v0x154030770_0 .net "we_kern_ram", 0 0, L_0x15406a750;  1 drivers
v0x154030820_0 .net "we_regs", 0 0, L_0x154069c70;  1 drivers
v0x1540308f0_0 .net "we_res_ram", 0 0, L_0x15406ace0;  1 drivers
L_0x154069170 .part v0x154068990_0, 24, 8;
L_0x154069210 .concat [ 8 25 0 0], L_0x154069170, L_0x148040010;
L_0x1540693a0 .cmp/eq 33, L_0x154069210, L_0x148040058;
L_0x1540697d0 .part v0x154068990_0, 16, 2;
L_0x154069870 .concat [ 2 30 0 0], L_0x1540697d0, L_0x1480400a0;
L_0x154069a00 .cmp/eq 32, L_0x154069870, L_0x1480400e8;
L_0x154069d20 .part v0x154068990_0, 16, 3;
L_0x154069f00 .concat [ 3 29 0 0], L_0x154069d20, L_0x148040130;
L_0x154069fe0 .cmp/eq 32, L_0x154069f00, L_0x148040178;
L_0x15406a2c0 .part v0x154068990_0, 16, 2;
L_0x15406a360 .concat [ 2 30 0 0], L_0x15406a2c0, L_0x1480401c0;
L_0x15406a4e0 .cmp/eq 32, L_0x15406a360, L_0x148040208;
L_0x15406a8c0 .part v0x154068990_0, 16, 2;
L_0x15406a960 .concat [ 2 30 0 0], L_0x15406a8c0, L_0x148040250;
L_0x15406aae0 .cmp/eq 32, L_0x15406a960, L_0x148040298;
L_0x15406bbf0 .part v0x154068990_0, 2, 2;
L_0x15406c560 .part L_0x15406b590, 0, 6;
L_0x15406c690 .concat [ 6 2 0 0], L_0x15406c560, L_0x1480402e0;
L_0x15406c730 .part L_0x15406b630, 0, 6;
L_0x15406c870 .concat [ 6 2 0 0], L_0x15406c730, L_0x148040328;
L_0x15406c910 .part v0x154068ab0_0, 0, 24;
L_0x15406c7d0 .part v0x154068990_0, 2, 14;
L_0x15406ca60 .part L_0x15406c7d0, 0, 8;
L_0x15406cc00 .part v0x154068ab0_0, 0, 24;
L_0x15406c9b0 .part v0x154068990_0, 2, 14;
L_0x15406cd70 .part L_0x15406c9b0, 0, 8;
L_0x15406ce10 .concat [ 6 2 0 0], v0x154025940_0, L_0x148040370;
L_0x15406d090 .part v0x154068990_0, 2, 14;
L_0x15406d130 .part L_0x15406d090, 0, 8;
S_0x15401f7a0 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x15401ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x15401f960 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x154020c70_0 .net *"_ivl_6", 29 0, L_0x15406ad70;  1 drivers
v0x154020d30_0 .net "accum_ovrflow", 0 0, v0x15402a3e0_0;  alias, 1 drivers
v0x154020dd0_0 .net "addr", 1 0, L_0x15406bbf0;  1 drivers
v0x154020e60_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154020ef0_0 .net "cols", 7 0, L_0x15406b2d0;  alias, 1 drivers
v0x154020fc0_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154021050_0 .net "data_out", 31 0, v0x154020650_0;  alias, 1 drivers
v0x154021100_0 .net "done", 0 0, v0x154025250_0;  alias, 1 drivers
v0x154021190_0 .net "en_max_pool", 0 0, L_0x15406b9c0;  alias, 1 drivers
v0x1540212b0_0 .net "kern_addr_mode", 0 0, L_0x15406b840;  alias, 1 drivers
v0x154021350_0 .net "kern_cols", 2 0, L_0x15406b1b0;  alias, 1 drivers
v0x154021400_0 .net "kerns", 2 0, L_0x15406b470;  alias, 1 drivers
v0x1540214b0_0 .net "mask", 2 0, L_0x15406ba60;  alias, 1 drivers
v0x154021560 .array "regs", 4 0;
v0x154021560_0 .net v0x154021560 0, 31 0, v0x154020310_0; 1 drivers
v0x154021560_1 .net v0x154021560 1, 31 0, v0x1540203a0_0; 1 drivers
v0x154021560_2 .net v0x154021560 2, 31 0, v0x154020430_0; 1 drivers
v0x154021560_3 .net v0x154021560 3, 31 0, v0x154020500_0; 1 drivers
o0x148008a00 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x154021560_4 .net v0x154021560 4, 31 0, o0x148008a00; 0 drivers
v0x1540216d0_0 .net "reset", 0 0, L_0x154069100;  alias, 1 drivers
v0x154021760_0 .net "result_cols", 7 0, L_0x15406b630;  alias, 1 drivers
v0x1540217f0_0 .net "shift", 3 0, L_0x15406b720;  alias, 1 drivers
v0x154021980_0 .net "soft_reset", 0 0, L_0x15406b090;  alias, 1 drivers
v0x154021a10_0 .net "start", 0 0, L_0x15406aff0;  alias, 1 drivers
v0x154021ab0_0 .net "stride", 7 0, L_0x15406b590;  alias, 1 drivers
v0x154021b60_0 .net "wr_en", 0 0, L_0x154069c70;  alias, 1 drivers
L_0x15406ad70 .part v0x154020310_0, 2, 30;
L_0x15406ae50 .concat [ 1 1 30 0], v0x154025250_0, v0x15402a3e0_0, L_0x15406ad70;
L_0x15406aff0 .part v0x154020310_0, 2, 1;
L_0x15406b090 .part v0x154020310_0, 3, 1;
L_0x15406b1b0 .part v0x1540203a0_0, 0, 3;
L_0x15406b2d0 .part v0x1540203a0_0, 8, 8;
L_0x15406b470 .part v0x1540203a0_0, 16, 3;
L_0x15406b590 .part v0x1540203a0_0, 24, 8;
L_0x15406b630 .part v0x154020430_0, 0, 8;
L_0x15406b720 .part v0x154020430_0, 8, 4;
L_0x15406b840 .part v0x154020430_0, 16, 1;
L_0x15406b9c0 .part v0x154020430_0, 17, 1;
L_0x15406ba60 .part v0x154020430_0, 18, 3;
S_0x15401fcd0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x15401f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x15401fe90 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x1540201b0_0 .net "addr", 1 0, L_0x15406bbf0;  alias, 1 drivers
v0x154020270_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154020310_0 .var "ctrl0", 31 0;
v0x1540203a0_0 .var "ctrl1", 31 0;
v0x154020430_0 .var "ctrl2", 31 0;
v0x154020500_0 .var "ctrl3", 31 0;
v0x1540205a0_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154020650_0 .var "data_out", 31 0;
v0x154020700_0 .net "reset", 0 0, L_0x154069100;  alias, 1 drivers
v0x154020810_0 .net "status0", 31 0, L_0x15406ae50;  1 drivers
v0x1540208b0_0 .net "status1", 31 0, v0x1540203a0_0;  alias, 1 drivers
v0x154020970_0 .net "status2", 31 0, v0x154020430_0;  alias, 1 drivers
v0x154020a00_0 .net "status3", 31 0, v0x154020500_0;  alias, 1 drivers
v0x154020a90_0 .net "wr_en", 0 0, L_0x154069c70;  alias, 1 drivers
E_0x1540200f0/0 .event anyedge, v0x1540201b0_0, v0x154020810_0, v0x1540203a0_0, v0x154020430_0;
E_0x1540200f0/1 .event anyedge, v0x154020500_0;
E_0x1540200f0 .event/or E_0x1540200f0/0, E_0x1540200f0/1;
E_0x154020160 .event posedge, v0x154020270_0;
S_0x154021d50 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x15401ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x15401fa60 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x15401faa0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x154022130_0 .net "adr_r", 7 0, v0x154025760_0;  alias, 1 drivers
v0x1540221e0_0 .net "adr_w", 7 0, L_0x15406ca60;  1 drivers
v0x154022280_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154022310_0 .net "dat_i", 23 0, L_0x15406c910;  1 drivers
v0x1540223a0_0 .var "dat_o", 23 0;
v0x154022470_0 .var "dat_o2", 23 0;
v0x154022520 .array "r", 255 0, 23 0;
v0x1540225c0_0 .net "we", 0 0, L_0x15406a210;  alias, 1 drivers
S_0x154022710 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x15401ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1540228d0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154022910 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x154022b40_0 .net "adr_r", 7 0, L_0x15406ce10;  1 drivers
v0x154022bf0_0 .net "adr_w", 7 0, L_0x15406cd70;  1 drivers
v0x154022c90_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154022d20_0 .net "dat_i", 23 0, L_0x15406cc00;  1 drivers
v0x154022db0_0 .var "dat_o", 23 0;
v0x154022e60_0 .var "dat_o2", 23 0;
v0x154022f10 .array "r", 255 0, 23 0;
v0x154022fb0_0 .net "we", 0 0, L_0x15406a750;  alias, 1 drivers
S_0x154023100 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x15401ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1540232c0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x154023300 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x154023340 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x154023380 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1540233c0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x154023400 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x154023440 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x154023480 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x1540234c0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x15402b830_0 .net "accum_ovrflow", 0 0, v0x15402a3e0_0;  alias, 1 drivers
v0x15402b910_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x15402b9a0_0 .net "clr_col_cnt", 0 0, v0x154024be0_0;  1 drivers
v0x15402ba30_0 .net "clr_k_col_cnt", 0 0, v0x154024db0_0;  1 drivers
v0x15402bac0_0 .net "cols", 7 0, L_0x15406b2d0;  alias, 1 drivers
v0x15402bb90_0 .net "done", 0 0, v0x154025250_0;  alias, 1 drivers
v0x15402bc60_0 .net "en_max_pool", 0 0, L_0x15406b9c0;  alias, 1 drivers
v0x15402bcf0_0 .net "img_addr", 7 0, v0x154025760_0;  alias, 1 drivers
v0x15402bdc0_0 .net "img_data", 23 0, v0x154022470_0;  alias, 1 drivers
v0x15402bed0_0 .net "kern_addr", 5 0, v0x154025940_0;  alias, 1 drivers
v0x15402bf60_0 .net "kern_addr_mode", 0 0, L_0x15406b840;  alias, 1 drivers
v0x15402c030_0 .net "kern_cols", 2 0, L_0x15406b1b0;  alias, 1 drivers
v0x15402c100_0 .net "kern_data", 23 0, v0x154022e60_0;  alias, 1 drivers
v0x15402c1d0_0 .net "kerns", 2 0, L_0x15406b470;  alias, 1 drivers
v0x15402c2a0_0 .net "mask", 2 0, L_0x15406ba60;  alias, 1 drivers
v0x15402c330_0 .net "reset", 0 0, L_0x15406c370;  1 drivers
v0x15402c3c0_0 .net "result_addr", 7 0, v0x154025d00_0;  alias, 1 drivers
v0x15402c550_0 .net "result_cols", 7 0, L_0x15406c870;  1 drivers
v0x15402c5e0_0 .net "result_data", 19 0, v0x154027090_0;  alias, 1 drivers
v0x15402c670_0 .net "result_valid", 0 0, v0x154027600_0;  alias, 1 drivers
v0x15402c700_0 .net "shift", 3 0, L_0x15406b720;  alias, 1 drivers
v0x15402c790_0 .net "start", 0 0, L_0x15406aff0;  alias, 1 drivers
v0x15402c8a0_0 .net "stride", 7 0, L_0x15406c690;  1 drivers
S_0x154023b30 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x154023100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x154023d00 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x154023d40 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x154023d80 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x154023dc0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x154023e00 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x154024b40_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154024be0_0 .var "clr_col_cnt", 0 0;
v0x154024c80_0 .var "clr_img_addr", 0 0;
v0x154024d10_0 .var "clr_img_st", 0 0;
v0x154024db0_0 .var "clr_k_col_cnt", 0 0;
v0x154024e90_0 .var "clr_kerns_cnt", 0 0;
v0x154024f20_0 .net "clr_kerns_cnt_d", 7 0, v0x154024920_0;  1 drivers
v0x154024fd0_0 .var "clr_result_addr", 0 0;
v0x154025060_0 .var "col_cnt", 7 0;
v0x154025190_0 .net "cols", 7 0, L_0x15406b2d0;  alias, 1 drivers
v0x154025250_0 .var "done", 0 0;
v0x1540252e0_0 .var "en_col_cnt", 0 0;
v0x154025370_0 .var "en_img_addr", 0 0;
v0x154025400_0 .var "en_img_st", 0 0;
v0x154025490_0 .var "en_k_col_cnt", 0 0;
v0x154025520_0 .var "en_kerns_cnt", 0 0;
v0x1540255c0_0 .net "en_result_addr", 0 0, v0x154027600_0;  alias, 1 drivers
v0x154025760_0 .var "img_addr", 7 0;
v0x154025820_0 .var "img_st", 7 0;
v0x1540258b0_0 .var "k_col_cnt", 2 0;
v0x154025940_0 .var "kern_addr", 5 0;
v0x1540259d0_0 .net "kern_addr_mode", 0 0, L_0x15406b840;  alias, 1 drivers
v0x154025a60_0 .net "kern_cols", 2 0, L_0x15406b1b0;  alias, 1 drivers
v0x154025b10_0 .net "kerns", 2 0, L_0x15406b470;  alias, 1 drivers
v0x154025bc0_0 .var "kerns_cnt", 2 0;
v0x154025c50_0 .net "reset", 0 0, L_0x15406c370;  alias, 1 drivers
v0x154025d00_0 .var "result_addr", 7 0;
v0x154025da0_0 .net "result_cols", 7 0, L_0x15406c870;  alias, 1 drivers
v0x154025e50_0 .net "start", 0 0, L_0x15406aff0;  alias, 1 drivers
v0x154025f00_0 .var "start_d", 0 0;
v0x154025f90_0 .var "start_pedge", 0 0;
v0x154026030_0 .net "stride", 7 0, L_0x15406c690;  alias, 1 drivers
E_0x1540241a0 .event anyedge, v0x154025d00_0, v0x154025da0_0, v0x1540255c0_0;
E_0x154024210 .event anyedge, v0x154021a10_0, v0x154025f00_0;
E_0x154024260 .event anyedge, v0x1540212b0_0, v0x154025bc0_0, v0x1540258b0_0;
E_0x1540242e0 .event anyedge, v0x154021a10_0;
E_0x154024320 .event anyedge, v0x154024db0_0;
E_0x1540243a0 .event anyedge, v0x154024be0_0;
E_0x1540243f0 .event anyedge, v0x154025bc0_0, v0x154021400_0, v0x154025520_0;
E_0x154024470 .event anyedge, v0x154025060_0, v0x154020ef0_0, v0x1540252e0_0;
E_0x1540244d0 .event anyedge, v0x1540258b0_0, v0x154021350_0, v0x154021a10_0;
S_0x154024560 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x154023b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x154024430 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x154024880_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154024920_0 .var "par_out", 7 0;
v0x1540249c0_0 .net "reset", 0 0, L_0x15406c370;  alias, 1 drivers
v0x154024a50_0 .net "ser_in", 0 0, v0x154024e90_0;  1 drivers
S_0x154026260 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x154023100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x154026430 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x154026470 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1540264b0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1540264f0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x154026530 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x154026570 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1540265b0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x15406c1f0 .functor OR 1, L_0x15406c370, L_0x15406c150, C4<0>, C4<0>;
L_0x15406c300 .functor AND 1, v0x15402a840_0, L_0x15406c260, C4<1>, C4<1>;
v0x15402a280_0 .net *"_ivl_13", 0 0, L_0x15406c150;  1 drivers
v0x15402a340_0 .net *"_ivl_17", 0 0, L_0x15406c260;  1 drivers
v0x15402a3e0_0 .var "accum_ovrflow", 0 0;
v0x15402a4b0_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x15402a540_0 .net "clr_col_cnt", 0 0, v0x154024be0_0;  alias, 1 drivers
v0x15402a650_0 .net "clr_col_cnt_d", 7 0, v0x154028d90_0;  1 drivers
v0x15402a6e0_0 .net "clr_k_col_cnt", 0 0, v0x154024db0_0;  alias, 1 drivers
v0x15402a7b0_0 .net "clr_k_col_cnt_d", 2 0, v0x154029460_0;  1 drivers
v0x15402a840_0 .var "clr_mult_accum", 0 0;
v0x15402a950_0 .net "en_max_pool", 0 0, L_0x15406b9c0;  alias, 1 drivers
v0x15402a9e0_0 .net "img_data", 23 0, v0x154022470_0;  alias, 1 drivers
v0x15402aa70_0 .net "kern_data", 23 0, v0x154022e60_0;  alias, 1 drivers
v0x15402ab00_0 .net "mask", 2 0, L_0x15406ba60;  alias, 1 drivers
v0x15402abb0_0 .var "mult_accum", 19 0;
v0x15402ac60_0 .var "mult_accum_mux", 20 0;
v0x15402acf0_0 .var "mult_accum_r", 20 0;
v0x15402ada0_0 .net "mult_out0", 15 0, v0x154027c80_0;  1 drivers
v0x15402af60_0 .var "mult_out0_r", 15 0;
v0x15402aff0_0 .net "mult_out1", 15 0, v0x1540282c0_0;  1 drivers
v0x15402b080_0 .var "mult_out1_r", 15 0;
v0x15402b110_0 .net "mult_out2", 15 0, v0x1540288f0_0;  1 drivers
v0x15402b1a0_0 .var "mult_out2_r", 15 0;
v0x15402b240_0 .net "reset", 0 0, L_0x15406c370;  alias, 1 drivers
v0x15402b2d0_0 .net "result_data", 19 0, v0x154027090_0;  alias, 1 drivers
v0x15402b390_0 .net "result_valid", 0 0, v0x154027600_0;  alias, 1 drivers
v0x15402b460_0 .net "shift", 3 0, L_0x15406b720;  alias, 1 drivers
v0x15402b530_0 .net "shift_out", 19 0, v0x15402a140_0;  1 drivers
v0x15402b600_0 .net "start", 0 0, L_0x15406aff0;  alias, 1 drivers
v0x15402b690_0 .net "start_d", 15 0, v0x154029990_0;  1 drivers
E_0x154026a40 .event anyedge, v0x154029460_0, v0x154029990_0;
E_0x154026a90 .event anyedge, v0x15402acf0_0;
E_0x154026ae0 .event anyedge, v0x15402a840_0, v0x15402acf0_0;
L_0x15406bc90 .part v0x154022470_0, 0, 8;
L_0x15406bdb0 .part v0x154022e60_0, 0, 8;
L_0x15406bed0 .part v0x154022470_0, 8, 8;
L_0x15406bf70 .part v0x154022e60_0, 8, 8;
L_0x15406c010 .part v0x154022470_0, 16, 8;
L_0x15406c0b0 .part v0x154022e60_0, 16, 8;
L_0x15406c150 .part v0x154028d90_0, 3, 1;
L_0x15406c260 .part v0x154029990_0, 2, 1;
S_0x154026b40 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x154026cb0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x154026f50_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154026ff0_0 .net "data_in", 19 0, v0x15402a140_0;  alias, 1 drivers
v0x154027090_0 .var "data_out", 19 0;
v0x154027120_0 .var "data_r", 19 0;
v0x1540271b0_0 .net "en_maxpool", 0 0, L_0x15406b9c0;  alias, 1 drivers
v0x154027280_0 .var "max_pool_out", 19 0;
v0x154027310_0 .var "max_pool_valid", 0 0;
v0x1540273a0_0 .net "reset", 0 0, L_0x15406c1f0;  1 drivers
v0x154027440_0 .var "toggle", 0 0;
v0x154027560_0 .net "valid_in", 0 0, L_0x15406c300;  1 drivers
v0x154027600_0 .var "valid_out", 0 0;
E_0x154026ea0 .event anyedge, v0x154027440_0, v0x154027560_0;
E_0x154026f00 .event anyedge, v0x154027120_0, v0x154026ff0_0;
S_0x154027710 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1540278e0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x154027920 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x154027b20_0 .net "a", 7 0, L_0x15406bc90;  1 drivers
v0x154027be0_0 .net "b", 7 0, L_0x15406bdb0;  1 drivers
v0x154027c80_0 .var "out", 15 0;
E_0x154027ad0 .event anyedge, v0x154027b20_0, v0x154027be0_0;
S_0x154027d20 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x154027ee0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x154027f20 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x154028160_0 .net "a", 7 0, L_0x15406bed0;  1 drivers
v0x154028220_0 .net "b", 7 0, L_0x15406bf70;  1 drivers
v0x1540282c0_0 .var "out", 15 0;
E_0x154028110 .event anyedge, v0x154028160_0, v0x154028220_0;
S_0x154028360 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x154028520 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x154028560 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x154028790_0 .net "a", 7 0, L_0x15406c010;  1 drivers
v0x154028850_0 .net "b", 7 0, L_0x15406c0b0;  1 drivers
v0x1540288f0_0 .var "out", 15 0;
E_0x154028730 .event anyedge, v0x154028790_0, v0x154028850_0;
S_0x154028990 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x154028b90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x154028cf0_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154028d90_0 .var "par_out", 7 0;
v0x154028e30_0 .net "reset", 0 0, L_0x15406c370;  alias, 1 drivers
v0x154028ec0_0 .net "ser_in", 0 0, v0x154024be0_0;  alias, 1 drivers
S_0x154028f80 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x154029140 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x1540292c0_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154029460_0 .var "par_out", 2 0;
v0x1540294f0_0 .net "reset", 0 0, L_0x15406c370;  alias, 1 drivers
v0x154029580_0 .net "ser_in", 0 0, v0x154024db0_0;  alias, 1 drivers
S_0x154029610 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x154029780 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x154029900_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x154029990_0 .var "par_out", 15 0;
v0x154029a30_0 .net "reset", 0 0, L_0x15406c370;  alias, 1 drivers
v0x154029b40_0 .net "ser_in", 0 0, L_0x15406aff0;  alias, 1 drivers
S_0x154029bd0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x154026260;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x154029d90 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x154029dd0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x154029e10 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x15402a080_0 .net "in", 19 0, v0x15402abb0_0;  1 drivers
v0x15402a140_0 .var "out", 19 0;
v0x15402a1e0_0 .net "shift", 3 0, L_0x15406b720;  alias, 1 drivers
E_0x15402a020 .event anyedge, v0x1540217f0_0, v0x15402a080_0;
S_0x15402ca60 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x15401ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154023880 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1540238c0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x15402ce50_0 .net "adr_r", 7 0, L_0x15406d130;  1 drivers
v0x15402cf00_0 .net "adr_w", 7 0, v0x154025d00_0;  alias, 1 drivers
v0x15402cfa0_0 .net "clk", 0 0, L_0x154069090;  alias, 1 drivers
v0x15402d030_0 .net "dat_i", 19 0, v0x154027090_0;  alias, 1 drivers
v0x15402d0c0_0 .var "dat_o", 19 0;
v0x15402d170_0 .var "dat_o2", 19 0;
v0x15402d220 .array "r", 255 0, 19 0;
v0x15402d2c0_0 .net "we", 0 0, L_0x15406cf90;  1 drivers
S_0x154030a60 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 93, 4 6 0, S_0x15401e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x154030bd0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x154030c10 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x154030c50 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x154030c90 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x154030cd0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110001>;
P_0x154030d10 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x154030d50 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x154030d90 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x154030dd0 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x154030e10 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x15406d2c0 .functor BUFZ 1, v0x1540687c0_0, C4<0>, C4<0>, C4<0>;
L_0x15406d330 .functor BUFZ 1, v0x154068850_0, C4<0>, C4<0>, C4<0>;
L_0x15406d5e0 .functor AND 1, L_0x15406d4c0, v0x154068a20_0, C4<1>, C4<1>;
L_0x15406d6b0 .functor AND 1, L_0x15406d5e0, v0x154068c60_0, C4<1>, C4<1>;
L_0x15406d7a0 .functor BUFZ 32, v0x1540415f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x15406dde0 .functor AND 1, L_0x15406dd40, L_0x15406d6b0, C4<1>, C4<1>;
L_0x15406df10 .functor AND 1, L_0x15406dde0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x15406e330 .functor AND 1, L_0x15406e1c0, L_0x15406d6b0, C4<1>, C4<1>;
L_0x15406e3f0 .functor AND 1, L_0x15406e330, v0x154068cf0_0, C4<1>, C4<1>;
L_0x15406e7c0 .functor AND 1, L_0x15406e6a0, L_0x15406d6b0, C4<1>, C4<1>;
L_0x15406e950 .functor AND 1, L_0x15406e7c0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x15406ea60 .functor AND 1, L_0x15406ebb0, L_0x15406d6b0, C4<1>, C4<1>;
L_0x15406ee00 .functor AND 1, L_0x15406ea60, v0x154068cf0_0, C4<1>, C4<1>;
L_0x154070490 .functor OR 1, L_0x15406d330, L_0x15406f1b0, C4<0>, C4<0>;
L_0x154070ed0 .functor NOT 1, v0x154036e40_0, C4<0>, C4<0>, C4<0>;
L_0x1540711c0 .functor AND 1, v0x1540391f0_0, L_0x154070ed0, C4<1>, C4<1>;
L_0x148040400 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v0x15403f000_0 .net/2u *"_ivl_10", 32 0, L_0x148040400;  1 drivers
v0x15403f0a0_0 .net *"_ivl_105", 13 0, L_0x154053c60;  1 drivers
L_0x148040718 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x15403f140_0 .net *"_ivl_111", 1 0, L_0x148040718;  1 drivers
v0x15403f1d0_0 .net *"_ivl_113", 0 0, L_0x154070ed0;  1 drivers
v0x15403f280_0 .net *"_ivl_118", 13 0, L_0x1540712c0;  1 drivers
v0x15403f370_0 .net *"_ivl_12", 0 0, L_0x15406d4c0;  1 drivers
v0x15403f410_0 .net *"_ivl_14", 0 0, L_0x15406d5e0;  1 drivers
v0x15403f4c0_0 .net *"_ivl_23", 1 0, L_0x15406d8f0;  1 drivers
v0x15403f570_0 .net *"_ivl_24", 31 0, L_0x154069dc0;  1 drivers
L_0x148040448 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15403f680_0 .net *"_ivl_27", 29 0, L_0x148040448;  1 drivers
L_0x148040490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15403f730_0 .net/2u *"_ivl_28", 31 0, L_0x148040490;  1 drivers
v0x15403f7e0_0 .net *"_ivl_30", 0 0, L_0x15406dd40;  1 drivers
v0x15403f880_0 .net *"_ivl_32", 0 0, L_0x15406dde0;  1 drivers
v0x15403f930_0 .net *"_ivl_37", 2 0, L_0x15406dfc0;  1 drivers
v0x15403f9e0_0 .net *"_ivl_38", 31 0, L_0x15406e0a0;  1 drivers
L_0x1480404d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x15403fa90_0 .net *"_ivl_41", 28 0, L_0x1480404d8;  1 drivers
L_0x148040520 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x15403fb40_0 .net/2u *"_ivl_42", 31 0, L_0x148040520;  1 drivers
v0x15403fcd0_0 .net *"_ivl_44", 0 0, L_0x15406e1c0;  1 drivers
v0x15403fd60_0 .net *"_ivl_46", 0 0, L_0x15406e330;  1 drivers
v0x15403fe00_0 .net *"_ivl_5", 7 0, L_0x15406d3a0;  1 drivers
v0x15403feb0_0 .net *"_ivl_51", 1 0, L_0x15406e460;  1 drivers
v0x15403ff60_0 .net *"_ivl_52", 31 0, L_0x15406e500;  1 drivers
L_0x148040568 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154040010_0 .net *"_ivl_55", 29 0, L_0x148040568;  1 drivers
L_0x1480405b0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1540400c0_0 .net/2u *"_ivl_56", 31 0, L_0x1480405b0;  1 drivers
v0x154040170_0 .net *"_ivl_58", 0 0, L_0x15406e6a0;  1 drivers
v0x154040210_0 .net *"_ivl_6", 32 0, L_0x15406ceb0;  1 drivers
v0x1540402c0_0 .net *"_ivl_60", 0 0, L_0x15406e7c0;  1 drivers
v0x154040370_0 .net *"_ivl_65", 1 0, L_0x15406e9c0;  1 drivers
v0x154040420_0 .net *"_ivl_66", 31 0, L_0x15406ead0;  1 drivers
L_0x1480405f8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1540404d0_0 .net *"_ivl_69", 29 0, L_0x1480405f8;  1 drivers
L_0x148040640 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x154040580_0 .net/2u *"_ivl_70", 31 0, L_0x148040640;  1 drivers
v0x154040630_0 .net *"_ivl_72", 0 0, L_0x15406ebb0;  1 drivers
v0x1540406d0_0 .net *"_ivl_74", 0 0, L_0x15406ea60;  1 drivers
v0x15403fbf0_0 .net *"_ivl_83", 5 0, L_0x154070680;  1 drivers
L_0x148040688 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154040960_0 .net *"_ivl_87", 1 0, L_0x148040688;  1 drivers
L_0x1480403b8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1540409f0_0 .net *"_ivl_9", 24 0, L_0x1480403b8;  1 drivers
v0x154040a90_0 .net *"_ivl_90", 5 0, L_0x154070850;  1 drivers
L_0x1480406d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154040b40_0 .net *"_ivl_94", 1 0, L_0x1480406d0;  1 drivers
v0x154040bf0_0 .net *"_ivl_99", 13 0, L_0x1540708f0;  1 drivers
v0x154040ca0_0 .net "accum_ovrflow", 0 0, v0x15403bfd0_0;  1 drivers
v0x154040d30_0 .net "clk", 0 0, L_0x15406d2c0;  1 drivers
v0x154040dc0_0 .net "cols", 7 0, L_0x15406f3f0;  1 drivers
v0x154040e60_0 .net "data_out_regs", 31 0, v0x154032210_0;  1 drivers
v0x154040f40_0 .net "data_out_result", 19 0, v0x15403ed60_0;  1 drivers
v0x154040fd0_0 .net "done", 0 0, v0x154036e40_0;  1 drivers
v0x154041060_0 .net "en_max_pool", 0 0, L_0x15406fae0;  1 drivers
v0x154041170_0 .net "img_addr", 7 0, v0x154037350_0;  1 drivers
v0x154041200_0 .net "img_data", 23 0, v0x154034060_0;  1 drivers
v0x154041290_0 .net "kern_addr", 5 0, v0x154037530_0;  1 drivers
v0x154041320_0 .net "kern_addr_mode", 0 0, L_0x15406f960;  1 drivers
v0x1540413b0_0 .net "kern_cols", 2 0, L_0x15406f2d0;  1 drivers
v0x154041440_0 .net "kern_data", 23 0, v0x154034a50_0;  1 drivers
v0x1540414d0_0 .net "kerns", 2 0, L_0x15406f590;  1 drivers
v0x154041560_0 .net "mask", 2 0, L_0x15406fb80;  1 drivers
v0x1540415f0_0 .var "rdata", 31 0;
v0x154041690_0 .var "ready", 0 0;
v0x154041730_0 .net "reset", 0 0, L_0x15406d330;  1 drivers
v0x154041800_0 .net "result_addr", 7 0, v0x1540378f0_0;  1 drivers
v0x154041890_0 .net "result_cols", 7 0, L_0x15406f750;  1 drivers
v0x154041920_0 .net "result_data", 19 0, v0x154038c80_0;  1 drivers
v0x154041a30_0 .net "result_valid", 0 0, v0x1540391f0_0;  1 drivers
v0x154041b40_0 .net "shift", 3 0, L_0x15406f840;  1 drivers
v0x154041c50_0 .net "soft_reset", 0 0, L_0x15406f1b0;  1 drivers
v0x154041ce0_0 .net "start", 0 0, L_0x15406f110;  1 drivers
v0x154041d70_0 .net "stride", 7 0, L_0x15406f6b0;  1 drivers
v0x154040760_0 .net "valid", 0 0, L_0x15406d6b0;  1 drivers
v0x1540407f0_0 .net "wb_clk_i", 0 0, v0x1540687c0_0;  alias, 1 drivers
v0x154040880_0 .net "wb_rst_i", 0 0, v0x154068850_0;  alias, 1 drivers
v0x154041e00_0 .net "wbs_ack_o", 0 0, v0x154041690_0;  alias, 1 drivers
v0x154041e90_0 .net "wbs_adr_i", 31 0, v0x154068990_0;  alias, 1 drivers
v0x154041f20_0 .net "wbs_cyc_i", 0 0, v0x154068a20_0;  alias, 1 drivers
v0x154041fb0_0 .net "wbs_dat_i", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154042040_0 .net "wbs_dat_o", 31 0, L_0x15406d7a0;  alias, 1 drivers
v0x1540420d0_0 .net "wbs_sel_i", 3 0, v0x154068bd0_0;  alias, 1 drivers
v0x154042160_0 .net "wbs_stb_i", 0 0, v0x154068c60_0;  alias, 1 drivers
v0x154042210_0 .net "wbs_we_i", 0 0, v0x154068cf0_0;  alias, 1 drivers
v0x1540422c0_0 .net "we_img_ram", 0 0, L_0x15406e3f0;  1 drivers
v0x154042370_0 .net "we_kern_ram", 0 0, L_0x15406e950;  1 drivers
v0x154042420_0 .net "we_regs", 0 0, L_0x15406df10;  1 drivers
v0x1540424f0_0 .net "we_res_ram", 0 0, L_0x15406ee00;  1 drivers
L_0x15406d3a0 .part v0x154068990_0, 24, 8;
L_0x15406ceb0 .concat [ 8 25 0 0], L_0x15406d3a0, L_0x1480403b8;
L_0x15406d4c0 .cmp/eq 33, L_0x15406ceb0, L_0x148040400;
L_0x15406d8f0 .part v0x154068990_0, 16, 2;
L_0x154069dc0 .concat [ 2 30 0 0], L_0x15406d8f0, L_0x148040448;
L_0x15406dd40 .cmp/eq 32, L_0x154069dc0, L_0x148040490;
L_0x15406dfc0 .part v0x154068990_0, 16, 3;
L_0x15406e0a0 .concat [ 3 29 0 0], L_0x15406dfc0, L_0x1480404d8;
L_0x15406e1c0 .cmp/eq 32, L_0x15406e0a0, L_0x148040520;
L_0x15406e460 .part v0x154068990_0, 16, 2;
L_0x15406e500 .concat [ 2 30 0 0], L_0x15406e460, L_0x148040568;
L_0x15406e6a0 .cmp/eq 32, L_0x15406e500, L_0x1480405b0;
L_0x15406e9c0 .part v0x154068990_0, 16, 2;
L_0x15406ead0 .concat [ 2 30 0 0], L_0x15406e9c0, L_0x1480405f8;
L_0x15406ebb0 .cmp/eq 32, L_0x15406ead0, L_0x148040640;
L_0x15406fd10 .part v0x154068990_0, 2, 2;
L_0x154070680 .part L_0x15406f6b0, 0, 6;
L_0x1540707b0 .concat [ 6 2 0 0], L_0x154070680, L_0x148040688;
L_0x154070850 .part L_0x15406f750, 0, 6;
L_0x154070990 .concat [ 6 2 0 0], L_0x154070850, L_0x1480406d0;
L_0x154070a30 .part v0x154068ab0_0, 0, 24;
L_0x1540708f0 .part v0x154068990_0, 2, 14;
L_0x154070cd0 .part L_0x1540708f0, 0, 8;
L_0x154070e30 .part v0x154068ab0_0, 0, 24;
L_0x154053c60 .part v0x154068990_0, 2, 14;
L_0x154070fa0 .part L_0x154053c60, 0, 8;
L_0x154071040 .concat [ 6 2 0 0], v0x154037530_0, L_0x148040718;
L_0x1540712c0 .part v0x154068990_0, 2, 14;
L_0x154071360 .part L_0x1540712c0, 0, 8;
S_0x154031390 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x154030a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x154031190 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x154032830_0 .net *"_ivl_6", 29 0, L_0x15406ee90;  1 drivers
v0x1540328f0_0 .net "accum_ovrflow", 0 0, v0x15403bfd0_0;  alias, 1 drivers
v0x154032990_0 .net "addr", 1 0, L_0x15406fd10;  1 drivers
v0x154032a20_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x154032ab0_0 .net "cols", 7 0, L_0x15406f3f0;  alias, 1 drivers
v0x154032b80_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154032c90_0 .net "data_out", 31 0, v0x154032210_0;  alias, 1 drivers
v0x154032d40_0 .net "done", 0 0, v0x154036e40_0;  alias, 1 drivers
v0x154032dd0_0 .net "en_max_pool", 0 0, L_0x15406fae0;  alias, 1 drivers
v0x154032ee0_0 .net "kern_addr_mode", 0 0, L_0x15406f960;  alias, 1 drivers
v0x154032f70_0 .net "kern_cols", 2 0, L_0x15406f2d0;  alias, 1 drivers
v0x154033000_0 .net "kerns", 2 0, L_0x15406f590;  alias, 1 drivers
v0x1540330a0_0 .net "mask", 2 0, L_0x15406fb80;  alias, 1 drivers
v0x154033150 .array "regs", 4 0;
v0x154033150_0 .net v0x154033150 0, 31 0, v0x154031ee0_0; 1 drivers
v0x154033150_1 .net v0x154033150 1, 31 0, v0x154031f70_0; 1 drivers
v0x154033150_2 .net v0x154033150 2, 31 0, v0x154032000_0; 1 drivers
v0x154033150_3 .net v0x154033150 3, 31 0, v0x1540320d0_0; 1 drivers
o0x14800c150 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x154033150_4 .net v0x154033150 4, 31 0, o0x14800c150; 0 drivers
v0x1540332c0_0 .net "reset", 0 0, L_0x15406d330;  alias, 1 drivers
v0x154033350_0 .net "result_cols", 7 0, L_0x15406f750;  alias, 1 drivers
v0x1540333e0_0 .net "shift", 3 0, L_0x15406f840;  alias, 1 drivers
v0x154033570_0 .net "soft_reset", 0 0, L_0x15406f1b0;  alias, 1 drivers
v0x154033600_0 .net "start", 0 0, L_0x15406f110;  alias, 1 drivers
v0x1540336a0_0 .net "stride", 7 0, L_0x15406f6b0;  alias, 1 drivers
v0x154033750_0 .net "wr_en", 0 0, L_0x15406df10;  alias, 1 drivers
L_0x15406ee90 .part v0x154031ee0_0, 2, 30;
L_0x15406ef70 .concat [ 1 1 30 0], v0x154036e40_0, v0x15403bfd0_0, L_0x15406ee90;
L_0x15406f110 .part v0x154031ee0_0, 2, 1;
L_0x15406f1b0 .part v0x154031ee0_0, 3, 1;
L_0x15406f2d0 .part v0x154031f70_0, 0, 3;
L_0x15406f3f0 .part v0x154031f70_0, 8, 8;
L_0x15406f590 .part v0x154031f70_0, 16, 3;
L_0x15406f6b0 .part v0x154031f70_0, 24, 8;
L_0x15406f750 .part v0x154032000_0, 0, 8;
L_0x15406f840 .part v0x154032000_0, 8, 4;
L_0x15406f960 .part v0x154032000_0, 16, 1;
L_0x15406fae0 .part v0x154032000_0, 17, 1;
L_0x15406fb80 .part v0x154032000_0, 18, 3;
S_0x154031880 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x154031390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x154031a50 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x154031d80_0 .net "addr", 1 0, L_0x15406fd10;  alias, 1 drivers
v0x154031e40_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x154031ee0_0 .var "ctrl0", 31 0;
v0x154031f70_0 .var "ctrl1", 31 0;
v0x154032000_0 .var "ctrl2", 31 0;
v0x1540320d0_0 .var "ctrl3", 31 0;
v0x154032170_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154032210_0 .var "data_out", 31 0;
v0x1540322c0_0 .net "reset", 0 0, L_0x15406d330;  alias, 1 drivers
v0x1540323d0_0 .net "status0", 31 0, L_0x15406ef70;  1 drivers
v0x154032470_0 .net "status1", 31 0, v0x154031f70_0;  alias, 1 drivers
v0x154032530_0 .net "status2", 31 0, v0x154032000_0;  alias, 1 drivers
v0x1540325c0_0 .net "status3", 31 0, v0x1540320d0_0;  alias, 1 drivers
v0x154032650_0 .net "wr_en", 0 0, L_0x15406df10;  alias, 1 drivers
E_0x154031cb0/0 .event anyedge, v0x154031d80_0, v0x1540323d0_0, v0x154031f70_0, v0x154032000_0;
E_0x154031cb0/1 .event anyedge, v0x1540320d0_0;
E_0x154031cb0 .event/or E_0x154031cb0/0, E_0x154031cb0/1;
E_0x154031d30 .event posedge, v0x154031e40_0;
S_0x154033940 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x154030a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154031610 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154031650 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x154033d20_0 .net "adr_r", 7 0, v0x154037350_0;  alias, 1 drivers
v0x154033dd0_0 .net "adr_w", 7 0, L_0x154070cd0;  1 drivers
v0x154033e70_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x154033f00_0 .net "dat_i", 23 0, L_0x154070a30;  1 drivers
v0x154033f90_0 .var "dat_o", 23 0;
v0x154034060_0 .var "dat_o2", 23 0;
v0x154034110 .array "r", 255 0, 23 0;
v0x1540341b0_0 .net "we", 0 0, L_0x15406e3f0;  alias, 1 drivers
S_0x154034300 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x154030a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x1540344c0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154034500 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x154034730_0 .net "adr_r", 7 0, L_0x154071040;  1 drivers
v0x1540347e0_0 .net "adr_w", 7 0, L_0x154070fa0;  1 drivers
v0x154034880_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x154034910_0 .net "dat_i", 23 0, L_0x154070e30;  1 drivers
v0x1540349a0_0 .var "dat_o", 23 0;
v0x154034a50_0 .var "dat_o2", 23 0;
v0x154034b00 .array "r", 255 0, 23 0;
v0x154034ba0_0 .net "we", 0 0, L_0x15406e950;  alias, 1 drivers
S_0x154034cf0 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x154030a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x154034eb0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x154034ef0 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x154034f30 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x154034f70 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x154034fb0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x154034ff0 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x154035030 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x154035070 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x1540350b0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x15403d420_0 .net "accum_ovrflow", 0 0, v0x15403bfd0_0;  alias, 1 drivers
v0x15403d500_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x15403d590_0 .net "clr_col_cnt", 0 0, v0x1540367d0_0;  1 drivers
v0x15403d620_0 .net "clr_k_col_cnt", 0 0, v0x1540369a0_0;  1 drivers
v0x15403d6b0_0 .net "cols", 7 0, L_0x15406f3f0;  alias, 1 drivers
v0x15403d780_0 .net "done", 0 0, v0x154036e40_0;  alias, 1 drivers
v0x15403d850_0 .net "en_max_pool", 0 0, L_0x15406fae0;  alias, 1 drivers
v0x15403d8e0_0 .net "img_addr", 7 0, v0x154037350_0;  alias, 1 drivers
v0x15403d9b0_0 .net "img_data", 23 0, v0x154034060_0;  alias, 1 drivers
v0x15403dac0_0 .net "kern_addr", 5 0, v0x154037530_0;  alias, 1 drivers
v0x15403db50_0 .net "kern_addr_mode", 0 0, L_0x15406f960;  alias, 1 drivers
v0x15403dc20_0 .net "kern_cols", 2 0, L_0x15406f2d0;  alias, 1 drivers
v0x15403dcf0_0 .net "kern_data", 23 0, v0x154034a50_0;  alias, 1 drivers
v0x15403ddc0_0 .net "kerns", 2 0, L_0x15406f590;  alias, 1 drivers
v0x15403de90_0 .net "mask", 2 0, L_0x15406fb80;  alias, 1 drivers
v0x15403df20_0 .net "reset", 0 0, L_0x154070490;  1 drivers
v0x15403dfb0_0 .net "result_addr", 7 0, v0x1540378f0_0;  alias, 1 drivers
v0x15403e140_0 .net "result_cols", 7 0, L_0x154070990;  1 drivers
v0x15403e1d0_0 .net "result_data", 19 0, v0x154038c80_0;  alias, 1 drivers
v0x15403e260_0 .net "result_valid", 0 0, v0x1540391f0_0;  alias, 1 drivers
v0x15403e2f0_0 .net "shift", 3 0, L_0x15406f840;  alias, 1 drivers
v0x15403e380_0 .net "start", 0 0, L_0x15406f110;  alias, 1 drivers
v0x15403e490_0 .net "stride", 7 0, L_0x1540707b0;  1 drivers
S_0x154035720 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x154034cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x1540358f0 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x154035930 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x154035970 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1540359b0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x1540359f0 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x154036730_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x1540367d0_0 .var "clr_col_cnt", 0 0;
v0x154036870_0 .var "clr_img_addr", 0 0;
v0x154036900_0 .var "clr_img_st", 0 0;
v0x1540369a0_0 .var "clr_k_col_cnt", 0 0;
v0x154036a80_0 .var "clr_kerns_cnt", 0 0;
v0x154036b10_0 .net "clr_kerns_cnt_d", 7 0, v0x154036510_0;  1 drivers
v0x154036bc0_0 .var "clr_result_addr", 0 0;
v0x154036c50_0 .var "col_cnt", 7 0;
v0x154036d80_0 .net "cols", 7 0, L_0x15406f3f0;  alias, 1 drivers
v0x154036e40_0 .var "done", 0 0;
v0x154036ed0_0 .var "en_col_cnt", 0 0;
v0x154036f60_0 .var "en_img_addr", 0 0;
v0x154036ff0_0 .var "en_img_st", 0 0;
v0x154037080_0 .var "en_k_col_cnt", 0 0;
v0x154037110_0 .var "en_kerns_cnt", 0 0;
v0x1540371b0_0 .net "en_result_addr", 0 0, v0x1540391f0_0;  alias, 1 drivers
v0x154037350_0 .var "img_addr", 7 0;
v0x154037410_0 .var "img_st", 7 0;
v0x1540374a0_0 .var "k_col_cnt", 2 0;
v0x154037530_0 .var "kern_addr", 5 0;
v0x1540375c0_0 .net "kern_addr_mode", 0 0, L_0x15406f960;  alias, 1 drivers
v0x154037650_0 .net "kern_cols", 2 0, L_0x15406f2d0;  alias, 1 drivers
v0x154037700_0 .net "kerns", 2 0, L_0x15406f590;  alias, 1 drivers
v0x1540377b0_0 .var "kerns_cnt", 2 0;
v0x154037840_0 .net "reset", 0 0, L_0x154070490;  alias, 1 drivers
v0x1540378f0_0 .var "result_addr", 7 0;
v0x154037990_0 .net "result_cols", 7 0, L_0x154070990;  alias, 1 drivers
v0x154037a40_0 .net "start", 0 0, L_0x15406f110;  alias, 1 drivers
v0x154037af0_0 .var "start_d", 0 0;
v0x154037b80_0 .var "start_pedge", 0 0;
v0x154037c20_0 .net "stride", 7 0, L_0x1540707b0;  alias, 1 drivers
E_0x154035d90 .event anyedge, v0x1540378f0_0, v0x154037990_0, v0x1540371b0_0;
E_0x154035e00 .event anyedge, v0x154033600_0, v0x154037af0_0;
E_0x154035e50 .event anyedge, v0x154032ee0_0, v0x1540377b0_0, v0x1540374a0_0;
E_0x154035ed0 .event anyedge, v0x154033600_0;
E_0x154035f10 .event anyedge, v0x1540369a0_0;
E_0x154035f90 .event anyedge, v0x1540367d0_0;
E_0x154035fe0 .event anyedge, v0x1540377b0_0, v0x154033000_0, v0x154037110_0;
E_0x154036060 .event anyedge, v0x154036c50_0, v0x154032ab0_0, v0x154036ed0_0;
E_0x1540360c0 .event anyedge, v0x1540374a0_0, v0x154032f70_0, v0x154033600_0;
S_0x154036150 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x154035720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x154036020 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x154036470_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x154036510_0 .var "par_out", 7 0;
v0x1540365b0_0 .net "reset", 0 0, L_0x154070490;  alias, 1 drivers
v0x154036640_0 .net "ser_in", 0 0, v0x154036a80_0;  1 drivers
S_0x154037e50 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x154034cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x154038020 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x154038060 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x1540380a0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x1540380e0 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x154038120 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x154038160 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x1540381a0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x154070310 .functor OR 1, L_0x154070490, L_0x154070270, C4<0>, C4<0>;
L_0x154070420 .functor AND 1, v0x15403c430_0, L_0x154070380, C4<1>, C4<1>;
v0x15403be70_0 .net *"_ivl_13", 0 0, L_0x154070270;  1 drivers
v0x15403bf30_0 .net *"_ivl_17", 0 0, L_0x154070380;  1 drivers
v0x15403bfd0_0 .var "accum_ovrflow", 0 0;
v0x15403c0a0_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x15403c130_0 .net "clr_col_cnt", 0 0, v0x1540367d0_0;  alias, 1 drivers
v0x15403c240_0 .net "clr_col_cnt_d", 7 0, v0x15403a980_0;  1 drivers
v0x15403c2d0_0 .net "clr_k_col_cnt", 0 0, v0x1540369a0_0;  alias, 1 drivers
v0x15403c3a0_0 .net "clr_k_col_cnt_d", 2 0, v0x15403b050_0;  1 drivers
v0x15403c430_0 .var "clr_mult_accum", 0 0;
v0x15403c540_0 .net "en_max_pool", 0 0, L_0x15406fae0;  alias, 1 drivers
v0x15403c5d0_0 .net "img_data", 23 0, v0x154034060_0;  alias, 1 drivers
v0x15403c660_0 .net "kern_data", 23 0, v0x154034a50_0;  alias, 1 drivers
v0x15403c6f0_0 .net "mask", 2 0, L_0x15406fb80;  alias, 1 drivers
v0x15403c7a0_0 .var "mult_accum", 19 0;
v0x15403c850_0 .var "mult_accum_mux", 20 0;
v0x15403c8e0_0 .var "mult_accum_r", 20 0;
v0x15403c990_0 .net "mult_out0", 15 0, v0x154039870_0;  1 drivers
v0x15403cb50_0 .var "mult_out0_r", 15 0;
v0x15403cbe0_0 .net "mult_out1", 15 0, v0x154039eb0_0;  1 drivers
v0x15403cc70_0 .var "mult_out1_r", 15 0;
v0x15403cd00_0 .net "mult_out2", 15 0, v0x15403a4e0_0;  1 drivers
v0x15403cd90_0 .var "mult_out2_r", 15 0;
v0x15403ce30_0 .net "reset", 0 0, L_0x154070490;  alias, 1 drivers
v0x15403cec0_0 .net "result_data", 19 0, v0x154038c80_0;  alias, 1 drivers
v0x15403cf80_0 .net "result_valid", 0 0, v0x1540391f0_0;  alias, 1 drivers
v0x15403d050_0 .net "shift", 3 0, L_0x15406f840;  alias, 1 drivers
v0x15403d120_0 .net "shift_out", 19 0, v0x15403bd30_0;  1 drivers
v0x15403d1f0_0 .net "start", 0 0, L_0x15406f110;  alias, 1 drivers
v0x15403d280_0 .net "start_d", 15 0, v0x15403b580_0;  1 drivers
E_0x154038630 .event anyedge, v0x15403b050_0, v0x15403b580_0;
E_0x154038680 .event anyedge, v0x15403c8e0_0;
E_0x1540386d0 .event anyedge, v0x15403c430_0, v0x15403c8e0_0;
L_0x15406fdb0 .part v0x154034060_0, 0, 8;
L_0x15406fed0 .part v0x154034a50_0, 0, 8;
L_0x15406fff0 .part v0x154034060_0, 8, 8;
L_0x154070090 .part v0x154034a50_0, 8, 8;
L_0x154070130 .part v0x154034060_0, 16, 8;
L_0x1540701d0 .part v0x154034a50_0, 16, 8;
L_0x154070270 .part v0x15403a980_0, 3, 1;
L_0x154070380 .part v0x15403b580_0, 2, 1;
S_0x154038730 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x1540388a0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x154038b40_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x154038be0_0 .net "data_in", 19 0, v0x15403bd30_0;  alias, 1 drivers
v0x154038c80_0 .var "data_out", 19 0;
v0x154038d10_0 .var "data_r", 19 0;
v0x154038da0_0 .net "en_maxpool", 0 0, L_0x15406fae0;  alias, 1 drivers
v0x154038e70_0 .var "max_pool_out", 19 0;
v0x154038f00_0 .var "max_pool_valid", 0 0;
v0x154038f90_0 .net "reset", 0 0, L_0x154070310;  1 drivers
v0x154039030_0 .var "toggle", 0 0;
v0x154039150_0 .net "valid_in", 0 0, L_0x154070420;  1 drivers
v0x1540391f0_0 .var "valid_out", 0 0;
E_0x154038a90 .event anyedge, v0x154039030_0, v0x154039150_0;
E_0x154038af0 .event anyedge, v0x154038d10_0, v0x154038be0_0;
S_0x154039300 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x1540394d0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x154039510 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x154039710_0 .net "a", 7 0, L_0x15406fdb0;  1 drivers
v0x1540397d0_0 .net "b", 7 0, L_0x15406fed0;  1 drivers
v0x154039870_0 .var "out", 15 0;
E_0x1540396c0 .event anyedge, v0x154039710_0, v0x1540397d0_0;
S_0x154039910 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x154039ad0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x154039b10 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x154039d50_0 .net "a", 7 0, L_0x15406fff0;  1 drivers
v0x154039e10_0 .net "b", 7 0, L_0x154070090;  1 drivers
v0x154039eb0_0 .var "out", 15 0;
E_0x154039d00 .event anyedge, v0x154039d50_0, v0x154039e10_0;
S_0x154039f50 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15403a110 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x15403a150 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x15403a380_0 .net "a", 7 0, L_0x154070130;  1 drivers
v0x15403a440_0 .net "b", 7 0, L_0x1540701d0;  1 drivers
v0x15403a4e0_0 .var "out", 15 0;
E_0x15403a320 .event anyedge, v0x15403a380_0, v0x15403a440_0;
S_0x15403a580 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15403a780 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x15403a8e0_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x15403a980_0 .var "par_out", 7 0;
v0x15403aa20_0 .net "reset", 0 0, L_0x154070490;  alias, 1 drivers
v0x15403aab0_0 .net "ser_in", 0 0, v0x1540367d0_0;  alias, 1 drivers
S_0x15403ab70 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x15403ad30 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x15403aeb0_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x15403b050_0 .var "par_out", 2 0;
v0x15403b0e0_0 .net "reset", 0 0, L_0x154070490;  alias, 1 drivers
v0x15403b170_0 .net "ser_in", 0 0, v0x1540369a0_0;  alias, 1 drivers
S_0x15403b200 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x15403b370 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x15403b4f0_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x15403b580_0 .var "par_out", 15 0;
v0x15403b620_0 .net "reset", 0 0, L_0x154070490;  alias, 1 drivers
v0x15403b730_0 .net "ser_in", 0 0, L_0x15406f110;  alias, 1 drivers
S_0x15403b7c0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x154037e50;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x15403b980 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x15403b9c0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x15403ba00 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x15403bc70_0 .net "in", 19 0, v0x15403c7a0_0;  1 drivers
v0x15403bd30_0 .var "out", 19 0;
v0x15403bdd0_0 .net "shift", 3 0, L_0x15406f840;  alias, 1 drivers
E_0x15403bc10 .event anyedge, v0x1540333e0_0, v0x15403bc70_0;
S_0x15403e650 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x154030a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154035470 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1540354b0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x15403ea40_0 .net "adr_r", 7 0, L_0x154071360;  1 drivers
v0x15403eaf0_0 .net "adr_w", 7 0, v0x1540378f0_0;  alias, 1 drivers
v0x15403eb90_0 .net "clk", 0 0, L_0x15406d2c0;  alias, 1 drivers
v0x15403ec20_0 .net "dat_i", 19 0, v0x154038c80_0;  alias, 1 drivers
v0x15403ecb0_0 .var "dat_o", 19 0;
v0x15403ed60_0 .var "dat_o2", 19 0;
v0x15403ee10 .array "r", 255 0, 19 0;
v0x15403eeb0_0 .net "we", 0 0, L_0x1540711c0;  1 drivers
S_0x154042630 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 119, 4 6 0, S_0x15401e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x1540427a0 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x1540427e0 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x154042820 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x154042860 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x1540428a0 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110010>;
P_0x1540428e0 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x154042920 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x154042960 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x1540429a0 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x1540429e0 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x1540714f0 .functor BUFZ 1, v0x1540687c0_0, C4<0>, C4<0>, C4<0>;
L_0x1540710e0 .functor BUFZ 1, v0x154068850_0, C4<0>, C4<0>, C4<0>;
L_0x154071940 .functor AND 1, L_0x1540718a0, v0x154068a20_0, C4<1>, C4<1>;
L_0x1540666c0 .functor AND 1, L_0x154071940, v0x154068c60_0, C4<1>, C4<1>;
L_0x154071c70 .functor BUFZ 32, v0x154053190_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1540720b0 .functor AND 1, L_0x154071f90, L_0x1540666c0, C4<1>, C4<1>;
L_0x1540721a0 .functor AND 1, L_0x1540720b0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x1540725e0 .functor AND 1, L_0x154072470, L_0x1540666c0, C4<1>, C4<1>;
L_0x1540726a0 .functor AND 1, L_0x1540725e0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x154072bb0 .functor AND 1, L_0x15406dc40, L_0x1540666c0, C4<1>, C4<1>;
L_0x154072d40 .functor AND 1, L_0x154072bb0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x154072fb0 .functor AND 1, L_0x1540730c0, L_0x1540666c0, C4<1>, C4<1>;
L_0x1540732d0 .functor AND 1, L_0x154072fb0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x154074960 .functor OR 1, L_0x1540710e0, L_0x154073680, C4<0>, C4<0>;
L_0x154075280 .functor NOT 1, v0x1540489e0_0, C4<0>, C4<0>, C4<0>;
L_0x154075570 .functor AND 1, v0x15404ad90_0, L_0x154075280, C4<1>, C4<1>;
L_0x1480407a8 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0x154050ba0_0 .net/2u *"_ivl_10", 32 0, L_0x1480407a8;  1 drivers
v0x154050c40_0 .net *"_ivl_105", 13 0, L_0x154074f90;  1 drivers
L_0x148040ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154050ce0_0 .net *"_ivl_111", 1 0, L_0x148040ac0;  1 drivers
v0x154050d70_0 .net *"_ivl_113", 0 0, L_0x154075280;  1 drivers
v0x154050e20_0 .net *"_ivl_118", 13 0, L_0x154075670;  1 drivers
v0x154050f10_0 .net *"_ivl_12", 0 0, L_0x1540718a0;  1 drivers
v0x154050fb0_0 .net *"_ivl_14", 0 0, L_0x154071940;  1 drivers
v0x154051060_0 .net *"_ivl_23", 1 0, L_0x154071d40;  1 drivers
v0x154051110_0 .net *"_ivl_24", 31 0, L_0x154071e00;  1 drivers
L_0x1480407f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154051220_0 .net *"_ivl_27", 29 0, L_0x1480407f0;  1 drivers
L_0x148040838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1540512d0_0 .net/2u *"_ivl_28", 31 0, L_0x148040838;  1 drivers
v0x154051380_0 .net *"_ivl_30", 0 0, L_0x154071f90;  1 drivers
v0x154051420_0 .net *"_ivl_32", 0 0, L_0x1540720b0;  1 drivers
v0x1540514d0_0 .net *"_ivl_37", 2 0, L_0x154072250;  1 drivers
v0x154051580_0 .net *"_ivl_38", 31 0, L_0x154072330;  1 drivers
L_0x148040880 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154051630_0 .net *"_ivl_41", 28 0, L_0x148040880;  1 drivers
L_0x1480408c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1540516e0_0 .net/2u *"_ivl_42", 31 0, L_0x1480408c8;  1 drivers
v0x154051870_0 .net *"_ivl_44", 0 0, L_0x154072470;  1 drivers
v0x154051900_0 .net *"_ivl_46", 0 0, L_0x1540725e0;  1 drivers
v0x1540519a0_0 .net *"_ivl_5", 7 0, L_0x154071760;  1 drivers
v0x154051a50_0 .net *"_ivl_51", 1 0, L_0x154072750;  1 drivers
v0x154051b00_0 .net *"_ivl_52", 31 0, L_0x1540727f0;  1 drivers
L_0x148040910 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154051bb0_0 .net *"_ivl_55", 29 0, L_0x148040910;  1 drivers
L_0x148040958 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x154051c60_0 .net/2u *"_ivl_56", 31 0, L_0x148040958;  1 drivers
v0x154051d10_0 .net *"_ivl_58", 0 0, L_0x15406dc40;  1 drivers
v0x154051db0_0 .net *"_ivl_6", 32 0, L_0x154071800;  1 drivers
v0x154051e60_0 .net *"_ivl_60", 0 0, L_0x154072bb0;  1 drivers
v0x154051f10_0 .net *"_ivl_65", 1 0, L_0x15406a7c0;  1 drivers
v0x154051fc0_0 .net *"_ivl_66", 31 0, L_0x154073020;  1 drivers
L_0x1480409a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154052070_0 .net *"_ivl_69", 29 0, L_0x1480409a0;  1 drivers
L_0x1480409e8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x154052120_0 .net/2u *"_ivl_70", 31 0, L_0x1480409e8;  1 drivers
v0x1540521d0_0 .net *"_ivl_72", 0 0, L_0x1540730c0;  1 drivers
v0x154052270_0 .net *"_ivl_74", 0 0, L_0x154072fb0;  1 drivers
v0x154051790_0 .net *"_ivl_83", 5 0, L_0x154074b50;  1 drivers
L_0x148040a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154052500_0 .net *"_ivl_87", 1 0, L_0x148040a30;  1 drivers
L_0x148040760 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154052590_0 .net *"_ivl_9", 24 0, L_0x148040760;  1 drivers
v0x154052630_0 .net *"_ivl_90", 5 0, L_0x154074cd0;  1 drivers
L_0x148040a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1540526e0_0 .net *"_ivl_94", 1 0, L_0x148040a78;  1 drivers
v0x154052790_0 .net *"_ivl_99", 13 0, L_0x154074d70;  1 drivers
v0x154052840_0 .net "accum_ovrflow", 0 0, v0x15404db70_0;  1 drivers
v0x1540528d0_0 .net "clk", 0 0, L_0x1540714f0;  1 drivers
v0x154052960_0 .net "cols", 7 0, L_0x1540738c0;  1 drivers
v0x154052a00_0 .net "data_out_regs", 31 0, v0x154043df0_0;  1 drivers
v0x154052ae0_0 .net "data_out_result", 19 0, v0x154050900_0;  1 drivers
v0x154052b70_0 .net "done", 0 0, v0x1540489e0_0;  1 drivers
v0x154052c00_0 .net "en_max_pool", 0 0, L_0x154073fb0;  1 drivers
v0x154052d10_0 .net "img_addr", 7 0, v0x154048ef0_0;  1 drivers
v0x154052da0_0 .net "img_data", 23 0, v0x154045c00_0;  1 drivers
v0x154052e30_0 .net "kern_addr", 5 0, v0x1540490d0_0;  1 drivers
v0x154052ec0_0 .net "kern_addr_mode", 0 0, L_0x154073e30;  1 drivers
v0x154052f50_0 .net "kern_cols", 2 0, L_0x1540737a0;  1 drivers
v0x154052fe0_0 .net "kern_data", 23 0, v0x1540465f0_0;  1 drivers
v0x154053070_0 .net "kerns", 2 0, L_0x154073a60;  1 drivers
v0x154053100_0 .net "mask", 2 0, L_0x154074050;  1 drivers
v0x154053190_0 .var "rdata", 31 0;
v0x154053230_0 .var "ready", 0 0;
v0x1540532d0_0 .net "reset", 0 0, L_0x1540710e0;  1 drivers
v0x1540533a0_0 .net "result_addr", 7 0, v0x154049490_0;  1 drivers
v0x154053430_0 .net "result_cols", 7 0, L_0x154073c20;  1 drivers
v0x1540534c0_0 .net "result_data", 19 0, v0x15404a820_0;  1 drivers
v0x1540535d0_0 .net "result_valid", 0 0, v0x15404ad90_0;  1 drivers
v0x1540536e0_0 .net "shift", 3 0, L_0x154073d10;  1 drivers
v0x1540537f0_0 .net "soft_reset", 0 0, L_0x154073680;  1 drivers
v0x154053880_0 .net "start", 0 0, L_0x1540735e0;  1 drivers
v0x154053910_0 .net "stride", 7 0, L_0x154073b80;  1 drivers
v0x154052300_0 .net "valid", 0 0, L_0x1540666c0;  1 drivers
v0x154052390_0 .net "wb_clk_i", 0 0, v0x1540687c0_0;  alias, 1 drivers
v0x154052420_0 .net "wb_rst_i", 0 0, v0x154068850_0;  alias, 1 drivers
v0x1540539a0_0 .net "wbs_ack_o", 0 0, v0x154053230_0;  alias, 1 drivers
v0x154053a30_0 .net "wbs_adr_i", 31 0, v0x154068990_0;  alias, 1 drivers
v0x154053b00_0 .net "wbs_cyc_i", 0 0, v0x154068a20_0;  alias, 1 drivers
v0x154053bd0_0 .net "wbs_dat_i", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154053d60_0 .net "wbs_dat_o", 31 0, L_0x154071c70;  alias, 1 drivers
v0x154053df0_0 .net "wbs_sel_i", 3 0, v0x154068bd0_0;  alias, 1 drivers
v0x154053e80_0 .net "wbs_stb_i", 0 0, v0x154068c60_0;  alias, 1 drivers
v0x154053f10_0 .net "wbs_we_i", 0 0, v0x154068cf0_0;  alias, 1 drivers
v0x154053fa0_0 .net "we_img_ram", 0 0, L_0x1540726a0;  1 drivers
v0x154054030_0 .net "we_kern_ram", 0 0, L_0x154072d40;  1 drivers
v0x1540540c0_0 .net "we_regs", 0 0, L_0x1540721a0;  1 drivers
v0x154054190_0 .net "we_res_ram", 0 0, L_0x1540732d0;  1 drivers
L_0x154071760 .part v0x154068990_0, 24, 8;
L_0x154071800 .concat [ 8 25 0 0], L_0x154071760, L_0x148040760;
L_0x1540718a0 .cmp/eq 33, L_0x154071800, L_0x1480407a8;
L_0x154071d40 .part v0x154068990_0, 16, 2;
L_0x154071e00 .concat [ 2 30 0 0], L_0x154071d40, L_0x1480407f0;
L_0x154071f90 .cmp/eq 32, L_0x154071e00, L_0x148040838;
L_0x154072250 .part v0x154068990_0, 16, 3;
L_0x154072330 .concat [ 3 29 0 0], L_0x154072250, L_0x148040880;
L_0x154072470 .cmp/eq 32, L_0x154072330, L_0x1480408c8;
L_0x154072750 .part v0x154068990_0, 16, 2;
L_0x1540727f0 .concat [ 2 30 0 0], L_0x154072750, L_0x148040910;
L_0x15406dc40 .cmp/eq 32, L_0x1540727f0, L_0x148040958;
L_0x15406a7c0 .part v0x154068990_0, 16, 2;
L_0x154073020 .concat [ 2 30 0 0], L_0x15406a7c0, L_0x1480409a0;
L_0x1540730c0 .cmp/eq 32, L_0x154073020, L_0x1480409e8;
L_0x1540741e0 .part v0x154068990_0, 2, 2;
L_0x154074b50 .part L_0x154073b80, 0, 6;
L_0x154074bf0 .concat [ 6 2 0 0], L_0x154074b50, L_0x148040a30;
L_0x154074cd0 .part L_0x154073c20, 0, 6;
L_0x154074e10 .concat [ 6 2 0 0], L_0x154074cd0, L_0x148040a78;
L_0x154074ef0 .part v0x154068ab0_0, 0, 24;
L_0x154074d70 .part v0x154068990_0, 2, 14;
L_0x154075040 .part L_0x154074d70, 0, 8;
L_0x1540751e0 .part v0x154068ab0_0, 0, 24;
L_0x154074f90 .part v0x154068990_0, 2, 14;
L_0x154075350 .part L_0x154074f90, 0, 8;
L_0x1540753f0 .concat [ 6 2 0 0], v0x1540490d0_0, L_0x148040ac0;
L_0x154075670 .part v0x154068990_0, 2, 14;
L_0x15406d990 .part L_0x154075670, 0, 8;
S_0x154042f60 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x154042630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x154043120 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x154044410_0 .net *"_ivl_6", 29 0, L_0x154073360;  1 drivers
v0x1540444d0_0 .net "accum_ovrflow", 0 0, v0x15404db70_0;  alias, 1 drivers
v0x154044570_0 .net "addr", 1 0, L_0x1540741e0;  1 drivers
v0x154044600_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x154044690_0 .net "cols", 7 0, L_0x1540738c0;  alias, 1 drivers
v0x154044760_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x1540447f0_0 .net "data_out", 31 0, v0x154043df0_0;  alias, 1 drivers
v0x154044890_0 .net "done", 0 0, v0x1540489e0_0;  alias, 1 drivers
v0x154044920_0 .net "en_max_pool", 0 0, L_0x154073fb0;  alias, 1 drivers
v0x154044a40_0 .net "kern_addr_mode", 0 0, L_0x154073e30;  alias, 1 drivers
v0x154044ae0_0 .net "kern_cols", 2 0, L_0x1540737a0;  alias, 1 drivers
v0x154044b90_0 .net "kerns", 2 0, L_0x154073a60;  alias, 1 drivers
v0x154044c40_0 .net "mask", 2 0, L_0x154074050;  alias, 1 drivers
v0x154044cf0 .array "regs", 4 0;
v0x154044cf0_0 .net v0x154044cf0 0, 31 0, v0x154043ac0_0; 1 drivers
v0x154044cf0_1 .net v0x154044cf0 1, 31 0, v0x154043b50_0; 1 drivers
v0x154044cf0_2 .net v0x154044cf0 2, 31 0, v0x154043be0_0; 1 drivers
v0x154044cf0_3 .net v0x154044cf0 3, 31 0, v0x154043cb0_0; 1 drivers
o0x14800f750 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x154044cf0_4 .net v0x154044cf0 4, 31 0, o0x14800f750; 0 drivers
v0x154044e60_0 .net "reset", 0 0, L_0x1540710e0;  alias, 1 drivers
v0x154044ef0_0 .net "result_cols", 7 0, L_0x154073c20;  alias, 1 drivers
v0x154044f80_0 .net "shift", 3 0, L_0x154073d10;  alias, 1 drivers
v0x154045110_0 .net "soft_reset", 0 0, L_0x154073680;  alias, 1 drivers
v0x1540451a0_0 .net "start", 0 0, L_0x1540735e0;  alias, 1 drivers
v0x154045240_0 .net "stride", 7 0, L_0x154073b80;  alias, 1 drivers
v0x1540452f0_0 .net "wr_en", 0 0, L_0x1540721a0;  alias, 1 drivers
L_0x154073360 .part v0x154043ac0_0, 2, 30;
L_0x154073440 .concat [ 1 1 30 0], v0x1540489e0_0, v0x15404db70_0, L_0x154073360;
L_0x1540735e0 .part v0x154043ac0_0, 2, 1;
L_0x154073680 .part v0x154043ac0_0, 3, 1;
L_0x1540737a0 .part v0x154043b50_0, 0, 3;
L_0x1540738c0 .part v0x154043b50_0, 8, 8;
L_0x154073a60 .part v0x154043b50_0, 16, 3;
L_0x154073b80 .part v0x154043b50_0, 24, 8;
L_0x154073c20 .part v0x154043be0_0, 0, 8;
L_0x154073d10 .part v0x154043be0_0, 8, 4;
L_0x154073e30 .part v0x154043be0_0, 16, 1;
L_0x154073fb0 .part v0x154043be0_0, 17, 1;
L_0x154074050 .part v0x154043be0_0, 18, 3;
S_0x154043490 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x154042f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x154043650 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x154043960_0 .net "addr", 1 0, L_0x1540741e0;  alias, 1 drivers
v0x154043a20_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x154043ac0_0 .var "ctrl0", 31 0;
v0x154043b50_0 .var "ctrl1", 31 0;
v0x154043be0_0 .var "ctrl2", 31 0;
v0x154043cb0_0 .var "ctrl3", 31 0;
v0x154043d50_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154043df0_0 .var "data_out", 31 0;
v0x154043ea0_0 .net "reset", 0 0, L_0x1540710e0;  alias, 1 drivers
v0x154043fb0_0 .net "status0", 31 0, L_0x154073440;  1 drivers
v0x154044050_0 .net "status1", 31 0, v0x154043b50_0;  alias, 1 drivers
v0x154044110_0 .net "status2", 31 0, v0x154043be0_0;  alias, 1 drivers
v0x1540441a0_0 .net "status3", 31 0, v0x154043cb0_0;  alias, 1 drivers
v0x154044230_0 .net "wr_en", 0 0, L_0x1540721a0;  alias, 1 drivers
E_0x154043890/0 .event anyedge, v0x154043960_0, v0x154043fb0_0, v0x154043b50_0, v0x154043be0_0;
E_0x154043890/1 .event anyedge, v0x154043cb0_0;
E_0x154043890 .event/or E_0x154043890/0, E_0x154043890/1;
E_0x154043910 .event posedge, v0x154043a20_0;
S_0x1540454e0 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x154042630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154043220 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154043260 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1540458c0_0 .net "adr_r", 7 0, v0x154048ef0_0;  alias, 1 drivers
v0x154045970_0 .net "adr_w", 7 0, L_0x154075040;  1 drivers
v0x154045a10_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x154045aa0_0 .net "dat_i", 23 0, L_0x154074ef0;  1 drivers
v0x154045b30_0 .var "dat_o", 23 0;
v0x154045c00_0 .var "dat_o2", 23 0;
v0x154045cb0 .array "r", 255 0, 23 0;
v0x154045d50_0 .net "we", 0 0, L_0x1540726a0;  alias, 1 drivers
S_0x154045ea0 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x154042630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154046060 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x1540460a0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x1540462d0_0 .net "adr_r", 7 0, L_0x1540753f0;  1 drivers
v0x154046380_0 .net "adr_w", 7 0, L_0x154075350;  1 drivers
v0x154046420_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x1540464b0_0 .net "dat_i", 23 0, L_0x1540751e0;  1 drivers
v0x154046540_0 .var "dat_o", 23 0;
v0x1540465f0_0 .var "dat_o2", 23 0;
v0x1540466a0 .array "r", 255 0, 23 0;
v0x154046740_0 .net "we", 0 0, L_0x154072d40;  alias, 1 drivers
S_0x154046890 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x154042630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x154046a50 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x154046a90 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x154046ad0 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x154046b10 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x154046b50 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x154046b90 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x154046bd0 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x154046c10 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x154046c50 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x15404efc0_0 .net "accum_ovrflow", 0 0, v0x15404db70_0;  alias, 1 drivers
v0x15404f0a0_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x15404f130_0 .net "clr_col_cnt", 0 0, v0x154048370_0;  1 drivers
v0x15404f1c0_0 .net "clr_k_col_cnt", 0 0, v0x154048540_0;  1 drivers
v0x15404f250_0 .net "cols", 7 0, L_0x1540738c0;  alias, 1 drivers
v0x15404f320_0 .net "done", 0 0, v0x1540489e0_0;  alias, 1 drivers
v0x15404f3f0_0 .net "en_max_pool", 0 0, L_0x154073fb0;  alias, 1 drivers
v0x15404f480_0 .net "img_addr", 7 0, v0x154048ef0_0;  alias, 1 drivers
v0x15404f550_0 .net "img_data", 23 0, v0x154045c00_0;  alias, 1 drivers
v0x15404f660_0 .net "kern_addr", 5 0, v0x1540490d0_0;  alias, 1 drivers
v0x15404f6f0_0 .net "kern_addr_mode", 0 0, L_0x154073e30;  alias, 1 drivers
v0x15404f7c0_0 .net "kern_cols", 2 0, L_0x1540737a0;  alias, 1 drivers
v0x15404f890_0 .net "kern_data", 23 0, v0x1540465f0_0;  alias, 1 drivers
v0x15404f960_0 .net "kerns", 2 0, L_0x154073a60;  alias, 1 drivers
v0x15404fa30_0 .net "mask", 2 0, L_0x154074050;  alias, 1 drivers
v0x15404fac0_0 .net "reset", 0 0, L_0x154074960;  1 drivers
v0x15404fb50_0 .net "result_addr", 7 0, v0x154049490_0;  alias, 1 drivers
v0x15404fce0_0 .net "result_cols", 7 0, L_0x154074e10;  1 drivers
v0x15404fd70_0 .net "result_data", 19 0, v0x15404a820_0;  alias, 1 drivers
v0x15404fe00_0 .net "result_valid", 0 0, v0x15404ad90_0;  alias, 1 drivers
v0x15404fe90_0 .net "shift", 3 0, L_0x154073d10;  alias, 1 drivers
v0x15404ff20_0 .net "start", 0 0, L_0x1540735e0;  alias, 1 drivers
v0x154050030_0 .net "stride", 7 0, L_0x154074bf0;  1 drivers
S_0x1540472c0 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x154046890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x154047490 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x1540474d0 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x154047510 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x154047550 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x154047590 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x1540482d0_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x154048370_0 .var "clr_col_cnt", 0 0;
v0x154048410_0 .var "clr_img_addr", 0 0;
v0x1540484a0_0 .var "clr_img_st", 0 0;
v0x154048540_0 .var "clr_k_col_cnt", 0 0;
v0x154048620_0 .var "clr_kerns_cnt", 0 0;
v0x1540486b0_0 .net "clr_kerns_cnt_d", 7 0, v0x1540480b0_0;  1 drivers
v0x154048760_0 .var "clr_result_addr", 0 0;
v0x1540487f0_0 .var "col_cnt", 7 0;
v0x154048920_0 .net "cols", 7 0, L_0x1540738c0;  alias, 1 drivers
v0x1540489e0_0 .var "done", 0 0;
v0x154048a70_0 .var "en_col_cnt", 0 0;
v0x154048b00_0 .var "en_img_addr", 0 0;
v0x154048b90_0 .var "en_img_st", 0 0;
v0x154048c20_0 .var "en_k_col_cnt", 0 0;
v0x154048cb0_0 .var "en_kerns_cnt", 0 0;
v0x154048d50_0 .net "en_result_addr", 0 0, v0x15404ad90_0;  alias, 1 drivers
v0x154048ef0_0 .var "img_addr", 7 0;
v0x154048fb0_0 .var "img_st", 7 0;
v0x154049040_0 .var "k_col_cnt", 2 0;
v0x1540490d0_0 .var "kern_addr", 5 0;
v0x154049160_0 .net "kern_addr_mode", 0 0, L_0x154073e30;  alias, 1 drivers
v0x1540491f0_0 .net "kern_cols", 2 0, L_0x1540737a0;  alias, 1 drivers
v0x1540492a0_0 .net "kerns", 2 0, L_0x154073a60;  alias, 1 drivers
v0x154049350_0 .var "kerns_cnt", 2 0;
v0x1540493e0_0 .net "reset", 0 0, L_0x154074960;  alias, 1 drivers
v0x154049490_0 .var "result_addr", 7 0;
v0x154049530_0 .net "result_cols", 7 0, L_0x154074e10;  alias, 1 drivers
v0x1540495e0_0 .net "start", 0 0, L_0x1540735e0;  alias, 1 drivers
v0x154049690_0 .var "start_d", 0 0;
v0x154049720_0 .var "start_pedge", 0 0;
v0x1540497c0_0 .net "stride", 7 0, L_0x154074bf0;  alias, 1 drivers
E_0x154047930 .event anyedge, v0x154049490_0, v0x154049530_0, v0x154048d50_0;
E_0x1540479a0 .event anyedge, v0x1540451a0_0, v0x154049690_0;
E_0x1540479f0 .event anyedge, v0x154044a40_0, v0x154049350_0, v0x154049040_0;
E_0x154047a70 .event anyedge, v0x1540451a0_0;
E_0x154047ab0 .event anyedge, v0x154048540_0;
E_0x154047b30 .event anyedge, v0x154048370_0;
E_0x154047b80 .event anyedge, v0x154049350_0, v0x154044b90_0, v0x154048cb0_0;
E_0x154047c00 .event anyedge, v0x1540487f0_0, v0x154044690_0, v0x154048a70_0;
E_0x154047c60 .event anyedge, v0x154049040_0, v0x154044ae0_0, v0x1540451a0_0;
S_0x154047cf0 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x1540472c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x154047bc0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x154048010_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x1540480b0_0 .var "par_out", 7 0;
v0x154048150_0 .net "reset", 0 0, L_0x154074960;  alias, 1 drivers
v0x1540481e0_0 .net "ser_in", 0 0, v0x154048620_0;  1 drivers
S_0x1540499f0 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x154046890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x154049bc0 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x154049c00 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x154049c40 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x154049c80 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x154049cc0 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x154049d00 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x154049d40 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x1540747e0 .functor OR 1, L_0x154074960, L_0x154074740, C4<0>, C4<0>;
L_0x1540748f0 .functor AND 1, v0x15404dfd0_0, L_0x154074850, C4<1>, C4<1>;
v0x15404da10_0 .net *"_ivl_13", 0 0, L_0x154074740;  1 drivers
v0x15404dad0_0 .net *"_ivl_17", 0 0, L_0x154074850;  1 drivers
v0x15404db70_0 .var "accum_ovrflow", 0 0;
v0x15404dc40_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x15404dcd0_0 .net "clr_col_cnt", 0 0, v0x154048370_0;  alias, 1 drivers
v0x15404dde0_0 .net "clr_col_cnt_d", 7 0, v0x15404c520_0;  1 drivers
v0x15404de70_0 .net "clr_k_col_cnt", 0 0, v0x154048540_0;  alias, 1 drivers
v0x15404df40_0 .net "clr_k_col_cnt_d", 2 0, v0x15404cbf0_0;  1 drivers
v0x15404dfd0_0 .var "clr_mult_accum", 0 0;
v0x15404e0e0_0 .net "en_max_pool", 0 0, L_0x154073fb0;  alias, 1 drivers
v0x15404e170_0 .net "img_data", 23 0, v0x154045c00_0;  alias, 1 drivers
v0x15404e200_0 .net "kern_data", 23 0, v0x1540465f0_0;  alias, 1 drivers
v0x15404e290_0 .net "mask", 2 0, L_0x154074050;  alias, 1 drivers
v0x15404e340_0 .var "mult_accum", 19 0;
v0x15404e3f0_0 .var "mult_accum_mux", 20 0;
v0x15404e480_0 .var "mult_accum_r", 20 0;
v0x15404e530_0 .net "mult_out0", 15 0, v0x15404b410_0;  1 drivers
v0x15404e6f0_0 .var "mult_out0_r", 15 0;
v0x15404e780_0 .net "mult_out1", 15 0, v0x15404ba50_0;  1 drivers
v0x15404e810_0 .var "mult_out1_r", 15 0;
v0x15404e8a0_0 .net "mult_out2", 15 0, v0x15404c080_0;  1 drivers
v0x15404e930_0 .var "mult_out2_r", 15 0;
v0x15404e9d0_0 .net "reset", 0 0, L_0x154074960;  alias, 1 drivers
v0x15404ea60_0 .net "result_data", 19 0, v0x15404a820_0;  alias, 1 drivers
v0x15404eb20_0 .net "result_valid", 0 0, v0x15404ad90_0;  alias, 1 drivers
v0x15404ebf0_0 .net "shift", 3 0, L_0x154073d10;  alias, 1 drivers
v0x15404ecc0_0 .net "shift_out", 19 0, v0x15404d8d0_0;  1 drivers
v0x15404ed90_0 .net "start", 0 0, L_0x1540735e0;  alias, 1 drivers
v0x15404ee20_0 .net "start_d", 15 0, v0x15404d120_0;  1 drivers
E_0x15404a1d0 .event anyedge, v0x15404cbf0_0, v0x15404d120_0;
E_0x15404a220 .event anyedge, v0x15404e480_0;
E_0x15404a270 .event anyedge, v0x15404dfd0_0, v0x15404e480_0;
L_0x154074280 .part v0x154045c00_0, 0, 8;
L_0x1540743a0 .part v0x1540465f0_0, 0, 8;
L_0x1540744c0 .part v0x154045c00_0, 8, 8;
L_0x154074560 .part v0x1540465f0_0, 8, 8;
L_0x154074600 .part v0x154045c00_0, 16, 8;
L_0x1540746a0 .part v0x1540465f0_0, 16, 8;
L_0x154074740 .part v0x15404c520_0, 3, 1;
L_0x154074850 .part v0x15404d120_0, 2, 1;
S_0x15404a2d0 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x15404a440 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x15404a6e0_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x15404a780_0 .net "data_in", 19 0, v0x15404d8d0_0;  alias, 1 drivers
v0x15404a820_0 .var "data_out", 19 0;
v0x15404a8b0_0 .var "data_r", 19 0;
v0x15404a940_0 .net "en_maxpool", 0 0, L_0x154073fb0;  alias, 1 drivers
v0x15404aa10_0 .var "max_pool_out", 19 0;
v0x15404aaa0_0 .var "max_pool_valid", 0 0;
v0x15404ab30_0 .net "reset", 0 0, L_0x1540747e0;  1 drivers
v0x15404abd0_0 .var "toggle", 0 0;
v0x15404acf0_0 .net "valid_in", 0 0, L_0x1540748f0;  1 drivers
v0x15404ad90_0 .var "valid_out", 0 0;
E_0x15404a630 .event anyedge, v0x15404abd0_0, v0x15404acf0_0;
E_0x15404a690 .event anyedge, v0x15404a8b0_0, v0x15404a780_0;
S_0x15404aea0 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15404b070 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x15404b0b0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x15404b2b0_0 .net "a", 7 0, L_0x154074280;  1 drivers
v0x15404b370_0 .net "b", 7 0, L_0x1540743a0;  1 drivers
v0x15404b410_0 .var "out", 15 0;
E_0x15404b260 .event anyedge, v0x15404b2b0_0, v0x15404b370_0;
S_0x15404b4b0 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15404b670 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x15404b6b0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x15404b8f0_0 .net "a", 7 0, L_0x1540744c0;  1 drivers
v0x15404b9b0_0 .net "b", 7 0, L_0x154074560;  1 drivers
v0x15404ba50_0 .var "out", 15 0;
E_0x15404b8a0 .event anyedge, v0x15404b8f0_0, v0x15404b9b0_0;
S_0x15404baf0 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15404bcb0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x15404bcf0 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x15404bf20_0 .net "a", 7 0, L_0x154074600;  1 drivers
v0x15404bfe0_0 .net "b", 7 0, L_0x1540746a0;  1 drivers
v0x15404c080_0 .var "out", 15 0;
E_0x15404bec0 .event anyedge, v0x15404bf20_0, v0x15404bfe0_0;
S_0x15404c120 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15404c320 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x15404c480_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x15404c520_0 .var "par_out", 7 0;
v0x15404c5c0_0 .net "reset", 0 0, L_0x154074960;  alias, 1 drivers
v0x15404c650_0 .net "ser_in", 0 0, v0x154048370_0;  alias, 1 drivers
S_0x15404c710 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x15404c8d0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x15404ca50_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x15404cbf0_0 .var "par_out", 2 0;
v0x15404cc80_0 .net "reset", 0 0, L_0x154074960;  alias, 1 drivers
v0x15404cd10_0 .net "ser_in", 0 0, v0x154048540_0;  alias, 1 drivers
S_0x15404cda0 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x15404cf10 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x15404d090_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x15404d120_0 .var "par_out", 15 0;
v0x15404d1c0_0 .net "reset", 0 0, L_0x154074960;  alias, 1 drivers
v0x15404d2d0_0 .net "ser_in", 0 0, L_0x1540735e0;  alias, 1 drivers
S_0x15404d360 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x1540499f0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x15404d520 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x15404d560 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x15404d5a0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x15404d810_0 .net "in", 19 0, v0x15404e340_0;  1 drivers
v0x15404d8d0_0 .var "out", 19 0;
v0x15404d970_0 .net "shift", 3 0, L_0x154073d10;  alias, 1 drivers
E_0x15404d7b0 .event anyedge, v0x154044f80_0, v0x15404d810_0;
S_0x1540501f0 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x154042630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154047010 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154047050 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x1540505e0_0 .net "adr_r", 7 0, L_0x15406d990;  1 drivers
v0x154050690_0 .net "adr_w", 7 0, v0x154049490_0;  alias, 1 drivers
v0x154050730_0 .net "clk", 0 0, L_0x1540714f0;  alias, 1 drivers
v0x1540507c0_0 .net "dat_i", 19 0, v0x15404a820_0;  alias, 1 drivers
v0x154050850_0 .var "dat_o", 19 0;
v0x154050900_0 .var "dat_o2", 19 0;
v0x1540509b0 .array "r", 255 0, 19 0;
v0x154050a50_0 .net "we", 0 0, L_0x154075570;  1 drivers
S_0x1540542c0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 145, 4 6 0, S_0x15401e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0x154054430 .param/l "COL_WIDTH" 0 4 12, +C4<00000000000000000000000000001000>;
P_0x154054470 .param/l "IMG_ADDR_WIDTH" 0 4 14, +C4<00000000000000000000000000001000>;
P_0x1540544b0 .param/l "KERN_CNT_WIDTH" 0 4 13, +C4<00000000000000000000000000000011>;
P_0x1540544f0 .param/l "KERN_COL_WIDTH" 0 4 11, +C4<00000000000000000000000000000011>;
P_0x154054530 .param/l "MY_ADDR" 0 4 8, C4<000000000000000000000000000110011>;
P_0x154054570 .param/l "MY_ADDR_LSB" 0 4 10, +C4<00000000000000000000000000011000>;
P_0x1540545b0 .param/l "MY_ADDR_MSB" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x1540545f0 .param/l "RSLT_ADDR_WIDTH" 0 4 15, +C4<00000000000000000000000000001000>;
P_0x154054630 .param/l "WBS_END_ADDR" 1 4 33, C4<010000>;
P_0x154054670 .param/l "WBS_START_ADDR" 1 4 32, C4<10>;
L_0x15406db20 .functor BUFZ 1, v0x1540687c0_0, C4<0>, C4<0>, C4<0>;
L_0x154075710 .functor BUFZ 1, v0x154068850_0, C4<0>, C4<0>, C4<0>;
L_0x1540759c0 .functor AND 1, L_0x1540758a0, v0x154068a20_0, C4<1>, C4<1>;
L_0x154075a90 .functor AND 1, L_0x1540759c0, v0x154068c60_0, C4<1>, C4<1>;
L_0x154075b80 .functor BUFZ 32, v0x154064e10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154076020 .functor AND 1, L_0x154075f00, L_0x154075a90, C4<1>, C4<1>;
L_0x154076150 .functor AND 1, L_0x154076020, v0x154068cf0_0, C4<1>, C4<1>;
L_0x154076570 .functor AND 1, L_0x154076400, L_0x154075a90, C4<1>, C4<1>;
L_0x154076630 .functor AND 1, L_0x154076570, v0x154068cf0_0, C4<1>, C4<1>;
L_0x154076a20 .functor AND 1, L_0x154076900, L_0x154075a90, C4<1>, C4<1>;
L_0x154076bb0 .functor AND 1, L_0x154076a20, v0x154068cf0_0, C4<1>, C4<1>;
L_0x154076cc0 .functor AND 1, L_0x154076e10, L_0x154075a90, C4<1>, C4<1>;
L_0x154077060 .functor AND 1, L_0x154076cc0, v0x154068cf0_0, C4<1>, C4<1>;
L_0x1540786f0 .functor OR 1, L_0x154075710, L_0x154077410, C4<0>, C4<0>;
L_0x154079020 .functor NOT 1, v0x15405a660_0, C4<0>, C4<0>, C4<0>;
L_0x154079310 .functor AND 1, v0x15405ca10_0, L_0x154079020, C4<1>, C4<1>;
L_0x148040b50 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0x154062820_0 .net/2u *"_ivl_10", 32 0, L_0x148040b50;  1 drivers
v0x1540628c0_0 .net *"_ivl_105", 13 0, L_0x154078d30;  1 drivers
L_0x148040e68 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154062960_0 .net *"_ivl_111", 1 0, L_0x148040e68;  1 drivers
v0x1540629f0_0 .net *"_ivl_113", 0 0, L_0x154079020;  1 drivers
v0x154062aa0_0 .net *"_ivl_118", 13 0, L_0x154079410;  1 drivers
v0x154062b90_0 .net *"_ivl_12", 0 0, L_0x1540758a0;  1 drivers
v0x154062c30_0 .net *"_ivl_14", 0 0, L_0x1540759c0;  1 drivers
v0x154062ce0_0 .net *"_ivl_23", 1 0, L_0x154075cd0;  1 drivers
v0x154062d90_0 .net *"_ivl_24", 31 0, L_0x154075d70;  1 drivers
L_0x148040b98 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154062ea0_0 .net *"_ivl_27", 29 0, L_0x148040b98;  1 drivers
L_0x148040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154062f50_0 .net/2u *"_ivl_28", 31 0, L_0x148040be0;  1 drivers
v0x154063000_0 .net *"_ivl_30", 0 0, L_0x154075f00;  1 drivers
v0x1540630a0_0 .net *"_ivl_32", 0 0, L_0x154076020;  1 drivers
v0x154063150_0 .net *"_ivl_37", 2 0, L_0x154076200;  1 drivers
v0x154063200_0 .net *"_ivl_38", 31 0, L_0x1540762e0;  1 drivers
L_0x148040c28 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1540632b0_0 .net *"_ivl_41", 28 0, L_0x148040c28;  1 drivers
L_0x148040c70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x154063360_0 .net/2u *"_ivl_42", 31 0, L_0x148040c70;  1 drivers
v0x1540634f0_0 .net *"_ivl_44", 0 0, L_0x154076400;  1 drivers
v0x154063580_0 .net *"_ivl_46", 0 0, L_0x154076570;  1 drivers
v0x154063620_0 .net *"_ivl_5", 7 0, L_0x154075780;  1 drivers
v0x1540636d0_0 .net *"_ivl_51", 1 0, L_0x1540766e0;  1 drivers
v0x154063780_0 .net *"_ivl_52", 31 0, L_0x154076780;  1 drivers
L_0x148040cb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154063830_0 .net *"_ivl_55", 29 0, L_0x148040cb8;  1 drivers
L_0x148040d00 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1540638e0_0 .net/2u *"_ivl_56", 31 0, L_0x148040d00;  1 drivers
v0x154063990_0 .net *"_ivl_58", 0 0, L_0x154076900;  1 drivers
v0x154063a30_0 .net *"_ivl_6", 32 0, L_0x154075490;  1 drivers
v0x154063ae0_0 .net *"_ivl_60", 0 0, L_0x154076a20;  1 drivers
v0x154063b90_0 .net *"_ivl_65", 1 0, L_0x154076c20;  1 drivers
v0x154063c40_0 .net *"_ivl_66", 31 0, L_0x154076d30;  1 drivers
L_0x148040d48 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154063cf0_0 .net *"_ivl_69", 29 0, L_0x148040d48;  1 drivers
L_0x148040d90 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x154063da0_0 .net/2u *"_ivl_70", 31 0, L_0x148040d90;  1 drivers
v0x154063e50_0 .net *"_ivl_72", 0 0, L_0x154076e10;  1 drivers
v0x154063ef0_0 .net *"_ivl_74", 0 0, L_0x154076cc0;  1 drivers
v0x154063410_0 .net *"_ivl_83", 5 0, L_0x1540788e0;  1 drivers
L_0x148040dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154064180_0 .net *"_ivl_87", 1 0, L_0x148040dd8;  1 drivers
L_0x148040b08 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154064210_0 .net *"_ivl_9", 24 0, L_0x148040b08;  1 drivers
v0x1540642b0_0 .net *"_ivl_90", 5 0, L_0x154078ab0;  1 drivers
L_0x148040e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154064360_0 .net *"_ivl_94", 1 0, L_0x148040e20;  1 drivers
v0x154064410_0 .net *"_ivl_99", 13 0, L_0x154078b50;  1 drivers
v0x1540644c0_0 .net "accum_ovrflow", 0 0, v0x15405f7f0_0;  1 drivers
v0x154064550_0 .net "clk", 0 0, L_0x15406db20;  1 drivers
v0x1540645e0_0 .net "cols", 7 0, L_0x154077650;  1 drivers
v0x154064680_0 .net "data_out_regs", 31 0, v0x154055a70_0;  1 drivers
v0x154064760_0 .net "data_out_result", 19 0, v0x154062580_0;  1 drivers
v0x1540647f0_0 .net "done", 0 0, v0x15405a660_0;  1 drivers
v0x154064880_0 .net "en_max_pool", 0 0, L_0x154077d40;  1 drivers
v0x154064990_0 .net "img_addr", 7 0, v0x15405ab70_0;  1 drivers
v0x154064a20_0 .net "img_data", 23 0, v0x154057880_0;  1 drivers
v0x154064ab0_0 .net "kern_addr", 5 0, v0x15405ad50_0;  1 drivers
v0x154064b40_0 .net "kern_addr_mode", 0 0, L_0x154077bc0;  1 drivers
v0x154064bd0_0 .net "kern_cols", 2 0, L_0x154077530;  1 drivers
v0x154064c60_0 .net "kern_data", 23 0, v0x154058270_0;  1 drivers
v0x154064cf0_0 .net "kerns", 2 0, L_0x1540777f0;  1 drivers
v0x154064d80_0 .net "mask", 2 0, L_0x154077de0;  1 drivers
v0x154064e10_0 .var "rdata", 31 0;
v0x154064eb0_0 .var "ready", 0 0;
v0x154064f50_0 .net "reset", 0 0, L_0x154075710;  1 drivers
v0x154065020_0 .net "result_addr", 7 0, v0x15405b110_0;  1 drivers
v0x1540650b0_0 .net "result_cols", 7 0, L_0x1540779b0;  1 drivers
v0x154065140_0 .net "result_data", 19 0, v0x15405c4a0_0;  1 drivers
v0x154065250_0 .net "result_valid", 0 0, v0x15405ca10_0;  1 drivers
v0x154065360_0 .net "shift", 3 0, L_0x154077aa0;  1 drivers
v0x154065470_0 .net "soft_reset", 0 0, L_0x154077410;  1 drivers
v0x154065500_0 .net "start", 0 0, L_0x154077370;  1 drivers
v0x154065590_0 .net "stride", 7 0, L_0x154077910;  1 drivers
v0x154063f80_0 .net "valid", 0 0, L_0x154075a90;  1 drivers
v0x154064010_0 .net "wb_clk_i", 0 0, v0x1540687c0_0;  alias, 1 drivers
v0x1540640a0_0 .net "wb_rst_i", 0 0, v0x154068850_0;  alias, 1 drivers
v0x154065620_0 .net "wbs_ack_o", 0 0, v0x154064eb0_0;  alias, 1 drivers
v0x1540656b0_0 .net "wbs_adr_i", 31 0, v0x154068990_0;  alias, 1 drivers
v0x154065740_0 .net "wbs_cyc_i", 0 0, v0x154068a20_0;  alias, 1 drivers
v0x1540657d0_0 .net "wbs_dat_i", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154065860_0 .net "wbs_dat_o", 31 0, L_0x154075b80;  alias, 1 drivers
v0x1540658f0_0 .net "wbs_sel_i", 3 0, v0x154068bd0_0;  alias, 1 drivers
v0x154065980_0 .net "wbs_stb_i", 0 0, v0x154068c60_0;  alias, 1 drivers
v0x154065a10_0 .net "wbs_we_i", 0 0, v0x154068cf0_0;  alias, 1 drivers
v0x154065aa0_0 .net "we_img_ram", 0 0, L_0x154076630;  1 drivers
v0x154065b30_0 .net "we_kern_ram", 0 0, L_0x154076bb0;  1 drivers
v0x154065bc0_0 .net "we_regs", 0 0, L_0x154076150;  1 drivers
v0x154065c90_0 .net "we_res_ram", 0 0, L_0x154077060;  1 drivers
L_0x154075780 .part v0x154068990_0, 24, 8;
L_0x154075490 .concat [ 8 25 0 0], L_0x154075780, L_0x148040b08;
L_0x1540758a0 .cmp/eq 33, L_0x154075490, L_0x148040b50;
L_0x154075cd0 .part v0x154068990_0, 16, 2;
L_0x154075d70 .concat [ 2 30 0 0], L_0x154075cd0, L_0x148040b98;
L_0x154075f00 .cmp/eq 32, L_0x154075d70, L_0x148040be0;
L_0x154076200 .part v0x154068990_0, 16, 3;
L_0x1540762e0 .concat [ 3 29 0 0], L_0x154076200, L_0x148040c28;
L_0x154076400 .cmp/eq 32, L_0x1540762e0, L_0x148040c70;
L_0x1540766e0 .part v0x154068990_0, 16, 2;
L_0x154076780 .concat [ 2 30 0 0], L_0x1540766e0, L_0x148040cb8;
L_0x154076900 .cmp/eq 32, L_0x154076780, L_0x148040d00;
L_0x154076c20 .part v0x154068990_0, 16, 2;
L_0x154076d30 .concat [ 2 30 0 0], L_0x154076c20, L_0x148040d48;
L_0x154076e10 .cmp/eq 32, L_0x154076d30, L_0x148040d90;
L_0x154077f70 .part v0x154068990_0, 2, 2;
L_0x1540788e0 .part L_0x154077910, 0, 6;
L_0x154078a10 .concat [ 6 2 0 0], L_0x1540788e0, L_0x148040dd8;
L_0x154078ab0 .part L_0x1540779b0, 0, 6;
L_0x154078bf0 .concat [ 6 2 0 0], L_0x154078ab0, L_0x148040e20;
L_0x154078c90 .part v0x154068ab0_0, 0, 24;
L_0x154078b50 .part v0x154068990_0, 2, 14;
L_0x154078de0 .part L_0x154078b50, 0, 8;
L_0x154078f80 .part v0x154068ab0_0, 0, 24;
L_0x154078d30 .part v0x154068990_0, 2, 14;
L_0x1540790f0 .part L_0x154078d30, 0, 8;
L_0x154079190 .concat [ 6 2 0 0], v0x15405ad50_0, L_0x148040e68;
L_0x154079410 .part v0x154068990_0, 2, 14;
L_0x1540794b0 .part L_0x154079410, 0, 8;
S_0x154054bd0 .scope module, "cfg_regs_inst" "regs" 4 100, 5 3 0, S_0x1540542c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_0x154054d90 .param/l "DWIDTH" 0 5 5, +C4<00000000000000000000000000100000>;
v0x154056090_0 .net *"_ivl_6", 29 0, L_0x1540770f0;  1 drivers
v0x154056150_0 .net "accum_ovrflow", 0 0, v0x15405f7f0_0;  alias, 1 drivers
v0x1540561f0_0 .net "addr", 1 0, L_0x154077f70;  1 drivers
v0x154056280_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154056310_0 .net "cols", 7 0, L_0x154077650;  alias, 1 drivers
v0x1540563e0_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154056470_0 .net "data_out", 31 0, v0x154055a70_0;  alias, 1 drivers
v0x154056510_0 .net "done", 0 0, v0x15405a660_0;  alias, 1 drivers
v0x1540565a0_0 .net "en_max_pool", 0 0, L_0x154077d40;  alias, 1 drivers
v0x1540566c0_0 .net "kern_addr_mode", 0 0, L_0x154077bc0;  alias, 1 drivers
v0x154056760_0 .net "kern_cols", 2 0, L_0x154077530;  alias, 1 drivers
v0x154056810_0 .net "kerns", 2 0, L_0x1540777f0;  alias, 1 drivers
v0x1540568c0_0 .net "mask", 2 0, L_0x154077de0;  alias, 1 drivers
v0x154056970 .array "regs", 4 0;
v0x154056970_0 .net v0x154056970 0, 31 0, v0x154055740_0; 1 drivers
v0x154056970_1 .net v0x154056970 1, 31 0, v0x1540557d0_0; 1 drivers
v0x154056970_2 .net v0x154056970 2, 31 0, v0x154055860_0; 1 drivers
v0x154056970_3 .net v0x154056970 3, 31 0, v0x154055930_0; 1 drivers
o0x148012d50 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x154056970_4 .net v0x154056970 4, 31 0, o0x148012d50; 0 drivers
v0x154056ae0_0 .net "reset", 0 0, L_0x154075710;  alias, 1 drivers
v0x154056b70_0 .net "result_cols", 7 0, L_0x1540779b0;  alias, 1 drivers
v0x154056c00_0 .net "shift", 3 0, L_0x154077aa0;  alias, 1 drivers
v0x154056d90_0 .net "soft_reset", 0 0, L_0x154077410;  alias, 1 drivers
v0x154056e20_0 .net "start", 0 0, L_0x154077370;  alias, 1 drivers
v0x154056ec0_0 .net "stride", 7 0, L_0x154077910;  alias, 1 drivers
v0x154056f70_0 .net "wr_en", 0 0, L_0x154076150;  alias, 1 drivers
L_0x1540770f0 .part v0x154055740_0, 2, 30;
L_0x1540771d0 .concat [ 1 1 30 0], v0x15405a660_0, v0x15405f7f0_0, L_0x1540770f0;
L_0x154077370 .part v0x154055740_0, 2, 1;
L_0x154077410 .part v0x154055740_0, 3, 1;
L_0x154077530 .part v0x1540557d0_0, 0, 3;
L_0x154077650 .part v0x1540557d0_0, 8, 8;
L_0x1540777f0 .part v0x1540557d0_0, 16, 3;
L_0x154077910 .part v0x1540557d0_0, 24, 8;
L_0x1540779b0 .part v0x154055860_0, 0, 8;
L_0x154077aa0 .part v0x154055860_0, 8, 4;
L_0x154077bc0 .part v0x154055860_0, 16, 1;
L_0x154077d40 .part v0x154055860_0, 17, 1;
L_0x154077de0 .part v0x154055860_0, 18, 3;
S_0x154055100 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 42, 6 1 0, S_0x154054bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_0x1540552c0 .param/l "DWIDTH" 0 6 3, +C4<00000000000000000000000000100000>;
v0x1540555e0_0 .net "addr", 1 0, L_0x154077f70;  alias, 1 drivers
v0x1540556a0_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154055740_0 .var "ctrl0", 31 0;
v0x1540557d0_0 .var "ctrl1", 31 0;
v0x154055860_0 .var "ctrl2", 31 0;
v0x154055930_0 .var "ctrl3", 31 0;
v0x1540559d0_0 .net "data_in", 31 0, v0x154068ab0_0;  alias, 1 drivers
v0x154055a70_0 .var "data_out", 31 0;
v0x154055b20_0 .net "reset", 0 0, L_0x154075710;  alias, 1 drivers
v0x154055c30_0 .net "status0", 31 0, L_0x1540771d0;  1 drivers
v0x154055cd0_0 .net "status1", 31 0, v0x1540557d0_0;  alias, 1 drivers
v0x154055d90_0 .net "status2", 31 0, v0x154055860_0;  alias, 1 drivers
v0x154055e20_0 .net "status3", 31 0, v0x154055930_0;  alias, 1 drivers
v0x154055eb0_0 .net "wr_en", 0 0, L_0x154076150;  alias, 1 drivers
E_0x154055520/0 .event anyedge, v0x1540555e0_0, v0x154055c30_0, v0x1540557d0_0, v0x154055860_0;
E_0x154055520/1 .event anyedge, v0x154055930_0;
E_0x154055520 .event/or E_0x154055520/0, E_0x154055520/1;
E_0x154055590 .event posedge, v0x1540556a0_0;
S_0x154057160 .scope module, "img_dffram" "dffram" 4 162, 7 1 0, S_0x1540542c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154054e90 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154054ed0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x154057540_0 .net "adr_r", 7 0, v0x15405ab70_0;  alias, 1 drivers
v0x1540575f0_0 .net "adr_w", 7 0, L_0x154078de0;  1 drivers
v0x154057690_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154057720_0 .net "dat_i", 23 0, L_0x154078c90;  1 drivers
v0x1540577b0_0 .var "dat_o", 23 0;
v0x154057880_0 .var "dat_o2", 23 0;
v0x154057930 .array "r", 255 0, 23 0;
v0x1540579d0_0 .net "we", 0 0, L_0x154076630;  alias, 1 drivers
S_0x154057b20 .scope module, "kerns_dffram" "dffram" 4 178, 7 1 0, S_0x1540542c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154057ce0 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154057d20 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0x154057f50_0 .net "adr_r", 7 0, L_0x154079190;  1 drivers
v0x154058000_0 .net "adr_w", 7 0, L_0x1540790f0;  1 drivers
v0x1540580a0_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154058130_0 .net "dat_i", 23 0, L_0x154078f80;  1 drivers
v0x1540581c0_0 .var "dat_o", 23 0;
v0x154058270_0 .var "dat_o2", 23 0;
v0x154058320 .array "r", 255 0, 23 0;
v0x1540583c0_0 .net "we", 0 0, L_0x154076bb0;  alias, 1 drivers
S_0x154058510 .scope module, "ren_conv_inst" "ren_conv" 4 132, 8 4 0, S_0x1540542c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 8 "img_addr";
    .port_info 17 /OUTPUT 8 "result_addr";
    .port_info 18 /OUTPUT 20 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0x1540586d0 .param/l "COL_WIDTH" 0 8 7, +C4<00000000000000000000000000001000>;
P_0x154058710 .param/l "IMG_ADDR_WIDTH" 0 8 9, +C4<00000000000000000000000000001000>;
P_0x154058750 .param/l "IMG_DWIDTH" 0 8 12, +C4<00000000000000000000000000011000>;
P_0x154058790 .param/l "KERN_CNT_WIDTH" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x1540587d0 .param/l "KERN_COL_WIDTH" 0 8 6, +C4<00000000000000000000000000000011>;
P_0x154058810 .param/l "KERN_DWIDTH" 0 8 13, +C4<00000000000000000000000000011000>;
P_0x154058850 .param/l "RESULT_DWIDTH" 0 8 14, +C4<00000000000000000000000000010100>;
P_0x154058890 .param/l "RSLT_ADDR_WIDTH" 0 8 10, +C4<00000000000000000000000000001000>;
P_0x1540588d0 .param/l "SHFT_WIDTH" 0 8 11, +C4<00000000000000000000000000000100>;
v0x154060c40_0 .net "accum_ovrflow", 0 0, v0x15405f7f0_0;  alias, 1 drivers
v0x154060d20_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154060db0_0 .net "clr_col_cnt", 0 0, v0x154059ff0_0;  1 drivers
v0x154060e40_0 .net "clr_k_col_cnt", 0 0, v0x15405a1c0_0;  1 drivers
v0x154060ed0_0 .net "cols", 7 0, L_0x154077650;  alias, 1 drivers
v0x154060fa0_0 .net "done", 0 0, v0x15405a660_0;  alias, 1 drivers
v0x154061070_0 .net "en_max_pool", 0 0, L_0x154077d40;  alias, 1 drivers
v0x154061100_0 .net "img_addr", 7 0, v0x15405ab70_0;  alias, 1 drivers
v0x1540611d0_0 .net "img_data", 23 0, v0x154057880_0;  alias, 1 drivers
v0x1540612e0_0 .net "kern_addr", 5 0, v0x15405ad50_0;  alias, 1 drivers
v0x154061370_0 .net "kern_addr_mode", 0 0, L_0x154077bc0;  alias, 1 drivers
v0x154061440_0 .net "kern_cols", 2 0, L_0x154077530;  alias, 1 drivers
v0x154061510_0 .net "kern_data", 23 0, v0x154058270_0;  alias, 1 drivers
v0x1540615e0_0 .net "kerns", 2 0, L_0x1540777f0;  alias, 1 drivers
v0x1540616b0_0 .net "mask", 2 0, L_0x154077de0;  alias, 1 drivers
v0x154061740_0 .net "reset", 0 0, L_0x1540786f0;  1 drivers
v0x1540617d0_0 .net "result_addr", 7 0, v0x15405b110_0;  alias, 1 drivers
v0x154061960_0 .net "result_cols", 7 0, L_0x154078bf0;  1 drivers
v0x1540619f0_0 .net "result_data", 19 0, v0x15405c4a0_0;  alias, 1 drivers
v0x154061a80_0 .net "result_valid", 0 0, v0x15405ca10_0;  alias, 1 drivers
v0x154061b10_0 .net "shift", 3 0, L_0x154077aa0;  alias, 1 drivers
v0x154061ba0_0 .net "start", 0 0, L_0x154077370;  alias, 1 drivers
v0x154061cb0_0 .net "stride", 7 0, L_0x154078a10;  1 drivers
S_0x154058f40 .scope module, "agu_inst" "agu" 8 59, 9 3 0, S_0x154058510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 8 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 8 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 8 "img_addr";
    .port_info 12 /OUTPUT 8 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0x154059110 .param/l "COL_WIDTH" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x154059150 .param/l "IMG_ADDR_WIDTH" 0 9 8, +C4<00000000000000000000000000001000>;
P_0x154059190 .param/l "KERN_CNT_WIDTH" 0 9 7, +C4<00000000000000000000000000000011>;
P_0x1540591d0 .param/l "KERN_COL_WIDTH" 0 9 5, +C4<00000000000000000000000000000011>;
P_0x154059210 .param/l "RSLT_ADDR_WIDTH" 0 9 9, +C4<00000000000000000000000000001000>;
v0x154059f50_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154059ff0_0 .var "clr_col_cnt", 0 0;
v0x15405a090_0 .var "clr_img_addr", 0 0;
v0x15405a120_0 .var "clr_img_st", 0 0;
v0x15405a1c0_0 .var "clr_k_col_cnt", 0 0;
v0x15405a2a0_0 .var "clr_kerns_cnt", 0 0;
v0x15405a330_0 .net "clr_kerns_cnt_d", 7 0, v0x154059d30_0;  1 drivers
v0x15405a3e0_0 .var "clr_result_addr", 0 0;
v0x15405a470_0 .var "col_cnt", 7 0;
v0x15405a5a0_0 .net "cols", 7 0, L_0x154077650;  alias, 1 drivers
v0x15405a660_0 .var "done", 0 0;
v0x15405a6f0_0 .var "en_col_cnt", 0 0;
v0x15405a780_0 .var "en_img_addr", 0 0;
v0x15405a810_0 .var "en_img_st", 0 0;
v0x15405a8a0_0 .var "en_k_col_cnt", 0 0;
v0x15405a930_0 .var "en_kerns_cnt", 0 0;
v0x15405a9d0_0 .net "en_result_addr", 0 0, v0x15405ca10_0;  alias, 1 drivers
v0x15405ab70_0 .var "img_addr", 7 0;
v0x15405ac30_0 .var "img_st", 7 0;
v0x15405acc0_0 .var "k_col_cnt", 2 0;
v0x15405ad50_0 .var "kern_addr", 5 0;
v0x15405ade0_0 .net "kern_addr_mode", 0 0, L_0x154077bc0;  alias, 1 drivers
v0x15405ae70_0 .net "kern_cols", 2 0, L_0x154077530;  alias, 1 drivers
v0x15405af20_0 .net "kerns", 2 0, L_0x1540777f0;  alias, 1 drivers
v0x15405afd0_0 .var "kerns_cnt", 2 0;
v0x15405b060_0 .net "reset", 0 0, L_0x1540786f0;  alias, 1 drivers
v0x15405b110_0 .var "result_addr", 7 0;
v0x15405b1b0_0 .net "result_cols", 7 0, L_0x154078bf0;  alias, 1 drivers
v0x15405b260_0 .net "start", 0 0, L_0x154077370;  alias, 1 drivers
v0x15405b310_0 .var "start_d", 0 0;
v0x15405b3a0_0 .var "start_pedge", 0 0;
v0x15405b440_0 .net "stride", 7 0, L_0x154078a10;  alias, 1 drivers
E_0x1540595b0 .event anyedge, v0x15405b110_0, v0x15405b1b0_0, v0x15405a9d0_0;
E_0x154059620 .event anyedge, v0x154056e20_0, v0x15405b310_0;
E_0x154059670 .event anyedge, v0x1540566c0_0, v0x15405afd0_0, v0x15405acc0_0;
E_0x1540596f0 .event anyedge, v0x154056e20_0;
E_0x154059730 .event anyedge, v0x15405a1c0_0;
E_0x1540597b0 .event anyedge, v0x154059ff0_0;
E_0x154059800 .event anyedge, v0x15405afd0_0, v0x154056810_0, v0x15405a930_0;
E_0x154059880 .event anyedge, v0x15405a470_0, v0x154056310_0, v0x15405a6f0_0;
E_0x1540598e0 .event anyedge, v0x15405acc0_0, v0x154056760_0, v0x154056e20_0;
S_0x154059970 .scope module, "ser_shift_done" "serial_shift" 9 126, 10 1 0, S_0x154058f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x154059840 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x154059c90_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154059d30_0 .var "par_out", 7 0;
v0x154059dd0_0 .net "reset", 0 0, L_0x1540786f0;  alias, 1 drivers
v0x154059e60_0 .net "ser_in", 0 0, v0x15405a2a0_0;  1 drivers
S_0x15405b670 .scope module, "datapath_inst" "datapath" 8 87, 11 6 0, S_0x154058510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 20 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0x15405b840 .param/l "CLR_DLY" 1 11 168, +C4<00000000000000000000000000000010>;
P_0x15405b880 .param/l "CLR_DLY_WIDTH" 1 11 169, +C4<00000000000000000000000000000011>;
P_0x15405b8c0 .param/l "DLY_WIDTH" 1 11 152, +C4<00000000000000000000000000010000>;
P_0x15405b900 .param/l "IMG_DWIDTH" 0 11 8, +C4<00000000000000000000000000011000>;
P_0x15405b940 .param/l "KERN_DWIDTH" 0 11 9, +C4<00000000000000000000000000011000>;
P_0x15405b980 .param/l "RESULT_DWIDTH" 0 11 10, +C4<00000000000000000000000000010100>;
P_0x15405b9c0 .param/l "SHFT_WIDTH" 0 11 11, +C4<00000000000000000000000000000100>;
L_0x154078570 .functor OR 1, L_0x1540786f0, L_0x1540784d0, C4<0>, C4<0>;
L_0x154078680 .functor AND 1, v0x15405fc50_0, L_0x1540785e0, C4<1>, C4<1>;
v0x15405f690_0 .net *"_ivl_13", 0 0, L_0x1540784d0;  1 drivers
v0x15405f750_0 .net *"_ivl_17", 0 0, L_0x1540785e0;  1 drivers
v0x15405f7f0_0 .var "accum_ovrflow", 0 0;
v0x15405f8c0_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x15405f950_0 .net "clr_col_cnt", 0 0, v0x154059ff0_0;  alias, 1 drivers
v0x15405fa60_0 .net "clr_col_cnt_d", 7 0, v0x15405e1a0_0;  1 drivers
v0x15405faf0_0 .net "clr_k_col_cnt", 0 0, v0x15405a1c0_0;  alias, 1 drivers
v0x15405fbc0_0 .net "clr_k_col_cnt_d", 2 0, v0x15405e870_0;  1 drivers
v0x15405fc50_0 .var "clr_mult_accum", 0 0;
v0x15405fd60_0 .net "en_max_pool", 0 0, L_0x154077d40;  alias, 1 drivers
v0x15405fdf0_0 .net "img_data", 23 0, v0x154057880_0;  alias, 1 drivers
v0x15405fe80_0 .net "kern_data", 23 0, v0x154058270_0;  alias, 1 drivers
v0x15405ff10_0 .net "mask", 2 0, L_0x154077de0;  alias, 1 drivers
v0x15405ffc0_0 .var "mult_accum", 19 0;
v0x154060070_0 .var "mult_accum_mux", 20 0;
v0x154060100_0 .var "mult_accum_r", 20 0;
v0x1540601b0_0 .net "mult_out0", 15 0, v0x15405d090_0;  1 drivers
v0x154060370_0 .var "mult_out0_r", 15 0;
v0x154060400_0 .net "mult_out1", 15 0, v0x15405d6d0_0;  1 drivers
v0x154060490_0 .var "mult_out1_r", 15 0;
v0x154060520_0 .net "mult_out2", 15 0, v0x15405dd00_0;  1 drivers
v0x1540605b0_0 .var "mult_out2_r", 15 0;
v0x154060650_0 .net "reset", 0 0, L_0x1540786f0;  alias, 1 drivers
v0x1540606e0_0 .net "result_data", 19 0, v0x15405c4a0_0;  alias, 1 drivers
v0x1540607a0_0 .net "result_valid", 0 0, v0x15405ca10_0;  alias, 1 drivers
v0x154060870_0 .net "shift", 3 0, L_0x154077aa0;  alias, 1 drivers
v0x154060940_0 .net "shift_out", 19 0, v0x15405f550_0;  1 drivers
v0x154060a10_0 .net "start", 0 0, L_0x154077370;  alias, 1 drivers
v0x154060aa0_0 .net "start_d", 15 0, v0x15405eda0_0;  1 drivers
E_0x15405be50 .event anyedge, v0x15405e870_0, v0x15405eda0_0;
E_0x15405bea0 .event anyedge, v0x154060100_0;
E_0x15405bef0 .event anyedge, v0x15405fc50_0, v0x154060100_0;
L_0x154078010 .part v0x154057880_0, 0, 8;
L_0x154078130 .part v0x154058270_0, 0, 8;
L_0x154078250 .part v0x154057880_0, 8, 8;
L_0x1540782f0 .part v0x154058270_0, 8, 8;
L_0x154078390 .part v0x154057880_0, 16, 8;
L_0x154078430 .part v0x154058270_0, 16, 8;
L_0x1540784d0 .part v0x15405e1a0_0, 3, 1;
L_0x1540785e0 .part v0x15405eda0_0, 2, 1;
S_0x15405bf50 .scope module, "max_pool_inst" "max_pool" 11 141, 12 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 20 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 20 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_0x15405c0c0 .param/l "DWIDTH" 0 12 3, +C4<00000000000000000000000000010100>;
v0x15405c360_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x15405c400_0 .net "data_in", 19 0, v0x15405f550_0;  alias, 1 drivers
v0x15405c4a0_0 .var "data_out", 19 0;
v0x15405c530_0 .var "data_r", 19 0;
v0x15405c5c0_0 .net "en_maxpool", 0 0, L_0x154077d40;  alias, 1 drivers
v0x15405c690_0 .var "max_pool_out", 19 0;
v0x15405c720_0 .var "max_pool_valid", 0 0;
v0x15405c7b0_0 .net "reset", 0 0, L_0x154078570;  1 drivers
v0x15405c850_0 .var "toggle", 0 0;
v0x15405c970_0 .net "valid_in", 0 0, L_0x154078680;  1 drivers
v0x15405ca10_0 .var "valid_out", 0 0;
E_0x15405c2b0 .event anyedge, v0x15405c850_0, v0x15405c970_0;
E_0x15405c310 .event anyedge, v0x15405c530_0, v0x15405c400_0;
S_0x15405cb20 .scope module, "mult_inst0" "mult" 11 58, 13 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15405ccf0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x15405cd30 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x15405cf30_0 .net "a", 7 0, L_0x154078010;  1 drivers
v0x15405cff0_0 .net "b", 7 0, L_0x154078130;  1 drivers
v0x15405d090_0 .var "out", 15 0;
E_0x15405cee0 .event anyedge, v0x15405cf30_0, v0x15405cff0_0;
S_0x15405d130 .scope module, "mult_inst1" "mult" 11 70, 13 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15405d2f0 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x15405d330 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x15405d570_0 .net "a", 7 0, L_0x154078250;  1 drivers
v0x15405d630_0 .net "b", 7 0, L_0x1540782f0;  1 drivers
v0x15405d6d0_0 .var "out", 15 0;
E_0x15405d520 .event anyedge, v0x15405d570_0, v0x15405d630_0;
S_0x15405d770 .scope module, "mult_inst2" "mult" 11 82, 13 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_0x15405d930 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_0x15405d970 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0x15405dba0_0 .net "a", 7 0, L_0x154078390;  1 drivers
v0x15405dc60_0 .net "b", 7 0, L_0x154078430;  1 drivers
v0x15405dd00_0 .var "out", 15 0;
E_0x15405db40 .event anyedge, v0x15405dba0_0, v0x15405dc60_0;
S_0x15405dda0 .scope module, "ser_shift_clr_col" "serial_shift" 11 192, 10 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_0x15405dfa0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0x15405e100_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x15405e1a0_0 .var "par_out", 7 0;
v0x15405e240_0 .net "reset", 0 0, L_0x1540786f0;  alias, 1 drivers
v0x15405e2d0_0 .net "ser_in", 0 0, v0x154059ff0_0;  alias, 1 drivers
S_0x15405e390 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 176, 10 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_0x15405e550 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0x15405e6d0_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x15405e870_0 .var "par_out", 2 0;
v0x15405e900_0 .net "reset", 0 0, L_0x1540786f0;  alias, 1 drivers
v0x15405e990_0 .net "ser_in", 0 0, v0x15405a1c0_0;  alias, 1 drivers
S_0x15405ea20 .scope module, "ser_shift_start" "serial_shift" 11 159, 10 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_0x15405eb90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0x15405ed10_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x15405eda0_0 .var "par_out", 15 0;
v0x15405ee40_0 .net "reset", 0 0, L_0x1540786f0;  alias, 1 drivers
v0x15405ef50_0 .net "ser_in", 0 0, L_0x154077370;  alias, 1 drivers
S_0x15405efe0 .scope module, "shifter_inst" "shifter" 11 129, 14 1 0, S_0x15405b670;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 20 "out";
P_0x15405f1a0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0x15405f1e0 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000010100>;
P_0x15405f220 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0x15405f490_0 .net "in", 19 0, v0x15405ffc0_0;  1 drivers
v0x15405f550_0 .var "out", 19 0;
v0x15405f5f0_0 .net "shift", 3 0, L_0x154077aa0;  alias, 1 drivers
E_0x15405f430 .event anyedge, v0x154056c00_0, v0x15405f490_0;
S_0x154061e70 .scope module, "results_dffram" "dffram" 4 194, 7 1 0, S_0x1540542c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 20 "dat_o";
    .port_info 3 /OUTPUT 20 "dat_o2";
    .port_info 4 /INPUT 20 "dat_i";
    .port_info 5 /INPUT 8 "adr_w";
    .port_info 6 /INPUT 8 "adr_r";
P_0x154058c90 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000001000>;
P_0x154058cd0 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000010100>;
v0x154062260_0 .net "adr_r", 7 0, L_0x1540794b0;  1 drivers
v0x154062310_0 .net "adr_w", 7 0, v0x15405b110_0;  alias, 1 drivers
v0x1540623b0_0 .net "clk", 0 0, L_0x15406db20;  alias, 1 drivers
v0x154062440_0 .net "dat_i", 19 0, v0x15405c4a0_0;  alias, 1 drivers
v0x1540624d0_0 .var "dat_o", 19 0;
v0x154062580_0 .var "dat_o2", 19 0;
v0x154062630 .array "r", 255 0, 19 0;
v0x1540626d0_0 .net "we", 0 0, L_0x154079310;  1 drivers
S_0x154066eb0 .scope task, "wb_read" "wb_read" 2 537, 2 537 0, S_0x15400cc10;
 .timescale 0 0;
v0x1540670a0_0 .var "addr", 31 0;
v0x154067130_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_0x15401e190;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154068c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154068a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068cf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x154068bd0_0, 0, 4;
    %load/vec4 v0x1540670a0_0;
    %store/vec4 v0x154068990_0, 0, 32;
    %wait E_0x15401e190;
T_7.50 ;
    %load/vec4 v0x1540688e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_0x15401e190;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x154068c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068a20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x154068cf0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x154068bd0_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x154068990_0, 0, 32;
    %load/vec4 v0x154068b40_0;
    %store/vec4 v0x154067130_0, 0, 32;
    %end;
S_0x1540671c0 .scope task, "wb_write" "wb_write" 2 510, 2 510 0, S_0x15400cc10;
 .timescale 0 0;
v0x154067380_0 .var "addr", 31 0;
v0x154067410_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_0x15401e190;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154068c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154068a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154068cf0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x154068bd0_0, 0, 4;
    %load/vec4 v0x154067410_0;
    %store/vec4 v0x154068ab0_0, 0, 32;
    %load/vec4 v0x154067380_0;
    %store/vec4 v0x154068990_0, 0, 32;
    %wait E_0x15401e190;
T_8.52 ;
    %load/vec4 v0x1540688e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_0x15401e190;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x154068c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068a20_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x154068cf0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x154068bd0_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x154068ab0_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x154068990_0, 0, 32;
    %end;
S_0x1540674c0 .scope task, "write_image" "write_image" 2 438, 2 438 0, S_0x15400cc10;
 .timescale 0 0;
v0x154067680_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_9.54 ;
    %load/vec4 v0x154067bd0_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x154067680_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x154067bd0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x154067380_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154067c80, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %vpi_call 2 446 "$display", "IMAGE DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_9.56 ;
    %load/vec4 v0x154067bd0_0;
    %cmpi/s 85, 0, 32;
    %jmp/0xz T_9.57, 5;
    %pushi/vec4 805568512, 0, 32;
    %load/vec4 v0x154067680_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x154067bd0_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154022520, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154022520, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154022520, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 449 "$display", "addr = %4h ; imgdff[%2d] =  %10d %10d %10d", S<3,vec4,u32>, v0x154067bd0_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_9.56;
T_9.57 ;
    %end;
S_0x154067740 .scope task, "write_kernel" "write_kernel" 2 454, 2 454 0, S_0x15400cc10;
 .timescale 0 0;
v0x154067900_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_10.58 ;
    %load/vec4 v0x154067bd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.59, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x154067900_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x154067bd0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x154067380_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154067f60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_10.58;
T_10.59 ;
    %vpi_call 2 460 "$display", "KERNEL DFFRAM\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_10.60 ;
    %load/vec4 v0x154067bd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.61, 5;
    %pushi/vec4 805437440, 0, 32;
    %load/vec4 v0x154067900_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0x154067bd0_0;
    %muli 4, 0, 32;
    %add;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154022f10, 4;
    %parti/s 8, 16, 6;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154022f10, 4;
    %parti/s 8, 8, 5;
    %ix/getv/s 4, v0x154067bd0_0;
    %load/vec4a v0x154022f10, 4;
    %parti/s 8, 0, 2;
    %vpi_call 2 463 "$display", "addr = %4h ; kerndff[%2d] =  %10d %10d %10d", S<3,vec4,u32>, v0x154067bd0_0, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {4 0 0};
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_10.60;
T_10.61 ;
    %end;
    .scope S_0x15401fcd0;
T_11 ;
    %wait E_0x154020160;
    %load/vec4 v0x154020700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154020310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1540203a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154020430_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154020500_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x154020a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1540201b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x1540205a0_0;
    %assign/vec4 v0x154020310_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x1540205a0_0;
    %assign/vec4 v0x1540203a0_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x1540205a0_0;
    %assign/vec4 v0x154020430_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v0x1540205a0_0;
    %assign/vec4 v0x154020500_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x15401fcd0;
T_12 ;
    %wait E_0x1540200f0;
    %load/vec4 v0x1540201b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x154020810_0;
    %store/vec4 v0x154020650_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x1540208b0_0;
    %store/vec4 v0x154020650_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x154020970_0;
    %store/vec4 v0x154020650_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x154020a00_0;
    %store/vec4 v0x154020650_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x154024560;
T_13 ;
    %wait E_0x154020160;
    %load/vec4 v0x1540249c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154024920_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x154024920_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x154024a50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154024920_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x154023b30;
T_14 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %load/vec4 v0x154024db0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1540258b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x154025490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1540258b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1540258b0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x154023b30;
T_15 ;
    %wait E_0x1540244d0;
    %load/vec4 v0x1540258b0_0;
    %load/vec4 v0x154025a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154025e50_0;
    %and;
    %store/vec4 v0x154024db0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x154023b30;
T_16 ;
    %wait E_0x1540242e0;
    %load/vec4 v0x154025e50_0;
    %store/vec4 v0x154025490_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x154023b30;
T_17 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %load/vec4 v0x154024be0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154025060_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x1540252e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x154025060_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x154025060_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x154023b30;
T_18 ;
    %wait E_0x154024470;
    %load/vec4 v0x154025060_0;
    %load/vec4 v0x154025190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1540252e0_0;
    %and;
    %store/vec4 v0x154024be0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x154023b30;
T_19 ;
    %wait E_0x154024320;
    %load/vec4 v0x154024db0_0;
    %store/vec4 v0x1540252e0_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x154023b30;
T_20 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %load/vec4 v0x154024e90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154025bc0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x154025520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x154025bc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x154025bc0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x154023b30;
T_21 ;
    %wait E_0x1540243f0;
    %load/vec4 v0x154025bc0_0;
    %load/vec4 v0x154025b10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154025520_0;
    %and;
    %store/vec4 v0x154024e90_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x154023b30;
T_22 ;
    %wait E_0x1540243a0;
    %load/vec4 v0x154024be0_0;
    %store/vec4 v0x154025520_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x154023b30;
T_23 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %load/vec4 v0x154024d10_0;
    %or;
    %load/vec4 v0x154025f90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x154026030_0;
    %assign/vec4 v0x154025820_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x154025400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x154025820_0;
    %load/vec4 v0x154026030_0;
    %add;
    %assign/vec4 v0x154025820_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x154023b30;
T_24 ;
    %wait E_0x1540243a0;
    %load/vec4 v0x154024be0_0;
    %store/vec4 v0x154024d10_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x154023b30;
T_25 ;
    %wait E_0x154024320;
    %load/vec4 v0x154024db0_0;
    %store/vec4 v0x154025400_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x154023b30;
T_26 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %load/vec4 v0x154024d10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154025760_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x154024c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x154025820_0;
    %assign/vec4 v0x154025760_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x154025370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x154025760_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x154025760_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x154023b30;
T_27 ;
    %wait E_0x154024320;
    %load/vec4 v0x154024db0_0;
    %store/vec4 v0x154024c80_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x154023b30;
T_28 ;
    %wait E_0x1540242e0;
    %load/vec4 v0x154025e50_0;
    %store/vec4 v0x154025370_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x154023b30;
T_29 ;
    %wait E_0x154024260;
    %load/vec4 v0x1540259d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v0x154025bc0_0;
    %load/vec4 v0x1540258b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x154025bc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1540258b0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v0x154025940_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x154023b30;
T_30 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154025f00_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x154025e50_0;
    %assign/vec4 v0x154025f00_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x154023b30;
T_31 ;
    %wait E_0x154024210;
    %load/vec4 v0x154025e50_0;
    %load/vec4 v0x154025f00_0;
    %inv;
    %and;
    %store/vec4 v0x154025f90_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x154023b30;
T_32 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %load/vec4 v0x154024fd0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154025d00_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x1540255c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x154025d00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x154025d00_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x154023b30;
T_33 ;
    %wait E_0x1540241a0;
    %load/vec4 v0x154025d00_0;
    %load/vec4 v0x154025da0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1540255c0_0;
    %and;
    %store/vec4 v0x154024fd0_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x154023b30;
T_34 ;
    %wait E_0x154020160;
    %load/vec4 v0x154025c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154025250_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x154024f20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154025250_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x154027710;
T_35 ;
    %wait E_0x154027ad0;
    %load/vec4 v0x154027b20_0;
    %pad/u 16;
    %load/vec4 v0x154027be0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x154027c80_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x154027d20;
T_36 ;
    %wait E_0x154028110;
    %load/vec4 v0x154028160_0;
    %pad/u 16;
    %load/vec4 v0x154028220_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1540282c0_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x154028360;
T_37 ;
    %wait E_0x154028730;
    %load/vec4 v0x154028790_0;
    %pad/u 16;
    %load/vec4 v0x154028850_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x1540288f0_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x154029bd0;
T_38 ;
    %wait E_0x15402a020;
    %load/vec4 v0x15402a1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v0x15402a080_0;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0x15402a080_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x15402a140_0, 0, 20;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x154026b40;
T_39 ;
    %wait E_0x154020160;
    %load/vec4 v0x1540273a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x154027120_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x154027560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x154026ff0_0;
    %assign/vec4 v0x154027120_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x154026b40;
T_40 ;
    %wait E_0x154026f00;
    %load/vec4 v0x154026ff0_0;
    %load/vec4 v0x154027120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v0x154027120_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v0x154026ff0_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v0x154027280_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x154026b40;
T_41 ;
    %wait E_0x154020160;
    %load/vec4 v0x1540273a0_0;
    %load/vec4 v0x1540271b0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154027440_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x154027560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x154027440_0;
    %inv;
    %assign/vec4 v0x154027440_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x154026b40;
T_42 ;
    %wait E_0x154026ea0;
    %load/vec4 v0x154027440_0;
    %load/vec4 v0x154027560_0;
    %and;
    %assign/vec4 v0x154027310_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x154026b40;
T_43 ;
    %wait E_0x154020160;
    %load/vec4 v0x1540273a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x154027090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154027600_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x1540271b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v0x154027280_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v0x154026ff0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v0x154027090_0, 0;
    %load/vec4 v0x1540271b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v0x154027310_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v0x154027560_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v0x154027600_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x154029610;
T_44 ;
    %wait E_0x154020160;
    %load/vec4 v0x154029a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x154029990_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x154029990_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x154029b40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154029990_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x154028f80;
T_45 ;
    %wait E_0x154020160;
    %load/vec4 v0x1540294f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154029460_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x154029460_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x154029580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154029460_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x154028990;
T_46 ;
    %wait E_0x154020160;
    %load/vec4 v0x154028e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154028d90_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x154028d90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x154028ec0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154028d90_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x154026260;
T_47 ;
    %wait E_0x154020160;
    %load/vec4 v0x15402b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15402af60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15402b080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15402b1a0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x15402ab00_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x15402ada0_0;
    %and;
    %assign/vec4 v0x15402af60_0, 0;
    %load/vec4 v0x15402ab00_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x15402aff0_0;
    %and;
    %assign/vec4 v0x15402b080_0, 0;
    %load/vec4 v0x15402ab00_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x15402b110_0;
    %and;
    %assign/vec4 v0x15402b1a0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x154026260;
T_48 ;
    %wait E_0x154020160;
    %load/vec4 v0x15402b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x15402acf0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x15402ac60_0;
    %load/vec4 v0x15402af60_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15402af60_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15402b080_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15402b080_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15402b1a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15402b1a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x15402acf0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x154026260;
T_49 ;
    %wait E_0x154026ae0;
    %load/vec4 v0x15402a840_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0x15402acf0_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v0x15402ac60_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x154026260;
T_50 ;
    %wait E_0x154026a90;
    %load/vec4 v0x15402acf0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x15402abb0_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x154026260;
T_51 ;
    %wait E_0x154020160;
    %load/vec4 v0x15402b240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15402a3e0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x15402acf0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x15402acf0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x15402b690_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15402a3e0_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x154026260;
T_52 ;
    %wait E_0x154026a40;
    %load/vec4 v0x15402a7b0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x15402b690_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x15402a840_0, 0, 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x154021d50;
T_53 ;
    %wait E_0x154020160;
    %load/vec4 v0x1540225c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x154022310_0;
    %load/vec4 v0x1540221e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154022520, 0, 4;
T_53.0 ;
    %load/vec4 v0x1540221e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154022520, 4;
    %assign/vec4 v0x1540223a0_0, 0;
    %load/vec4 v0x154022130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154022520, 4;
    %assign/vec4 v0x154022470_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x154022710;
T_54 ;
    %wait E_0x154020160;
    %load/vec4 v0x154022fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x154022d20_0;
    %load/vec4 v0x154022bf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154022f10, 0, 4;
T_54.0 ;
    %load/vec4 v0x154022bf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154022f10, 4;
    %assign/vec4 v0x154022db0_0, 0;
    %load/vec4 v0x154022b40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154022f10, 4;
    %assign/vec4 v0x154022e60_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x15402ca60;
T_55 ;
    %wait E_0x154020160;
    %load/vec4 v0x15402d2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x15402d030_0;
    %load/vec4 v0x15402cf00_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15402d220, 0, 4;
T_55.0 ;
    %load/vec4 v0x15402cf00_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x15402d220, 4;
    %assign/vec4 v0x15402d0c0_0, 0;
    %load/vec4 v0x15402ce50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x15402d220, 4;
    %assign/vec4 v0x15402d170_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0x15401ee90;
T_56 ;
    %wait E_0x154020160;
    %load/vec4 v0x15402fb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x15402fa00_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1540302a0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_56.2, 4;
    %load/vec4 v0x15402f270_0;
    %assign/vec4 v0x15402fa00_0, 0;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x1540302a0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_56.4, 4;
    %load/vec4 v0x15402f350_0;
    %pad/u 32;
    %assign/vec4 v0x15402fa00_0, 0;
T_56.4 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x15401ee90;
T_57 ;
    %wait E_0x154020160;
    %load/vec4 v0x15402fb40_0;
    %load/vec4 v0x15402faa0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15402faa0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x15402eb70_0;
    %load/vec4 v0x15402faa0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15402faa0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x154031880;
T_58 ;
    %wait E_0x154031d30;
    %load/vec4 v0x1540322c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154031ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154031f70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154032000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1540320d0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x154032650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %load/vec4 v0x154031d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.7, 6;
    %jmp T_58.8;
T_58.4 ;
    %load/vec4 v0x154032170_0;
    %assign/vec4 v0x154031ee0_0, 0;
    %jmp T_58.8;
T_58.5 ;
    %load/vec4 v0x154032170_0;
    %assign/vec4 v0x154031f70_0, 0;
    %jmp T_58.8;
T_58.6 ;
    %load/vec4 v0x154032170_0;
    %assign/vec4 v0x154032000_0, 0;
    %jmp T_58.8;
T_58.7 ;
    %load/vec4 v0x154032170_0;
    %assign/vec4 v0x1540320d0_0, 0;
    %jmp T_58.8;
T_58.8 ;
    %pop/vec4 1;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x154031880;
T_59 ;
    %wait E_0x154031cb0;
    %load/vec4 v0x154031d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x1540323d0_0;
    %store/vec4 v0x154032210_0, 0, 32;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x154032470_0;
    %store/vec4 v0x154032210_0, 0, 32;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x154032530_0;
    %store/vec4 v0x154032210_0, 0, 32;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x1540325c0_0;
    %store/vec4 v0x154032210_0, 0, 32;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x154036150;
T_60 ;
    %wait E_0x154031d30;
    %load/vec4 v0x1540365b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154036510_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x154036510_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x154036640_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154036510_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x154035720;
T_61 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %load/vec4 v0x1540369a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1540374a0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x154037080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.2, 8;
    %load/vec4 v0x1540374a0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1540374a0_0, 0;
T_61.2 ;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x154035720;
T_62 ;
    %wait E_0x1540360c0;
    %load/vec4 v0x1540374a0_0;
    %load/vec4 v0x154037650_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154037a40_0;
    %and;
    %store/vec4 v0x1540369a0_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x154035720;
T_63 ;
    %wait E_0x154035ed0;
    %load/vec4 v0x154037a40_0;
    %store/vec4 v0x154037080_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x154035720;
T_64 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %load/vec4 v0x1540367d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154036c50_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x154036ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x154036c50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x154036c50_0, 0;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x154035720;
T_65 ;
    %wait E_0x154036060;
    %load/vec4 v0x154036c50_0;
    %load/vec4 v0x154036d80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154036ed0_0;
    %and;
    %store/vec4 v0x1540367d0_0, 0, 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x154035720;
T_66 ;
    %wait E_0x154035f10;
    %load/vec4 v0x1540369a0_0;
    %store/vec4 v0x154036ed0_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x154035720;
T_67 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %load/vec4 v0x154036a80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1540377b0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x154037110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x1540377b0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1540377b0_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x154035720;
T_68 ;
    %wait E_0x154035fe0;
    %load/vec4 v0x1540377b0_0;
    %load/vec4 v0x154037700_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154037110_0;
    %and;
    %store/vec4 v0x154036a80_0, 0, 1;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x154035720;
T_69 ;
    %wait E_0x154035f90;
    %load/vec4 v0x1540367d0_0;
    %store/vec4 v0x154037110_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x154035720;
T_70 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %load/vec4 v0x154036900_0;
    %or;
    %load/vec4 v0x154037b80_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x154037c20_0;
    %assign/vec4 v0x154037410_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x154036ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x154037410_0;
    %load/vec4 v0x154037c20_0;
    %add;
    %assign/vec4 v0x154037410_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x154035720;
T_71 ;
    %wait E_0x154035f90;
    %load/vec4 v0x1540367d0_0;
    %store/vec4 v0x154036900_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x154035720;
T_72 ;
    %wait E_0x154035f10;
    %load/vec4 v0x1540369a0_0;
    %store/vec4 v0x154036ff0_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x154035720;
T_73 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %load/vec4 v0x154036900_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154037350_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x154036870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x154037410_0;
    %assign/vec4 v0x154037350_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x154036f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x154037350_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x154037350_0, 0;
T_73.4 ;
T_73.3 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x154035720;
T_74 ;
    %wait E_0x154035f10;
    %load/vec4 v0x1540369a0_0;
    %store/vec4 v0x154036870_0, 0, 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x154035720;
T_75 ;
    %wait E_0x154035ed0;
    %load/vec4 v0x154037a40_0;
    %store/vec4 v0x154036f60_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x154035720;
T_76 ;
    %wait E_0x154035e50;
    %load/vec4 v0x1540375c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_76.0, 8;
    %load/vec4 v0x1540377b0_0;
    %load/vec4 v0x1540374a0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_76.1, 8;
T_76.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1540377b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1540374a0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_76.1, 8;
 ; End of false expr.
    %blend;
T_76.1;
    %store/vec4 v0x154037530_0, 0, 6;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x154035720;
T_77 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154037af0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x154037a40_0;
    %assign/vec4 v0x154037af0_0, 0;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x154035720;
T_78 ;
    %wait E_0x154035e00;
    %load/vec4 v0x154037a40_0;
    %load/vec4 v0x154037af0_0;
    %inv;
    %and;
    %store/vec4 v0x154037b80_0, 0, 1;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x154035720;
T_79 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %load/vec4 v0x154036bc0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1540378f0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0x1540371b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x1540378f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1540378f0_0, 0;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x154035720;
T_80 ;
    %wait E_0x154035d90;
    %load/vec4 v0x1540378f0_0;
    %load/vec4 v0x154037990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1540371b0_0;
    %and;
    %store/vec4 v0x154036bc0_0, 0, 1;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x154035720;
T_81 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154037840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154036e40_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0x154036b10_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154036e40_0, 0;
T_81.2 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x154039300;
T_82 ;
    %wait E_0x1540396c0;
    %load/vec4 v0x154039710_0;
    %pad/u 16;
    %load/vec4 v0x1540397d0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x154039870_0, 0, 16;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_0x154039910;
T_83 ;
    %wait E_0x154039d00;
    %load/vec4 v0x154039d50_0;
    %pad/u 16;
    %load/vec4 v0x154039e10_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x154039eb0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0x154039f50;
T_84 ;
    %wait E_0x15403a320;
    %load/vec4 v0x15403a380_0;
    %pad/u 16;
    %load/vec4 v0x15403a440_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x15403a4e0_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0x15403b7c0;
T_85 ;
    %wait E_0x15403bc10;
    %load/vec4 v0x15403bdd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_85.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_85.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_85.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_85.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_85.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_85.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_85.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_85.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_85.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_85.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_85.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_85.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_85.12, 6;
    %jmp T_85.13;
T_85.0 ;
    %load/vec4 v0x15403bc70_0;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.1 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.2 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.3 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.4 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.5 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.6 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.7 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.8 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.9 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.10 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.11 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.12 ;
    %load/vec4 v0x15403bc70_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x15403bd30_0, 0, 20;
    %jmp T_85.13;
T_85.13 ;
    %pop/vec4 1;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x154038730;
T_86 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154038f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x154038d10_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x154039150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.2, 8;
    %load/vec4 v0x154038be0_0;
    %assign/vec4 v0x154038d10_0, 0;
T_86.2 ;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x154038730;
T_87 ;
    %wait E_0x154038af0;
    %load/vec4 v0x154038be0_0;
    %load/vec4 v0x154038d10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_87.0, 8;
    %load/vec4 v0x154038d10_0;
    %jmp/1 T_87.1, 8;
T_87.0 ; End of true expr.
    %load/vec4 v0x154038be0_0;
    %jmp/0 T_87.1, 8;
 ; End of false expr.
    %blend;
T_87.1;
    %assign/vec4 v0x154038e70_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_0x154038730;
T_88 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154038f90_0;
    %load/vec4 v0x154038da0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154039030_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x154039150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x154039030_0;
    %inv;
    %assign/vec4 v0x154039030_0, 0;
T_88.2 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x154038730;
T_89 ;
    %wait E_0x154038a90;
    %load/vec4 v0x154039030_0;
    %load/vec4 v0x154039150_0;
    %and;
    %assign/vec4 v0x154038f00_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_0x154038730;
T_90 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154038f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x154038c80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1540391f0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x154038da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.2, 8;
    %load/vec4 v0x154038e70_0;
    %jmp/1 T_90.3, 8;
T_90.2 ; End of true expr.
    %load/vec4 v0x154038be0_0;
    %jmp/0 T_90.3, 8;
 ; End of false expr.
    %blend;
T_90.3;
    %assign/vec4 v0x154038c80_0, 0;
    %load/vec4 v0x154038da0_0;
    %flag_set/vec4 8;
    %jmp/0 T_90.4, 8;
    %load/vec4 v0x154038f00_0;
    %jmp/1 T_90.5, 8;
T_90.4 ; End of true expr.
    %load/vec4 v0x154039150_0;
    %jmp/0 T_90.5, 8;
 ; End of false expr.
    %blend;
T_90.5;
    %assign/vec4 v0x1540391f0_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x15403b200;
T_91 ;
    %wait E_0x154031d30;
    %load/vec4 v0x15403b620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15403b580_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x15403b580_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x15403b730_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15403b580_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x15403ab70;
T_92 ;
    %wait E_0x154031d30;
    %load/vec4 v0x15403b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15403b050_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x15403b050_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x15403b170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15403b050_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x15403a580;
T_93 ;
    %wait E_0x154031d30;
    %load/vec4 v0x15403aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15403a980_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x15403a980_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15403aab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15403a980_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x154037e50;
T_94 ;
    %wait E_0x154031d30;
    %load/vec4 v0x15403ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15403cb50_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15403cc70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15403cd90_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x15403c6f0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x15403c990_0;
    %and;
    %assign/vec4 v0x15403cb50_0, 0;
    %load/vec4 v0x15403c6f0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x15403cbe0_0;
    %and;
    %assign/vec4 v0x15403cc70_0, 0;
    %load/vec4 v0x15403c6f0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x15403cd00_0;
    %and;
    %assign/vec4 v0x15403cd90_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x154037e50;
T_95 ;
    %wait E_0x154031d30;
    %load/vec4 v0x15403ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x15403c8e0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x15403c850_0;
    %load/vec4 v0x15403cb50_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15403cb50_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15403cc70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15403cc70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15403cd90_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15403cd90_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x15403c8e0_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x154037e50;
T_96 ;
    %wait E_0x1540386d0;
    %load/vec4 v0x15403c430_0;
    %flag_set/vec4 8;
    %jmp/0 T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_96.1, 8;
T_96.0 ; End of true expr.
    %load/vec4 v0x15403c8e0_0;
    %jmp/0 T_96.1, 8;
 ; End of false expr.
    %blend;
T_96.1;
    %store/vec4 v0x15403c850_0, 0, 21;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x154037e50;
T_97 ;
    %wait E_0x154038680;
    %load/vec4 v0x15403c8e0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x15403c7a0_0, 0, 20;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x154037e50;
T_98 ;
    %wait E_0x154031d30;
    %load/vec4 v0x15403ce30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15403bfd0_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x15403c8e0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x15403c8e0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x15403d280_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15403bfd0_0, 0;
T_98.2 ;
T_98.1 ;
    %jmp T_98;
    .thread T_98;
    .scope S_0x154037e50;
T_99 ;
    %wait E_0x154038630;
    %load/vec4 v0x15403c3a0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x15403d280_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x15403c430_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0x154033940;
T_100 ;
    %wait E_0x154031d30;
    %load/vec4 v0x1540341b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %load/vec4 v0x154033f00_0;
    %load/vec4 v0x154033dd0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154034110, 0, 4;
T_100.0 ;
    %load/vec4 v0x154033dd0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154034110, 4;
    %assign/vec4 v0x154033f90_0, 0;
    %load/vec4 v0x154033d20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154034110, 4;
    %assign/vec4 v0x154034060_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x154034300;
T_101 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154034ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x154034910_0;
    %load/vec4 v0x1540347e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154034b00, 0, 4;
T_101.0 ;
    %load/vec4 v0x1540347e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154034b00, 4;
    %assign/vec4 v0x1540349a0_0, 0;
    %load/vec4 v0x154034730_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154034b00, 4;
    %assign/vec4 v0x154034a50_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x15403e650;
T_102 ;
    %wait E_0x154031d30;
    %load/vec4 v0x15403eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0x15403ec20_0;
    %load/vec4 v0x15403eaf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x15403ee10, 0, 4;
T_102.0 ;
    %load/vec4 v0x15403eaf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x15403ee10, 4;
    %assign/vec4 v0x15403ecb0_0, 0;
    %load/vec4 v0x15403ea40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x15403ee10, 4;
    %assign/vec4 v0x15403ed60_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x154030a60;
T_103 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154041730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1540415f0_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v0x154041e90_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_103.2, 4;
    %load/vec4 v0x154040e60_0;
    %assign/vec4 v0x1540415f0_0, 0;
    %jmp T_103.3;
T_103.2 ;
    %load/vec4 v0x154041e90_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_103.4, 4;
    %load/vec4 v0x154040f40_0;
    %pad/u 32;
    %assign/vec4 v0x1540415f0_0, 0;
T_103.4 ;
T_103.3 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_0x154030a60;
T_104 ;
    %wait E_0x154031d30;
    %load/vec4 v0x154041730_0;
    %load/vec4 v0x154041690_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154041690_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x154040760_0;
    %load/vec4 v0x154041690_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154041690_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x154043490;
T_105 ;
    %wait E_0x154043910;
    %load/vec4 v0x154043ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154043ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154043b50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154043be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154043cb0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x154044230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.2, 8;
    %load/vec4 v0x154043960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_105.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_105.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_105.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_105.7, 6;
    %jmp T_105.8;
T_105.4 ;
    %load/vec4 v0x154043d50_0;
    %assign/vec4 v0x154043ac0_0, 0;
    %jmp T_105.8;
T_105.5 ;
    %load/vec4 v0x154043d50_0;
    %assign/vec4 v0x154043b50_0, 0;
    %jmp T_105.8;
T_105.6 ;
    %load/vec4 v0x154043d50_0;
    %assign/vec4 v0x154043be0_0, 0;
    %jmp T_105.8;
T_105.7 ;
    %load/vec4 v0x154043d50_0;
    %assign/vec4 v0x154043cb0_0, 0;
    %jmp T_105.8;
T_105.8 ;
    %pop/vec4 1;
T_105.2 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x154043490;
T_106 ;
    %wait E_0x154043890;
    %load/vec4 v0x154043960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_106.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_106.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_106.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_106.3, 6;
    %jmp T_106.4;
T_106.0 ;
    %load/vec4 v0x154043fb0_0;
    %store/vec4 v0x154043df0_0, 0, 32;
    %jmp T_106.4;
T_106.1 ;
    %load/vec4 v0x154044050_0;
    %store/vec4 v0x154043df0_0, 0, 32;
    %jmp T_106.4;
T_106.2 ;
    %load/vec4 v0x154044110_0;
    %store/vec4 v0x154043df0_0, 0, 32;
    %jmp T_106.4;
T_106.3 ;
    %load/vec4 v0x1540441a0_0;
    %store/vec4 v0x154043df0_0, 0, 32;
    %jmp T_106.4;
T_106.4 ;
    %pop/vec4 1;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_0x154047cf0;
T_107 ;
    %wait E_0x154043910;
    %load/vec4 v0x154048150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1540480b0_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0x1540480b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x1540481e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x1540480b0_0, 0;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_0x1540472c0;
T_108 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %load/vec4 v0x154048540_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154049040_0, 0;
    %jmp T_108.1;
T_108.0 ;
    %load/vec4 v0x154048c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_108.2, 8;
    %load/vec4 v0x154049040_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x154049040_0, 0;
T_108.2 ;
T_108.1 ;
    %jmp T_108;
    .thread T_108;
    .scope S_0x1540472c0;
T_109 ;
    %wait E_0x154047c60;
    %load/vec4 v0x154049040_0;
    %load/vec4 v0x1540491f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1540495e0_0;
    %and;
    %store/vec4 v0x154048540_0, 0, 1;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x1540472c0;
T_110 ;
    %wait E_0x154047a70;
    %load/vec4 v0x1540495e0_0;
    %store/vec4 v0x154048c20_0, 0, 1;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_0x1540472c0;
T_111 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %load/vec4 v0x154048370_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1540487f0_0, 0;
    %jmp T_111.1;
T_111.0 ;
    %load/vec4 v0x154048a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_111.2, 8;
    %load/vec4 v0x1540487f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1540487f0_0, 0;
T_111.2 ;
T_111.1 ;
    %jmp T_111;
    .thread T_111;
    .scope S_0x1540472c0;
T_112 ;
    %wait E_0x154047c00;
    %load/vec4 v0x1540487f0_0;
    %load/vec4 v0x154048920_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154048a70_0;
    %and;
    %store/vec4 v0x154048370_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_0x1540472c0;
T_113 ;
    %wait E_0x154047ab0;
    %load/vec4 v0x154048540_0;
    %store/vec4 v0x154048a70_0, 0, 1;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_0x1540472c0;
T_114 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %load/vec4 v0x154048620_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154049350_0, 0;
    %jmp T_114.1;
T_114.0 ;
    %load/vec4 v0x154048cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_114.2, 8;
    %load/vec4 v0x154049350_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x154049350_0, 0;
T_114.2 ;
T_114.1 ;
    %jmp T_114;
    .thread T_114;
    .scope S_0x1540472c0;
T_115 ;
    %wait E_0x154047b80;
    %load/vec4 v0x154049350_0;
    %load/vec4 v0x1540492a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154048cb0_0;
    %and;
    %store/vec4 v0x154048620_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_0x1540472c0;
T_116 ;
    %wait E_0x154047b30;
    %load/vec4 v0x154048370_0;
    %store/vec4 v0x154048cb0_0, 0, 1;
    %jmp T_116;
    .thread T_116, $push;
    .scope S_0x1540472c0;
T_117 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %load/vec4 v0x1540484a0_0;
    %or;
    %load/vec4 v0x154049720_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.0, 8;
    %load/vec4 v0x1540497c0_0;
    %assign/vec4 v0x154048fb0_0, 0;
    %jmp T_117.1;
T_117.0 ;
    %load/vec4 v0x154048b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_117.2, 8;
    %load/vec4 v0x154048fb0_0;
    %load/vec4 v0x1540497c0_0;
    %add;
    %assign/vec4 v0x154048fb0_0, 0;
T_117.2 ;
T_117.1 ;
    %jmp T_117;
    .thread T_117;
    .scope S_0x1540472c0;
T_118 ;
    %wait E_0x154047b30;
    %load/vec4 v0x154048370_0;
    %store/vec4 v0x1540484a0_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_0x1540472c0;
T_119 ;
    %wait E_0x154047ab0;
    %load/vec4 v0x154048540_0;
    %store/vec4 v0x154048b90_0, 0, 1;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_0x1540472c0;
T_120 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %load/vec4 v0x1540484a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154048ef0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %load/vec4 v0x154048410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.2, 8;
    %load/vec4 v0x154048fb0_0;
    %assign/vec4 v0x154048ef0_0, 0;
    %jmp T_120.3;
T_120.2 ;
    %load/vec4 v0x154048b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.4, 8;
    %load/vec4 v0x154048ef0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x154048ef0_0, 0;
T_120.4 ;
T_120.3 ;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x1540472c0;
T_121 ;
    %wait E_0x154047ab0;
    %load/vec4 v0x154048540_0;
    %store/vec4 v0x154048410_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_0x1540472c0;
T_122 ;
    %wait E_0x154047a70;
    %load/vec4 v0x1540495e0_0;
    %store/vec4 v0x154048b00_0, 0, 1;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_0x1540472c0;
T_123 ;
    %wait E_0x1540479f0;
    %load/vec4 v0x154049160_0;
    %flag_set/vec4 8;
    %jmp/0 T_123.0, 8;
    %load/vec4 v0x154049350_0;
    %load/vec4 v0x154049040_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_123.1, 8;
T_123.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x154049350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x154049040_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_123.1, 8;
 ; End of false expr.
    %blend;
T_123.1;
    %store/vec4 v0x1540490d0_0, 0, 6;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_0x1540472c0;
T_124 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_124.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154049690_0, 0;
    %jmp T_124.1;
T_124.0 ;
    %load/vec4 v0x1540495e0_0;
    %assign/vec4 v0x154049690_0, 0;
T_124.1 ;
    %jmp T_124;
    .thread T_124;
    .scope S_0x1540472c0;
T_125 ;
    %wait E_0x1540479a0;
    %load/vec4 v0x1540495e0_0;
    %load/vec4 v0x154049690_0;
    %inv;
    %and;
    %store/vec4 v0x154049720_0, 0, 1;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_0x1540472c0;
T_126 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %load/vec4 v0x154048760_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154049490_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v0x154048d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.2, 8;
    %load/vec4 v0x154049490_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x154049490_0, 0;
T_126.2 ;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_0x1540472c0;
T_127 ;
    %wait E_0x154047930;
    %load/vec4 v0x154049490_0;
    %load/vec4 v0x154049530_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x154048d50_0;
    %and;
    %store/vec4 v0x154048760_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_0x1540472c0;
T_128 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540493e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1540489e0_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v0x1540486b0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1540489e0_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_0x15404aea0;
T_129 ;
    %wait E_0x15404b260;
    %load/vec4 v0x15404b2b0_0;
    %pad/u 16;
    %load/vec4 v0x15404b370_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x15404b410_0, 0, 16;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_0x15404b4b0;
T_130 ;
    %wait E_0x15404b8a0;
    %load/vec4 v0x15404b8f0_0;
    %pad/u 16;
    %load/vec4 v0x15404b9b0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x15404ba50_0, 0, 16;
    %jmp T_130;
    .thread T_130, $push;
    .scope S_0x15404baf0;
T_131 ;
    %wait E_0x15404bec0;
    %load/vec4 v0x15404bf20_0;
    %pad/u 16;
    %load/vec4 v0x15404bfe0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x15404c080_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_0x15404d360;
T_132 ;
    %wait E_0x15404d7b0;
    %load/vec4 v0x15404d970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_132.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_132.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_132.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_132.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_132.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_132.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_132.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_132.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_132.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_132.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_132.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_132.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_132.12, 6;
    %jmp T_132.13;
T_132.0 ;
    %load/vec4 v0x15404d810_0;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.1 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.2 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.3 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.4 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.5 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.6 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.7 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.8 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.9 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.10 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.11 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.12 ;
    %load/vec4 v0x15404d810_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x15404d8d0_0, 0, 20;
    %jmp T_132.13;
T_132.13 ;
    %pop/vec4 1;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0x15404a2d0;
T_133 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x15404a8b0_0, 0;
    %jmp T_133.1;
T_133.0 ;
    %load/vec4 v0x15404acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_133.2, 8;
    %load/vec4 v0x15404a780_0;
    %assign/vec4 v0x15404a8b0_0, 0;
T_133.2 ;
T_133.1 ;
    %jmp T_133;
    .thread T_133;
    .scope S_0x15404a2d0;
T_134 ;
    %wait E_0x15404a690;
    %load/vec4 v0x15404a780_0;
    %load/vec4 v0x15404a8b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_134.0, 8;
    %load/vec4 v0x15404a8b0_0;
    %jmp/1 T_134.1, 8;
T_134.0 ; End of true expr.
    %load/vec4 v0x15404a780_0;
    %jmp/0 T_134.1, 8;
 ; End of false expr.
    %blend;
T_134.1;
    %assign/vec4 v0x15404aa10_0, 0;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_0x15404a2d0;
T_135 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404ab30_0;
    %load/vec4 v0x15404a940_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15404abd0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0x15404acf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v0x15404abd0_0;
    %inv;
    %assign/vec4 v0x15404abd0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_0x15404a2d0;
T_136 ;
    %wait E_0x15404a630;
    %load/vec4 v0x15404abd0_0;
    %load/vec4 v0x15404acf0_0;
    %and;
    %assign/vec4 v0x15404aaa0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_0x15404a2d0;
T_137 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404ab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x15404a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15404ad90_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0x15404a940_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.2, 8;
    %load/vec4 v0x15404aa10_0;
    %jmp/1 T_137.3, 8;
T_137.2 ; End of true expr.
    %load/vec4 v0x15404a780_0;
    %jmp/0 T_137.3, 8;
 ; End of false expr.
    %blend;
T_137.3;
    %assign/vec4 v0x15404a820_0, 0;
    %load/vec4 v0x15404a940_0;
    %flag_set/vec4 8;
    %jmp/0 T_137.4, 8;
    %load/vec4 v0x15404aaa0_0;
    %jmp/1 T_137.5, 8;
T_137.4 ; End of true expr.
    %load/vec4 v0x15404acf0_0;
    %jmp/0 T_137.5, 8;
 ; End of false expr.
    %blend;
T_137.5;
    %assign/vec4 v0x15404ad90_0, 0;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_0x15404cda0;
T_138 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404d1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_138.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15404d120_0, 0;
    %jmp T_138.1;
T_138.0 ;
    %load/vec4 v0x15404d120_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x15404d2d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15404d120_0, 0;
T_138.1 ;
    %jmp T_138;
    .thread T_138;
    .scope S_0x15404c710;
T_139 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404cc80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15404cbf0_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v0x15404cbf0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x15404cd10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15404cbf0_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_0x15404c120;
T_140 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15404c520_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0x15404c520_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15404c650_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15404c520_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_0x1540499f0;
T_141 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15404e6f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15404e810_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15404e930_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0x15404e290_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x15404e530_0;
    %and;
    %assign/vec4 v0x15404e6f0_0, 0;
    %load/vec4 v0x15404e290_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x15404e780_0;
    %and;
    %assign/vec4 v0x15404e810_0, 0;
    %load/vec4 v0x15404e290_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x15404e8a0_0;
    %and;
    %assign/vec4 v0x15404e930_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_0x1540499f0;
T_142 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x15404e480_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v0x15404e3f0_0;
    %load/vec4 v0x15404e6f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15404e6f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15404e810_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15404e810_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x15404e930_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x15404e930_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x15404e480_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_0x1540499f0;
T_143 ;
    %wait E_0x15404a270;
    %load/vec4 v0x15404dfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_143.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_143.1, 8;
T_143.0 ; End of true expr.
    %load/vec4 v0x15404e480_0;
    %jmp/0 T_143.1, 8;
 ; End of false expr.
    %blend;
T_143.1;
    %store/vec4 v0x15404e3f0_0, 0, 21;
    %jmp T_143;
    .thread T_143, $push;
    .scope S_0x1540499f0;
T_144 ;
    %wait E_0x15404a220;
    %load/vec4 v0x15404e480_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x15404e340_0, 0, 20;
    %jmp T_144;
    .thread T_144, $push;
    .scope S_0x1540499f0;
T_145 ;
    %wait E_0x154043910;
    %load/vec4 v0x15404e9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15404db70_0, 0;
    %jmp T_145.1;
T_145.0 ;
    %load/vec4 v0x15404e480_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x15404e480_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x15404ee20_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_145.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15404db70_0, 0;
T_145.2 ;
T_145.1 ;
    %jmp T_145;
    .thread T_145;
    .scope S_0x1540499f0;
T_146 ;
    %wait E_0x15404a1d0;
    %load/vec4 v0x15404df40_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x15404ee20_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x15404dfd0_0, 0, 1;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_0x1540454e0;
T_147 ;
    %wait E_0x154043910;
    %load/vec4 v0x154045d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_147.0, 8;
    %load/vec4 v0x154045aa0_0;
    %load/vec4 v0x154045970_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154045cb0, 0, 4;
T_147.0 ;
    %load/vec4 v0x154045970_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154045cb0, 4;
    %assign/vec4 v0x154045b30_0, 0;
    %load/vec4 v0x1540458c0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154045cb0, 4;
    %assign/vec4 v0x154045c00_0, 0;
    %jmp T_147;
    .thread T_147;
    .scope S_0x154045ea0;
T_148 ;
    %wait E_0x154043910;
    %load/vec4 v0x154046740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %load/vec4 v0x1540464b0_0;
    %load/vec4 v0x154046380_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1540466a0, 0, 4;
T_148.0 ;
    %load/vec4 v0x154046380_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1540466a0, 4;
    %assign/vec4 v0x154046540_0, 0;
    %load/vec4 v0x1540462d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1540466a0, 4;
    %assign/vec4 v0x1540465f0_0, 0;
    %jmp T_148;
    .thread T_148;
    .scope S_0x1540501f0;
T_149 ;
    %wait E_0x154043910;
    %load/vec4 v0x154050a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_149.0, 8;
    %load/vec4 v0x1540507c0_0;
    %load/vec4 v0x154050690_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1540509b0, 0, 4;
T_149.0 ;
    %load/vec4 v0x154050690_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1540509b0, 4;
    %assign/vec4 v0x154050850_0, 0;
    %load/vec4 v0x1540505e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x1540509b0, 4;
    %assign/vec4 v0x154050900_0, 0;
    %jmp T_149;
    .thread T_149;
    .scope S_0x154042630;
T_150 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540532d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154053190_0, 0;
    %jmp T_150.1;
T_150.0 ;
    %load/vec4 v0x154053a30_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_150.2, 4;
    %load/vec4 v0x154052a00_0;
    %assign/vec4 v0x154053190_0, 0;
    %jmp T_150.3;
T_150.2 ;
    %load/vec4 v0x154053a30_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_150.4, 4;
    %load/vec4 v0x154052ae0_0;
    %pad/u 32;
    %assign/vec4 v0x154053190_0, 0;
T_150.4 ;
T_150.3 ;
T_150.1 ;
    %jmp T_150;
    .thread T_150;
    .scope S_0x154042630;
T_151 ;
    %wait E_0x154043910;
    %load/vec4 v0x1540532d0_0;
    %load/vec4 v0x154053230_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154053230_0, 0;
    %jmp T_151.1;
T_151.0 ;
    %load/vec4 v0x154052300_0;
    %load/vec4 v0x154053230_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154053230_0, 0;
T_151.2 ;
T_151.1 ;
    %jmp T_151;
    .thread T_151;
    .scope S_0x154055100;
T_152 ;
    %wait E_0x154055590;
    %load/vec4 v0x154055b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154055740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1540557d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154055860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154055930_0, 0;
    %jmp T_152.1;
T_152.0 ;
    %load/vec4 v0x154055eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.2, 8;
    %load/vec4 v0x1540555e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_152.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_152.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_152.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_152.7, 6;
    %jmp T_152.8;
T_152.4 ;
    %load/vec4 v0x1540559d0_0;
    %assign/vec4 v0x154055740_0, 0;
    %jmp T_152.8;
T_152.5 ;
    %load/vec4 v0x1540559d0_0;
    %assign/vec4 v0x1540557d0_0, 0;
    %jmp T_152.8;
T_152.6 ;
    %load/vec4 v0x1540559d0_0;
    %assign/vec4 v0x154055860_0, 0;
    %jmp T_152.8;
T_152.7 ;
    %load/vec4 v0x1540559d0_0;
    %assign/vec4 v0x154055930_0, 0;
    %jmp T_152.8;
T_152.8 ;
    %pop/vec4 1;
T_152.2 ;
T_152.1 ;
    %jmp T_152;
    .thread T_152;
    .scope S_0x154055100;
T_153 ;
    %wait E_0x154055520;
    %load/vec4 v0x1540555e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_153.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_153.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_153.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_153.3, 6;
    %jmp T_153.4;
T_153.0 ;
    %load/vec4 v0x154055c30_0;
    %store/vec4 v0x154055a70_0, 0, 32;
    %jmp T_153.4;
T_153.1 ;
    %load/vec4 v0x154055cd0_0;
    %store/vec4 v0x154055a70_0, 0, 32;
    %jmp T_153.4;
T_153.2 ;
    %load/vec4 v0x154055d90_0;
    %store/vec4 v0x154055a70_0, 0, 32;
    %jmp T_153.4;
T_153.3 ;
    %load/vec4 v0x154055e20_0;
    %store/vec4 v0x154055a70_0, 0, 32;
    %jmp T_153.4;
T_153.4 ;
    %pop/vec4 1;
    %jmp T_153;
    .thread T_153, $push;
    .scope S_0x154059970;
T_154 ;
    %wait E_0x154055590;
    %load/vec4 v0x154059dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x154059d30_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0x154059d30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x154059e60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154059d30_0, 0;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_0x154058f40;
T_155 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %load/vec4 v0x15405a1c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15405acc0_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0x15405a8a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0x15405acc0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15405acc0_0, 0;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_0x154058f40;
T_156 ;
    %wait E_0x1540598e0;
    %load/vec4 v0x15405acc0_0;
    %load/vec4 v0x15405ae70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15405b260_0;
    %and;
    %store/vec4 v0x15405a1c0_0, 0, 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_0x154058f40;
T_157 ;
    %wait E_0x1540596f0;
    %load/vec4 v0x15405b260_0;
    %store/vec4 v0x15405a8a0_0, 0, 1;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x154058f40;
T_158 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %load/vec4 v0x154059ff0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15405a470_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v0x15405a6f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0x15405a470_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15405a470_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_0x154058f40;
T_159 ;
    %wait E_0x154059880;
    %load/vec4 v0x15405a470_0;
    %load/vec4 v0x15405a5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15405a6f0_0;
    %and;
    %store/vec4 v0x154059ff0_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_0x154058f40;
T_160 ;
    %wait E_0x154059730;
    %load/vec4 v0x15405a1c0_0;
    %store/vec4 v0x15405a6f0_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_0x154058f40;
T_161 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %load/vec4 v0x15405a2a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15405afd0_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0x15405a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0x15405afd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x15405afd0_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_0x154058f40;
T_162 ;
    %wait E_0x154059800;
    %load/vec4 v0x15405afd0_0;
    %load/vec4 v0x15405af20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15405a930_0;
    %and;
    %store/vec4 v0x15405a2a0_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_0x154058f40;
T_163 ;
    %wait E_0x1540597b0;
    %load/vec4 v0x154059ff0_0;
    %store/vec4 v0x15405a930_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_0x154058f40;
T_164 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %load/vec4 v0x15405a120_0;
    %or;
    %load/vec4 v0x15405b3a0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %load/vec4 v0x15405b440_0;
    %assign/vec4 v0x15405ac30_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0x15405a810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0x15405ac30_0;
    %load/vec4 v0x15405b440_0;
    %add;
    %assign/vec4 v0x15405ac30_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_0x154058f40;
T_165 ;
    %wait E_0x1540597b0;
    %load/vec4 v0x154059ff0_0;
    %store/vec4 v0x15405a120_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_0x154058f40;
T_166 ;
    %wait E_0x154059730;
    %load/vec4 v0x15405a1c0_0;
    %store/vec4 v0x15405a810_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_0x154058f40;
T_167 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %load/vec4 v0x15405a120_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15405ab70_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v0x15405a090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0x15405ac30_0;
    %assign/vec4 v0x15405ab70_0, 0;
    %jmp T_167.3;
T_167.2 ;
    %load/vec4 v0x15405a780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.4, 8;
    %load/vec4 v0x15405ab70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15405ab70_0, 0;
T_167.4 ;
T_167.3 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_0x154058f40;
T_168 ;
    %wait E_0x154059730;
    %load/vec4 v0x15405a1c0_0;
    %store/vec4 v0x15405a090_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_0x154058f40;
T_169 ;
    %wait E_0x1540596f0;
    %load/vec4 v0x15405b260_0;
    %store/vec4 v0x15405a780_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_0x154058f40;
T_170 ;
    %wait E_0x154059670;
    %load/vec4 v0x15405ade0_0;
    %flag_set/vec4 8;
    %jmp/0 T_170.0, 8;
    %load/vec4 v0x15405afd0_0;
    %load/vec4 v0x15405acc0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_170.1, 8;
T_170.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x15405afd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x15405acc0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_170.1, 8;
 ; End of false expr.
    %blend;
T_170.1;
    %store/vec4 v0x15405ad50_0, 0, 6;
    %jmp T_170;
    .thread T_170, $push;
    .scope S_0x154058f40;
T_171 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_171.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15405b310_0, 0;
    %jmp T_171.1;
T_171.0 ;
    %load/vec4 v0x15405b260_0;
    %assign/vec4 v0x15405b310_0, 0;
T_171.1 ;
    %jmp T_171;
    .thread T_171;
    .scope S_0x154058f40;
T_172 ;
    %wait E_0x154059620;
    %load/vec4 v0x15405b260_0;
    %load/vec4 v0x15405b310_0;
    %inv;
    %and;
    %store/vec4 v0x15405b3a0_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_0x154058f40;
T_173 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %load/vec4 v0x15405a3e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15405b110_0, 0;
    %jmp T_173.1;
T_173.0 ;
    %load/vec4 v0x15405a9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_173.2, 8;
    %load/vec4 v0x15405b110_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x15405b110_0, 0;
T_173.2 ;
T_173.1 ;
    %jmp T_173;
    .thread T_173;
    .scope S_0x154058f40;
T_174 ;
    %wait E_0x1540595b0;
    %load/vec4 v0x15405b110_0;
    %load/vec4 v0x15405b1b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x15405a9d0_0;
    %and;
    %store/vec4 v0x15405a3e0_0, 0, 1;
    %jmp T_174;
    .thread T_174, $push;
    .scope S_0x154058f40;
T_175 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405b060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15405a660_0, 0;
    %jmp T_175.1;
T_175.0 ;
    %load/vec4 v0x15405a330_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_175.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15405a660_0, 0;
T_175.2 ;
T_175.1 ;
    %jmp T_175;
    .thread T_175;
    .scope S_0x15405cb20;
T_176 ;
    %wait E_0x15405cee0;
    %load/vec4 v0x15405cf30_0;
    %pad/u 16;
    %load/vec4 v0x15405cff0_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x15405d090_0, 0, 16;
    %jmp T_176;
    .thread T_176, $push;
    .scope S_0x15405d130;
T_177 ;
    %wait E_0x15405d520;
    %load/vec4 v0x15405d570_0;
    %pad/u 16;
    %load/vec4 v0x15405d630_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x15405d6d0_0, 0, 16;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_0x15405d770;
T_178 ;
    %wait E_0x15405db40;
    %load/vec4 v0x15405dba0_0;
    %pad/u 16;
    %load/vec4 v0x15405dc60_0;
    %pad/u 16;
    %mul;
    %store/vec4 v0x15405dd00_0, 0, 16;
    %jmp T_178;
    .thread T_178, $push;
    .scope S_0x15405efe0;
T_179 ;
    %wait E_0x15405f430;
    %load/vec4 v0x15405f5f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_179.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_179.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_179.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_179.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_179.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_179.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_179.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_179.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_179.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_179.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_179.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_179.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_179.12, 6;
    %jmp T_179.13;
T_179.0 ;
    %load/vec4 v0x15405f490_0;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.1 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 3, 2;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.2 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 2, 2;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.3 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 5, 3;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.4 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 4, 3;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.5 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 11, 4;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.6 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 10, 4;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.7 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 9, 4;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.8 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 8, 4;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.9 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 23, 5;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.10 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 22, 5;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.11 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 21, 5;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.12 ;
    %load/vec4 v0x15405f490_0;
    %parti/s 20, 20, 5;
    %store/vec4 v0x15405f550_0, 0, 20;
    %jmp T_179.13;
T_179.13 ;
    %pop/vec4 1;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_0x15405bf50;
T_180 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x15405c530_0, 0;
    %jmp T_180.1;
T_180.0 ;
    %load/vec4 v0x15405c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_180.2, 8;
    %load/vec4 v0x15405c400_0;
    %assign/vec4 v0x15405c530_0, 0;
T_180.2 ;
T_180.1 ;
    %jmp T_180;
    .thread T_180;
    .scope S_0x15405bf50;
T_181 ;
    %wait E_0x15405c310;
    %load/vec4 v0x15405c400_0;
    %load/vec4 v0x15405c530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_181.0, 8;
    %load/vec4 v0x15405c530_0;
    %jmp/1 T_181.1, 8;
T_181.0 ; End of true expr.
    %load/vec4 v0x15405c400_0;
    %jmp/0 T_181.1, 8;
 ; End of false expr.
    %blend;
T_181.1;
    %assign/vec4 v0x15405c690_0, 0;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_0x15405bf50;
T_182 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405c7b0_0;
    %load/vec4 v0x15405c5c0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15405c850_0, 0;
    %jmp T_182.1;
T_182.0 ;
    %load/vec4 v0x15405c970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_182.2, 8;
    %load/vec4 v0x15405c850_0;
    %inv;
    %assign/vec4 v0x15405c850_0, 0;
T_182.2 ;
T_182.1 ;
    %jmp T_182;
    .thread T_182;
    .scope S_0x15405bf50;
T_183 ;
    %wait E_0x15405c2b0;
    %load/vec4 v0x15405c850_0;
    %load/vec4 v0x15405c970_0;
    %and;
    %assign/vec4 v0x15405c720_0, 0;
    %jmp T_183;
    .thread T_183, $push;
    .scope S_0x15405bf50;
T_184 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405c7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_184.0, 8;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x15405c4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15405ca10_0, 0;
    %jmp T_184.1;
T_184.0 ;
    %load/vec4 v0x15405c5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.2, 8;
    %load/vec4 v0x15405c690_0;
    %jmp/1 T_184.3, 8;
T_184.2 ; End of true expr.
    %load/vec4 v0x15405c400_0;
    %jmp/0 T_184.3, 8;
 ; End of false expr.
    %blend;
T_184.3;
    %assign/vec4 v0x15405c4a0_0, 0;
    %load/vec4 v0x15405c5c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_184.4, 8;
    %load/vec4 v0x15405c720_0;
    %jmp/1 T_184.5, 8;
T_184.4 ; End of true expr.
    %load/vec4 v0x15405c970_0;
    %jmp/0 T_184.5, 8;
 ; End of false expr.
    %blend;
T_184.5;
    %assign/vec4 v0x15405ca10_0, 0;
T_184.1 ;
    %jmp T_184;
    .thread T_184;
    .scope S_0x15405ea20;
T_185 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405ee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x15405eda0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0x15405eda0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x15405ef50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15405eda0_0, 0;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_0x15405e390;
T_186 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405e900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_186.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x15405e870_0, 0;
    %jmp T_186.1;
T_186.0 ;
    %load/vec4 v0x15405e870_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x15405e990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15405e870_0, 0;
T_186.1 ;
    %jmp T_186;
    .thread T_186;
    .scope S_0x15405dda0;
T_187 ;
    %wait E_0x154055590;
    %load/vec4 v0x15405e240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x15405e1a0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v0x15405e1a0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x15405e2d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x15405e1a0_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_0x15405b670;
T_188 ;
    %wait E_0x154055590;
    %load/vec4 v0x154060650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x154060370_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x154060490_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1540605b0_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v0x15405ff10_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0x1540601b0_0;
    %and;
    %assign/vec4 v0x154060370_0, 0;
    %load/vec4 v0x15405ff10_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0x154060400_0;
    %and;
    %assign/vec4 v0x154060490_0, 0;
    %load/vec4 v0x15405ff10_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0x154060520_0;
    %and;
    %assign/vec4 v0x1540605b0_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_0x15405b670;
T_189 ;
    %wait E_0x154055590;
    %load/vec4 v0x154060650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0x154060100_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v0x154060070_0;
    %load/vec4 v0x154060370_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x154060370_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x154060490_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x154060490_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0x1540605b0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0x1540605b0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0x154060100_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_0x15405b670;
T_190 ;
    %wait E_0x15405bef0;
    %load/vec4 v0x15405fc50_0;
    %flag_set/vec4 8;
    %jmp/0 T_190.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_190.1, 8;
T_190.0 ; End of true expr.
    %load/vec4 v0x154060100_0;
    %jmp/0 T_190.1, 8;
 ; End of false expr.
    %blend;
T_190.1;
    %store/vec4 v0x154060070_0, 0, 21;
    %jmp T_190;
    .thread T_190, $push;
    .scope S_0x15405b670;
T_191 ;
    %wait E_0x15405bea0;
    %load/vec4 v0x154060100_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0x15405ffc0_0, 0, 20;
    %jmp T_191;
    .thread T_191, $push;
    .scope S_0x15405b670;
T_192 ;
    %wait E_0x154055590;
    %load/vec4 v0x154060650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x15405f7f0_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v0x154060100_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x154060100_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v0x154060aa0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x15405f7f0_0, 0;
T_192.2 ;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_0x15405b670;
T_193 ;
    %wait E_0x15405be50;
    %load/vec4 v0x15405fbc0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x154060aa0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0x15405fc50_0, 0, 1;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_0x154057160;
T_194 ;
    %wait E_0x154055590;
    %load/vec4 v0x1540579d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_194.0, 8;
    %load/vec4 v0x154057720_0;
    %load/vec4 v0x1540575f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154057930, 0, 4;
T_194.0 ;
    %load/vec4 v0x1540575f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154057930, 4;
    %assign/vec4 v0x1540577b0_0, 0;
    %load/vec4 v0x154057540_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154057930, 4;
    %assign/vec4 v0x154057880_0, 0;
    %jmp T_194;
    .thread T_194;
    .scope S_0x154057b20;
T_195 ;
    %wait E_0x154055590;
    %load/vec4 v0x1540583c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_195.0, 8;
    %load/vec4 v0x154058130_0;
    %load/vec4 v0x154058000_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154058320, 0, 4;
T_195.0 ;
    %load/vec4 v0x154058000_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154058320, 4;
    %assign/vec4 v0x1540581c0_0, 0;
    %load/vec4 v0x154057f50_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154058320, 4;
    %assign/vec4 v0x154058270_0, 0;
    %jmp T_195;
    .thread T_195;
    .scope S_0x154061e70;
T_196 ;
    %wait E_0x154055590;
    %load/vec4 v0x1540626d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %load/vec4 v0x154062440_0;
    %load/vec4 v0x154062310_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154062630, 0, 4;
T_196.0 ;
    %load/vec4 v0x154062310_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154062630, 4;
    %assign/vec4 v0x1540624d0_0, 0;
    %load/vec4 v0x154062260_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x154062630, 4;
    %assign/vec4 v0x154062580_0, 0;
    %jmp T_196;
    .thread T_196;
    .scope S_0x1540542c0;
T_197 ;
    %wait E_0x154055590;
    %load/vec4 v0x154064f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_197.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154064e10_0, 0;
    %jmp T_197.1;
T_197.0 ;
    %load/vec4 v0x1540656b0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_197.2, 4;
    %load/vec4 v0x154064680_0;
    %assign/vec4 v0x154064e10_0, 0;
    %jmp T_197.3;
T_197.2 ;
    %load/vec4 v0x1540656b0_0;
    %parti/s 2, 16, 6;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_197.4, 4;
    %load/vec4 v0x154064760_0;
    %pad/u 32;
    %assign/vec4 v0x154064e10_0, 0;
T_197.4 ;
T_197.3 ;
T_197.1 ;
    %jmp T_197;
    .thread T_197;
    .scope S_0x1540542c0;
T_198 ;
    %wait E_0x154055590;
    %load/vec4 v0x154064f50_0;
    %load/vec4 v0x154064eb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154064eb0_0, 0;
    %jmp T_198.1;
T_198.0 ;
    %load/vec4 v0x154063f80_0;
    %load/vec4 v0x154064eb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154064eb0_0, 0;
T_198.2 ;
T_198.1 ;
    %jmp T_198;
    .thread T_198;
    .scope S_0x15401e680;
T_199 ;
    %wait E_0x15401ee40;
    %load/vec4 v0x154066520_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0x154065f20_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_0x15401e680;
T_200 ;
    %wait E_0x15401edc0;
    %load/vec4 v0x154065f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_200.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_200.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_200.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_200.3, 6;
    %jmp T_200.4;
T_200.0 ;
    %load/vec4 v0x154066860_0;
    %store/vec4 v0x1540667d0_0, 0, 32;
    %jmp T_200.4;
T_200.1 ;
    %load/vec4 v0x1540668f0_0;
    %store/vec4 v0x1540667d0_0, 0, 32;
    %jmp T_200.4;
T_200.2 ;
    %load/vec4 v0x154066980_0;
    %store/vec4 v0x1540667d0_0, 0, 32;
    %jmp T_200.4;
T_200.3 ;
    %load/vec4 v0x154066b10_0;
    %store/vec4 v0x1540667d0_0, 0, 32;
    %jmp T_200.4;
T_200.4 ;
    %pop/vec4 1;
    %jmp T_200;
    .thread T_200, $push;
    .scope S_0x15400cc10;
T_201 ;
    %wait E_0x154008310;
    %load/vec4 v0x1540679c0_0;
    %store/vec4 v0x1540687c0_0, 0, 1;
    %jmp T_201;
    .thread T_201, $push;
    .scope S_0x15400cc10;
T_202 ;
    %wait E_0x1540082d0;
    %load/vec4 v0x154068310_0;
    %store/vec4 v0x154068850_0, 0, 1;
    %jmp T_202;
    .thread T_202, $push;
    .scope S_0x15400cc10;
T_203 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1540679c0_0, 0, 1;
T_203.0 ;
    %delay 5, 0;
    %load/vec4 v0x1540679c0_0;
    %inv;
    %store/vec4 v0x1540679c0_0, 0, 1;
    %jmp T_203.0;
    %end;
    .thread T_203;
    .scope S_0x15400cc10;
T_204 ;
    %vpi_call 2 143 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 144 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15400cc10 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1540687c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068cf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154068bd0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154068ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154068990_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068310_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.1, 5;
    %jmp/1 T_204.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15401e190;
    %jmp T_204.0;
T_204.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154068310_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_204.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.3, 5;
    %jmp/1 T_204.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15401e190;
    %jmp T_204.2;
T_204.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154068310_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_204.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.5, 5;
    %jmp/1 T_204.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15401e190;
    %jmp T_204.4;
T_204.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15401dd50_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0x15401db90;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_0x15401de10;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067d60_0, 0, 32;
    %load/vec4 v0x154067d60_0;
    %pad/s 8;
    %store/vec4 v0x154067680_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0x1540674c0;
    %join;
    %load/vec4 v0x154067d60_0;
    %pad/s 8;
    %store/vec4 v0x154067900_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0x154067740;
    %join;
    %vpi_call 2 172 "$display", "-------- iteration %0d ----------", v0x154067d60_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_0x15400cee0;
    %join;
    %load/vec4 v0x154067d60_0;
    %pad/s 8;
    %store/vec4 v0x15401d570_0, 0, 8;
    %load/vec4 v0x154067eb0_0;
    %subi 1, 0, 3;
    %store/vec4 v0x15401d6d0_0, 0, 3;
    %load/vec4 v0x154067a70_0;
    %subi 1, 0, 8;
    %store/vec4 v0x15401d420_0, 0, 8;
    %load/vec4 v0x154068070_0;
    %subi 1, 0, 3;
    %store/vec4 v0x15401d7c0_0, 0, 3;
    %load/vec4 v0x154068720_0;
    %store/vec4 v0x15401dae0_0, 0, 8;
    %load/vec4 v0x154067e10_0;
    %store/vec4 v0x15401d630_0, 0, 1;
    %load/vec4 v0x154068450_0;
    %subi 1, 0, 8;
    %store/vec4 v0x15401d920_0, 0, 8;
    %load/vec4 v0x154068690_0;
    %store/vec4 v0x15401d9d0_0, 0, 4;
    %load/vec4 v0x154067b20_0;
    %store/vec4 v0x15401d4d0_0, 0, 1;
    %load/vec4 v0x154068260_0;
    %store/vec4 v0x15401d870_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0x15401d240;
    %join;
    %load/vec4 v0x154067d60_0;
    %pad/s 8;
    %store/vec4 v0x15401e350_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_0x15401dfd0;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.7, 5;
    %jmp/1 T_204.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15401e190;
    %jmp T_204.6;
T_204.7 ;
    %pop/vec4 1;
    %load/vec4 v0x154067d60_0;
    %pad/s 8;
    %store/vec4 v0x15401e5c0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_0x15401e400;
    %join;
    %pushi/vec4 10, 0, 32;
T_204.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_204.9, 5;
    %jmp/1 T_204.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15401e190;
    %jmp T_204.8;
T_204.9 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0x15401cfc0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x154067d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x154067380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x154067d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x154067380_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
T_204.10 ;
    %load/vec4 v0x154067bd0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_204.11, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x154067bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154068500, 0, 4;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x154067bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1540683b0, 0, 4;
    %load/vec4 v0x154067bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067bd0_0, 0, 32;
    %jmp T_204.10;
T_204.11 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0x154067d60_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x154067380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154067410_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_0x1540671c0;
    %join;
    %load/vec4 v0x154067d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154067d60_0, 0, 32;
    %vpi_call 2 195 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 2 211 "$finish" {0 0 0};
    %end;
    .thread T_204;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper_2d.v";
    "../verilog/ren_conv_top_wrapper.v";
    "../verilog/ren_conv_top.v";
    "../verilog/regs.v";
    "../verilog/ctrl_status_regs_4.v";
    "../verilog/dffram.v";
    "../verilog/ren_conv.v";
    "../verilog/agu.v";
    "../verilog/serial_shift.v";
    "../verilog/datapath.v";
    "../verilog/max_pool.v";
    "../verilog/mult.v";
    "../verilog/shifter.v";
