#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Dec 16 16:25:00 2017
# Process ID: 4896
# Log file: F:/Project/vivado.log
# Journal file: F:/Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Project/Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 16:59:50 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
[Sat Dec 16 16:59:50 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 17:05:26 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 17:06:14 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 806.898 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 17:07:32 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
[Sat Dec 16 17:07:32 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 828.910 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 17:21:45 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 17:22:36 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
[Sat Dec 16 17:22:36 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 17:25:47 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 17:26:56 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
[Sat Dec 16 17:26:56 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 828.910 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream
[Sat Dec 16 17:30:28 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
[Sat Dec 16 17:30:28 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
reset_run synth_1
reset_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 829.738 ; gain = 0.000
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:00:30 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:03:06 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:07:01 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:08:11 2017] Launched synth_1...
Run output will be captured here: F:/Project/Project.runs/synth_1/runme.log
launch_runs impl_1
[Sat Dec 16 18:09:23 2017] Launched impl_1...
Run output will be captured here: F:/Project/Project.runs/impl_1/runme.log
create_run synth_2 -flow {Vivado Synthesis 2015} -strategy {Vivado Synthesis Defaults}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35tftg256-1
current_run [get_runs synth_2]
set_property part xc7a35tcpg236-1 [current_project]
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:13:06 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
reset_run synth_2
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:14:08 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
reset_run synth_2
launch_runs synth_2
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Comparator.sv" into library work [F:/Project/Project.srcs/sources_1/new/Comparator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv" into library work [F:/Project/Project.srcs/sources_1/new/Increment_Decrement.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/Main.sv" into library work [F:/Project/Project.srcs/sources_1/new/Main.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv" into library work [F:/Project/Project.srcs/sources_1/new/RandomCodeGenerator.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/SevSeg_4digit.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv" into library work [F:/Project/Project.srcs/sources_1/new/UserKeyboardMap.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/keypad4X4.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/stepmotor.sv:1]
INFO: [HDL 9-2216] Analyzing SystemVerilog file "D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv" into library work [D:/Users/TEMP/Desktop/Project_files/Ready_Modules/steppermotor_wrapper.sv:1]
[Sat Dec 16 18:15:12 2017] Launched synth_2...
Run output will be captured here: F:/Project/Project.runs/synth_2/runme.log
close [ open F:/Project/Project.srcs/sources_1/new/Memory.v w ]
add_files F:/Project/Project.srcs/sources_1/new/Memory.v
update_compile_order -fileset sources_1
close [ open F:/Project/Project.srcs/sources_1/new/OnOff.sv w ]
add_files F:/Project/Project.srcs/sources_1/new/OnOff.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 19:40:46 2017...
