// Seed: 3679119063
module module_0 (
    input  tri1 id_0,
    input  wor  id_1,
    input  tri  id_2,
    output wand id_3
);
  logic [7:0] id_5;
  supply1 id_6;
  always #1 id_5[1 : 1] <= 1;
  assign id_6 = id_6 - 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    input supply0 id_2,
    input supply0 id_3,
    output logic id_4,
    output tri1 id_5,
    inout wand id_6
);
  tri0 id_8;
  wand id_9, id_10;
  module_0(
      id_6, id_2, id_1, id_6
  );
  wire id_11;
  wire id_12, id_13;
  integer id_14 (
      1'b0,
      1'b0,
      id_10
  );
  wire id_15;
  assign id_8 = 1;
  reg id_16;
  assign id_0 = 1;
  always_latch begin
    id_6 = 1;
    id_4  <= "";
    id_16 <= #1 1'b0;
  end
endmodule
