{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418164077594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418164077624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 09 17:27:57 2014 " "Processing started: Tue Dec 09 17:27:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418164077624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418164077624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418164077624 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418164081094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file part1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part1-rti " "Found design unit 1: part1-rti" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 scale_clock2-Behavioral " "Found design unit 2: scale_clock2-Behavioral" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 383 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 scale_clock-Behavioral " "Found design unit 3: scale_clock-Behavioral" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 419 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 fifo_with_division-Behavior " "Found design unit 4: fifo_with_division-Behavior" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""} { "Info" "ISGN_ENTITY_NAME" "1 part1 " "Found entity 1: part1" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""} { "Info" "ISGN_ENTITY_NAME" "2 scale_clock2 " "Found entity 2: scale_clock2" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""} { "Info" "ISGN_ENTITY_NAME" "3 scale_clock " "Found entity 3: scale_clock" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_with_division " "Found entity 4: fifo_with_division" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 450 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164083304 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part1 " "Elaborating entity \"part1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418164086824 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_en part1.vhd(72) " "Verilog HDL or VHDL warning at part1.vhd(72): object \"out_en\" assigned a value but never read" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_2Hz part1.vhd(72) " "Verilog HDL or VHDL warning at part1.vhd(72): object \"clk_2Hz\" assigned a value but never read" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "readdata_left part1.vhd(151) " "VHDL Process Statement warning at part1.vhd(151): signal \"readdata_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_left part1.vhd(152) " "VHDL Process Statement warning at part1.vhd(152): signal \"sum_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divided_left part1.vhd(152) " "VHDL Process Statement warning at part1.vhd(152): signal \"divided_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buffer_left part1.vhd(152) " "VHDL Process Statement warning at part1.vhd(152): signal \"buffer_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum_right part1.vhd(153) " "VHDL Process Statement warning at part1.vhd(153): signal \"sum_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divided_right part1.vhd(153) " "VHDL Process Statement warning at part1.vhd(153): signal \"divided_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buffer_right part1.vhd(153) " "VHDL Process Statement warning at part1.vhd(153): signal \"buffer_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part1.vhd(155) " "VHDL Process Statement warning at part1.vhd(155): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights1 part1.vhd(156) " "VHDL Process Statement warning at part1.vhd(156): signal \"lights1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights1 part1.vhd(157) " "VHDL Process Statement warning at part1.vhd(157): signal \"lights1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part1.vhd(159) " "VHDL Process Statement warning at part1.vhd(159): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights2 part1.vhd(160) " "VHDL Process Statement warning at part1.vhd(160): signal \"lights2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights2 part1.vhd(161) " "VHDL Process Statement warning at part1.vhd(161): signal \"lights2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part1.vhd(163) " "VHDL Process Statement warning at part1.vhd(163): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086944 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights3 part1.vhd(164) " "VHDL Process Statement warning at part1.vhd(164): signal \"lights3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights3 part1.vhd(165) " "VHDL Process Statement warning at part1.vhd(165): signal \"lights3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part1.vhd(167) " "VHDL Process Statement warning at part1.vhd(167): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights4 part1.vhd(168) " "VHDL Process Statement warning at part1.vhd(168): signal \"lights4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights4 part1.vhd(169) " "VHDL Process Statement warning at part1.vhd(169): signal \"lights4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part1.vhd(171) " "VHDL Process Statement warning at part1.vhd(171): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights5 part1.vhd(172) " "VHDL Process Statement warning at part1.vhd(172): signal \"lights5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights5 part1.vhd(173) " "VHDL Process Statement warning at part1.vhd(173): signal \"lights5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part1.vhd(175) " "VHDL Process Statement warning at part1.vhd(175): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights6 part1.vhd(176) " "VHDL Process Statement warning at part1.vhd(176): signal \"lights6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights6 part1.vhd(177) " "VHDL Process Statement warning at part1.vhd(177): signal \"lights6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW part1.vhd(179) " "VHDL Process Statement warning at part1.vhd(179): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights7 part1.vhd(180) " "VHDL Process Statement warning at part1.vhd(180): signal \"lights7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lights7 part1.vhd(181) " "VHDL Process Statement warning at part1.vhd(181): signal \"lights7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_s part1.vhd(145) " "VHDL Process Statement warning at part1.vhd(145): inferring latch(es) for signal or variable \"read_s\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DATA part1.vhd(145) " "VHDL Process Statement warning at part1.vhd(145): inferring latch(es) for signal or variable \"DATA\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_left part1.vhd(145) " "VHDL Process Statement warning at part1.vhd(145): inferring latch(es) for signal or variable \"result_left\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result_right part1.vhd(145) " "VHDL Process Statement warning at part1.vhd(145): inferring latch(es) for signal or variable \"result_right\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDR part1.vhd(145) " "VHDL Process Statement warning at part1.vhd(145): inferring latch(es) for signal or variable \"LEDR\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LEDG part1.vhd(145) " "VHDL Process Statement warning at part1.vhd(145): inferring latch(es) for signal or variable \"LEDG\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA part1.vhd(208) " "VHDL Process Statement warning at part1.vhd(208): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DATA part1.vhd(209) " "VHDL Process Statement warning at part1.vhd(209): signal \"DATA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_s part1.vhd(204) " "VHDL Process Statement warning at part1.vhd(204): inferring latch(es) for signal or variable \"write_s\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086954 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writedata_left part1.vhd(204) " "VHDL Process Statement warning at part1.vhd(204): inferring latch(es) for signal or variable \"writedata_left\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "writedata_right part1.vhd(204) " "VHDL Process Statement warning at part1.vhd(204): inferring latch(es) for signal or variable \"writedata_right\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lights6 part1.vhd(225) " "VHDL Process Statement warning at part1.vhd(225): inferring latch(es) for signal or variable \"lights6\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lights7 part1.vhd(285) " "VHDL Process Statement warning at part1.vhd(285): inferring latch(es) for signal or variable \"lights7\", which holds its previous value in one or more paths through the process" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[0\] part1.vhd(285) " "Inferred latch for \"lights7\[0\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[1\] part1.vhd(285) " "Inferred latch for \"lights7\[1\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[2\] part1.vhd(285) " "Inferred latch for \"lights7\[2\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[3\] part1.vhd(285) " "Inferred latch for \"lights7\[3\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[4\] part1.vhd(285) " "Inferred latch for \"lights7\[4\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[5\] part1.vhd(285) " "Inferred latch for \"lights7\[5\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[6\] part1.vhd(285) " "Inferred latch for \"lights7\[6\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[7\] part1.vhd(285) " "Inferred latch for \"lights7\[7\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[8\] part1.vhd(285) " "Inferred latch for \"lights7\[8\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[9\] part1.vhd(285) " "Inferred latch for \"lights7\[9\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[10\] part1.vhd(285) " "Inferred latch for \"lights7\[10\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[11\] part1.vhd(285) " "Inferred latch for \"lights7\[11\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[12\] part1.vhd(285) " "Inferred latch for \"lights7\[12\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[13\] part1.vhd(285) " "Inferred latch for \"lights7\[13\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[14\] part1.vhd(285) " "Inferred latch for \"lights7\[14\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[15\] part1.vhd(285) " "Inferred latch for \"lights7\[15\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[16\] part1.vhd(285) " "Inferred latch for \"lights7\[16\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[17\] part1.vhd(285) " "Inferred latch for \"lights7\[17\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[18\] part1.vhd(285) " "Inferred latch for \"lights7\[18\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[19\] part1.vhd(285) " "Inferred latch for \"lights7\[19\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[20\] part1.vhd(285) " "Inferred latch for \"lights7\[20\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[21\] part1.vhd(285) " "Inferred latch for \"lights7\[21\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[22\] part1.vhd(285) " "Inferred latch for \"lights7\[22\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[23\] part1.vhd(285) " "Inferred latch for \"lights7\[23\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[24\] part1.vhd(285) " "Inferred latch for \"lights7\[24\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights7\[25\] part1.vhd(285) " "Inferred latch for \"lights7\[25\]\" at part1.vhd(285)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 285 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[0\] part1.vhd(225) " "Inferred latch for \"lights6\[0\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[1\] part1.vhd(225) " "Inferred latch for \"lights6\[1\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086964 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[2\] part1.vhd(225) " "Inferred latch for \"lights6\[2\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[3\] part1.vhd(225) " "Inferred latch for \"lights6\[3\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[4\] part1.vhd(225) " "Inferred latch for \"lights6\[4\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[5\] part1.vhd(225) " "Inferred latch for \"lights6\[5\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[6\] part1.vhd(225) " "Inferred latch for \"lights6\[6\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[7\] part1.vhd(225) " "Inferred latch for \"lights6\[7\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[8\] part1.vhd(225) " "Inferred latch for \"lights6\[8\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[9\] part1.vhd(225) " "Inferred latch for \"lights6\[9\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[10\] part1.vhd(225) " "Inferred latch for \"lights6\[10\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[11\] part1.vhd(225) " "Inferred latch for \"lights6\[11\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[12\] part1.vhd(225) " "Inferred latch for \"lights6\[12\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[13\] part1.vhd(225) " "Inferred latch for \"lights6\[13\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[14\] part1.vhd(225) " "Inferred latch for \"lights6\[14\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[15\] part1.vhd(225) " "Inferred latch for \"lights6\[15\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[16\] part1.vhd(225) " "Inferred latch for \"lights6\[16\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[17\] part1.vhd(225) " "Inferred latch for \"lights6\[17\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[18\] part1.vhd(225) " "Inferred latch for \"lights6\[18\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[19\] part1.vhd(225) " "Inferred latch for \"lights6\[19\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[20\] part1.vhd(225) " "Inferred latch for \"lights6\[20\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[21\] part1.vhd(225) " "Inferred latch for \"lights6\[21\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[22\] part1.vhd(225) " "Inferred latch for \"lights6\[22\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[23\] part1.vhd(225) " "Inferred latch for \"lights6\[23\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[24\] part1.vhd(225) " "Inferred latch for \"lights6\[24\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lights6\[25\] part1.vhd(225) " "Inferred latch for \"lights6\[25\]\" at part1.vhd(225)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[0\] part1.vhd(204) " "Inferred latch for \"writedata_right\[0\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[1\] part1.vhd(204) " "Inferred latch for \"writedata_right\[1\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[2\] part1.vhd(204) " "Inferred latch for \"writedata_right\[2\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[3\] part1.vhd(204) " "Inferred latch for \"writedata_right\[3\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[4\] part1.vhd(204) " "Inferred latch for \"writedata_right\[4\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[5\] part1.vhd(204) " "Inferred latch for \"writedata_right\[5\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[6\] part1.vhd(204) " "Inferred latch for \"writedata_right\[6\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086974 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[7\] part1.vhd(204) " "Inferred latch for \"writedata_right\[7\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[8\] part1.vhd(204) " "Inferred latch for \"writedata_right\[8\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[9\] part1.vhd(204) " "Inferred latch for \"writedata_right\[9\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[10\] part1.vhd(204) " "Inferred latch for \"writedata_right\[10\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[11\] part1.vhd(204) " "Inferred latch for \"writedata_right\[11\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[12\] part1.vhd(204) " "Inferred latch for \"writedata_right\[12\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[13\] part1.vhd(204) " "Inferred latch for \"writedata_right\[13\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[14\] part1.vhd(204) " "Inferred latch for \"writedata_right\[14\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[15\] part1.vhd(204) " "Inferred latch for \"writedata_right\[15\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[16\] part1.vhd(204) " "Inferred latch for \"writedata_right\[16\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[17\] part1.vhd(204) " "Inferred latch for \"writedata_right\[17\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[18\] part1.vhd(204) " "Inferred latch for \"writedata_right\[18\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[19\] part1.vhd(204) " "Inferred latch for \"writedata_right\[19\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[20\] part1.vhd(204) " "Inferred latch for \"writedata_right\[20\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[21\] part1.vhd(204) " "Inferred latch for \"writedata_right\[21\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[22\] part1.vhd(204) " "Inferred latch for \"writedata_right\[22\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_right\[23\] part1.vhd(204) " "Inferred latch for \"writedata_right\[23\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[0\] part1.vhd(204) " "Inferred latch for \"writedata_left\[0\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[1\] part1.vhd(204) " "Inferred latch for \"writedata_left\[1\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[2\] part1.vhd(204) " "Inferred latch for \"writedata_left\[2\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[3\] part1.vhd(204) " "Inferred latch for \"writedata_left\[3\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[4\] part1.vhd(204) " "Inferred latch for \"writedata_left\[4\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[5\] part1.vhd(204) " "Inferred latch for \"writedata_left\[5\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[6\] part1.vhd(204) " "Inferred latch for \"writedata_left\[6\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[7\] part1.vhd(204) " "Inferred latch for \"writedata_left\[7\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[8\] part1.vhd(204) " "Inferred latch for \"writedata_left\[8\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[9\] part1.vhd(204) " "Inferred latch for \"writedata_left\[9\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[10\] part1.vhd(204) " "Inferred latch for \"writedata_left\[10\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[11\] part1.vhd(204) " "Inferred latch for \"writedata_left\[11\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[12\] part1.vhd(204) " "Inferred latch for \"writedata_left\[12\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[13\] part1.vhd(204) " "Inferred latch for \"writedata_left\[13\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[14\] part1.vhd(204) " "Inferred latch for \"writedata_left\[14\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086984 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[15\] part1.vhd(204) " "Inferred latch for \"writedata_left\[15\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[16\] part1.vhd(204) " "Inferred latch for \"writedata_left\[16\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[17\] part1.vhd(204) " "Inferred latch for \"writedata_left\[17\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[18\] part1.vhd(204) " "Inferred latch for \"writedata_left\[18\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[19\] part1.vhd(204) " "Inferred latch for \"writedata_left\[19\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[20\] part1.vhd(204) " "Inferred latch for \"writedata_left\[20\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[21\] part1.vhd(204) " "Inferred latch for \"writedata_left\[21\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[22\] part1.vhd(204) " "Inferred latch for \"writedata_left\[22\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata_left\[23\] part1.vhd(204) " "Inferred latch for \"writedata_left\[23\]\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_s part1.vhd(204) " "Inferred latch for \"write_s\" at part1.vhd(204)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[0\] part1.vhd(145) " "Inferred latch for \"LEDG\[0\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[1\] part1.vhd(145) " "Inferred latch for \"LEDG\[1\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[2\] part1.vhd(145) " "Inferred latch for \"LEDG\[2\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[3\] part1.vhd(145) " "Inferred latch for \"LEDG\[3\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[4\] part1.vhd(145) " "Inferred latch for \"LEDG\[4\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[5\] part1.vhd(145) " "Inferred latch for \"LEDG\[5\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[6\] part1.vhd(145) " "Inferred latch for \"LEDG\[6\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDG\[7\] part1.vhd(145) " "Inferred latch for \"LEDG\[7\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] part1.vhd(145) " "Inferred latch for \"LEDR\[0\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] part1.vhd(145) " "Inferred latch for \"LEDR\[1\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] part1.vhd(145) " "Inferred latch for \"LEDR\[2\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] part1.vhd(145) " "Inferred latch for \"LEDR\[3\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] part1.vhd(145) " "Inferred latch for \"LEDR\[4\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] part1.vhd(145) " "Inferred latch for \"LEDR\[5\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[6\] part1.vhd(145) " "Inferred latch for \"LEDR\[6\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[7\] part1.vhd(145) " "Inferred latch for \"LEDR\[7\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[8\] part1.vhd(145) " "Inferred latch for \"LEDR\[8\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[9\] part1.vhd(145) " "Inferred latch for \"LEDR\[9\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[10\] part1.vhd(145) " "Inferred latch for \"LEDR\[10\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[11\] part1.vhd(145) " "Inferred latch for \"LEDR\[11\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[12\] part1.vhd(145) " "Inferred latch for \"LEDR\[12\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[13\] part1.vhd(145) " "Inferred latch for \"LEDR\[13\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[14\] part1.vhd(145) " "Inferred latch for \"LEDR\[14\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[15\] part1.vhd(145) " "Inferred latch for \"LEDR\[15\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164086994 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[16\] part1.vhd(145) " "Inferred latch for \"LEDR\[16\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[17\] part1.vhd(145) " "Inferred latch for \"LEDR\[17\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[0\] part1.vhd(145) " "Inferred latch for \"result_left\[0\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[1\] part1.vhd(145) " "Inferred latch for \"result_left\[1\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[2\] part1.vhd(145) " "Inferred latch for \"result_left\[2\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[3\] part1.vhd(145) " "Inferred latch for \"result_left\[3\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[4\] part1.vhd(145) " "Inferred latch for \"result_left\[4\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[5\] part1.vhd(145) " "Inferred latch for \"result_left\[5\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[6\] part1.vhd(145) " "Inferred latch for \"result_left\[6\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[7\] part1.vhd(145) " "Inferred latch for \"result_left\[7\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[8\] part1.vhd(145) " "Inferred latch for \"result_left\[8\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[9\] part1.vhd(145) " "Inferred latch for \"result_left\[9\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[10\] part1.vhd(145) " "Inferred latch for \"result_left\[10\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[11\] part1.vhd(145) " "Inferred latch for \"result_left\[11\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[12\] part1.vhd(145) " "Inferred latch for \"result_left\[12\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[13\] part1.vhd(145) " "Inferred latch for \"result_left\[13\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[14\] part1.vhd(145) " "Inferred latch for \"result_left\[14\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[15\] part1.vhd(145) " "Inferred latch for \"result_left\[15\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[16\] part1.vhd(145) " "Inferred latch for \"result_left\[16\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[17\] part1.vhd(145) " "Inferred latch for \"result_left\[17\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[18\] part1.vhd(145) " "Inferred latch for \"result_left\[18\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[19\] part1.vhd(145) " "Inferred latch for \"result_left\[19\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[20\] part1.vhd(145) " "Inferred latch for \"result_left\[20\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[21\] part1.vhd(145) " "Inferred latch for \"result_left\[21\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[22\] part1.vhd(145) " "Inferred latch for \"result_left\[22\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_left\[23\] part1.vhd(145) " "Inferred latch for \"result_left\[23\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087004 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[0\] part1.vhd(145) " "Inferred latch for \"DATA\[0\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[1\] part1.vhd(145) " "Inferred latch for \"DATA\[1\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[2\] part1.vhd(145) " "Inferred latch for \"DATA\[2\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[3\] part1.vhd(145) " "Inferred latch for \"DATA\[3\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[4\] part1.vhd(145) " "Inferred latch for \"DATA\[4\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[5\] part1.vhd(145) " "Inferred latch for \"DATA\[5\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[6\] part1.vhd(145) " "Inferred latch for \"DATA\[6\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[7\] part1.vhd(145) " "Inferred latch for \"DATA\[7\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[8\] part1.vhd(145) " "Inferred latch for \"DATA\[8\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[9\] part1.vhd(145) " "Inferred latch for \"DATA\[9\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[10\] part1.vhd(145) " "Inferred latch for \"DATA\[10\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[11\] part1.vhd(145) " "Inferred latch for \"DATA\[11\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[12\] part1.vhd(145) " "Inferred latch for \"DATA\[12\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[13\] part1.vhd(145) " "Inferred latch for \"DATA\[13\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[14\] part1.vhd(145) " "Inferred latch for \"DATA\[14\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[15\] part1.vhd(145) " "Inferred latch for \"DATA\[15\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[16\] part1.vhd(145) " "Inferred latch for \"DATA\[16\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[17\] part1.vhd(145) " "Inferred latch for \"DATA\[17\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[18\] part1.vhd(145) " "Inferred latch for \"DATA\[18\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[19\] part1.vhd(145) " "Inferred latch for \"DATA\[19\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[20\] part1.vhd(145) " "Inferred latch for \"DATA\[20\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[21\] part1.vhd(145) " "Inferred latch for \"DATA\[21\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[22\] part1.vhd(145) " "Inferred latch for \"DATA\[22\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA\[23\] part1.vhd(145) " "Inferred latch for \"DATA\[23\]\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_s part1.vhd(145) " "Inferred latch for \"read_s\" at part1.vhd(145)" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418164087014 "|part1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_division fifo_with_division:left_buffer " "Elaborating entity \"fifo_with_division\" for hierarchy \"fifo_with_division:left_buffer\"" {  } { { "part1.vhd" "left_buffer" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164087084 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_generator.v 1 1 " "Using design file clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_generator " "Found entity 1: clock_generator" {  } { { "clock_generator.v" "" { Text "Z:/FPGA Lab/final/part1/clock_generator.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164087454 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164087454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_generator clock_generator:my_clock_gen " "Elaborating entity \"clock_generator\" for hierarchy \"clock_generator:my_clock_gen\"" {  } { { "part1.vhd" "my_clock_gen" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164087524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "Z:/FPGA Lab/final/part1/clock_generator.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\"" {  } { { "clock_generator.v" "" { Text "Z:/FPGA Lab/final/part1/clock_generator.v" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164089682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 31 " "Parameter \"clk0_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164089692 ""}  } { { "clock_generator.v" "" { Text "Z:/FPGA Lab/final/part1/clock_generator.v" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418164089692 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_and_video_config.v 1 1 " "Using design file audio_and_video_config.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_and_video_config " "Found entity 1: audio_and_video_config" {  } { { "audio_and_video_config.v" "" { Text "Z:/FPGA Lab/final/part1/audio_and_video_config.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164089992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164089992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_and_video_config audio_and_video_config:cfg " "Elaborating entity \"audio_and_video_config\" for hierarchy \"audio_and_video_config:cfg\"" {  } { { "part1.vhd" "cfg" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164090053 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_slow_clock_generator.v 1 1 " "Using design file altera_up_slow_clock_generator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Slow_Clock_Generator " "Found entity 1: Altera_UP_Slow_Clock_Generator" {  } { { "altera_up_slow_clock_generator.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_slow_clock_generator.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164090353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164090353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Slow_Clock_Generator audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz " "Elaborating entity \"Altera_UP_Slow_Clock_Generator\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz\"" {  } { { "audio_and_video_config.v" "Clock_Generator_400KHz" { Text "Z:/FPGA Lab/final/part1/audio_and_video_config.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164090413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_i2c_av_auto_initialize.v 1 1 " "Using design file altera_up_i2c_av_auto_initialize.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C_AV_Auto_Initialize " "Found entity 1: Altera_UP_I2C_AV_Auto_Initialize" {  } { { "altera_up_i2c_av_auto_initialize.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_i2c_av_auto_initialize.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164090713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164090713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C_AV_Auto_Initialize audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize " "Elaborating entity \"Altera_UP_I2C_AV_Auto_Initialize\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize\"" {  } { { "audio_and_video_config.v" "Auto_Initialize" { Text "Z:/FPGA Lab/final/part1/audio_and_video_config.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164090773 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_i2c.v 1 1 " "Using design file altera_up_i2c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_I2C " "Found entity 1: Altera_UP_I2C" {  } { { "altera_up_i2c.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_i2c.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164091063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164091063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_I2C audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller " "Elaborating entity \"Altera_UP_I2C\" for hierarchy \"audio_and_video_config:cfg\|Altera_UP_I2C:I2C_Controller\"" {  } { { "audio_and_video_config.v" "I2C_Controller" { Text "Z:/FPGA Lab/final/part1/audio_and_video_config.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164091123 ""}
{ "Warning" "WSGN_SEARCH_FILE" "audio_codec.v 1 1 " "Using design file audio_codec.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec " "Found entity 1: audio_codec" {  } { { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164091425 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164091425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_codec audio_codec:codec " "Elaborating entity \"audio_codec\" for hierarchy \"audio_codec:codec\"" {  } { { "part1.vhd" "codec" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164091485 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_clock_edge.v 1 1 " "Using design file altera_up_clock_edge.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "altera_up_clock_edge.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_clock_edge.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164091785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164091785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"audio_codec:codec\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "audio_codec.v" "Bit_Clock_Edges" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164091845 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_in_deserializer.v 1 1 " "Using design file altera_up_audio_in_deserializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164092335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164092335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "audio_codec.v" "Audio_In_Deserializer" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164092425 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_bit_counter.v 1 1 " "Using design file altera_up_audio_bit_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "altera_up_audio_bit_counter.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_bit_counter.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164092935 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164092935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_Out_Bit_Counter" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164092995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_sync_fifo.v 1 1 " "Using design file altera_up_sync_fifo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164093335 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164093335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "altera_up_audio_in_deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164093395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "Sync_FIFO" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164094495 ""}  } { { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418164094495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_o441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_o441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_o441 " "Found entity 1: scfifo_o441" {  } { { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164095075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164095075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_o441 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated " "Elaborating entity \"scfifo_o441\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164095195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bs31 " "Found entity 1: a_dpfifo_bs31" {  } { { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164095575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164095575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bs31 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo " "Elaborating entity \"a_dpfifo_bs31\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\"" {  } { { "db/scfifo_o441.tdf" "dpfifo" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164095675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fh81 " "Found entity 1: altsyncram_fh81" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164096295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164096295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fh81 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram " "Elaborating entity \"altsyncram_fh81\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\"" {  } { { "db/a_dpfifo_bs31.tdf" "FIFOram" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164096355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164096895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164096895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_bs31.tdf" "almost_full_comparer" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164096975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_bs31.tdf" "three_comparison" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164097125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164097605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164097605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_bs31.tdf" "rd_ptr_msb" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164097715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164098254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164098254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_bs31.tdf" "usedw_counter" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164098314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164098744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164098744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_bs31.tdf" "wr_ptr" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164098814 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_audio_out_serializer.v 1 1 " "Using design file altera_up_audio_out_serializer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "altera_up_audio_out_serializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_out_serializer.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164100064 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418164100064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "audio_codec.v" "Audio_Out_Serializer" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164100144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_clock scale_clock:sampleme " "Elaborating entity \"scale_clock\" for hierarchy \"scale_clock:sampleme\"" {  } { { "part1.vhd" "sampleme" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164101614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scale_clock2 scale_clock2:samplemo " "Elaborating entity \"scale_clock2\" for hierarchy \"scale_clock2:samplemo\"" {  } { { "part1.vhd" "samplemo" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164101714 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 1 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "clock_generator.v" "DE_Clock_Generator_Audio" { Text "Z:/FPGA Lab/final/part1/clock_generator.v" 134 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1418164102624 "|part1|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[0\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 37 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[1\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 67 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[2\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 97 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[3\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 127 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[4\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 157 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[5\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 187 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[6\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 217 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[7\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 247 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[8\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 277 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[9\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 307 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[10\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 337 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[11\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 367 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[12\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 397 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[13\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 427 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[14\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 457 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[15\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 487 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[16\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 517 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[17\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 547 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[18\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 577 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[19\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 607 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[20\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 637 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[21\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 667 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[22\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 697 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[23\] " "Synthesized away node \"audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_o441:auto_generated\|a_dpfifo_bs31:dpfifo\|altsyncram_fh81:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_fh81.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_fh81.tdf" 727 2 0 } } { "db/a_dpfifo_bs31.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/a_dpfifo_bs31.tdf" 45 2 0 } } { "db/scfifo_o441.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/scfifo_o441.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "altera_up_sync_fifo.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_sync_fifo.v" 153 0 0 } } { "altera_up_audio_in_deserializer.v" "" { Text "Z:/FPGA Lab/final/part1/altera_up_audio_in_deserializer.v" 243 0 0 } } { "audio_codec.v" "" { Text "Z:/FPGA Lab/final/part1/audio_codec.v" 238 0 0 } } { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 356 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164103574 "|part1|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_fh81:FIFOram|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1418164103574 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1418164103574 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "fifo_with_division:left_buffer\|buffer_s_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"fifo_with_division:left_buffer\|buffer_s_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418164106804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418164106804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 19 " "Parameter WIDTH set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418164106804 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164106804 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418164106804 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "part1.vhd" "Div0" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 112 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164106814 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418164106814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_with_division:left_buffer\|altshift_taps:buffer_s_rtl_0 " "Elaborated megafunction instantiation \"fifo_with_division:left_buffer\|altshift_taps:buffer_s_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164107384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_with_division:left_buffer\|altshift_taps:buffer_s_rtl_0 " "Instantiated megafunction \"fifo_with_division:left_buffer\|altshift_taps:buffer_s_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164107384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164107384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 19 " "Parameter \"WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164107384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418164107384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_g7n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_g7n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_g7n " "Found entity 1: shift_taps_g7n" {  } { { "db/shift_taps_g7n.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/shift_taps_g7n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164107804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164107804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5b1 " "Found entity 1: altsyncram_c5b1" {  } { { "db/altsyncram_c5b1.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/altsyncram_c5b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164108334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164108334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164108804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164108804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164109284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164109284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/cntr_fah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164109754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164109754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 112 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164110464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164110464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164110464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164110464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164110464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164110464 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 112 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418164110464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/lpm_divide_r0p.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164110834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164110834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/abs_divider_mbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164111224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164111224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164111734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164111734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164112284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164112284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164112774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164112774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4v9 " "Found entity 1: lpm_abs_4v9" {  } { { "db/lpm_abs_4v9.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/lpm_abs_4v9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164113184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164113184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/lpm_abs_i0a.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418164113574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418164113574 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1418164115914 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1418164115914 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 11 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1418164115944 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1418164115944 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[23\] writedata_right\[23\] " "Duplicate LATCH primitive \"writedata_left\[23\]\" merged with LATCH primitive \"writedata_right\[23\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[22\] writedata_right\[22\] " "Duplicate LATCH primitive \"writedata_left\[22\]\" merged with LATCH primitive \"writedata_right\[22\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[21\] writedata_right\[21\] " "Duplicate LATCH primitive \"writedata_left\[21\]\" merged with LATCH primitive \"writedata_right\[21\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[20\] writedata_right\[20\] " "Duplicate LATCH primitive \"writedata_left\[20\]\" merged with LATCH primitive \"writedata_right\[20\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[19\] writedata_right\[19\] " "Duplicate LATCH primitive \"writedata_left\[19\]\" merged with LATCH primitive \"writedata_right\[19\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[18\] writedata_right\[18\] " "Duplicate LATCH primitive \"writedata_left\[18\]\" merged with LATCH primitive \"writedata_right\[18\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[17\] writedata_right\[17\] " "Duplicate LATCH primitive \"writedata_left\[17\]\" merged with LATCH primitive \"writedata_right\[17\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[16\] writedata_right\[16\] " "Duplicate LATCH primitive \"writedata_left\[16\]\" merged with LATCH primitive \"writedata_right\[16\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[15\] writedata_right\[15\] " "Duplicate LATCH primitive \"writedata_left\[15\]\" merged with LATCH primitive \"writedata_right\[15\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[14\] writedata_right\[14\] " "Duplicate LATCH primitive \"writedata_left\[14\]\" merged with LATCH primitive \"writedata_right\[14\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[13\] writedata_right\[13\] " "Duplicate LATCH primitive \"writedata_left\[13\]\" merged with LATCH primitive \"writedata_right\[13\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[12\] writedata_right\[12\] " "Duplicate LATCH primitive \"writedata_left\[12\]\" merged with LATCH primitive \"writedata_right\[12\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[11\] writedata_right\[11\] " "Duplicate LATCH primitive \"writedata_left\[11\]\" merged with LATCH primitive \"writedata_right\[11\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[10\] writedata_right\[10\] " "Duplicate LATCH primitive \"writedata_left\[10\]\" merged with LATCH primitive \"writedata_right\[10\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[9\] writedata_right\[9\] " "Duplicate LATCH primitive \"writedata_left\[9\]\" merged with LATCH primitive \"writedata_right\[9\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[8\] writedata_right\[8\] " "Duplicate LATCH primitive \"writedata_left\[8\]\" merged with LATCH primitive \"writedata_right\[8\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[7\] writedata_right\[7\] " "Duplicate LATCH primitive \"writedata_left\[7\]\" merged with LATCH primitive \"writedata_right\[7\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[6\] writedata_right\[6\] " "Duplicate LATCH primitive \"writedata_left\[6\]\" merged with LATCH primitive \"writedata_right\[6\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[5\] writedata_right\[5\] " "Duplicate LATCH primitive \"writedata_left\[5\]\" merged with LATCH primitive \"writedata_right\[5\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[4\] writedata_right\[4\] " "Duplicate LATCH primitive \"writedata_left\[4\]\" merged with LATCH primitive \"writedata_right\[4\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[3\] writedata_right\[3\] " "Duplicate LATCH primitive \"writedata_left\[3\]\" merged with LATCH primitive \"writedata_right\[3\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[2\] writedata_right\[2\] " "Duplicate LATCH primitive \"writedata_left\[2\]\" merged with LATCH primitive \"writedata_right\[2\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_left\[1\] writedata_right\[1\] " "Duplicate LATCH primitive \"writedata_left\[1\]\" merged with LATCH primitive \"writedata_right\[1\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata_right\[0\] writedata_left\[0\] " "Duplicate LATCH primitive \"writedata_right\[0\]\" merged with LATCH primitive \"writedata_left\[0\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 204 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418164116004 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1418164116004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[0\]\$latch " "Latch LEDR\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[1\]\$latch " "Latch LEDR\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[2\]\$latch " "Latch LEDR\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[3\]\$latch " "Latch LEDR\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[4\]\$latch " "Latch LEDR\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[5\]\$latch " "Latch LEDR\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[6\]\$latch " "Latch LEDR\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[7\]\$latch " "Latch LEDR\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[8\]\$latch " "Latch LEDR\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[9\]\$latch " "Latch LEDR\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[10\]\$latch " "Latch LEDR\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[11\]\$latch " "Latch LEDR\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[12\]\$latch " "Latch LEDR\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116024 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116024 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[13\]\$latch " "Latch LEDR\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[14\]\$latch " "Latch LEDR\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[15\]\$latch " "Latch LEDR\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[16\]\$latch " "Latch LEDR\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDR\[17\]\$latch " "Latch LEDR\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[0\]\$latch " "Latch LEDG\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[1\]\$latch " "Latch LEDG\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[2\]\$latch " "Latch LEDG\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[3\]\$latch " "Latch LEDG\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[4\]\$latch " "Latch LEDG\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[5\] " "Ports D and ENA on the latch are fed by the same signal SW\[5\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[5\]\$latch " "Latch LEDG\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[6\]\$latch " "Latch LEDG\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LEDG\[7\]\$latch " "Latch LEDG\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[6\] " "Ports D and ENA on the latch are fed by the same signal SW\[6\]" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1418164116034 ""}  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 145 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1418164116034 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_g7n.tdf" "" { Text "Z:/FPGA Lab/final/part1/db/shift_taps_g7n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418164116054 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418164116064 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1418164117594 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418164120423 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418164128857 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164128857 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "part1.vhd" "" { Text "Z:/FPGA Lab/final/part1/part1.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418164132765 "|part1|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418164132765 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2138 " "Implemented 2138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418164132795 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418164132795 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "27 " "Implemented 27 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418164132795 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418164132795 ""} { "Info" "ICUT_CUT_TM_RAMS" "91 " "Implemented 91 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418164132795 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418164132795 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418164132795 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 173 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 173 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418164133685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 09 17:28:53 2014 " "Processing ended: Tue Dec 09 17:28:53 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418164133685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418164133685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418164133685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418164133685 ""}
