
NeuroMini_MSS_CM3_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .vector_table 00000190  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .boot_code    00000410  00000190  60000190  00008190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00008590  000005a0  600005a0  000085a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .data         00001530  20000000  60008b30  00018000  2**4
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00002990  20001530  6000a060  00019530  2**4
                  ALLOC
  5 .heap         0000b140  20003ec0  6000a060  0001bec0  2**4
                  ALLOC
  6 .stack        00001000  2000f000  6000a060  0001f000  2**4
                  ALLOC
  7 .comment      0000021e  00000000  00000000  00019530  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000370  00000000  00000000  0001974e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 0000111d  00000000  00000000  00019abe  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00008619  00000000  00000000  0001abdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000e94  00000000  00000000  000231f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00004671  00000000  00000000  00024088  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00000cb8  00000000  00000000  000286fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002936  00000000  00000000  000293b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00003885  00000000  00000000  0002bcea  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 0003970f  00000000  00000000  0002f56f  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .ARM.attributes 00000027  00000000  00000000  00068c7e  2**0
                  CONTENTS, READONLY
 18 .debug_ranges 00001a20  00000000  00000000  00068ca5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .vector_table:

00000000 <__vector_table_start>:
   * @brief C custom defined SHADD16 for M3 and M0 processors
   */
  static __INLINE uint32_t __SHADD16(
  uint32_t x,
  uint32_t y)
  {
   0:	20010000 	.word	0x20010000
   4:	00000191 	.word	0x00000191
   8:	0000037f 	.word	0x0000037f
    uint32_t n2;
    q15_t p0, p1, p2, p3;
#ifndef ARM_MATH_CM0_FAMILY
    q31_t T, S, R;
    q31_t coeff, out1, out2;
    const q15_t *pC = pCoef;
   c:	00000381 	.word	0x00000381
    q15_t *pSi = pSrc;
  10:	00000383 	.word	0x00000383
    uint8_t ifftFlag,
    uint8_t bitReverseFlag)
{
    uint32_t L = S->fftLen;

    if(ifftFlag == 1u)
  14:	00000385 	.word	0x00000385
  18:	00000387 	.word	0x00000387
	...
    
    n2 = fftLen >> 1; 

#ifndef ARM_MATH_CM0_FAMILY

    for (i = n2; i > 0; i--)
  2c:	00000389 	.word	0x00000389
    q31_t r, s;

    r = (((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((q31_t)x      ) >> 16) + (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;
  30:	0000038b 	.word	0x0000038b
  uint32_t x,
  uint32_t y)
  {
    return ((uint32_t)(((((q31_t)x << 16) >> 16) * (((q31_t)y      ) >> 16)) +
                       ((((q31_t)x      ) >> 16) * (((q31_t)y << 16) >> 16))   ));
  }
  34:	00000000 	.word	0x00000000
  uint32_t y)
  {
    q31_t r, s;

    r = __SSAT(((((q31_t)x << 16) >> 16) - (((q31_t)y << 16) >> 16)), 16) & (int32_t)0x0000FFFF;
    s = __SSAT(((((q31_t)x      ) >> 16) - (((q31_t)y      ) >> 16)), 16) & (int32_t)0x0000FFFF;
  38:	0000038d 	.word	0x0000038d
    {
        coeff = _SIMD32_OFFSET(pC);
        pC += 2;

        T = _SIMD32_OFFSET(pSi);
  3c:	0000038f 	.word	0x0000038f
{
    uint32_t L = S->fftLen;

    if(ifftFlag == 1u)
    {
        switch (L) 
  40:	00000391 	.word	0x00000391
    {
        coeff = _SIMD32_OFFSET(pC);
        pC += 2;

        T = _SIMD32_OFFSET(pSi);
        T = __SHADD16(T, 0); // this is just a SIMD arithmetic shift right by 1
  44:	00000393 	.word	0x00000393
  48:	00003135 	.word	0x00003135
    q31_t r, s;

    r = (((((q31_t)x << 16) >> 16) + (((q31_t)y << 16) >> 16)) >> 1) & (int32_t)0x0000FFFF;
    s = (((((q31_t)x      ) >> 16) + (((q31_t)y      ) >> 16)) >> 1) & (int32_t)0x0000FFFF;

    return ((uint32_t)((s << 16) | (r      )));
  4c:	00003159 	.word	0x00003159
  50:	00000399 	.word	0x00000399
{
    uint32_t L = S->fftLen;

    if(ifftFlag == 1u)
    {
        switch (L) 
  54:	0000039b 	.word	0x0000039b

        T = _SIMD32_OFFSET(pSi);
        T = __SHADD16(T, 0); // this is just a SIMD arithmetic shift right by 1

        S = _SIMD32_OFFSET(pSl);
        S = __SHADD16(S, 0); // this is just a SIMD arithmetic shift right by 1
  58:	0000039d 	.word	0x0000039d
  5c:	0000039f 	.word	0x0000039f
        case 16: 
        case 64:
        case 256:
        case 1024:
        case 4096:
            arm_radix4_butterfly_inverse_q15  ( p1, L, (q15_t*)S->pTwiddle, 1 );
  60:	000003a1 	.word	0x000003a1
    in1 = *__SIMD32(pSrc)++;
    in2 = *__SIMD32(pSrc)++;
    in3 = *__SIMD32(pSrc)++;
    in4 = *__SIMD32(pSrc)++;

    acc0 = __SMUAD(in1, in1);
  64:	000003a3 	.word	0x000003a3
    acc1 = __SMUAD(in2, in2);
  68:	000003a5 	.word	0x000003a5
  6c:	000003a7 	.word	0x000003a7
  70:	000003a9 	.word	0x000003a9
  74:	000003ab 	.word	0x000003ab
    acc2 = __SMUAD(in3, in3);
  78:	000003ad 	.word	0x000003ad
  7c:	000003af 	.word	0x000003af
  80:	000003b1 	.word	0x000003b1
  84:	000003b3 	.word	0x000003b3
    acc3 = __SMUAD(in4, in4);
  88:	000003b5 	.word	0x000003b5
  8c:	000003b7 	.word	0x000003b7
  90:	000003b9 	.word	0x000003b9
  94:	000003bb 	.word	0x000003bb
	
	*pDst++ = acc0;
  98:	000003bd 	.word	0x000003bd
  9c:	000003bf 	.word	0x000003bf
  a0:	000003c1 	.word	0x000003c1
	*pDst++ = acc1;
  a4:	000003c3 	.word	0x000003c3
  a8:	000003c5 	.word	0x000003c5
  ac:	000003c7 	.word	0x000003c7
  b0:	000003c9 	.word	0x000003c9
	*pDst++ = acc2;
  b4:	000003cb 	.word	0x000003cb
  b8:	000003cd 	.word	0x000003cd
  bc:	000003cf 	.word	0x000003cf
	*pDst++ = acc3;
  c0:	000003d1 	.word	0x000003d1
  c4:	000003d3 	.word	0x000003d3
  c8:	000003d5 	.word	0x000003d5
  cc:	000003d7 	.word	0x000003d7
    // *pDst++ = (q15_t) (acc1 >> SHIFT_FIDDLING);
    // *pDst++ = (q15_t) (acc2 >> SHIFT_FIDDLING);
    // *pDst++ = (q15_t) (acc3 >> SHIFT_FIDDLING);

    /* Decrement the loop counter */
    blkCnt--;
  d0:	000003d9 	.word	0x000003d9
  d4:	000003db 	.word	0x000003db
  /*loop Unrolling */
  blkCnt = numSamples >> 2u;

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.    
   ** a second loop below computes the remaining 1 to 3 samples. */
  while(blkCnt > 0u)
  d8:	000003dd 	.word	0x000003dd
    blkCnt--;
  }

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;
  dc:	000003df 	.word	0x000003df
  e0:	000003e1 	.word	0x000003e1

  while(blkCnt > 0u)
  e4:	000003e3 	.word	0x000003e3
  {
    /* C[0] = (A[0] * A[0] + A[1] * A[1]) */
    in1 = *__SIMD32(pSrc)++;
  e8:	000003e5 	.word	0x000003e5
  ec:	000003e7 	.word	0x000003e7
  f0:	000003e9 	.word	0x000003e9
  f4:	000003eb 	.word	0x000003eb
    acc0 = __SMUAD(in1, in1);
  f8:	000003ed 	.word	0x000003ed
  fc:	000003ef 	.word	0x000003ef
 100:	000003f1 	.word	0x000003f1
 104:	000003f3 	.word	0x000003f3

    /* store the result in 3.13 format in the destination buffer. */
    *pDst++ = acc0; //(q15_t) (acc0 >> SHIFT_FIDDLING);
 108:	000003f5 	.word	0x000003f5
 10c:	000003f7 	.word	0x000003f7
 110:	000003f9 	.word	0x000003f9

    /* Decrement the loop counter */
    blkCnt--;
 114:	000003fb 	.word	0x000003fb
 118:	000003fd 	.word	0x000003fd

  /* If the numSamples is not a multiple of 4, compute any remaining output samples here.    
   ** No loop unrolling is used. */
  blkCnt = numSamples % 0x4u;

  while(blkCnt > 0u)
 11c:	000003ff 	.word	0x000003ff
 120:	00000401 	.word	0x00000401
    numSamples--;
  }

#endif /* #ifndef ARM_MATH_CM0_FAMILY */

}
 124:	00000403 	.word	0x00000403
 128:	00000405 	.word	0x00000405
    arm_radix4_butterfly_q15( pSrc + fftLen, n2, (q15_t*)pCoef, 2u);
			
    for (i = 0; i < fftLen >> 1; i++)
    {
        p0 = pSrc[4*i+0];
        p1 = pSrc[4*i+1];
 12c:	00000407 	.word	0x00000407
 130:	00000409 	.word	0x00000409
 134:	0000040b 	.word	0x0000040b
 138:	0000040d 	.word	0x0000040d
        p2 = pSrc[4*i+2];
 13c:	0000040f 	.word	0x0000040f
 140:	00000411 	.word	0x00000411
 144:	00000413 	.word	0x00000413
 148:	00000415 	.word	0x00000415
 14c:	00000417 	.word	0x00000417
        p3 = pSrc[4*i+3];
 150:	00000419 	.word	0x00000419
 154:	0000041b 	.word	0x0000041b
 158:	0000041d 	.word	0x0000041d
 15c:	0000041f 	.word	0x0000041f
 160:	00000421 	.word	0x00000421
        
        p0 <<= 1;
 164:	00000423 	.word	0x00000423
 168:	00000425 	.word	0x00000425
        p1 <<= 1;
 16c:	00000427 	.word	0x00000427
 170:	00000429 	.word	0x00000429
 174:	0000042b 	.word	0x0000042b
        p2 <<= 1;
 178:	0000042d 	.word	0x0000042d
 17c:	0000042f 	.word	0x0000042f
        p3 <<= 1;
 180:	00000431 	.word	0x00000431
 184:	00000433 	.word	0x00000433
	...

Disassembly of section .boot_code:

00000190 <Reset_Handler>:
        
        pSrc[4*i+0] = p0;
 190:	f04f 0b00 	mov.w	fp, #0
 194:	f8df 02be 	ldr.w	r0, [pc, #702]	; 456 <SF2_MDDR_MODE_CR>
        pSrc[4*i+1] = p1;
 198:	6800      	ldr	r0, [r0, #0]
 19a:	f8df 12b6 	ldr.w	r1, [pc, #694]	; 452 <SF2_EDAC_CR>
 19e:	6809      	ldr	r1, [r1, #0]
 1a0:	f001 0103 	and.w	r1, r1, #3
 1a4:	f000 001c 	and.w	r0, r0, #28
 1a8:	2814      	cmp	r0, #20
 1aa:	d101      	bne.n	1b0 <check_esram_edac>
 1ac:	f04b 0b02 	orr.w	fp, fp, #2

000001b0 <check_esram_edac>:
        pSrc[4*i+2] = p2;
 1b0:	2900      	cmp	r1, #0
 1b2:	d001      	beq.n	1b8 <check_stack_init>
 1b4:	f04b 0b01 	orr.w	fp, fp, #1

000001b8 <check_stack_init>:
 1b8:	f1bb 0f00 	cmp.w	fp, #0
 1bc:	d005      	beq.n	1ca <system_init>

000001be <clear_stack>:
 1be:	48a7      	ldr	r0, [pc, #668]	; (45c <SF2_MDDR_MODE_CR+0x6>)
 1c0:	49a7      	ldr	r1, [pc, #668]	; (460 <SF2_MDDR_MODE_CR+0xa>)
 1c2:	f8df 2272 	ldr.w	r2, [pc, #626]	; 436 <RAM_INIT_PATTERN>
        pSrc[4*i+3] = p3;
 1c6:	f000 f89f 	bl	308 <fill_memory>

000001ca <system_init>:
 1ca:	48a6      	ldr	r0, [pc, #664]	; (464 <SF2_MDDR_MODE_CR+0xe>)
 1cc:	4780      	blx	r0
 1ce:	f00b 0a02 	and.w	sl, fp, #2
 1d2:	f1ba 0f00 	cmp.w	sl, #0
    // first col
    arm_radix4_butterfly_q15( pSrc, n2, (q15_t*)pCoef, 2u);
    // second col
    arm_radix4_butterfly_q15( pSrc + fftLen, n2, (q15_t*)pCoef, 2u);
			
    for (i = 0; i < fftLen >> 1; i++)
 1d6:	d00c      	beq.n	1f2 <remap_memory>
 1d8:	f8df 026e 	ldr.w	r0, [pc, #622]	; 44a <SF2_DDRB_NB_SIZE>
 1dc:	f8df 126e 	ldr.w	r1, [pc, #622]	; 44e <SF2_DDRB_CR>
 1e0:	6802      	ldr	r2, [r0, #0]
 1e2:	680b      	ldr	r3, [r1, #0]
 1e4:	b40f      	push	{r0, r1, r2, r3}
 1e6:	f04f 0200 	mov.w	r2, #0
        pSrc[4*i+0] = p0;
        pSrc[4*i+1] = p1;
        pSrc[4*i+2] = p2;
        pSrc[4*i+3] = p3;
    }
}
 1ea:	f04f 03ff 	mov.w	r3, #255	; 0xff
 1ee:	6002      	str	r2, [r0, #0]
 1f0:	600b      	str	r3, [r1, #0]

000001f2 <remap_memory>:
			{
				mean = sample;
			}

			fft_sample = (q15_t) (sample - mean) << 6;
			fft_data_buf[to_write1][fft_i] = fft_sample;
 1f2:	489d      	ldr	r0, [pc, #628]	; (468 <SF2_MDDR_MODE_CR+0x12>)
 1f4:	4a9d      	ldr	r2, [pc, #628]	; (46c <SF2_MDDR_MODE_CR+0x16>)
 1f6:	4b9e      	ldr	r3, [pc, #632]	; (470 <SF2_MDDR_MODE_CR+0x1a>)
			fft_data_buf[to_write1][fft_i+1] = 0;
 1f8:	2802      	cmp	r0, #2
 1fa:	d108      	bne.n	20e <check_esram_remap>
 1fc:	f8df 123e 	ldr.w	r1, [pc, #574]	; 43e <SF2_ESRAM_CR>
 200:	600a      	str	r2, [r1, #0]
 202:	f8df 1242 	ldr.w	r1, [pc, #578]	; 446 <SF2_ENVM_REMAP_CR>
 206:	600a      	str	r2, [r1, #0]
 208:	f8df 1236 	ldr.w	r1, [pc, #566]	; 442 <SF2_DDR_CR>
 20c:	600b      	str	r3, [r1, #0]

0000020e <check_esram_remap>:
 20e:	2801      	cmp	r0, #1
 210:	d108      	bne.n	224 <check_mirrored_nvm>
 212:	f8df 122e 	ldr.w	r1, [pc, #558]	; 442 <SF2_DDR_CR>
 216:	600a      	str	r2, [r1, #0]
 218:	f8df 122a 	ldr.w	r1, [pc, #554]	; 446 <SF2_ENVM_REMAP_CR>
 21c:	600a      	str	r2, [r1, #0]
 21e:	f8df 121e 	ldr.w	r1, [pc, #542]	; 43e <SF2_ESRAM_CR>
 222:	600b      	str	r3, [r1, #0]

00000224 <check_mirrored_nvm>:
 224:	4893      	ldr	r0, [pc, #588]	; (474 <SF2_MDDR_MODE_CR+0x1e>)
 226:	2800      	cmp	r0, #0
 228:	d109      	bne.n	23e <copy_data>
 22a:	4893      	ldr	r0, [pc, #588]	; (478 <SF2_MDDR_MODE_CR+0x22>)
 22c:	4993      	ldr	r1, [pc, #588]	; (47c <SF2_MDDR_MODE_CR+0x26>)
			fft_data_buf[to_write2][fft_i2] = fft_sample;
 22e:	4a94      	ldr	r2, [pc, #592]	; (480 <SF2_MDDR_MODE_CR+0x2a>)
 230:	f000 f832 	bl	298 <block_copy>

00000234 <copy_text>:
 234:	4893      	ldr	r0, [pc, #588]	; (484 <SF2_MDDR_MODE_CR+0x2e>)
 236:	4994      	ldr	r1, [pc, #592]	; (488 <SF2_MDDR_MODE_CR+0x32>)
 238:	4a94      	ldr	r2, [pc, #592]	; (48c <SF2_MDDR_MODE_CR+0x36>)
 23a:	f000 f82d 	bl	298 <block_copy>

0000023e <copy_data>:
 23e:	4894      	ldr	r0, [pc, #592]	; (490 <SF2_MDDR_MODE_CR+0x3a>)
 240:	4994      	ldr	r1, [pc, #592]	; (494 <SF2_MDDR_MODE_CR+0x3e>)
 242:	4a95      	ldr	r2, [pc, #596]	; (498 <SF2_MDDR_MODE_CR+0x42>)
 244:	f000 f828 	bl	298 <block_copy>

00000248 <clear_bss>:
 248:	4894      	ldr	r0, [pc, #592]	; (49c <SF2_MDDR_MODE_CR+0x46>)
 24a:	4995      	ldr	r1, [pc, #596]	; (4a0 <SF2_MDDR_MODE_CR+0x4a>)
 24c:	f8df 21e6 	ldr.w	r2, [pc, #486]	; 436 <RAM_INIT_PATTERN>
 250:	f000 f85a 	bl	308 <fill_memory>

00000254 <clear_heap>:
 254:	f1bb 0f00 	cmp.w	fp, #0
 258:	d012      	beq.n	280 <call_glob_ctor>
 25a:	4892      	ldr	r0, [pc, #584]	; (4a4 <SF2_MDDR_MODE_CR+0x4e>)
 25c:	4992      	ldr	r1, [pc, #584]	; (4a8 <SF2_MDDR_MODE_CR+0x52>)
			fft_data_buf[to_write2][fft_i2+1] = 0;
 25e:	f8df 21da 	ldr.w	r2, [pc, #474]	; 43a <HEAP_INIT_PATTERN>
 262:	f000 f851 	bl	308 <fill_memory>
 266:	f00b 0a02 	and.w	sl, fp, #2
 26a:	f1ba 0f00 	cmp.w	sl, #0
 26e:	d007      	beq.n	280 <call_glob_ctor>
 270:	bc0f      	pop	{r0, r1, r2, r3}
 272:	6002      	str	r2, [r0, #0]
 274:	600b      	str	r3, [r1, #0]
 276:	bf00      	nop
 278:	f3af 8000 	nop.w
 27c:	f3af 8000 	nop.w

00000280 <call_glob_ctor>:
 280:	f8df 0228 	ldr.w	r0, [pc, #552]	; 4ac <SF2_MDDR_MODE_CR+0x56>
 284:	f20f 0e03 	addw	lr, pc, #3
 288:	4700      	bx	r0

0000028a <branch_to_main>:
 28a:	f04f 0000 	mov.w	r0, #0
 28e:	f04f 0100 	mov.w	r1, #0
 292:	f8df f21c 	ldr.w	pc, [pc, #540]	; 4b0 <SF2_MDDR_MODE_CR+0x5a>

00000296 <ExitLoop>:

			// load samples to send to the appropriate buffer
			adc_data_buf[buf_tx][3] = (uint16_t) (mag_data_buf[bitrevtable_i1] & 0xFFFF);
 296:	e7fe      	b.n	296 <ExitLoop>

00000298 <block_copy>:
 298:	e92d 41f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, lr}
 29c:	4288      	cmp	r0, r1
 29e:	d025      	beq.n	2ec <block_copy_exit>
 2a0:	ebb2 0201 	subs.w	r2, r2, r1
 2a4:	d500      	bpl.n	2a8 <block_copy_address_ok>
 2a6:	e7fe      	b.n	2a6 <block_copy+0xe>

000002a8 <block_copy_address_ok>:
 2a8:	ea40 0301 	orr.w	r3, r0, r1
 2ac:	f013 0303 	ands.w	r3, r3, #3
 2b0:	d002      	beq.n	2b8 <block_copy_continue>

000002b2 <block_copy_byte_copy>:
 2b2:	f000 f81d 	bl	2f0 <block_copy_byte>
 2b6:	e019      	b.n	2ec <block_copy_exit>

000002b8 <block_copy_continue>:
 2b8:	f04f 0300 	mov.w	r3, #0
 2bc:	4690      	mov	r8, r2
 2be:	1112      	asrs	r2, r2, #4
 2c0:	d0f7      	beq.n	2b2 <block_copy_byte_copy>

000002c2 <block_copy_loop>:
 2c2:	429a      	cmp	r2, r3
 2c4:	bf1c      	itt	ne
 2c6:	c8f0      	ldmiane	r0!, {r4, r5, r6, r7}
 2c8:	c1f0      	stmiane	r1!, {r4, r5, r6, r7}
 2ca:	f103 0301 	add.w	r3, r3, #1
 2ce:	d1f8      	bne.n	2c2 <block_copy_loop>
 2d0:	f008 080f 	and.w	r8, r8, #15
 2d4:	f1b8 0f00 	cmp.w	r8, #0
			adc_data_buf[buf_tx][4] = (uint16_t) ((mag_data_buf[bitrevtable_i1] >> 16) & 0xFFFF);
 2d8:	d008      	beq.n	2ec <block_copy_exit>

000002da <copy_spare_bytes>:
 2da:	7804      	ldrb	r4, [r0, #0]
 2dc:	700c      	strb	r4, [r1, #0]
 2de:	f100 0001 	add.w	r0, r0, #1
 2e2:	f101 0101 	add.w	r1, r1, #1
 2e6:	f1b8 0801 	subs.w	r8, r8, #1
 2ea:	d1f6      	bne.n	2da <copy_spare_bytes>

000002ec <block_copy_exit>:
 2ec:	e8bd 81f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, pc}

000002f0 <block_copy_byte>:
 2f0:	b508      	push	{r3, lr}
 2f2:	f04f 0300 	mov.w	r3, #0

000002f6 <block_copy_byte_loop>:
 2f6:	7803      	ldrb	r3, [r0, #0]
 2f8:	700b      	strb	r3, [r1, #0]
 2fa:	f100 0001 	add.w	r0, r0, #1
 2fe:	f101 0101 	add.w	r1, r1, #1
 302:	3a01      	subs	r2, #1
 304:	d1f7      	bne.n	2f6 <block_copy_byte_loop>
 306:	bd08      	pop	{r3, pc}

00000308 <fill_memory>:
 308:	4288      	cmp	r0, r1
 30a:	d037      	beq.n	37c <fill_memory_exit>
 30c:	f000 0603 	and.w	r6, r0, #3
 310:	2e00      	cmp	r6, #0
 312:	d014      	beq.n	33e <fill_memory_end_start>
 314:	f04f 0504 	mov.w	r5, #4
 318:	eba5 0406 	sub.w	r4, r5, r6
 31c:	f04f 0708 	mov.w	r7, #8
 320:	fb07 f806 	mul.w	r8, r7, r6

			// calculate FFT on appropriate buffer
			if (fft_i == (fftSize<<1) - 2 || fft_i2 == (fftSize<<1) - 2) // if we have fftSize/2 new samples
 324:	4691      	mov	r9, r2
 326:	fa69 f908 	ror.w	r9, r9, r8

0000032a <fill_memory_spare_bytes_start>:
 32a:	2c00      	cmp	r4, #0
 32c:	d007      	beq.n	33e <fill_memory_end_start>
 32e:	f880 9000 	strb.w	r9, [r0]
 332:	fa69 f907 	ror.w	r9, r9, r7
 336:	f100 0001 	add.w	r0, r0, #1
 33a:	3c01      	subs	r4, #1
 33c:	e7f5      	b.n	32a <fill_memory_spare_bytes_start>

0000033e <fill_memory_end_start>:
 33e:	f04f 0600 	mov.w	r6, #0
 342:	460f      	mov	r7, r1
 344:	1a09      	subs	r1, r1, r0
 346:	4688      	mov	r8, r1
 348:	1109      	asrs	r1, r1, #4
 34a:	4691      	mov	r9, r2
 34c:	4614      	mov	r4, r2
 34e:	4615      	mov	r5, r2
 350:	42b1      	cmp	r1, r6
 352:	d006      	beq.n	362 <fill_memory_spare_bytes_end>

00000354 <fill_memory_loop>:
 354:	bf18      	it	ne
 356:	e8a0 0234 	stmiane.w	r0!, {r2, r4, r5, r9}
 35a:	f106 0601 	add.w	r6, r6, #1
 35e:	42b1      	cmp	r1, r6
 360:	d1f8      	bne.n	354 <fill_memory_loop>

00000362 <fill_memory_spare_bytes_end>:
 362:	f008 080f 	and.w	r8, r8, #15

00000366 <fill_memory_spare_end_loop>:
 366:	f1b8 0f00 	cmp.w	r8, #0
			{

				adc_data_buf[buf_tx][ch_order] |= 0x8000;
 36a:	d007      	beq.n	37c <fill_memory_exit>
 36c:	7002      	strb	r2, [r0, #0]
 36e:	ea4f 2232 	mov.w	r2, r2, ror #8
 372:	f100 0001 	add.w	r0, r0, #1
 376:	f1b8 0801 	subs.w	r8, r8, #1
 37a:	e7f4      	b.n	366 <fill_memory_spare_end_loop>

0000037c <fill_memory_exit>:
 37c:	4770      	bx	lr

0000037e <NMI_Handler>:
 37e:	e7fe      	b.n	37e <NMI_Handler>

00000380 <HardFault_Handler>:
 380:	e7fe      	b.n	380 <HardFault_Handler>

00000382 <MemManage_Handler>:
 382:	e7fe      	b.n	382 <MemManage_Handler>

00000384 <BusFault_Handler>:
 384:	e7fe      	b.n	384 <BusFault_Handler>

00000386 <UsageFault_Handler>:
 386:	e7fe      	b.n	386 <UsageFault_Handler>

00000388 <SVC_Handler>:
 388:	e7fe      	b.n	388 <SVC_Handler>

0000038a <DebugMon_Handler>:
 38a:	e7fe      	b.n	38a <DebugMon_Handler>

0000038c <PendSV_Handler>:
 38c:	e7fe      	b.n	38c <PendSV_Handler>

0000038e <SysTick_Handler>:
 38e:	e7fe      	b.n	38e <SysTick_Handler>

00000390 <WdogWakeup_IRQHandler>:
 390:	e7fe      	b.n	390 <WdogWakeup_IRQHandler>

00000392 <RTC_Wakeup_IRQHandler>:
 392:	e7fe      	b.n	392 <RTC_Wakeup_IRQHandler>
 394:	e7fe      	b.n	394 <RTC_Wakeup_IRQHandler+0x2>
 396:	e7fe      	b.n	396 <RTC_Wakeup_IRQHandler+0x4>

00000398 <I2C0_IRQHandler>:
 398:	e7fe      	b.n	398 <I2C0_IRQHandler>

0000039a <I2C0_SMBAlert_IRQHandler>:
 39a:	e7fe      	b.n	39a <I2C0_SMBAlert_IRQHandler>

0000039c <I2C0_SMBus_IRQHandler>:
 39c:	e7fe      	b.n	39c <I2C0_SMBus_IRQHandler>

0000039e <I2C1_IRQHandler>:
 39e:	e7fe      	b.n	39e <I2C1_IRQHandler>

000003a0 <I2C1_SMBAlert_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <I2C1_SMBAlert_IRQHandler>

000003a2 <I2C1_SMBus_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <I2C1_SMBus_IRQHandler>

000003a4 <UART0_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <UART0_IRQHandler>

000003a6 <UART1_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <UART1_IRQHandler>

000003a8 <EthernetMAC_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <EthernetMAC_IRQHandler>

000003aa <DMA_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <DMA_IRQHandler>

000003ac <Timer1_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <Timer1_IRQHandler>

000003ae <Timer2_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <Timer2_IRQHandler>

000003b0 <CAN_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <CAN_IRQHandler>

000003b2 <ENVM0_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ENVM0_IRQHandler>

000003b4 <ENVM1_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ENVM1_IRQHandler>

000003b6 <ComBlk_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ComBlk_IRQHandler>

000003b8 <USB_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <USB_IRQHandler>

000003ba <USB_DMA_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <USB_DMA_IRQHandler>

000003bc <PLL_Lock_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <PLL_Lock_IRQHandler>

000003be <PLL_LockLost_IRQHandler>:
 3be:	e7fe      	b.n	3be <PLL_LockLost_IRQHandler>

000003c0 <CommSwitchError_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <CommSwitchError_IRQHandler>

000003c2 <CacheError_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <CacheError_IRQHandler>

000003c4 <DDR_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <DDR_IRQHandler>

000003c6 <HPDMA_Complete_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <HPDMA_Complete_IRQHandler>

000003c8 <HPDMA_Error_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <HPDMA_Error_IRQHandler>

000003ca <ECC_Error_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ECC_Error_IRQHandler>

000003cc <MDDR_IOCalib_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <MDDR_IOCalib_IRQHandler>

000003ce <FAB_PLL_Lock_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <FAB_PLL_Lock_IRQHandler>

000003d0 <FAB_PLL_LockLost_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <FAB_PLL_LockLost_IRQHandler>

000003d2 <FIC64_IRQHandler>:
				fft_fsm = (fft_fsm + 1) & 3;
 3d2:	e7fe      	b.n	3d2 <FIC64_IRQHandler>

000003d4 <FabricIrq0_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <FabricIrq0_IRQHandler>

000003d6 <FabricIrq1_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <FabricIrq1_IRQHandler>

000003d8 <FabricIrq2_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <FabricIrq2_IRQHandler>

000003da <FabricIrq3_IRQHandler>:
 3da:	e7fe      	b.n	3da <FabricIrq3_IRQHandler>

000003dc <FabricIrq4_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <FabricIrq4_IRQHandler>

000003de <FabricIrq5_IRQHandler>:
 3de:	e7fe      	b.n	3de <FabricIrq5_IRQHandler>

000003e0 <FabricIrq6_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <FabricIrq6_IRQHandler>

000003e2 <FabricIrq7_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <FabricIrq7_IRQHandler>

000003e4 <FabricIrq8_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <FabricIrq8_IRQHandler>

000003e6 <FabricIrq9_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <FabricIrq9_IRQHandler>

000003e8 <FabricIrq10_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <FabricIrq10_IRQHandler>

000003ea <FabricIrq11_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <FabricIrq11_IRQHandler>

000003ec <FabricIrq12_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <FabricIrq12_IRQHandler>

000003ee <FabricIrq13_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <FabricIrq13_IRQHandler>

000003f0 <FabricIrq14_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <FabricIrq14_IRQHandler>

000003f2 <FabricIrq15_IRQHandler>:
				// calculate FFT on new chunk
				arm_cfft_q15(S_CFFT, fft_data_buf[to_calc], ifftFlag, doBitReverse);
 3f2:	e7fe      	b.n	3f2 <FabricIrq15_IRQHandler>

000003f4 <GPIO0_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <GPIO0_IRQHandler>

000003f6 <GPIO1_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <GPIO1_IRQHandler>

000003f8 <GPIO2_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <GPIO2_IRQHandler>

000003fa <GPIO3_IRQHandler>:
 3fa:	e7fe      	b.n	3fa <GPIO3_IRQHandler>

000003fc <GPIO4_IRQHandler>:
 3fc:	e7fe      	b.n	3fc <GPIO4_IRQHandler>

000003fe <GPIO5_IRQHandler>:
 3fe:	e7fe      	b.n	3fe <GPIO5_IRQHandler>

00000400 <GPIO6_IRQHandler>:
 400:	e7fe      	b.n	400 <GPIO6_IRQHandler>

00000402 <GPIO7_IRQHandler>:
 402:	e7fe      	b.n	402 <GPIO7_IRQHandler>

00000404 <GPIO8_IRQHandler>:
 404:	e7fe      	b.n	404 <GPIO8_IRQHandler>

00000406 <GPIO9_IRQHandler>:
 406:	e7fe      	b.n	406 <GPIO9_IRQHandler>

00000408 <GPIO10_IRQHandler>:
 408:	e7fe      	b.n	408 <GPIO10_IRQHandler>

0000040a <GPIO11_IRQHandler>:
 40a:	e7fe      	b.n	40a <GPIO11_IRQHandler>

0000040c <GPIO12_IRQHandler>:
 40c:	e7fe      	b.n	40c <GPIO12_IRQHandler>

0000040e <GPIO13_IRQHandler>:
 40e:	e7fe      	b.n	40e <GPIO13_IRQHandler>

00000410 <GPIO14_IRQHandler>:
 410:	e7fe      	b.n	410 <GPIO14_IRQHandler>

00000412 <GPIO15_IRQHandler>:
 412:	e7fe      	b.n	412 <GPIO15_IRQHandler>

00000414 <GPIO16_IRQHandler>:
 414:	e7fe      	b.n	414 <GPIO16_IRQHandler>

00000416 <GPIO17_IRQHandler>:
 416:	e7fe      	b.n	416 <GPIO17_IRQHandler>

00000418 <GPIO18_IRQHandler>:
 418:	e7fe      	b.n	418 <GPIO18_IRQHandler>

0000041a <GPIO19_IRQHandler>:
 41a:	e7fe      	b.n	41a <GPIO19_IRQHandler>

0000041c <GPIO20_IRQHandler>:
 41c:	e7fe      	b.n	41c <GPIO20_IRQHandler>

0000041e <GPIO21_IRQHandler>:
 41e:	e7fe      	b.n	41e <GPIO21_IRQHandler>

00000420 <GPIO22_IRQHandler>:
 420:	e7fe      	b.n	420 <GPIO22_IRQHandler>

00000422 <GPIO23_IRQHandler>:
 422:	e7fe      	b.n	422 <GPIO23_IRQHandler>

00000424 <GPIO24_IRQHandler>:
 424:	e7fe      	b.n	424 <GPIO24_IRQHandler>

00000426 <GPIO25_IRQHandler>:
 426:	e7fe      	b.n	426 <GPIO25_IRQHandler>

00000428 <GPIO26_IRQHandler>:
 428:	e7fe      	b.n	428 <GPIO26_IRQHandler>

0000042a <GPIO27_IRQHandler>:
 42a:	e7fe      	b.n	42a <GPIO27_IRQHandler>

0000042c <GPIO28_IRQHandler>:
 42c:	e7fe      	b.n	42c <GPIO28_IRQHandler>

0000042e <GPIO29_IRQHandler>:
 42e:	e7fe      	b.n	42e <GPIO29_IRQHandler>

00000430 <GPIO30_IRQHandler>:
 430:	e7fe      	b.n	430 <GPIO30_IRQHandler>

00000432 <GPIO31_IRQHandler>:
 432:	e7fe      	b.n	432 <GPIO31_IRQHandler>

00000434 <mscc_post_hw_cfg_init>:
				arm_cmplx_mag_squared_q15(fft_data_buf[to_calc], mag_data_buf, fftSize);
 434:	4770      	bx	lr

00000436 <RAM_INIT_PATTERN>:
 436:	0000      	.short	0x0000
	...

0000043a <HEAP_INIT_PATTERN>:
 43a:	a2a2      	.short	0xa2a2
 43c:	a2a2      	.short	0xa2a2

0000043e <SF2_ESRAM_CR>:
 43e:	8000      	.short	0x8000
 440:	4003      	.short	0x4003

00000442 <SF2_DDR_CR>:
 442:	8008      	.short	0x8008
 444:	4003      	.short	0x4003

00000446 <SF2_ENVM_REMAP_CR>:
 446:	8010      	.short	0x8010
 448:	4003      	.short	0x4003

0000044a <SF2_DDRB_NB_SIZE>:
 44a:	8030      	.short	0x8030
 44c:	4003      	.short	0x4003

0000044e <SF2_DDRB_CR>:
 44e:	8034      	.short	0x8034
 450:	4003      	.short	0x4003

00000452 <SF2_EDAC_CR>:
 452:	8038      	.short	0x8038
 454:	4003      	.short	0x4003

00000456 <SF2_MDDR_MODE_CR>:
 456:	0818      	.short	0x0818
 458:	00004002 	.word	0x00004002
 45c:	2000f000 	.word	0x2000f000
 460:	20010000 	.word	0x20010000
 464:	000004c1 	.word	0x000004c1
	...
				prev_power = power; // save previous power
 470:	00000001 	.word	0x00000001
 474:	00000001 	.word	0x00000001
 478:	60000000 	.word	0x60000000
 47c:	00000000 	.word	0x00000000
 480:	00000190 	.word	0x00000190
				power = 0; // get new power by integrating
 484:	600005a0 	.word	0x600005a0
 488:	000005a0 	.word	0x000005a0
 48c:	00008b30 	.word	0x00008b30
				for (k=0; k<num_bins; k++)
 490:	60008b30 	.word	0x60008b30
 494:	20000000 	.word	0x20000000
				{
					power += ((int32_t) (mag_data_buf[bitrev_bins[k]]));
 498:	20001530 	.word	0x20001530
 49c:	20001530 	.word	0x20001530
 4a0:	20003ec0 	.word	0x20003ec0
 4a4:	20003ec0 	.word	0x20003ec0
 4a8:	2000f000 	.word	0x2000f000
 4ac:	0000317d 	.word	0x0000317d
 4b0:	000007d5 	.word	0x000007d5
 4b4:	f3af 8000 	nop.w
 4b8:	f3af 8000 	nop.w
 4bc:	f3af 8000 	nop.w

000004c0 <SystemInit>:
 4c0:	b580      	push	{r7, lr}
 4c2:	af00      	add	r7, sp, #0
 4c4:	f000 f838 	bl	538 <silicon_workarounds>
 4c8:	f64e 5300 	movw	r3, #60672	; 0xed00
 4cc:	f2ce 0300 	movt	r3, #57344	; 0xe000
				// calculate FFT on new chunk
				arm_cfft_q15(S_CFFT, fft_data_buf[to_calc], ifftFlag, doBitReverse);
				arm_cmplx_mag_squared_q15(fft_data_buf[to_calc], mag_data_buf, fftSize);
				prev_power = power; // save previous power
				power = 0; // get new power by integrating
				for (k=0; k<num_bins; k++)
 4d0:	f64e 5200 	movw	r2, #60672	; 0xed00
 4d4:	f2ce 0200 	movt	r2, #57344	; 0xe000
 4d8:	6952      	ldr	r2, [r2, #20]
 4da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 4de:	615a      	str	r2, [r3, #20]
 4e0:	f7ff ffa8 	bl	434 <mscc_post_hw_cfg_init>
 4e4:	bd80      	pop	{r7, pc}
 4e6:	bf00      	nop

000004e8 <get_silicon_revision>:
				{
					power += ((int32_t) (mag_data_buf[bitrev_bins[k]]));
				}
				prev_power2 = power2; // save previous power
 4e8:	b480      	push	{r7}
 4ea:	b083      	sub	sp, #12
 4ec:	af00      	add	r7, sp, #0
 4ee:	f248 0300 	movw	r3, #32768	; 0x8000
 4f2:	f2c4 0303 	movt	r3, #16387	; 0x4003
 4f6:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 4fa:	607b      	str	r3, [r7, #4]
				power2 = 0; // get new power by integrating
 4fc:	687a      	ldr	r2, [r7, #4]
 4fe:	f64f 0302 	movw	r3, #63490	; 0xf802
 502:	429a      	cmp	r2, r3
 504:	d006      	beq.n	514 <get_silicon_revision+0x2c>
 506:	f64f 0302 	movw	r3, #63490	; 0xf802
				for (k=0; k<num_bins2; k++)
 50a:	f2c0 0301 	movt	r3, #1
 50e:	429a      	cmp	r2, r3
 510:	d004      	beq.n	51c <get_silicon_revision+0x34>
				{
					power2 += ((int32_t) (mag_data_buf[bitrev_bins2[k]]));
 512:	e007      	b.n	524 <get_silicon_revision+0x3c>
 514:	f04f 0301 	mov.w	r3, #1
 518:	603b      	str	r3, [r7, #0]
 51a:	e006      	b.n	52a <get_silicon_revision+0x42>
 51c:	f04f 0302 	mov.w	r3, #2
 520:	603b      	str	r3, [r7, #0]
 522:	e002      	b.n	52a <get_silicon_revision+0x42>
 524:	f04f 0300 	mov.w	r3, #0
 528:	603b      	str	r3, [r7, #0]
 52a:	683b      	ldr	r3, [r7, #0]
 52c:	4618      	mov	r0, r3
 52e:	f107 070c 	add.w	r7, r7, #12
 532:	46bd      	mov	sp, r7
 534:	bc80      	pop	{r7}
 536:	4770      	bx	lr

00000538 <silicon_workarounds>:
 538:	b580      	push	{r7, lr}
 53a:	b082      	sub	sp, #8
 53c:	af00      	add	r7, sp, #0
 53e:	f7ff ffd3 	bl	4e8 <get_silicon_revision>
 542:	4603      	mov	r3, r0
 544:	607b      	str	r3, [r7, #4]
 546:	687b      	ldr	r3, [r7, #4]
				{
					power += ((int32_t) (mag_data_buf[bitrev_bins[k]]));
				}
				prev_power2 = power2; // save previous power
				power2 = 0; // get new power by integrating
				for (k=0; k<num_bins2; k++)
 548:	2b01      	cmp	r3, #1
 54a:	d101      	bne.n	550 <silicon_workarounds+0x18>
 54c:	f000 f804 	bl	558 <m2s050_rev_a_workarounds>
 550:	f107 0708 	add.w	r7, r7, #8
 554:	46bd      	mov	sp, r7
 556:	bd80      	pop	{r7, pc}

00000558 <m2s050_rev_a_workarounds>:
 558:	b480      	push	{r7}
 55a:	af00      	add	r7, sp, #0
 55c:	f248 0300 	movw	r3, #32768	; 0x8000
 560:	f2c4 0303 	movt	r3, #16387	; 0x4003
				{
					power2 += ((int32_t) (mag_data_buf[bitrev_bins2[k]]));
				}

				if (derivative)
 564:	f248 0200 	movw	r2, #32768	; 0x8000
 568:	f2c4 0203 	movt	r2, #16387	; 0x4003
 56c:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
				{
					value[3] = value[2];
 570:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 574:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 578:	f248 0300 	movw	r3, #32768	; 0x8000
 57c:	f2c4 0303 	movt	r3, #16387	; 0x4003
 580:	f248 0200 	movw	r2, #32768	; 0x8000
					value[2] = value[1];
 584:	f2c4 0203 	movt	r2, #16387	; 0x4003
 588:	f8d2 2098 	ldr.w	r2, [r2, #152]	; 0x98
 58c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 590:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 594:	46bd      	mov	sp, r7
 596:	bc80      	pop	{r7}
					value[1] = value[0];
 598:	4770      	bx	lr
 59a:	bf00      	nop
 59c:	0000      	lsls	r0, r0, #0
	...

Disassembly of section .text:

000005a0 <__do_global_dtors_aux>:
     5a0:	f241 5330 	movw	r3, #5424	; 0x1530
     5a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5a8:	781a      	ldrb	r2, [r3, #0]
     5aa:	b90a      	cbnz	r2, 5b0 <__do_global_dtors_aux+0x10>
					value[0] = power - prev_power;
     5ac:	2001      	movs	r0, #1
     5ae:	7018      	strb	r0, [r3, #0]
     5b0:	4770      	bx	lr
     5b2:	bf00      	nop

000005b4 <frame_dummy>:
     5b4:	f240 0000 	movw	r0, #0
     5b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     5bc:	b508      	push	{r3, lr}
     5be:	6803      	ldr	r3, [r0, #0]
     5c0:	b12b      	cbz	r3, 5ce <frame_dummy+0x1a>
     5c2:	f240 0300 	movw	r3, #0
     5c6:	f2c0 0300 	movt	r3, #0
     5ca:	b103      	cbz	r3, 5ce <frame_dummy+0x1a>
     5cc:	4798      	blx	r3
     5ce:	bd08      	pop	{r3, pc}

000005d0 <NMstim>:
int stat = 0;
bool stat_flag = false;

// Need to define this before closed loop functions
void NMstim(int command)
{
     5d0:	b480      	push	{r7}
     5d2:	b083      	sub	sp, #12
     5d4:	af00      	add	r7, sp, #0
     5d6:	6078      	str	r0, [r7, #4]
	*n0d2 = command;
     5d8:	f240 030c 	movw	r3, #12
     5dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5e0:	681b      	ldr	r3, [r3, #0]
     5e2:	687a      	ldr	r2, [r7, #4]
					value[0] = power - prev_power;
				}
				else
				{
					value[3] = value[2];
					value[2] = value[1];
     5e4:	601a      	str	r2, [r3, #0]

// Need to define this before closed loop functions
void NMstim(int command)
{
	*n0d2 = command;
	*status = 0x1010;					// set
     5e6:	f240 0304 	movw	r3, #4
     5ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ee:	681b      	ldr	r3, [r3, #0]
     5f0:	f241 0210 	movw	r2, #4112	; 0x1010
     5f4:	601a      	str	r2, [r3, #0]
	while((*status) & NM0_TXBUSY);
     5f6:	f240 0304 	movw	r3, #4
				}
				else
				{
					value[3] = value[2];
					value[2] = value[1];
					value[1] = value[0];
     5fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5fe:	681b      	ldr	r3, [r3, #0]
     600:	681b      	ldr	r3, [r3, #0]
     602:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
     606:	2b00      	cmp	r3, #0
     608:	d1f5      	bne.n	5f6 <NMstim+0x26>
void NMstim(int command)
{
	*n0d2 = command;
	*status = 0x1010;					// set
	while((*status) & NM0_TXBUSY);
}
     60a:	f107 070c 	add.w	r7, r7, #12
				else
				{
					value[3] = value[2];
					value[2] = value[1];
					value[1] = value[0];
					value[0] = power;
     60e:	46bd      	mov	sp, r7
     610:	bc80      	pop	{r7}
     612:	4770      	bx	lr

00000614 <writeNMreg>:
		}
	}
}

void writeNMreg(int nm_addr, int data)
{
     614:	b480      	push	{r7}
     616:	b085      	sub	sp, #20
     618:	af00      	add	r7, sp, #0
     61a:	6078      	str	r0, [r7, #4]
     61c:	6039      	str	r1, [r7, #0]
	int i;

	// need to update the channel select vector if writing to NM_REC_ENABLE reg
	if (nm_addr == NM_REC_ENABLE0_REG)
     61e:	687b      	ldr	r3, [r7, #4]
					value[2] = value[1];
					value[1] = value[0];
					value[0] = power;
				}

				if (derivativeB)
     620:	2b04      	cmp	r3, #4
     622:	d125      	bne.n	670 <writeNMreg+0x5c>

	// need to update the channel select vector if writing to NM_REC_ENABLE reg
	if (nm_addr == NM_REC_ENABLE0_REG)
	{
		// channels 0-15
		for (i=0; i<16; i++)
     624:	f04f 0300 	mov.w	r3, #0
     628:	60fb      	str	r3, [r7, #12]
     62a:	e01d      	b.n	668 <writeNMreg+0x54>
		{
			if (((data >> i) & 1) == 1)
     62c:	683a      	ldr	r2, [r7, #0]
					value[0] = power;
				}

				if (derivativeB)
				{
					value2[3] = value2[2];
     62e:	68fb      	ldr	r3, [r7, #12]
     630:	fa42 f303 	asr.w	r3, r2, r3
     634:	f003 0301 	and.w	r3, r3, #1
     638:	b2db      	uxtb	r3, r3
     63a:	2b00      	cmp	r3, #0
     63c:	d008      	beq.n	650 <writeNMreg+0x3c>
		// channels 0-15
		for (i=0; i<16; i++)
		{
			if (((data >> i) & 1) == 1)
			{
				sel_data_vector[i] = 1;
     63e:	68fa      	ldr	r2, [r7, #12]
     640:	f641 4388 	movw	r3, #7304	; 0x1c88
				}

				if (derivativeB)
				{
					value2[3] = value2[2];
					value2[2] = value2[1];
     644:	f2c2 0300 	movt	r3, #8192	; 0x2000
     648:	f04f 0101 	mov.w	r1, #1
     64c:	5499      	strb	r1, [r3, r2]
     64e:	e007      	b.n	660 <writeNMreg+0x4c>
			{
				sel_data_vector[i] = 1;
			}
			else
			{
				sel_data_vector[i] = 0;
     650:	68fa      	ldr	r2, [r7, #12]
     652:	f641 4388 	movw	r3, #7304	; 0x1c88

				if (derivativeB)
				{
					value2[3] = value2[2];
					value2[2] = value2[1];
					value2[1] = value2[0];
     656:	f2c2 0300 	movt	r3, #8192	; 0x2000
     65a:	f04f 0100 	mov.w	r1, #0
     65e:	5499      	strb	r1, [r3, r2]

	// need to update the channel select vector if writing to NM_REC_ENABLE reg
	if (nm_addr == NM_REC_ENABLE0_REG)
	{
		// channels 0-15
		for (i=0; i<16; i++)
     660:	68fb      	ldr	r3, [r7, #12]
     662:	f103 0301 	add.w	r3, r3, #1
     666:	60fb      	str	r3, [r7, #12]
     668:	68fb      	ldr	r3, [r7, #12]
				if (derivativeB)
				{
					value2[3] = value2[2];
					value2[2] = value2[1];
					value2[1] = value2[0];
					value2[0] = power2 - prev_power2;
     66a:	2b0f      	cmp	r3, #15
     66c:	ddde      	ble.n	62c <writeNMreg+0x18>
     66e:	e085      	b.n	77c <writeNMreg+0x168>
			{
				sel_data_vector[i] = 0;
			}
		}
	}
	else if (nm_addr == NM_REC_ENABLE1_REG)
     670:	687b      	ldr	r3, [r7, #4]
     672:	2b05      	cmp	r3, #5
     674:	d129      	bne.n	6ca <writeNMreg+0xb6>
	{
		// channels 16-31
		for (i=0; i<16; i++)
     676:	f04f 0300 	mov.w	r3, #0
     67a:	60fb      	str	r3, [r7, #12]
     67c:	e021      	b.n	6c2 <writeNMreg+0xae>
		{
			if (((data >> i) & 1) == 1)
     67e:	683a      	ldr	r2, [r7, #0]
     680:	68fb      	ldr	r3, [r7, #12]
     682:	fa42 f303 	asr.w	r3, r2, r3
     686:	f003 0301 	and.w	r3, r3, #1
     68a:	b2db      	uxtb	r3, r3
     68c:	2b00      	cmp	r3, #0
					value2[1] = value2[0];
					value2[0] = power2 - prev_power2;
				}
				else
				{
					value2[3] = value2[2];
     68e:	d00a      	beq.n	6a6 <writeNMreg+0x92>
		// channels 16-31
		for (i=0; i<16; i++)
		{
			if (((data >> i) & 1) == 1)
			{
				sel_data_vector[i+16] = 1;
     690:	68fb      	ldr	r3, [r7, #12]
     692:	f103 0210 	add.w	r2, r3, #16
     696:	f641 4388 	movw	r3, #7304	; 0x1c88
     69a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69e:	f04f 0101 	mov.w	r1, #1
					value2[0] = power2 - prev_power2;
				}
				else
				{
					value2[3] = value2[2];
					value2[2] = value2[1];
     6a2:	5499      	strb	r1, [r3, r2]
     6a4:	e009      	b.n	6ba <writeNMreg+0xa6>
			{
				sel_data_vector[i+16] = 1;
			}
			else
			{
				sel_data_vector[i+16] = 0;
     6a6:	68fb      	ldr	r3, [r7, #12]
     6a8:	f103 0210 	add.w	r2, r3, #16
     6ac:	f641 4388 	movw	r3, #7304	; 0x1c88
     6b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b4:	f04f 0100 	mov.w	r1, #0
				}
				else
				{
					value2[3] = value2[2];
					value2[2] = value2[1];
					value2[1] = value2[0];
     6b8:	5499      	strb	r1, [r3, r2]
		}
	}
	else if (nm_addr == NM_REC_ENABLE1_REG)
	{
		// channels 16-31
		for (i=0; i<16; i++)
     6ba:	68fb      	ldr	r3, [r7, #12]
     6bc:	f103 0301 	add.w	r3, r3, #1
     6c0:	60fb      	str	r3, [r7, #12]
     6c2:	68fb      	ldr	r3, [r7, #12]
     6c4:	2b0f      	cmp	r3, #15
     6c6:	ddda      	ble.n	67e <writeNMreg+0x6a>
     6c8:	e058      	b.n	77c <writeNMreg+0x168>
				else
				{
					value2[3] = value2[2];
					value2[2] = value2[1];
					value2[1] = value2[0];
					value2[0] = power2;
     6ca:	687b      	ldr	r3, [r7, #4]
     6cc:	2b06      	cmp	r3, #6
     6ce:	d129      	bne.n	724 <writeNMreg+0x110>
		}
	}
	else if (nm_addr == NM_REC_ENABLE2_REG)
	{
		// channels 32-47
		for (i=0; i<16; i++)
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]
     6d6:	e021      	b.n	71c <writeNMreg+0x108>
		{
			if (((data >> i) & 1) == 1)
     6d8:	683a      	ldr	r2, [r7, #0]
     6da:	68fb      	ldr	r3, [r7, #12]
     6dc:	fa42 f303 	asr.w	r3, r2, r3
					value2[2] = value2[1];
					value2[1] = value2[0];
					value2[0] = power2;
				}

				if (cl_count == 0)
     6e0:	f003 0301 	and.w	r3, r3, #1
     6e4:	b2db      	uxtb	r3, r3
     6e6:	2b00      	cmp	r3, #0
     6e8:	d00a      	beq.n	700 <writeNMreg+0xec>
		// channels 32-47
		for (i=0; i<16; i++)
		{
			if (((data >> i) & 1) == 1)
			{
				sel_data_vector[i+32] = 1;
     6ea:	68fb      	ldr	r3, [r7, #12]
     6ec:	f103 0220 	add.w	r2, r3, #32
					value2[0] = power2;
				}

				if (cl_count == 0)
				{
					if (ctrl_comb)
     6f0:	f641 4388 	movw	r3, #7304	; 0x1c88
     6f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6f8:	f04f 0101 	mov.w	r1, #1
     6fc:	5499      	strb	r1, [r3, r2]
					{
						if (ctrl_dir & ctrl_dir2)
     6fe:	e009      	b.n	714 <writeNMreg+0x100>
			{
				sel_data_vector[i+32] = 1;
			}
			else
			{
				sel_data_vector[i+32] = 0;
     700:	68fb      	ldr	r3, [r7, #12]
     702:	f103 0220 	add.w	r2, r3, #32
     706:	f641 4388 	movw	r3, #7304	; 0x1c88
     70a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     70e:	f04f 0100 	mov.w	r1, #0
     712:	5499      	strb	r1, [r3, r2]
		}
	}
	else if (nm_addr == NM_REC_ENABLE2_REG)
	{
		// channels 32-47
		for (i=0; i<16; i++)
     714:	68fb      	ldr	r3, [r7, #12]
     716:	f103 0301 	add.w	r3, r3, #1
     71a:	60fb      	str	r3, [r7, #12]
     71c:	68fb      	ldr	r3, [r7, #12]
				{
					if (ctrl_comb)
					{
						if (ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) || (value2[stim_delay] > ctrl_thresh2))
     71e:	2b0f      	cmp	r3, #15
     720:	ddda      	ble.n	6d8 <writeNMreg+0xc4>
     722:	e02b      	b.n	77c <writeNMreg+0x168>
			{
				sel_data_vector[i+32] = 0;
			}
		}
	}
	else if (nm_addr == NM_REC_ENABLE3_REG)
     724:	687b      	ldr	r3, [r7, #4]
     726:	2b07      	cmp	r3, #7
     728:	d128      	bne.n	77c <writeNMreg+0x168>
	{
		// channels 48-63
		for (i=0; i<16; i++)
     72a:	f04f 0300 	mov.w	r3, #0
     72e:	60fb      	str	r3, [r7, #12]
     730:	e021      	b.n	776 <writeNMreg+0x162>
		{
			if (((data >> i) & 1) == 1)
     732:	683a      	ldr	r2, [r7, #0]
     734:	68fb      	ldr	r3, [r7, #12]
     736:	fa42 f303 	asr.w	r3, r2, r3
     73a:	f003 0301 	and.w	r3, r3, #1
     73e:	b2db      	uxtb	r3, r3
     740:	2b00      	cmp	r3, #0
     742:	d00a      	beq.n	75a <writeNMreg+0x146>
			{
				sel_data_vector[i+48] = 1;
     744:	68fb      	ldr	r3, [r7, #12]
     746:	f103 0230 	add.w	r2, r3, #48	; 0x30
     74a:	f641 4388 	movw	r3, #7304	; 0x1c88
     74e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     752:	f04f 0101 	mov.w	r1, #1
     756:	5499      	strb	r1, [r3, r2]
     758:	e009      	b.n	76e <writeNMreg+0x15a>
			}
			else
			{
				sel_data_vector[i+48] = 0;
     75a:	68fb      	ldr	r3, [r7, #12]
     75c:	f103 0230 	add.w	r2, r3, #48	; 0x30
     760:	f641 4388 	movw	r3, #7304	; 0x1c88
     764:	f2c2 0300 	movt	r3, #8192	; 0x2000
     768:	f04f 0100 	mov.w	r1, #0
					{
						if (ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) || (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
     76c:	5499      	strb	r1, [r3, r2]
		}
	}
	else if (nm_addr == NM_REC_ENABLE3_REG)
	{
		// channels 48-63
		for (i=0; i<16; i++)
     76e:	68fb      	ldr	r3, [r7, #12]
     770:	f103 0301 	add.w	r3, r3, #1
     774:	60fb      	str	r3, [r7, #12]
     776:	68fb      	ldr	r3, [r7, #12]
     778:	2b0f      	cmp	r3, #15
     77a:	ddda      	ble.n	732 <writeNMreg+0x11e>
				sel_data_vector[i+48] = 0;
			}
		}
	}

	*n0d2 = (nm_addr << 16) | data;
     77c:	f240 030c 	movw	r3, #12
						if (ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) || (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
     780:	f2c2 0300 	movt	r3, #8192	; 0x2000
     784:	681b      	ldr	r3, [r3, #0]
     786:	687a      	ldr	r2, [r7, #4]
     788:	ea4f 4102 	mov.w	r1, r2, lsl #16
     78c:	683a      	ldr	r2, [r7, #0]
     78e:	ea41 0202 	orr.w	r2, r1, r2
     792:	601a      	str	r2, [r3, #0]
								{
									if (cl0_en)
     794:	f240 0308 	movw	r3, #8
     798:	f2c2 0300 	movt	r3, #8192	; 0x2000
     79c:	681b      	ldr	r3, [r3, #0]
     79e:	f04f 0201 	mov.w	r2, #1
     7a2:	601a      	str	r2, [r3, #0]
									{
										NMstim(0x09 | (1 << 10));
     7a4:	f240 0304 	movw	r3, #4
     7a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     7ac:	681b      	ldr	r3, [r3, #0]
     7ae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
										NMstim(0x09 | (1 << 10));
									}
								}
								else
								{
									if (ch_order == 2)
     7b2:	601a      	str	r2, [r3, #0]
	}

	*n0d2 = (nm_addr << 16) | data;
	*n0d1 = OP_WRITE;						// select register operation (1 = write, 0 = read
	*status = NM0_START;					// set
	while((*status) & NM0_TXBUSY);
     7b4:	f240 0304 	movw	r3, #4
     7b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7bc:	681b      	ldr	r3, [r3, #0]
								}
								else
								{
									if (ch_order == 2)
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
     7be:	681b      	ldr	r3, [r3, #0]
     7c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
     7c4:	2b00      	cmp	r3, #0
     7c6:	d1f5      	bne.n	7b4 <writeNMreg+0x1a0>

	*n0d2 = (nm_addr << 16) | data;
	*n0d1 = OP_WRITE;						// select register operation (1 = write, 0 = read
	*status = NM0_START;					// set
	while((*status) & NM0_TXBUSY);
}
     7c8:	f107 0714 	add.w	r7, r7, #20
     7cc:	46bd      	mov	sp, r7
     7ce:	bc80      	pop	{r7}
     7d0:	4770      	bx	lr
     7d2:	bf00      	nop

000007d4 <main>:
	while((*status) & NM0_TXBUSY);
}

bool closed_loop = false;

int main() {
     7d4:	b590      	push	{r4, r7, lr}
     7d6:	b08f      	sub	sp, #60	; 0x3c
     7d8:	af02      	add	r7, sp, #8

	srand(0);
     7da:	f04f 0000 	mov.w	r0, #0
     7de:	f003 f89b 	bl	3918 <srand>

	SYSREG->SOFT_RST_CR |= SYSREG_FPGA_SOFTRESET_MASK;
     7e2:	f248 0300 	movw	r3, #32768	; 0x8000
     7e6:	f2c4 0303 	movt	r3, #16387	; 0x4003
     7ea:	f248 0200 	movw	r2, #32768	; 0x8000
     7ee:	f2c4 0203 	movt	r2, #16387	; 0x4003
     7f2:	6c92      	ldr	r2, [r2, #72]	; 0x48
     7f4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     7f8:	649a      	str	r2, [r3, #72]	; 0x48
	SYSREG->SOFT_RST_CR &= ~SYSREG_FPGA_SOFTRESET_MASK;
     7fa:	f248 0300 	movw	r3, #32768	; 0x8000
     7fe:	f2c4 0303 	movt	r3, #16387	; 0x4003
     802:	f248 0200 	movw	r2, #32768	; 0x8000
     806:	f2c4 0203 	movt	r2, #16387	; 0x4003
     80a:	6c92      	ldr	r2, [r2, #72]	; 0x48
     80c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
     810:	649a      	str	r2, [r3, #72]	; 0x48
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     812:	f643 602c 	movw	r0, #15916	; 0x3e2c
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     816:	f2c2 0000 	movt	r0, #8192	; 0x2000
     81a:	f001 fe9b 	bl	2554 <MSS_SPI_init>
	SYSREG->SOFT_RST_CR |= SYSREG_FPGA_SOFTRESET_MASK;
	SYSREG->SOFT_RST_CR &= ~SYSREG_FPGA_SOFTRESET_MASK;

	// Initialize SPI_0
	MSS_SPI_init(&g_mss_spi0);
	MSS_SPI_configure_master_mode(&g_mss_spi0,
     81e:	f04f 0308 	mov.w	r3, #8
     822:	9300      	str	r3, [sp, #0]
     824:	f643 602c 	movw	r0, #15916	; 0x3e2c
     828:	f2c2 0000 	movt	r0, #8192	; 0x2000
     82c:	f04f 0100 	mov.w	r1, #0
     830:	f04f 0200 	mov.w	r2, #0
     834:	f04f 0308 	mov.w	r3, #8
     838:	f001 ffd6 	bl	27e8 <MSS_SPI_configure_master_mode>
			MSS_SPI_SLAVE_0,
			MSS_SPI_MODE0,
			8u, // 20MHz/8 = 2.5MHz clock
			MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE); //needed for transmitting in blocks

	int i = 0, j = 0;
     83c:	f04f 0300 	mov.w	r3, #0
     840:	60fb      	str	r3, [r7, #12]
     842:	f04f 0300 	mov.w	r3, #0
     846:	613b      	str	r3, [r7, #16]
	uint8_t buf_idx;

	writeNMreg(NM_REC_CONFIG_REG, 0x3884); // turn on rec_en
     848:	f04f 000c 	mov.w	r0, #12
     84c:	f643 0184 	movw	r1, #14468	; 0x3884
     850:	f7ff fee0 	bl	614 <writeNMreg>
	writeNMreg(NM_REC_CONFIG_REG, 0x3884); // turn on rec_en
     854:	f04f 000c 	mov.w	r0, #12
     858:	f643 0184 	movw	r1, #14468	; 0x3884
     85c:	f7ff feda 	bl	614 <writeNMreg>

	writeNMreg(NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1
     860:	f04f 0002 	mov.w	r0, #2
     864:	f04f 0101 	mov.w	r1, #1
     868:	f7ff fed4 	bl	614 <writeNMreg>
	writeNMreg(NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1
     86c:	f04f 0002 	mov.w	r0, #2
										adc_data_buf[buf_tx][2] |= 0x8000;
									}
								}
							}
						}
						else if (ctrl_dir & !ctrl_dir2)
     870:	f04f 0101 	mov.w	r1, #1
     874:	f7ff fece 	bl	614 <writeNMreg>

	writeNMreg(NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1
	writeNMreg(NM_PWR_CONFIG_REG, 0x0001); //change LV charge pump from 3:1 to 2:1

	// set first 64 channels to enabled. saves time from enabling them from the GUI
	writeNMreg(NM_REC_ENABLE0_REG, 0xFFFF);
     878:	f04f 0004 	mov.w	r0, #4
     87c:	f64f 71ff 	movw	r1, #65535	; 0xffff
     880:	f7ff fec8 	bl	614 <writeNMreg>
	writeNMreg(NM_REC_ENABLE1_REG, 0xFFFF);
     884:	f04f 0005 	mov.w	r0, #5
     888:	f64f 71ff 	movw	r1, #65535	; 0xffff
     88c:	f7ff fec2 	bl	614 <writeNMreg>
	writeNMreg(NM_REC_ENABLE2_REG, 0xFFFF);
     890:	f04f 0006 	mov.w	r0, #6
								}
							}
						}
						else if (ctrl_dir & !ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) || (value2[stim_delay] < ctrl_thresh2))
     894:	f64f 71ff 	movw	r1, #65535	; 0xffff
     898:	f7ff febc 	bl	614 <writeNMreg>

	// set first 64 channels to enabled. saves time from enabling them from the GUI
	writeNMreg(NM_REC_ENABLE0_REG, 0xFFFF);
	writeNMreg(NM_REC_ENABLE1_REG, 0xFFFF);
	writeNMreg(NM_REC_ENABLE2_REG, 0xFFFF);
	writeNMreg(NM_REC_ENABLE3_REG, 0xFFFF);
     89c:	f04f 0007 	mov.w	r0, #7
     8a0:	f64f 71ff 	movw	r1, #65535	; 0xffff
     8a4:	f7ff feb6 	bl	614 <writeNMreg>

	writeNMreg(NM_REC_ENABLE0_REG, 0xFFFF);
     8a8:	f04f 0004 	mov.w	r0, #4
     8ac:	f64f 71ff 	movw	r1, #65535	; 0xffff
     8b0:	f7ff feb0 	bl	614 <writeNMreg>
	writeNMreg(NM_REC_ENABLE1_REG, 0xFFFF);
     8b4:	f04f 0005 	mov.w	r0, #5
     8b8:	f64f 71ff 	movw	r1, #65535	; 0xffff
     8bc:	f7ff feaa 	bl	614 <writeNMreg>
	writeNMreg(NM_REC_ENABLE2_REG, 0xFFFF);
     8c0:	f04f 0006 	mov.w	r0, #6
     8c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
     8c8:	f7ff fea4 	bl	614 <writeNMreg>
	writeNMreg(NM_REC_ENABLE3_REG, 0xFFFF);
     8cc:	f04f 0007 	mov.w	r0, #7
     8d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
     8d4:	f7ff fe9e 	bl	614 <writeNMreg>

	writeNMreg(NM_SYS_CONFIG_REG, 0x4000);
     8d8:	f04f 000d 	mov.w	r0, #13
     8dc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     8e0:	f7ff fe98 	bl	614 <writeNMreg>
	writeNMreg(NM_SYS_CONFIG_REG, 0x4000);
     8e4:	f04f 000d 	mov.w	r0, #13
     8e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     8ec:	f7ff fe92 	bl	614 <writeNMreg>

	int data_ack_req = 0;
     8f0:	f04f 0300 	mov.w	r3, #0
     8f4:	61bb      	str	r3, [r7, #24]
						else if (ctrl_dir & !ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) || (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
     8f6:	f04f 0300 	mov.w	r3, #0
     8fa:	60fb      	str	r3, [r7, #12]
     8fc:	e00c      	b.n	918 <main+0x144>

	int data_ack_req = 0;

	for (i=0; i<DATA_BUF_SIZE; i++)
	{
	    reg_data_buf[i] = 0;
     8fe:	68fa      	ldr	r2, [r7, #12]
     900:	f641 33c0 	movw	r3, #7104	; 0x1bc0
     904:	f2c2 0300 	movt	r3, #8192	; 0x2000
     908:	f04f 0100 	mov.w	r1, #0
							if ((value[stim_delay] > ctrl_thresh) || (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
     90c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	writeNMreg(NM_SYS_CONFIG_REG, 0x4000);
	writeNMreg(NM_SYS_CONFIG_REG, 0x4000);

	int data_ack_req = 0;

	for (i=0; i<DATA_BUF_SIZE; i++)
     910:	68fb      	ldr	r3, [r7, #12]
     912:	f103 0301 	add.w	r3, r3, #1
     916:	60fb      	str	r3, [r7, #12]
     918:	68fb      	ldr	r3, [r7, #12]
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
									{
										NMstim(0x09 | (1 << 10));
     91a:	2b63      	cmp	r3, #99	; 0x63
     91c:	ddef      	ble.n	8fe <main+0x12a>
	for (i=0; i<DATA_BUF_SIZE; i++)
	{
	    reg_data_buf[i] = 0;
	}

	for (i = 0; i<NUM_DATA_BUF; i++)
     91e:	f04f 0300 	mov.w	r3, #0
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     922:	60fb      	str	r3, [r7, #12]
     924:	e01d      	b.n	962 <main+0x18e>
										NMstim(0x09 | (1 << 10));
									}
								}
								else
								{
									if (ch_order == 2)
     926:	f04f 0300 	mov.w	r3, #0
     92a:	613b      	str	r3, [r7, #16]
     92c:	e012      	b.n	954 <main+0x180>

	for (i = 0; i<NUM_DATA_BUF; i++)
	{
		for (j = 0; j<DATA_BUF_SIZE; j++)
		{
			adc_data_buf[i][j] = 0;
     92e:	68f9      	ldr	r1, [r7, #12]
     930:	693a      	ldr	r2, [r7, #16]
     932:	f241 537c 	movw	r3, #5500	; 0x157c
								}
								else
								{
									if (ch_order == 2)
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
     936:	f2c2 0300 	movt	r3, #8192	; 0x2000
     93a:	f04f 0064 	mov.w	r0, #100	; 0x64
     93e:	fb00 f101 	mul.w	r1, r0, r1
     942:	440a      	add	r2, r1
     944:	f04f 0100 	mov.w	r1, #0
     948:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	    reg_data_buf[i] = 0;
	}

	for (i = 0; i<NUM_DATA_BUF; i++)
	{
		for (j = 0; j<DATA_BUF_SIZE; j++)
     94c:	693b      	ldr	r3, [r7, #16]
     94e:	f103 0301 	add.w	r3, r3, #1
     952:	613b      	str	r3, [r7, #16]
     954:	693b      	ldr	r3, [r7, #16]
     956:	2b63      	cmp	r3, #99	; 0x63
     958:	dde9      	ble.n	92e <main+0x15a>
	for (i=0; i<DATA_BUF_SIZE; i++)
	{
	    reg_data_buf[i] = 0;
	}

	for (i = 0; i<NUM_DATA_BUF; i++)
     95a:	68fb      	ldr	r3, [r7, #12]
     95c:	f103 0301 	add.w	r3, r3, #1
     960:	60fb      	str	r3, [r7, #12]
     962:	68fb      	ldr	r3, [r7, #12]
     964:	2b07      	cmp	r3, #7
     966:	ddde      	ble.n	926 <main+0x152>
			adc_data_buf[i][j] = 0;
		}
	}

	// put the headers in, since they'll be unchanged
	for (i=0; i<NUM_DATA_BUF; i++)
     968:	f04f 0300 	mov.w	r3, #0
     96c:	60fb      	str	r3, [r7, #12]
     96e:	e010      	b.n	992 <main+0x1be>
	{
		adc_data_buf[i][0] = 0xAA00;
     970:	68fa      	ldr	r2, [r7, #12]
     972:	f241 537c 	movw	r3, #5500	; 0x157c
     976:	f2c2 0300 	movt	r3, #8192	; 0x2000
     97a:	f04f 01c8 	mov.w	r1, #200	; 0xc8
     97e:	fb01 f202 	mul.w	r2, r1, r2
     982:	4413      	add	r3, r2
     984:	f44f 422a 	mov.w	r2, #43520	; 0xaa00
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     988:	801a      	strh	r2, [r3, #0]
			adc_data_buf[i][j] = 0;
		}
	}

	// put the headers in, since they'll be unchanged
	for (i=0; i<NUM_DATA_BUF; i++)
     98a:	68fb      	ldr	r3, [r7, #12]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     98c:	f103 0301 	add.w	r3, r3, #1
     990:	60fb      	str	r3, [r7, #12]
     992:	68fb      	ldr	r3, [r7, #12]
     994:	2b07      	cmp	r3, #7
     996:	ddeb      	ble.n	970 <main+0x19c>
	for (i=0; i<NUM_DATA_BUF; i++)
	{
		adc_data_buf[i][0] = 0xAA00;
	}

	for (i=0; i<2048; i++)
     998:	f04f 0300 	mov.w	r3, #0
     99c:	60fb      	str	r3, [r7, #12]
     99e:	e00c      	b.n	9ba <main+0x1e6>
	{
		bitrev_bins[i] = 0;
     9a0:	68fa      	ldr	r2, [r7, #12]
     9a2:	f641 537c 	movw	r3, #7548	; 0x1d7c
     9a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9aa:	f04f 0100 	mov.w	r1, #0
     9ae:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (i=0; i<NUM_DATA_BUF; i++)
	{
		adc_data_buf[i][0] = 0xAA00;
	}

	for (i=0; i<2048; i++)
     9b2:	68fb      	ldr	r3, [r7, #12]
     9b4:	f103 0301 	add.w	r3, r3, #1
     9b8:	60fb      	str	r3, [r7, #12]
     9ba:	68fa      	ldr	r2, [r7, #12]
     9bc:	f240 73ff 	movw	r3, #2047	; 0x7ff
     9c0:	429a      	cmp	r2, r3
     9c2:	dded      	ble.n	9a0 <main+0x1cc>
	{
		bitrev_bins[i] = 0;
	}

	// fft allocation
    fft_data_buf = malloc(FFT_BUFFERING * sizeof(q15_t*));
     9c4:	f04f 0010 	mov.w	r0, #16
     9c8:	f002 fc08 	bl	31dc <malloc>
     9cc:	4603      	mov	r3, r0
     9ce:	461a      	mov	r2, r3
     9d0:	f641 5304 	movw	r3, #7428	; 0x1d04
     9d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9d8:	601a      	str	r2, [r3, #0]
    ASSERT(fft_data_buf);
     9da:	f641 5304 	movw	r3, #7428	; 0x1d04
     9de:	f2c2 0300 	movt	r3, #8192	; 0x2000
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     9e2:	681b      	ldr	r3, [r3, #0]
										adc_data_buf[buf_tx][2] |= 0x8000;
									}
								}
							}
						}
						else if (!ctrl_dir & ctrl_dir2)
     9e4:	2b00      	cmp	r3, #0
     9e6:	d100      	bne.n	9ea <main+0x216>
     9e8:	be00      	bkpt	0x0000
	}

	// fft allocation
    fft_data_buf = malloc(FFT_BUFFERING * sizeof(q15_t*));
    ASSERT(fft_data_buf);
	for (i=0; i<FFT_BUFFERING; i++)
     9ea:	f04f 0300 	mov.w	r3, #0
     9ee:	60fb      	str	r3, [r7, #12]
     9f0:	e026      	b.n	a40 <main+0x26c>
	{
		fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
     9f2:	f641 5304 	movw	r3, #7428	; 0x1d04
     9f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9fa:	681a      	ldr	r2, [r3, #0]
     9fc:	68fb      	ldr	r3, [r7, #12]
     9fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
     a02:	eb02 0403 	add.w	r4, r2, r3
     a06:	f240 0320 	movw	r3, #32
								}
							}
						}
						else if (!ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] < ctrl_thresh) || (value2[stim_delay] > ctrl_thresh2))
     a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a0e:	681b      	ldr	r3, [r3, #0]
     a10:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     a14:	4618      	mov	r0, r3
     a16:	f002 fbe1 	bl	31dc <malloc>
     a1a:	4603      	mov	r3, r0
     a1c:	6023      	str	r3, [r4, #0]
    fft_data_buf = malloc(FFT_BUFFERING * sizeof(q15_t*));
    ASSERT(fft_data_buf);
	for (i=0; i<FFT_BUFFERING; i++)
	{
		fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
		ASSERT(fft_data_buf[i]);
     a1e:	f641 5304 	movw	r3, #7428	; 0x1d04
     a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a26:	681a      	ldr	r2, [r3, #0]
     a28:	68fb      	ldr	r3, [r7, #12]
     a2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
     a2e:	4413      	add	r3, r2
     a30:	681b      	ldr	r3, [r3, #0]
     a32:	2b00      	cmp	r3, #0
     a34:	d100      	bne.n	a38 <main+0x264>
     a36:	be00      	bkpt	0x0000
	}

	// fft allocation
    fft_data_buf = malloc(FFT_BUFFERING * sizeof(q15_t*));
    ASSERT(fft_data_buf);
	for (i=0; i<FFT_BUFFERING; i++)
     a38:	68fb      	ldr	r3, [r7, #12]
     a3a:	f103 0301 	add.w	r3, r3, #1
     a3e:	60fb      	str	r3, [r7, #12]
     a40:	68fb      	ldr	r3, [r7, #12]
     a42:	2b03      	cmp	r3, #3
     a44:	ddd5      	ble.n	9f2 <main+0x21e>
	{
		fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
		ASSERT(fft_data_buf[i]);
	}
	mag_data_buf = malloc(fftSize * sizeof(q31_t*));
     a46:	f240 0320 	movw	r3, #32
     a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a4e:	681b      	ldr	r3, [r3, #0]
     a50:	ea4f 0383 	mov.w	r3, r3, lsl #2
     a54:	4618      	mov	r0, r3
     a56:	f002 fbc1 	bl	31dc <malloc>
						}
						else if (!ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] < ctrl_thresh) || (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
     a5a:	4603      	mov	r3, r0
     a5c:	461a      	mov	r2, r3
     a5e:	f641 5308 	movw	r3, #7432	; 0x1d08
     a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a66:	601a      	str	r2, [r3, #0]
	{
		fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
		ASSERT(fft_data_buf[i]);
	}
	mag_data_buf = malloc(fftSize * sizeof(q31_t*));
	ASSERT(mag_data_buf);
     a68:	f641 5308 	movw	r3, #7432	; 0x1d08
						else if (!ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] < ctrl_thresh) || (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
     a6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a70:	681b      	ldr	r3, [r3, #0]
     a72:	2b00      	cmp	r3, #0
     a74:	d100      	bne.n	a78 <main+0x2a4>
     a76:	be00      	bkpt	0x0000
		ASSERT(fft_data_buf[i]);
	}
	mag_data_buf = malloc(fftSize * sizeof(q31_t*));
	ASSERT(mag_data_buf);

	uint16_t flags, crcflag, crcflag0 = 0;
     a78:	f04f 0300 	mov.w	r3, #0
     a7c:	847b      	strh	r3, [r7, #34]	; 0x22
     a7e:	e008      	b.n	a92 <main+0x2be>
							if ((value[stim_delay] < ctrl_thresh) || (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
     a80:	bf00      	nop
     a82:	e006      	b.n	a92 <main+0x2be>
     a84:	bf00      	nop
     a86:	e004      	b.n	a92 <main+0x2be>
     a88:	bf00      	nop
     a8a:	e002      	b.n	a92 <main+0x2be>
     a8c:	bf00      	nop
     a8e:	e000      	b.n	a92 <main+0x2be>
									{
										NMstim(0x09 | (1 << 10));
     a90:	bf00      	nop
	uint16_t flags, crcflag, crcflag0 = 0;
    int ret, tmp, crcok;
    char buf[5];
	while(1)
	{
		if (BYTES_IN_RINGBUF() >= 5)
     a92:	f241 5374 	movw	r3, #5492	; 0x1574
     a96:	f2c2 0300 	movt	r3, #8192	; 0x2000
										NMstim(0x09 | (1 << 10));
									}
								}
								else
								{
									if (ch_order == 2)
     a9a:	681a      	ldr	r2, [r3, #0]
     a9c:	f241 5378 	movw	r3, #5496	; 0x1578
     aa0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     aa4:	681b      	ldr	r3, [r3, #0]
     aa6:	ebc3 0302 	rsb	r3, r3, r2
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
     aaa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
     aae:	2b04      	cmp	r3, #4
     ab0:	f240 8612 	bls.w	16d8 <MAIN_STACK_SIZE+0x6d8>
    char buf[5];
	while(1)
	{
		if (BYTES_IN_RINGBUF() >= 5)
		{
			for(i = 0; i < 5; i++)
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	60fb      	str	r3, [r7, #12]
     aba:	e023      	b.n	b04 <main+0x330>
			{
				buf[i] = ringbuf[rbrdptr];
     abc:	68f9      	ldr	r1, [r7, #12]
     abe:	f241 5378 	movw	r3, #5496	; 0x1578
     ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ac6:	681a      	ldr	r2, [r3, #0]
     ac8:	f241 5334 	movw	r3, #5428	; 0x1534
     acc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ad0:	5c9b      	ldrb	r3, [r3, r2]
     ad2:	b2da      	uxtb	r2, r3
     ad4:	f107 0030 	add.w	r0, r7, #48	; 0x30
     ad8:	eb00 0301 	add.w	r3, r0, r1
     adc:	f803 2c2c 	strb.w	r2, [r3, #-44]
				rbrdptr = (rbrdptr+1) % RINGBUF_SIZE;
     ae0:	f241 5378 	movw	r3, #5496	; 0x1578
     ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae8:	681b      	ldr	r3, [r3, #0]
     aea:	f103 0301 	add.w	r3, r3, #1
     aee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
     af2:	f241 5378 	movw	r3, #5496	; 0x1578
     af6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     afa:	601a      	str	r2, [r3, #0]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     afc:	68fb      	ldr	r3, [r7, #12]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     afe:	f103 0301 	add.w	r3, r3, #1
     b02:	60fb      	str	r3, [r7, #12]
     b04:	68fb      	ldr	r3, [r7, #12]
     b06:	2b04      	cmp	r3, #4
     b08:	ddd8      	ble.n	abc <main+0x2e8>
			for(i = 0; i < 5; i++)
			{
				buf[i] = ringbuf[rbrdptr];
				rbrdptr = (rbrdptr+1) % RINGBUF_SIZE;
			}
			if (buf[0] == 0xff)
     b0a:	793b      	ldrb	r3, [r7, #4]
     b0c:	2bff      	cmp	r3, #255	; 0xff
     b0e:	f040 80fb 	bne.w	d08 <main+0x534>
			{
                data_ack_req = buf[3] & 0x3;
     b12:	79fb      	ldrb	r3, [r7, #7]
     b14:	f003 0303 	and.w	r3, r3, #3
     b18:	61bb      	str	r3, [r7, #24]

                stream_on = (buf[4] >> 5) & 0x1;
     b1a:	7a3b      	ldrb	r3, [r7, #8]
     b1c:	ea4f 1353 	mov.w	r3, r3, lsr #5
     b20:	b2db      	uxtb	r3, r3
     b22:	f003 0301 	and.w	r3, r3, #1
     b26:	b2da      	uxtb	r2, r3
     b28:	f641 43c9 	movw	r3, #7369	; 0x1cc9
     b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b30:	701a      	strb	r2, [r3, #0]
                stream_off = (buf[4] >> 4) & 0x1;
     b32:	7a3b      	ldrb	r3, [r7, #8]
     b34:	ea4f 1313 	mov.w	r3, r3, lsr #4
     b38:	b2db      	uxtb	r3, r3
     b3a:	f003 0301 	and.w	r3, r3, #1
     b3e:	b2da      	uxtb	r2, r3
     b40:	f641 43ca 	movw	r3, #7370	; 0x1cca
     b44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b48:	701a      	strb	r2, [r3, #0]
                if (stream_on)
     b4a:	f641 43c9 	movw	r3, #7369	; 0x1cc9
     b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     b52:	781b      	ldrb	r3, [r3, #0]
								}
							}
						}
						else
						{
							if ((value[stim_delay] < ctrl_thresh) || (value2[stim_delay] < ctrl_thresh2))
     b54:	2b00      	cmp	r3, #0
     b56:	d006      	beq.n	b66 <main+0x392>

                stream_on = (buf[4] >> 5) & 0x1;
                stream_off = (buf[4] >> 4) & 0x1;
                if (stream_on)
                {
                    stream_en = 1;
     b58:	f641 43c8 	movw	r3, #7368	; 0x1cc8
     b5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b60:	f04f 0201 	mov.w	r2, #1
     b64:	701a      	strb	r2, [r3, #0]
                }
                if (stream_off)
     b66:	f641 43ca 	movw	r3, #7370	; 0x1cca
     b6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b6e:	781b      	ldrb	r3, [r3, #0]
     b70:	2b00      	cmp	r3, #0
     b72:	d00d      	beq.n	b90 <main+0x3bc>
                {
                    stream_en = 0;
     b74:	f641 43c8 	movw	r3, #7368	; 0x1cc8
     b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b7c:	f04f 0200 	mov.w	r2, #0
     b80:	701a      	strb	r2, [r3, #0]
                    stim_rep = 0;
     b82:	f641 43f4 	movw	r3, #7412	; 0x1cf4
     b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b8a:	f04f 0200 	mov.w	r2, #0
     b8e:	601a      	str	r2, [r3, #0]
                }

                artifact_on = (buf[3] >> 7) & 0x1;
     b90:	79fb      	ldrb	r3, [r7, #7]
     b92:	ea4f 13d3 	mov.w	r3, r3, lsr #7
     b96:	b2da      	uxtb	r2, r3
     b98:	f641 43cc 	movw	r3, #7372	; 0x1ccc
     b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ba0:	701a      	strb	r2, [r3, #0]
						}
						else
						{
							if ((value[stim_delay] < ctrl_thresh) || (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
     ba2:	79fb      	ldrb	r3, [r7, #7]
     ba4:	ea4f 1393 	mov.w	r3, r3, lsr #6
     ba8:	b2db      	uxtb	r3, r3
     baa:	f003 0301 	and.w	r3, r3, #1
     bae:	b2da      	uxtb	r2, r3
     bb0:	f641 43cd 	movw	r3, #7373	; 0x1ccd
     bb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
								if (!fake_stim)
     bb8:	701a      	strb	r2, [r3, #0]
                    stim_rep = 0;
                }

                artifact_on = (buf[3] >> 7) & 0x1;
                artifact_off = (buf[3] >> 6) & 0x1;
                if (artifact_on)
     bba:	f641 43cc 	movw	r3, #7372	; 0x1ccc
     bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc2:	781b      	ldrb	r3, [r3, #0]
     bc4:	2b00      	cmp	r3, #0
     bc6:	d01b      	beq.n	c00 <main+0x42c>
                {
                    artifact_en = 1;
     bc8:	f641 43cb 	movw	r3, #7371	; 0x1ccb
							if ((value[stim_delay] < ctrl_thresh) || (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
     bcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bd0:	f04f 0201 	mov.w	r2, #1
     bd4:	701a      	strb	r2, [r3, #0]
                artifact_on = (buf[3] >> 7) & 0x1;
                artifact_off = (buf[3] >> 6) & 0x1;
                if (artifact_on)
                {
                    artifact_en = 1;
                    buf_save = 0;
     bd6:	f641 43d1 	movw	r3, #7377	; 0x1cd1
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
									{
										NMstim(0x09 | (1 << 10));
     bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bde:	f04f 0200 	mov.w	r2, #0
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     be2:	701a      	strb	r2, [r3, #0]
										NMstim(0x09 | (1 << 10));
									}
								}
								else
								{
									if (ch_order == 2)
     be4:	f240 031c 	movw	r3, #28
     be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bec:	f04f 0207 	mov.w	r2, #7
     bf0:	701a      	strb	r2, [r3, #0]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
     bf2:	f240 031d 	movw	r3, #29
     bf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bfa:	f04f 0201 	mov.w	r2, #1
     bfe:	701a      	strb	r2, [r3, #0]
                    artifact_en = 1;
                    buf_save = 0;
                    buf_good = NUM_DATA_BUF-1;
                    buf_tx = 1;
                }
                if (artifact_off)
     c00:	f641 43cd 	movw	r3, #7373	; 0x1ccd
     c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c08:	781b      	ldrb	r3, [r3, #0]
     c0a:	2b00      	cmp	r3, #0
     c0c:	d006      	beq.n	c1c <main+0x448>
                {
                    artifact_en = 0;
     c0e:	f641 43cb 	movw	r3, #7371	; 0x1ccb
     c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c16:	f04f 0200 	mov.w	r2, #0
     c1a:	701a      	strb	r2, [r3, #0]
                }

                if ((buf[3] >> 5) & 0x01)
     c1c:	79fb      	ldrb	r3, [r7, #7]
     c1e:	ea4f 1353 	mov.w	r3, r3, lsr #5
     c22:	b2db      	uxtb	r3, r3
     c24:	f003 0301 	and.w	r3, r3, #1
     c28:	b2db      	uxtb	r3, r3
     c2a:	2b00      	cmp	r3, #0
     c2c:	d054      	beq.n	cd8 <main+0x504>
                {
                	stim_rep = (buf[1] << 8 | buf[2]) - 1;
     c2e:	797b      	ldrb	r3, [r7, #5]
     c30:	ea4f 2203 	mov.w	r2, r3, lsl #8
     c34:	79bb      	ldrb	r3, [r7, #6]
     c36:	ea42 0303 	orr.w	r3, r2, r3
     c3a:	f103 33ff 	add.w	r3, r3, #4294967295
     c3e:	461a      	mov	r2, r3
     c40:	f641 43f4 	movw	r3, #7412	; 0x1cf4
     c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     c48:	601a      	str	r2, [r3, #0]
                }

                if ((buf[3] >> 5) & 0x01)
                {
                	stim_rep = (buf[1] << 8 | buf[2]) - 1;
                    stim_nm0 = (buf[3] >> 3) & 0x01;
     c4a:	79fb      	ldrb	r3, [r7, #7]
     c4c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
     c50:	b2db      	uxtb	r3, r3
     c52:	f003 0201 	and.w	r2, r3, #1
     c56:	f641 43f0 	movw	r3, #7408	; 0x1cf0
     c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c5e:	601a      	str	r2, [r3, #0]

                    if (stim_nm0)
     c60:	f641 43f0 	movw	r3, #7408	; 0x1cf0
     c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c68:	681b      	ldr	r3, [r3, #0]
     c6a:	2b00      	cmp	r3, #0
     c6c:	d034      	beq.n	cd8 <main+0x504>
                    {
                        NMstim(0x09 | (1 << 10));
     c6e:	f240 4009 	movw	r0, #1033	; 0x409
     c72:	f7ff fcad 	bl	5d0 <NMstim>
                        if (stim_rep > 0)
     c76:	f641 43f4 	movw	r3, #7412	; 0x1cf4
     c7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c7e:	681b      	ldr	r3, [r3, #0]
     c80:	2b00      	cmp	r3, #0
     c82:	d029      	beq.n	cd8 <main+0x504>
                        {
                            *n0d2 = 0x01 << 16;
     c84:	f240 030c 	movw	r3, #12
     c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c8c:	681b      	ldr	r3, [r3, #0]
     c8e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
     c92:	601a      	str	r2, [r3, #0]
                            *n0d1 = OP_READ;
     c94:	f240 0308 	movw	r3, #8
     c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9c:	681b      	ldr	r3, [r3, #0]
							}
						}
					}
					else
					{
						if (ctrl_dir & ctrl_dir2)
     c9e:	f04f 0200 	mov.w	r2, #0
     ca2:	601a      	str	r2, [r3, #0]
                        NMstim(0x09 | (1 << 10));
                        if (stim_rep > 0)
                        {
                            *n0d2 = 0x01 << 16;
                            *n0d1 = OP_READ;
                            stat = *status;
     ca4:	f240 0304 	movw	r3, #4
     ca8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cac:	681b      	ldr	r3, [r3, #0]
     cae:	681a      	ldr	r2, [r3, #0]
     cb0:	f641 43fc 	movw	r3, #7420	; 0x1cfc
     cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb8:	601a      	str	r2, [r3, #0]
                            stat_flag = true;
     cba:	f641 5300 	movw	r3, #7424	; 0x1d00
					}
					else
					{
						if (ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) && (value2[stim_delay] > ctrl_thresh2))
     cbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc2:	f04f 0201 	mov.w	r2, #1
     cc6:	701a      	strb	r2, [r3, #0]
                        {
                            *n0d2 = 0x01 << 16;
                            *n0d1 = OP_READ;
                            stat = *status;
                            stat_flag = true;
                            *status = NM0_START;
     cc8:	f240 0304 	movw	r3, #4
     ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd0:	681b      	ldr	r3, [r3, #0]
     cd2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
     cd6:	601a      	str	r2, [r3, #0]
                        }
                    }
                }

                if (buf[4] & 0x1)
     cd8:	7a3b      	ldrb	r3, [r7, #8]
     cda:	f003 0301 	and.w	r3, r3, #1
     cde:	b2db      	uxtb	r3, r3
     ce0:	2b00      	cmp	r3, #0
     ce2:	d008      	beq.n	cf6 <main+0x522>
                {
                	closed_loop = true;
     ce4:	f641 533d 	movw	r3, #7485	; 0x1d3d
     ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cec:	f04f 0201 	mov.w	r2, #1
     cf0:	701a      	strb	r2, [r3, #0]
                }
                else
                {
                	closed_loop = false;
     cf2:	f000 bcf1 	b.w	16d8 <MAIN_STACK_SIZE+0x6d8>
     cf6:	f641 533d 	movw	r3, #7485	; 0x1d3d
     cfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cfe:	f04f 0200 	mov.w	r2, #0
     d02:	701a      	strb	r2, [r3, #0]
     d04:	f000 bce8 	b.w	16d8 <MAIN_STACK_SIZE+0x6d8>
                }
			}
			else if (buf[0] == 0xDD)
     d08:	793b      	ldrb	r3, [r7, #4]
     d0a:	2bdd      	cmp	r3, #221	; 0xdd
     d0c:	f040 82b1 	bne.w	1272 <MAIN_STACK_SIZE+0x272>
			{
				dead_len = (buf[1] << 8 | buf[2]);
     d10:	797b      	ldrb	r3, [r7, #5]
     d12:	ea4f 2303 	mov.w	r3, r3, lsl #8
     d16:	b29a      	uxth	r2, r3
     d18:	79bb      	ldrb	r3, [r7, #6]
     d1a:	ea42 0303 	orr.w	r3, r2, r3
     d1e:	b29b      	uxth	r3, r3
     d20:	b29a      	uxth	r2, r3
						if (ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) && (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
     d22:	f641 5318 	movw	r3, #7448	; 0x1d18
     d26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d2a:	801a      	strh	r2, [r3, #0]
                }
			}
			else if (buf[0] == 0xDD)
			{
				dead_len = (buf[1] << 8 | buf[2]);
				cl_count = 0;
     d2c:	f641 5312 	movw	r3, #7442	; 0x1d12
     d30:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d34:	f04f 0200 	mov.w	r2, #0
							if ((value[stim_delay] > ctrl_thresh) && (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
     d38:	801a      	strh	r2, [r3, #0]
			}
			else if (buf[0] == 0xDD)
			{
				dead_len = (buf[1] << 8 | buf[2]);
				cl_count = 0;
				rand_mode = (buf[4] >> 4) & 0x01;
     d3a:	7a3b      	ldrb	r3, [r7, #8]
     d3c:	ea4f 1313 	mov.w	r3, r3, lsr #4
     d40:	b2db      	uxtb	r3, r3
     d42:	f003 0301 	and.w	r3, r3, #1
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
									{
										NMstim(0x09 | (1 << 10));
     d46:	b2da      	uxtb	r2, r3
     d48:	f641 531a 	movw	r3, #7450	; 0x1d1a
     d4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
									}
								}
								else
								{
									if (ch_order == 2)
     d50:	701a      	strb	r2, [r3, #0]
			else if (buf[0] == 0xDD)
			{
				dead_len = (buf[1] << 8 | buf[2]);
				cl_count = 0;
				rand_mode = (buf[4] >> 4) & 0x01;
				fake_stim = buf[3] & 0x1;
     d52:	79fb      	ldrb	r3, [r7, #7]
     d54:	f003 0301 	and.w	r3, r3, #1
     d58:	b2da      	uxtb	r2, r3
     d5a:	f641 531b 	movw	r3, #7451	; 0x1d1b
								}
								else
								{
									if (ch_order == 2)
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
     d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d62:	701a      	strb	r2, [r3, #0]
			{
				dead_len = (buf[1] << 8 | buf[2]);
				cl_count = 0;
				rand_mode = (buf[4] >> 4) & 0x01;
				fake_stim = buf[3] & 0x1;
				derivative = (buf[3] >> 1) & 0x01;
     d64:	79fb      	ldrb	r3, [r7, #7]
     d66:	ea4f 0353 	mov.w	r3, r3, lsr #1
     d6a:	b2db      	uxtb	r3, r3
     d6c:	f003 0301 	and.w	r3, r3, #1
     d70:	b2da      	uxtb	r2, r3
     d72:	f641 531c 	movw	r3, #7452	; 0x1d1c
     d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d7a:	701a      	strb	r2, [r3, #0]
				derivativeB = (buf[3] >> 2) & 0x01;
     d7c:	79fb      	ldrb	r3, [r7, #7]
     d7e:	ea4f 0393 	mov.w	r3, r3, lsr #2
     d82:	b2db      	uxtb	r3, r3
     d84:	f003 0301 	and.w	r3, r3, #1
     d88:	b2da      	uxtb	r2, r3
     d8a:	f641 531d 	movw	r3, #7453	; 0x1d1d
     d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d92:	701a      	strb	r2, [r3, #0]
				fft_size_sel = (buf[4] >> 5) & 0x7;
     d94:	7a3b      	ldrb	r3, [r7, #8]
     d96:	ea4f 1353 	mov.w	r3, r3, lsr #5
     d9a:	b2da      	uxtb	r2, r3
     d9c:	f641 532c 	movw	r3, #7468	; 0x1d2c
     da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     da4:	701a      	strb	r2, [r3, #0]

				stim_delay = (buf[3] >> 3) & 0x03;
     da6:	79fb      	ldrb	r3, [r7, #7]
     da8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
     dac:	b2db      	uxtb	r3, r3
     dae:	461a      	mov	r2, r3
     db0:	f002 0203 	and.w	r2, r2, #3
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     db4:	f641 532e 	movw	r3, #7470	; 0x1d2e
     db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dbc:	701a      	strb	r2, [r3, #0]
				fft_size_sel = (buf[4] >> 5) & 0x7;

				stim_delay = (buf[3] >> 3) & 0x03;

				// change fftSize variable, redefine new CFFT structure, and reallocate all FFT arrays
				switch (fft_size_sel)
     dbe:	f641 532c 	movw	r3, #7468	; 0x1d2c
     dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dc6:	781b      	ldrb	r3, [r3, #0]
     dc8:	2b07      	cmp	r3, #7
     dca:	f200 80d3 	bhi.w	f74 <main+0x7a0>
     dce:	a201      	add	r2, pc, #4	; (adr r2, dd4 <main+0x600>)
     dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     dd4:	00000df5 	.word	0x00000df5
     dd8:	00000e25 	.word	0x00000e25
     ddc:	00000e55 	.word	0x00000e55
     de0:	00000e85 	.word	0x00000e85
     de4:	00000eb5 	.word	0x00000eb5
     de8:	00000ee5 	.word	0x00000ee5
     dec:	00000f15 	.word	0x00000f15
     df0:	00000f45 	.word	0x00000f45
				{
				case 0:
					fftSize = 16;
     df4:	f240 0320 	movw	r3, #32
     df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dfc:	f04f 0210 	mov.w	r2, #16
     e00:	601a      	str	r2, [r3, #0]
					bitrev_factor = 7;
     e02:	f241 0328 	movw	r3, #4136	; 0x1028
     e06:	f2c2 0300 	movt	r3, #8192	; 0x2000
										adc_data_buf[buf_tx][2] |= 0x8000;
									}
								}
							}
						}
						else if (ctrl_dir & !ctrl_dir2)
     e0a:	f04f 0207 	mov.w	r2, #7
     e0e:	701a      	strb	r2, [r3, #0]
				switch (fft_size_sel)
				{
				case 0:
					fftSize = 16;
					bitrev_factor = 7;
					S_CFFT = &arm_cfft_sR_q15_len16;
     e10:	f643 5390 	movw	r3, #15760	; 0x3d90
     e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e18:	f648 2250 	movw	r2, #35408	; 0x8a50
     e1c:	f2c0 0200 	movt	r2, #0
     e20:	601a      	str	r2, [r3, #0]
					break;
     e22:	e0be      	b.n	fa2 <main+0x7ce>
				case 1:
					fftSize = 32;
     e24:	f240 0320 	movw	r3, #32
     e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e2c:	f04f 0220 	mov.w	r2, #32
								}
							}
						}
						else if (ctrl_dir & !ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
     e30:	601a      	str	r2, [r3, #0]
					bitrev_factor = 7;
					S_CFFT = &arm_cfft_sR_q15_len16;
					break;
				case 1:
					fftSize = 32;
					bitrev_factor = 6;
     e32:	f241 0328 	movw	r3, #4136	; 0x1028
     e36:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e3a:	f04f 0206 	mov.w	r2, #6
     e3e:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len32;
     e40:	f643 5390 	movw	r3, #15760	; 0x3d90
     e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e48:	f648 2260 	movw	r2, #35424	; 0x8a60
     e4c:	f2c0 0200 	movt	r2, #0
     e50:	601a      	str	r2, [r3, #0]
					break;
     e52:	e0a6      	b.n	fa2 <main+0x7ce>
				case 2:
					fftSize = 64;
     e54:	f240 0320 	movw	r3, #32
     e58:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e5c:	f04f 0240 	mov.w	r2, #64	; 0x40
     e60:	601a      	str	r2, [r3, #0]
					bitrev_factor = 5;
     e62:	f241 0328 	movw	r3, #4136	; 0x1028
     e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e6a:	f04f 0205 	mov.w	r2, #5
     e6e:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len64;
     e70:	f643 5390 	movw	r3, #15760	; 0x3d90
     e74:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e78:	f648 2270 	movw	r2, #35440	; 0x8a70
     e7c:	f2c0 0200 	movt	r2, #0
						}
						else if (ctrl_dir & !ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
     e80:	601a      	str	r2, [r3, #0]
					break;
				case 2:
					fftSize = 64;
					bitrev_factor = 5;
					S_CFFT = &arm_cfft_sR_q15_len64;
					break;
     e82:	e08e      	b.n	fa2 <main+0x7ce>
				case 3:
					fftSize = 128;
     e84:	f240 0320 	movw	r3, #32
     e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e8c:	f04f 0280 	mov.w	r2, #128	; 0x80
     e90:	601a      	str	r2, [r3, #0]
					bitrev_factor = 4;
     e92:	f241 0328 	movw	r3, #4136	; 0x1028
						else if (ctrl_dir & !ctrl_dir2)
						{
							if ((value[stim_delay] > ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
     e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e9a:	f04f 0204 	mov.w	r2, #4
     e9e:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len64;
					break;
				case 3:
					fftSize = 128;
					bitrev_factor = 4;
					S_CFFT = &arm_cfft_sR_q15_len128;
     ea0:	f643 5390 	movw	r3, #15760	; 0x3d90
     ea4:	f2c2 0300 	movt	r3, #8192	; 0x2000
							if ((value[stim_delay] > ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
     ea8:	f648 2280 	movw	r2, #35456	; 0x8a80
     eac:	f2c0 0200 	movt	r2, #0
     eb0:	601a      	str	r2, [r3, #0]
					break;
				case 3:
					fftSize = 128;
					bitrev_factor = 4;
					S_CFFT = &arm_cfft_sR_q15_len128;
					break;
     eb2:	e076      	b.n	fa2 <main+0x7ce>
				case 4:
					fftSize = 256;
     eb4:	f240 0320 	movw	r3, #32
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
									{
										NMstim(0x09 | (1 << 10));
     eb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ebc:	f44f 7280 	mov.w	r2, #256	; 0x100
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     ec0:	601a      	str	r2, [r3, #0]
										NMstim(0x09 | (1 << 10));
									}
								}
								else
								{
									if (ch_order == 2)
     ec2:	f241 0328 	movw	r3, #4136	; 0x1028
     ec6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eca:	f04f 0203 	mov.w	r2, #3
     ece:	701a      	strb	r2, [r3, #0]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
     ed0:	f643 5390 	movw	r3, #15760	; 0x3d90
     ed4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed8:	f648 2290 	movw	r2, #35472	; 0x8a90
     edc:	f2c0 0200 	movt	r2, #0
     ee0:	601a      	str	r2, [r3, #0]
					break;
				case 4:
					fftSize = 256;
					bitrev_factor = 3;
					S_CFFT = &arm_cfft_sR_q15_len256;
					break;
     ee2:	e05e      	b.n	fa2 <main+0x7ce>
				case 5:
					fftSize = 512;
     ee4:	f240 0320 	movw	r3, #32
     ee8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eec:	f44f 7200 	mov.w	r2, #512	; 0x200
     ef0:	601a      	str	r2, [r3, #0]
					bitrev_factor = 2;
     ef2:	f241 0328 	movw	r3, #4136	; 0x1028
     ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     efa:	f04f 0202 	mov.w	r2, #2
     efe:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len512;
     f00:	f643 5390 	movw	r3, #15760	; 0x3d90
     f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f08:	f648 22a0 	movw	r2, #35488	; 0x8aa0
     f0c:	f2c0 0200 	movt	r2, #0
     f10:	601a      	str	r2, [r3, #0]
					break;
     f12:	e046      	b.n	fa2 <main+0x7ce>
				case 6:
					fftSize = 1024;
     f14:	f240 0320 	movw	r3, #32
     f18:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
     f20:	601a      	str	r2, [r3, #0]
					bitrev_factor = 1;
     f22:	f241 0328 	movw	r3, #4136	; 0x1028
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
     f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f2a:	f04f 0201 	mov.w	r2, #1
     f2e:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len512;
					break;
				case 6:
					fftSize = 1024;
					bitrev_factor = 1;
					S_CFFT = &arm_cfft_sR_q15_len1024;
     f30:	f643 5390 	movw	r3, #15760	; 0x3d90
     f34:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f38:	f648 22b0 	movw	r2, #35504	; 0x8ab0
     f3c:	f2c0 0200 	movt	r2, #0
     f40:	601a      	str	r2, [r3, #0]
					break;
     f42:	e02e      	b.n	fa2 <main+0x7ce>
				case 7:
					fftSize = 2048;
     f44:	f240 0320 	movw	r3, #32
     f48:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
     f50:	601a      	str	r2, [r3, #0]
					bitrev_factor = 0;
     f52:	f241 0328 	movw	r3, #4136	; 0x1028
     f56:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f5a:	f04f 0200 	mov.w	r2, #0
     f5e:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len2048;
     f60:	f643 5390 	movw	r3, #15760	; 0x3d90
     f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f68:	f648 22c0 	movw	r2, #35520	; 0x8ac0
     f6c:	f2c0 0200 	movt	r2, #0
     f70:	601a      	str	r2, [r3, #0]
					break;
     f72:	e016      	b.n	fa2 <main+0x7ce>
				default:
					fftSize = 256;
     f74:	f240 0320 	movw	r3, #32
     f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
										adc_data_buf[buf_tx][2] |= 0x8000;
									}
								}
							}
						}
						else if (!ctrl_dir & ctrl_dir2)
     f7c:	f44f 7280 	mov.w	r2, #256	; 0x100
     f80:	601a      	str	r2, [r3, #0]
					bitrev_factor = 0;
					S_CFFT = &arm_cfft_sR_q15_len2048;
					break;
				default:
					fftSize = 256;
					bitrev_factor = 3;
     f82:	f241 0328 	movw	r3, #4136	; 0x1028
     f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f8a:	f04f 0203 	mov.w	r2, #3
     f8e:	701a      	strb	r2, [r3, #0]
					S_CFFT = &arm_cfft_sR_q15_len256;
     f90:	f643 5390 	movw	r3, #15760	; 0x3d90
     f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f98:	f648 2290 	movw	r2, #35472	; 0x8a90
     f9c:	f2c0 0200 	movt	r2, #0
     fa0:	601a      	str	r2, [r3, #0]
								}
							}
						}
						else if (!ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] < ctrl_thresh) && (value2[stim_delay] > ctrl_thresh2))
     fa2:	f04f 0300 	mov.w	r3, #0
     fa6:	60fb      	str	r3, [r7, #12]
     fa8:	e033      	b.n	1012 <MAIN_STACK_SIZE+0x12>
					S_CFFT = &arm_cfft_sR_q15_len256;
				}
				// reallocate buffers with new size
				for (i=0; i<FFT_BUFFERING; i++)
				{
					free(fft_data_buf[i]);
     faa:	f641 5304 	movw	r3, #7428	; 0x1d04
     fae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fb2:	681a      	ldr	r2, [r3, #0]
     fb4:	68fb      	ldr	r3, [r7, #12]
     fb6:	ea4f 0383 	mov.w	r3, r3, lsl #2
     fba:	4413      	add	r3, r2
     fbc:	681b      	ldr	r3, [r3, #0]
     fbe:	4618      	mov	r0, r3
     fc0:	f002 f904 	bl	31cc <free>
					fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
     fc4:	f641 5304 	movw	r3, #7428	; 0x1d04
     fc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fcc:	681a      	ldr	r2, [r3, #0]
     fce:	68fb      	ldr	r3, [r7, #12]
     fd0:	ea4f 0383 	mov.w	r3, r3, lsl #2
     fd4:	eb02 0403 	add.w	r4, r2, r3
     fd8:	f240 0320 	movw	r3, #32
     fdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fe0:	681b      	ldr	r3, [r3, #0]
     fe2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     fe6:	4618      	mov	r0, r3
     fe8:	f002 f8f8 	bl	31dc <malloc>
     fec:	4603      	mov	r3, r0
     fee:	6023      	str	r3, [r4, #0]
					ASSERT(fft_data_buf[i]);
     ff0:	f641 5304 	movw	r3, #7428	; 0x1d04
						}
						else if (!ctrl_dir & ctrl_dir2)
						{
							if ((value[stim_delay] < ctrl_thresh) && (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
     ff4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ff8:	681a      	ldr	r2, [r3, #0]
     ffa:	68fb      	ldr	r3, [r7, #12]
     ffc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    1000:	4413      	add	r3, r2
    1002:	681b      	ldr	r3, [r3, #0]
    1004:	2b00      	cmp	r3, #0
								if (!fake_stim)
    1006:	d100      	bne.n	100a <MAIN_STACK_SIZE+0xa>
    1008:	be00      	bkpt	0x0000
					fftSize = 256;
					bitrev_factor = 3;
					S_CFFT = &arm_cfft_sR_q15_len256;
				}
				// reallocate buffers with new size
				for (i=0; i<FFT_BUFFERING; i++)
    100a:	68fb      	ldr	r3, [r7, #12]
    100c:	f103 0301 	add.w	r3, r3, #1
    1010:	60fb      	str	r3, [r7, #12]
    1012:	68fb      	ldr	r3, [r7, #12]
    1014:	2b03      	cmp	r3, #3
    1016:	ddc8      	ble.n	faa <main+0x7d6>
				{
					free(fft_data_buf[i]);
					fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
					ASSERT(fft_data_buf[i]);
				}
				free(mag_data_buf);
    1018:	f641 5308 	movw	r3, #7432	; 0x1d08
							if ((value[stim_delay] < ctrl_thresh) && (value2[stim_delay] > ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
    101c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1020:	681b      	ldr	r3, [r3, #0]
    1022:	4618      	mov	r0, r3
    1024:	f002 f8d2 	bl	31cc <free>
					free(fft_data_buf[i]);
					fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
					ASSERT(fft_data_buf[i]);
				}
				free(mag_data_buf);
				mag_data_buf = malloc(fftSize * sizeof(q31_t*));
    1028:	f240 0320 	movw	r3, #32
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
									{
										NMstim(0x09 | (1 << 10));
    102c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1030:	681b      	ldr	r3, [r3, #0]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
    1032:	ea4f 0383 	mov.w	r3, r3, lsl #2
										NMstim(0x09 | (1 << 10));
									}
								}
								else
								{
									if (ch_order == 2)
    1036:	4618      	mov	r0, r3
    1038:	f002 f8d0 	bl	31dc <malloc>
    103c:	4603      	mov	r3, r0
    103e:	461a      	mov	r2, r3
    1040:	f641 5308 	movw	r3, #7432	; 0x1d08
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
    1044:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1048:	601a      	str	r2, [r3, #0]
					fft_data_buf[i] = malloc(fftSize*2 * sizeof(q15_t*));
					ASSERT(fft_data_buf[i]);
				}
				free(mag_data_buf);
				mag_data_buf = malloc(fftSize * sizeof(q31_t*));
				ASSERT(mag_data_buf);
    104a:	f641 5308 	movw	r3, #7432	; 0x1d08
    104e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1052:	681b      	ldr	r3, [r3, #0]
    1054:	2b00      	cmp	r3, #0
    1056:	d100      	bne.n	105a <MAIN_STACK_SIZE+0x5a>
    1058:	be00      	bkpt	0x0000

				if ((buf[4] >> 1) & 0x01)
    105a:	7a3b      	ldrb	r3, [r7, #8]
    105c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    1060:	b2db      	uxtb	r3, r3
    1062:	f003 0301 	and.w	r3, r3, #1
    1066:	b2db      	uxtb	r3, r3
    1068:	2b00      	cmp	r3, #0
    106a:	d050      	beq.n	110e <MAIN_STACK_SIZE+0x10e>
				{
					cl0_en = 0;
    106c:	f641 531e 	movw	r3, #7454	; 0x1d1e
    1070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1074:	f04f 0200 	mov.w	r2, #0
    1078:	701a      	strb	r2, [r3, #0]
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
    107a:	f04f 0300 	mov.w	r3, #0
    107e:	613b      	str	r3, [r7, #16]
    1080:	e026      	b.n	10d0 <MAIN_STACK_SIZE+0xd0>
					{
						for (i=0; i<2*fftSize; i++)
    1082:	f04f 0300 	mov.w	r3, #0
    1086:	60fb      	str	r3, [r7, #12]
    1088:	e014      	b.n	10b4 <MAIN_STACK_SIZE+0xb4>
						{
							fft_data_buf[j][i] = 0;
    108a:	f641 5304 	movw	r3, #7428	; 0x1d04
    108e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1092:	681a      	ldr	r2, [r3, #0]
    1094:	693b      	ldr	r3, [r7, #16]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
    1096:	ea4f 0383 	mov.w	r3, r3, lsl #2
    109a:	4413      	add	r3, r2
    109c:	681a      	ldr	r2, [r3, #0]
    109e:	68fb      	ldr	r3, [r7, #12]
    10a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    10a4:	4413      	add	r3, r2
    10a6:	f04f 0200 	mov.w	r2, #0
    10aa:	801a      	strh	r2, [r3, #0]
				{
					cl0_en = 0;
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
					{
						for (i=0; i<2*fftSize; i++)
    10ac:	68fb      	ldr	r3, [r7, #12]
    10ae:	f103 0301 	add.w	r3, r3, #1
    10b2:	60fb      	str	r3, [r7, #12]
    10b4:	68fa      	ldr	r2, [r7, #12]
    10b6:	f240 0320 	movw	r3, #32
    10ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10be:	681b      	ldr	r3, [r3, #0]
    10c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    10c4:	429a      	cmp	r2, r3
    10c6:	d3e0      	bcc.n	108a <MAIN_STACK_SIZE+0x8a>

				if ((buf[4] >> 1) & 0x01)
				{
					cl0_en = 0;
					// clear fft_data_buf and mag_data_buf whenever we reset
					for (j=0; j<FFT_BUFFERING; j++)
    10c8:	693b      	ldr	r3, [r7, #16]
    10ca:	f103 0301 	add.w	r3, r3, #1
    10ce:	613b      	str	r3, [r7, #16]
    10d0:	693b      	ldr	r3, [r7, #16]
    10d2:	2b03      	cmp	r3, #3
    10d4:	ddd5      	ble.n	1082 <MAIN_STACK_SIZE+0x82>
						for (i=0; i<2*fftSize; i++)
						{
							fft_data_buf[j][i] = 0;
						}
					}
					for (i=0; i<fftSize; i++)
    10d6:	f04f 0300 	mov.w	r3, #0
    10da:	60fb      	str	r3, [r7, #12]
    10dc:	e00f      	b.n	10fe <MAIN_STACK_SIZE+0xfe>
					{
						mag_data_buf[i] = 0;
    10de:	f641 5308 	movw	r3, #7432	; 0x1d08
    10e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10e6:	681a      	ldr	r2, [r3, #0]
    10e8:	68fb      	ldr	r3, [r7, #12]
    10ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
								}
							}
						}
						else
						{
							if ((value[stim_delay] < ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
    10ee:	4413      	add	r3, r2
    10f0:	f04f 0200 	mov.w	r2, #0
    10f4:	601a      	str	r2, [r3, #0]
						for (i=0; i<2*fftSize; i++)
						{
							fft_data_buf[j][i] = 0;
						}
					}
					for (i=0; i<fftSize; i++)
    10f6:	68fb      	ldr	r3, [r7, #12]
    10f8:	f103 0301 	add.w	r3, r3, #1
    10fc:	60fb      	str	r3, [r7, #12]
    10fe:	68fa      	ldr	r2, [r7, #12]
    1100:	f240 0320 	movw	r3, #32
    1104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1108:	681b      	ldr	r3, [r3, #0]
    110a:	429a      	cmp	r2, r3
    110c:	d3e7      	bcc.n	10de <MAIN_STACK_SIZE+0xde>
					{
						mag_data_buf[i] = 0;
					}
				}
				if ((buf[4] >> 0) & 0x01)
    110e:	7a3b      	ldrb	r3, [r7, #8]
    1110:	f003 0301 	and.w	r3, r3, #1
    1114:	b2db      	uxtb	r3, r3
    1116:	2b00      	cmp	r3, #0
    1118:	d026      	beq.n	1168 <MAIN_STACK_SIZE+0x168>
				{
					cl0_en = 1;
    111a:	f641 531e 	movw	r3, #7454	; 0x1d1e
    111e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1122:	f04f 0201 	mov.w	r2, #1
    1126:	701a      	strb	r2, [r3, #0]
					fft_i = 0;
    1128:	f641 530c 	movw	r3, #7436	; 0x1d0c
    112c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1130:	f04f 0200 	mov.w	r2, #0
    1134:	801a      	strh	r2, [r3, #0]
					fft_i2 = fftSize;
    1136:	f240 0320 	movw	r3, #32
    113a:	f2c2 0300 	movt	r3, #8192	; 0x2000
						}
						else
						{
							if ((value[stim_delay] < ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
    113e:	681b      	ldr	r3, [r3, #0]
    1140:	b29a      	uxth	r2, r3
    1142:	f641 530e 	movw	r3, #7438	; 0x1d0e
    1146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    114a:	801a      	strh	r2, [r3, #0]
				if ((buf[4] >> 0) & 0x01)
				{
					cl0_en = 1;
					fft_i = 0;
					fft_i2 = fftSize;
					mag_i = 0;
    114c:	f641 5310 	movw	r3, #7440	; 0x1d10
    1150:	f2c2 0300 	movt	r3, #8192	; 0x2000
						else
						{
							if ((value[stim_delay] < ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
    1154:	f04f 0200 	mov.w	r2, #0
    1158:	801a      	strh	r2, [r3, #0]
				{
					cl0_en = 1;
					fft_i = 0;
					fft_i2 = fftSize;
					mag_i = 0;
					fft_fsm = 0;
    115a:	f641 532d 	movw	r3, #7469	; 0x1d2d
    115e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1162:	f04f 0200 	mov.w	r2, #0
							if ((value[stim_delay] < ctrl_thresh) && (value2[stim_delay] < ctrl_thresh2))
							{
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
    1166:	701a      	strb	r2, [r3, #0]
					fft_i2 = fftSize;
					mag_i = 0;
					fft_fsm = 0;
				}

				num_bins = fbin_max - fbin_min + 1;
    1168:	f641 5326 	movw	r3, #7462	; 0x1d26
    116c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1170:	881a      	ldrh	r2, [r3, #0]
    1172:	f641 5324 	movw	r3, #7460	; 0x1d24
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
									{
										NMstim(0x09 | (1 << 10));
    1176:	f2c2 0300 	movt	r3, #8192	; 0x2000
    117a:	881b      	ldrh	r3, [r3, #0]
    117c:	ebc3 0302 	rsb	r3, r3, r2
									}
								}
								else
								{
									if (ch_order == 2)
    1180:	b29b      	uxth	r3, r3
    1182:	f103 0301 	add.w	r3, r3, #1
    1186:	b29a      	uxth	r2, r3
    1188:	f641 5328 	movw	r3, #7464	; 0x1d28
    118c:	f2c2 0300 	movt	r3, #8192	; 0x2000
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
    1190:	801a      	strh	r2, [r3, #0]
					fft_fsm = 0;
				}

				num_bins = fbin_max - fbin_min + 1;

				for (i=0; i<num_bins; i++)
    1192:	f04f 0300 	mov.w	r3, #0
    1196:	60fb      	str	r3, [r7, #12]
    1198:	e01f      	b.n	11da <MAIN_STACK_SIZE+0x1da>
				{
					bitrev_bins[i] = bitrevtable[(fbin_min+i) << bitrev_factor];
    119a:	68fa      	ldr	r2, [r7, #12]
    119c:	f641 5324 	movw	r3, #7460	; 0x1d24
    11a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11a4:	881b      	ldrh	r3, [r3, #0]
    11a6:	4619      	mov	r1, r3
    11a8:	68fb      	ldr	r3, [r7, #12]
    11aa:	4419      	add	r1, r3
    11ac:	f241 0328 	movw	r3, #4136	; 0x1028
    11b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11b4:	781b      	ldrb	r3, [r3, #0]
    11b6:	fa01 f103 	lsl.w	r1, r1, r3
    11ba:	f240 0328 	movw	r3, #40	; 0x28
    11be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11c2:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
    11c6:	f641 537c 	movw	r3, #7548	; 0x1d7c
    11ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					fft_fsm = 0;
				}

				num_bins = fbin_max - fbin_min + 1;

				for (i=0; i<num_bins; i++)
    11d2:	68fb      	ldr	r3, [r7, #12]
    11d4:	f103 0301 	add.w	r3, r3, #1
    11d8:	60fb      	str	r3, [r7, #12]
    11da:	f641 5328 	movw	r3, #7464	; 0x1d28
    11de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11e2:	881b      	ldrh	r3, [r3, #0]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
    11e4:	461a      	mov	r2, r3
    11e6:	68fb      	ldr	r3, [r7, #12]
    11e8:	429a      	cmp	r2, r3
    11ea:	dcd6      	bgt.n	119a <MAIN_STACK_SIZE+0x19a>
				for (i=0; i<num_bins; i++)
				{
					bitrev_bins[i] = bitrevtable[(fbin_min+i) << bitrev_factor];
				}

				num_bins2 = fbin_max2 - fbin_min2 + 1;
    11ec:	f641 5330 	movw	r3, #7472	; 0x1d30
    11f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11f4:	881a      	ldrh	r2, [r3, #0]
    11f6:	f641 5332 	movw	r3, #7474	; 0x1d32
    11fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11fe:	881b      	ldrh	r3, [r3, #0]
    1200:	ebc3 0302 	rsb	r3, r3, r2
    1204:	b29b      	uxth	r3, r3
    1206:	f103 0301 	add.w	r3, r3, #1
    120a:	b29a      	uxth	r2, r3
    120c:	f641 532a 	movw	r3, #7466	; 0x1d2a
    1210:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1214:	801a      	strh	r2, [r3, #0]

				for (i=0; i<num_bins2; i++)
    1216:	f04f 0300 	mov.w	r3, #0
    121a:	60fb      	str	r3, [r7, #12]
    121c:	e01f      	b.n	125e <MAIN_STACK_SIZE+0x25e>
				{
					bitrev_bins2[i] = bitrevtable[(fbin_min2+i) << bitrev_factor];
    121e:	68fa      	ldr	r2, [r7, #12]
    1220:	f641 5332 	movw	r3, #7474	; 0x1d32
    1224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1228:	881b      	ldrh	r3, [r3, #0]
    122a:	4619      	mov	r1, r3
    122c:	68fb      	ldr	r3, [r7, #12]
    122e:	4419      	add	r1, r3
    1230:	f241 0328 	movw	r3, #4136	; 0x1028
    1234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1238:	781b      	ldrb	r3, [r3, #0]
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
    123a:	fa01 f103 	lsl.w	r1, r1, r3
    123e:	f240 0328 	movw	r3, #40	; 0x28
    1242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1246:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
    124a:	f642 537c 	movw	r3, #11644	; 0x2d7c
    124e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1252:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					bitrev_bins[i] = bitrevtable[(fbin_min+i) << bitrev_factor];
				}

				num_bins2 = fbin_max2 - fbin_min2 + 1;

				for (i=0; i<num_bins2; i++)
    1256:	68fb      	ldr	r3, [r7, #12]
    1258:	f103 0301 	add.w	r3, r3, #1
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
    125c:	60fb      	str	r3, [r7, #12]
    125e:	f641 532a 	movw	r3, #7466	; 0x1d2a
    1262:	f2c2 0300 	movt	r3, #8192	; 0x2000
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
    1266:	881b      	ldrh	r3, [r3, #0]
    1268:	461a      	mov	r2, r3
    126a:	68fb      	ldr	r3, [r7, #12]
    126c:	429a      	cmp	r2, r3
    126e:	dcd6      	bgt.n	121e <MAIN_STACK_SIZE+0x21e>
    1270:	e232      	b.n	16d8 <MAIN_STACK_SIZE+0x6d8>
									{
										adc_data_buf[buf_tx][1] |= 0x8000;
									}
									else
									{
										adc_data_buf[buf_tx][2] |= 0x8000;
    1272:	793b      	ldrb	r3, [r7, #4]
    1274:	2bee      	cmp	r3, #238	; 0xee
    1276:	d14d      	bne.n	1314 <MAIN_STACK_SIZE+0x314>
					bitrev_bins2[i] = bitrevtable[(fbin_min2+i) << bitrev_factor];
				}
			}
			else if (buf[0] == 0xEE)
			{
				ctrl_dir = (buf[2] >> 7) & 0x01;
    1278:	79bb      	ldrb	r3, [r7, #6]
    127a:	ea4f 13d3 	mov.w	r3, r3, lsr #7
								cl_count = dead_len;
								if (!fake_stim)
								{
									if (cl0_en)
									{
										NMstim(0x09 | (1 << 10));
    127e:	b2da      	uxtb	r2, r3
						}
					}
				}
			}

			fft_i = (fft_i + 2) & ((fftSize<<1) - 1);
    1280:	f641 531f 	movw	r3, #7455	; 0x1d1f
    1284:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1288:	701a      	strb	r2, [r3, #0]
				}
			}
			else if (buf[0] == 0xEE)
			{
				ctrl_dir = (buf[2] >> 7) & 0x01;
				ctrl_thresh = (((buf[2] & 0x7F) << 8) | buf[3]) << 6;
    128a:	79bb      	ldrb	r3, [r7, #6]
    128c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    1290:	ea4f 2203 	mov.w	r2, r3, lsl #8
    1294:	79fb      	ldrb	r3, [r7, #7]
    1296:	ea42 0303 	orr.w	r3, r2, r3
    129a:	ea4f 1283 	mov.w	r2, r3, lsl #6
    129e:	f641 5320 	movw	r3, #7456	; 0x1d20
    12a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12a6:	601a      	str	r2, [r3, #0]
				if ((buf[1] >> 7) & 0x01)
    12a8:	797b      	ldrb	r3, [r7, #5]
    12aa:	b25b      	sxtb	r3, r3
    12ac:	2b00      	cmp	r3, #0
    12ae:	da0b      	bge.n	12c8 <MAIN_STACK_SIZE+0x2c8>
				{
					ctrl_thresh = -ctrl_thresh;
    12b0:	f641 5320 	movw	r3, #7456	; 0x1d20
    12b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
					}
				}
			}

			fft_i = (fft_i + 2) & ((fftSize<<1) - 1);
			fft_i2 = (fft_i2 + 2) & ((fftSize<<1) - 1);
    12b8:	681b      	ldr	r3, [r3, #0]
    12ba:	f1c3 0200 	rsb	r2, r3, #0
    12be:	f641 5320 	movw	r3, #7456	; 0x1d20
    12c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c6:	601a      	str	r2, [r3, #0]
				ctrl_thresh = (((buf[2] & 0x7F) << 8) | buf[3]) << 6;
				if ((buf[1] >> 7) & 0x01)
				{
					ctrl_thresh = -ctrl_thresh;
				}
				if ((buf[4] >> 7) & 0x01)
    12c8:	7a3b      	ldrb	r3, [r7, #8]
    12ca:	b25b      	sxtb	r3, r3
    12cc:	2b00      	cmp	r3, #0
    12ce:	da07      	bge.n	12e0 <MAIN_STACK_SIZE+0x2e0>
				{
					ch_order = 1;
    12d0:	f240 0324 	movw	r3, #36	; 0x24
    12d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12d8:	f04f 0201 	mov.w	r2, #1
    12dc:	801a      	strh	r2, [r3, #0]
    12de:	e006      	b.n	12ee <MAIN_STACK_SIZE+0x2ee>
				}
				else
				{
					ch_order = 2;
    12e0:	f240 0324 	movw	r3, #36	; 0x24
    12e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12e8:	f04f 0202 	mov.w	r2, #2
    12ec:	801a      	strh	r2, [r3, #0]
				}
                ch_ctrl = buf[1] & 0x7F;
    12ee:	797b      	ldrb	r3, [r7, #5]
				}
			}

			fft_i = (fft_i + 2) & ((fftSize<<1) - 1);
			fft_i2 = (fft_i2 + 2) & ((fftSize<<1) - 1);
			mag_i = (mag_i + 1) & ((fftSize>>1)-1);
    12f0:	461a      	mov	r2, r3
    12f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    12f6:	f643 537d 	movw	r3, #15741	; 0x3d7d
    12fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12fe:	701a      	strb	r2, [r3, #0]
				else
				{
					ch_order = 2;
				}
                ch_ctrl = buf[1] & 0x7F;
                ch_stim = buf[4] & 0x7F;
    1300:	7a3b      	ldrb	r3, [r7, #8]
    1302:	461a      	mov	r2, r3
    1304:	f002 027f 	and.w	r2, r2, #127	; 0x7f
    1308:	f643 5394 	movw	r3, #15764	; 0x3d94
    130c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1310:	701a      	strb	r2, [r3, #0]
    1312:	e1e1      	b.n	16d8 <MAIN_STACK_SIZE+0x6d8>
			}
			else if (buf[0] == 0xCC)
    1314:	793b      	ldrb	r3, [r7, #4]
    1316:	2bcc      	cmp	r3, #204	; 0xcc
    1318:	d120      	bne.n	135c <MAIN_STACK_SIZE+0x35c>
			{
				fbin_max = ((buf[1] & 0x03) << 8) | buf[2];
    131a:	797b      	ldrb	r3, [r7, #5]
    131c:	f003 0303 	and.w	r3, r3, #3
    1320:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1324:	b29a      	uxth	r2, r3
    1326:	79bb      	ldrb	r3, [r7, #6]
			fft_i2 = (fft_i2 + 2) & ((fftSize<<1) - 1);
			mag_i = (mag_i + 1) & ((fftSize>>1)-1);
		}
		else
		{
			if (cl_count == 0)
    1328:	ea42 0303 	orr.w	r3, r2, r3
    132c:	b29b      	uxth	r3, r3
    132e:	b29a      	uxth	r2, r3
    1330:	f641 5326 	movw	r3, #7462	; 0x1d26
    1334:	f2c2 0300 	movt	r3, #8192	; 0x2000
			{
				cl_count = (rand() % (rand_max-rand_min))+rand_min;
    1338:	801a      	strh	r2, [r3, #0]
                ch_stim = buf[4] & 0x7F;
			}
			else if (buf[0] == 0xCC)
			{
				fbin_max = ((buf[1] & 0x03) << 8) | buf[2];
				fbin_min = ((buf[3] & 0x03) << 8) | buf[4];
    133a:	79fb      	ldrb	r3, [r7, #7]
    133c:	f003 0303 	and.w	r3, r3, #3
    1340:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1344:	b29a      	uxth	r2, r3
    1346:	7a3b      	ldrb	r3, [r7, #8]
    1348:	ea42 0303 	orr.w	r3, r2, r3
    134c:	b29b      	uxth	r3, r3
    134e:	b29a      	uxth	r2, r3
    1350:	f641 5324 	movw	r3, #7460	; 0x1d24
    1354:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1358:	801a      	strh	r2, [r3, #0]
    135a:	e1bd      	b.n	16d8 <MAIN_STACK_SIZE+0x6d8>
			}
			else if (buf[0] == 0xAB)
    135c:	793b      	ldrb	r3, [r7, #4]
    135e:	2bab      	cmp	r3, #171	; 0xab
    1360:	d120      	bne.n	13a4 <MAIN_STACK_SIZE+0x3a4>
			{
				fbin_max2 = ((buf[1] & 0x03) << 8) | buf[2];
    1362:	797b      	ldrb	r3, [r7, #5]
    1364:	f003 0303 	and.w	r3, r3, #3
    1368:	ea4f 2303 	mov.w	r3, r3, lsl #8
    136c:	b29a      	uxth	r2, r3
    136e:	79bb      	ldrb	r3, [r7, #6]
    1370:	ea42 0303 	orr.w	r3, r2, r3
    1374:	b29b      	uxth	r3, r3
    1376:	b29a      	uxth	r2, r3
    1378:	f641 5330 	movw	r3, #7472	; 0x1d30
		else
		{
			if (cl_count == 0)
			{
				cl_count = (rand() % (rand_max-rand_min))+rand_min;
				adc_data_buf[buf_tx][2] &= 0x8000;
    137c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1380:	801a      	strh	r2, [r3, #0]
				fbin_min = ((buf[3] & 0x03) << 8) | buf[4];
			}
			else if (buf[0] == 0xAB)
			{
				fbin_max2 = ((buf[1] & 0x03) << 8) | buf[2];
				fbin_min2 = ((buf[3] & 0x03) << 8) | buf[4];
    1382:	79fb      	ldrb	r3, [r7, #7]
    1384:	f003 0303 	and.w	r3, r3, #3
    1388:	ea4f 2303 	mov.w	r3, r3, lsl #8
    138c:	b29a      	uxth	r2, r3
    138e:	7a3b      	ldrb	r3, [r7, #8]
    1390:	ea42 0303 	orr.w	r3, r2, r3
    1394:	b29b      	uxth	r3, r3
    1396:	b29a      	uxth	r2, r3
    1398:	f641 5332 	movw	r3, #7474	; 0x1d32
    139c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13a0:	801a      	strh	r2, [r3, #0]
    13a2:	e199      	b.n	16d8 <MAIN_STACK_SIZE+0x6d8>
			}
			else if (buf[0] == 0xCD)
    13a4:	793b      	ldrb	r3, [r7, #4]
    13a6:	2bcd      	cmp	r3, #205	; 0xcd
    13a8:	d13c      	bne.n	1424 <MAIN_STACK_SIZE+0x424>
			{
				ctrl_en2 = (buf[1] >> 7) & 0x01;
    13aa:	797b      	ldrb	r3, [r7, #5]
    13ac:	ea4f 13d3 	mov.w	r3, r3, lsr #7
    13b0:	b2da      	uxtb	r2, r3
    13b2:	f641 5334 	movw	r3, #7476	; 0x1d34
    13b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ba:	701a      	strb	r2, [r3, #0]
				ctrl_dir2 = (buf[2] >> 7) & 0x01;
    13bc:	79bb      	ldrb	r3, [r7, #6]
    13be:	ea4f 13d3 	mov.w	r3, r3, lsr #7
    13c2:	b2da      	uxtb	r2, r3
    13c4:	f641 5335 	movw	r3, #7477	; 0x1d35
    13c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
		{
			if (cl_count == 0)
			{
				cl_count = (rand() % (rand_max-rand_min))+rand_min;
				adc_data_buf[buf_tx][2] &= 0x8000;
				if (cl0_en)
    13cc:	701a      	strb	r2, [r3, #0]
			}
			else if (buf[0] == 0xCD)
			{
				ctrl_en2 = (buf[1] >> 7) & 0x01;
				ctrl_dir2 = (buf[2] >> 7) & 0x01;
				ctrl_thresh2 = (((buf[2] & 0x7F) << 8) | buf[3]) << 6;
    13ce:	79bb      	ldrb	r3, [r7, #6]
    13d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    13d4:	ea4f 2203 	mov.w	r2, r3, lsl #8
    13d8:	79fb      	ldrb	r3, [r7, #7]
			{
				cl_count = (rand() % (rand_max-rand_min))+rand_min;
				adc_data_buf[buf_tx][2] &= 0x8000;
				if (cl0_en)
				{
					NMstim(0x09 | (1 << 10));
    13da:	ea42 0303 	orr.w	r3, r2, r3
    13de:	ea4f 1283 	mov.w	r2, r3, lsl #6
				}
			}
		}
	}
}
    13e2:	f641 5338 	movw	r3, #7480	; 0x1d38
    13e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ea:	601a      	str	r2, [r3, #0]
			else if (buf[0] == 0xCD)
			{
				ctrl_en2 = (buf[1] >> 7) & 0x01;
				ctrl_dir2 = (buf[2] >> 7) & 0x01;
				ctrl_thresh2 = (((buf[2] & 0x7F) << 8) | buf[3]) << 6;
				if (buf[1] & 0x01)
    13ec:	797b      	ldrb	r3, [r7, #5]
    13ee:	f003 0301 	and.w	r3, r3, #1
    13f2:	b2db      	uxtb	r3, r3
    13f4:	2b00      	cmp	r3, #0
    13f6:	d00b      	beq.n	1410 <MAIN_STACK_SIZE+0x410>
				{
					ctrl_thresh2 = -ctrl_thresh2;
    13f8:	f641 5338 	movw	r3, #7480	; 0x1d38
    13fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1400:	681b      	ldr	r3, [r3, #0]
    1402:	f1c3 0200 	rsb	r2, r3, #0
    1406:	f641 5338 	movw	r3, #7480	; 0x1d38
    140a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    140e:	601a      	str	r2, [r3, #0]
				}
				ctrl_comb = (buf[4] >> 7) & 0x01;
    1410:	7a3b      	ldrb	r3, [r7, #8]
    1412:	ea4f 13d3 	mov.w	r3, r3, lsr #7
    1416:	b2da      	uxtb	r2, r3
    1418:	f641 533c 	movw	r3, #7484	; 0x1d3c
    141c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1420:	701a      	strb	r2, [r3, #0]
    1422:	e159      	b.n	16d8 <MAIN_STACK_SIZE+0x6d8>
			}
			else if (buf[0] == 0xBB)
    1424:	793b      	ldrb	r3, [r7, #4]
    1426:	2bbb      	cmp	r3, #187	; 0xbb
    1428:	d11c      	bne.n	1464 <MAIN_STACK_SIZE+0x464>
			{
				rand_max = (buf[1] << 8) | buf[2];
    142a:	797b      	ldrb	r3, [r7, #5]
    142c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1430:	b29a      	uxth	r2, r3
    1432:	79bb      	ldrb	r3, [r7, #6]
    1434:	ea42 0303 	orr.w	r3, r2, r3
    1438:	b29b      	uxth	r3, r3
    143a:	b29a      	uxth	r2, r3
    143c:	f641 5316 	movw	r3, #7446	; 0x1d16
    1440:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1444:	801a      	strh	r2, [r3, #0]
				rand_min = (buf[3] << 8) | buf[4];
    1446:	79fb      	ldrb	r3, [r7, #7]
    1448:	ea4f 2303 	mov.w	r3, r3, lsl #8
    144c:	b29a      	uxth	r2, r3
    144e:	7a3b      	ldrb	r3, [r7, #8]
    1450:	ea42 0303 	orr.w	r3, r2, r3
    1454:	b29b      	uxth	r3, r3
    1456:	b29a      	uxth	r2, r3
    1458:	f641 5314 	movw	r3, #7444	; 0x1d14
    145c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1460:	801a      	strh	r2, [r3, #0]
    1462:	e139      	b.n	16d8 <MAIN_STACK_SIZE+0x6d8>
			}
			else if ((unsigned char)buf[0] <= 0x4f)
    1464:	793b      	ldrb	r3, [r7, #4]
    1466:	2b4f      	cmp	r3, #79	; 0x4f
    1468:	f200 8136 	bhi.w	16d8 <MAIN_STACK_SIZE+0x6d8>
			{
				reg_val = buf[4] + ((uint32_t)buf[3] << 8) + ((uint32_t)buf[2] << 16) + ((uint32_t)buf[1] << 24);
    146c:	7a3b      	ldrb	r3, [r7, #8]
    146e:	461a      	mov	r2, r3
    1470:	79fb      	ldrb	r3, [r7, #7]
    1472:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1476:	441a      	add	r2, r3
    1478:	79bb      	ldrb	r3, [r7, #6]
    147a:	ea4f 4303 	mov.w	r3, r3, lsl #16
    147e:	441a      	add	r2, r3
    1480:	797b      	ldrb	r3, [r7, #5]
    1482:	ea4f 6303 	mov.w	r3, r3, lsl #24
    1486:	4413      	add	r3, r2
    1488:	461a      	mov	r2, r3
    148a:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    148e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1492:	601a      	str	r2, [r3, #0]
				reg_addr = (reg_val>>16) & 0xFFFF;
    1494:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    1498:	f2c2 0300 	movt	r3, #8192	; 0x2000
    149c:	681b      	ldr	r3, [r3, #0]
    149e:	ea4f 4313 	mov.w	r3, r3, lsr #16
    14a2:	461a      	mov	r2, r3
    14a4:	f641 43e8 	movw	r3, #7400	; 0x1ce8
    14a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14ac:	601a      	str	r2, [r3, #0]
				reg_data = reg_val & 0xFFFF;
    14ae:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    14b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14b6:	681b      	ldr	r3, [r3, #0]
    14b8:	ea4f 4203 	mov.w	r2, r3, lsl #16
    14bc:	ea4f 4212 	mov.w	r2, r2, lsr #16
    14c0:	f641 43ec 	movw	r3, #7404	; 0x1cec
    14c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14c8:	601a      	str	r2, [r3, #0]
				*(int*)(REG_BASE+buf[0]) = reg_val;
    14ca:	793b      	ldrb	r3, [r7, #4]
    14cc:	f103 5340 	add.w	r3, r3, #805306368	; 0x30000000
    14d0:	461a      	mov	r2, r3
    14d2:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    14d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14da:	681b      	ldr	r3, [r3, #0]
    14dc:	6013      	str	r3, [r2, #0]
				while((*status) & NM0_TXBUSY);
    14de:	f240 0304 	movw	r3, #4
    14e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14e6:	681b      	ldr	r3, [r3, #0]
    14e8:	681b      	ldr	r3, [r3, #0]
    14ea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
    14ee:	2b00      	cmp	r3, #0
    14f0:	d1f5      	bne.n	14de <MAIN_STACK_SIZE+0x4de>

				if (rec_enable_write)
    14f2:	f641 43f8 	movw	r3, #7416	; 0x1cf8
    14f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14fa:	781b      	ldrb	r3, [r3, #0]
    14fc:	2b00      	cmp	r3, #0
    14fe:	f000 80da 	beq.w	16b6 <MAIN_STACK_SIZE+0x6b6>
				{
					rec_enable_write = false;
    1502:	f641 43f8 	movw	r3, #7416	; 0x1cf8
    1506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    150a:	f04f 0200 	mov.w	r2, #0
    150e:	701a      	strb	r2, [r3, #0]

					if (buf[0] == 0x14)
    1510:	793b      	ldrb	r3, [r7, #4]
    1512:	2b14      	cmp	r3, #20
    1514:	f040 80cf 	bne.w	16b6 <MAIN_STACK_SIZE+0x6b6>
					{
						// n0d2, need to check for rec_enable
						if (reg_addr == NM_REC_ENABLE0_REG)
    1518:	f641 43e8 	movw	r3, #7400	; 0x1ce8
    151c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1520:	681b      	ldr	r3, [r3, #0]
    1522:	2b04      	cmp	r3, #4
    1524:	d129      	bne.n	157a <MAIN_STACK_SIZE+0x57a>
						{
							// channels 0-15
							for (i=0; i<16; i++)
    1526:	f04f 0300 	mov.w	r3, #0
    152a:	60fb      	str	r3, [r7, #12]
    152c:	e021      	b.n	1572 <MAIN_STACK_SIZE+0x572>
							{
								if (((reg_data >> i) & 1) == 1)
    152e:	f641 43ec 	movw	r3, #7404	; 0x1cec
    1532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1536:	681a      	ldr	r2, [r3, #0]
    1538:	68fb      	ldr	r3, [r7, #12]
    153a:	fa42 f303 	asr.w	r3, r2, r3
    153e:	f003 0301 	and.w	r3, r3, #1
    1542:	b2db      	uxtb	r3, r3
    1544:	2b00      	cmp	r3, #0
    1546:	d008      	beq.n	155a <MAIN_STACK_SIZE+0x55a>
								{
									sel_data_vector[i] = 1;
    1548:	68fa      	ldr	r2, [r7, #12]
    154a:	f641 4388 	movw	r3, #7304	; 0x1c88
    154e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1552:	f04f 0101 	mov.w	r1, #1
    1556:	5499      	strb	r1, [r3, r2]
    1558:	e007      	b.n	156a <MAIN_STACK_SIZE+0x56a>
								}
								else
								{
									sel_data_vector[i] = 0;
    155a:	68fa      	ldr	r2, [r7, #12]
    155c:	f641 4388 	movw	r3, #7304	; 0x1c88
    1560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1564:	f04f 0100 	mov.w	r1, #0
    1568:	5499      	strb	r1, [r3, r2]
					{
						// n0d2, need to check for rec_enable
						if (reg_addr == NM_REC_ENABLE0_REG)
						{
							// channels 0-15
							for (i=0; i<16; i++)
    156a:	68fb      	ldr	r3, [r7, #12]
    156c:	f103 0301 	add.w	r3, r3, #1
    1570:	60fb      	str	r3, [r7, #12]
    1572:	68fb      	ldr	r3, [r7, #12]
    1574:	2b0f      	cmp	r3, #15
    1576:	ddda      	ble.n	152e <MAIN_STACK_SIZE+0x52e>
    1578:	e09d      	b.n	16b6 <MAIN_STACK_SIZE+0x6b6>
								{
									sel_data_vector[i] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE1_REG)
    157a:	f641 43e8 	movw	r3, #7400	; 0x1ce8
    157e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1582:	681b      	ldr	r3, [r3, #0]
    1584:	2b05      	cmp	r3, #5
    1586:	d12d      	bne.n	15e4 <MAIN_STACK_SIZE+0x5e4>
						{
							// channels 16-31
							for (i=0; i<16; i++)
    1588:	f04f 0300 	mov.w	r3, #0
    158c:	60fb      	str	r3, [r7, #12]
    158e:	e025      	b.n	15dc <MAIN_STACK_SIZE+0x5dc>
							{
								if (((reg_data >> i) & 1) == 1)
    1590:	f641 43ec 	movw	r3, #7404	; 0x1cec
    1594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1598:	681a      	ldr	r2, [r3, #0]
    159a:	68fb      	ldr	r3, [r7, #12]
    159c:	fa42 f303 	asr.w	r3, r2, r3
    15a0:	f003 0301 	and.w	r3, r3, #1
    15a4:	b2db      	uxtb	r3, r3
    15a6:	2b00      	cmp	r3, #0
    15a8:	d00a      	beq.n	15c0 <MAIN_STACK_SIZE+0x5c0>
								{
									sel_data_vector[i+16] = 1;
    15aa:	68fb      	ldr	r3, [r7, #12]
    15ac:	f103 0210 	add.w	r2, r3, #16
    15b0:	f641 4388 	movw	r3, #7304	; 0x1c88
    15b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15b8:	f04f 0101 	mov.w	r1, #1
    15bc:	5499      	strb	r1, [r3, r2]
    15be:	e009      	b.n	15d4 <MAIN_STACK_SIZE+0x5d4>
								}
								else
								{
									sel_data_vector[i+16] = 0;
    15c0:	68fb      	ldr	r3, [r7, #12]
    15c2:	f103 0210 	add.w	r2, r3, #16
    15c6:	f641 4388 	movw	r3, #7304	; 0x1c88
    15ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15ce:	f04f 0100 	mov.w	r1, #0
    15d2:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE1_REG)
						{
							// channels 16-31
							for (i=0; i<16; i++)
    15d4:	68fb      	ldr	r3, [r7, #12]
    15d6:	f103 0301 	add.w	r3, r3, #1
    15da:	60fb      	str	r3, [r7, #12]
    15dc:	68fb      	ldr	r3, [r7, #12]
    15de:	2b0f      	cmp	r3, #15
    15e0:	ddd6      	ble.n	1590 <MAIN_STACK_SIZE+0x590>
    15e2:	e068      	b.n	16b6 <MAIN_STACK_SIZE+0x6b6>
								{
									sel_data_vector[i+16] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE2_REG)
    15e4:	f641 43e8 	movw	r3, #7400	; 0x1ce8
    15e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15ec:	681b      	ldr	r3, [r3, #0]
    15ee:	2b06      	cmp	r3, #6
    15f0:	d12d      	bne.n	164e <MAIN_STACK_SIZE+0x64e>
						{
							// channels 32-47
							for (i=0; i<16; i++)
    15f2:	f04f 0300 	mov.w	r3, #0
    15f6:	60fb      	str	r3, [r7, #12]
    15f8:	e025      	b.n	1646 <MAIN_STACK_SIZE+0x646>
							{
								if (((reg_data >> i) & 1) == 1)
    15fa:	f641 43ec 	movw	r3, #7404	; 0x1cec
    15fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1602:	681a      	ldr	r2, [r3, #0]
    1604:	68fb      	ldr	r3, [r7, #12]
    1606:	fa42 f303 	asr.w	r3, r2, r3
    160a:	f003 0301 	and.w	r3, r3, #1
    160e:	b2db      	uxtb	r3, r3
    1610:	2b00      	cmp	r3, #0
    1612:	d00a      	beq.n	162a <MAIN_STACK_SIZE+0x62a>
								{
									sel_data_vector[i+32] = 1;
    1614:	68fb      	ldr	r3, [r7, #12]
    1616:	f103 0220 	add.w	r2, r3, #32
    161a:	f641 4388 	movw	r3, #7304	; 0x1c88
    161e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1622:	f04f 0101 	mov.w	r1, #1
    1626:	5499      	strb	r1, [r3, r2]
    1628:	e009      	b.n	163e <MAIN_STACK_SIZE+0x63e>
								}
								else
								{
									sel_data_vector[i+32] = 0;
    162a:	68fb      	ldr	r3, [r7, #12]
    162c:	f103 0220 	add.w	r2, r3, #32
    1630:	f641 4388 	movw	r3, #7304	; 0x1c88
    1634:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1638:	f04f 0100 	mov.w	r1, #0
    163c:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE2_REG)
						{
							// channels 32-47
							for (i=0; i<16; i++)
    163e:	68fb      	ldr	r3, [r7, #12]
    1640:	f103 0301 	add.w	r3, r3, #1
    1644:	60fb      	str	r3, [r7, #12]
    1646:	68fb      	ldr	r3, [r7, #12]
    1648:	2b0f      	cmp	r3, #15
    164a:	ddd6      	ble.n	15fa <MAIN_STACK_SIZE+0x5fa>
    164c:	e033      	b.n	16b6 <MAIN_STACK_SIZE+0x6b6>
								{
									sel_data_vector[i+32] = 0;
								}
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
    164e:	f641 43e8 	movw	r3, #7400	; 0x1ce8
    1652:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1656:	681b      	ldr	r3, [r3, #0]
    1658:	2b07      	cmp	r3, #7
    165a:	d12c      	bne.n	16b6 <MAIN_STACK_SIZE+0x6b6>
						{
							// channels 48-63
							for (i=0; i<16; i++)
    165c:	f04f 0300 	mov.w	r3, #0
    1660:	60fb      	str	r3, [r7, #12]
    1662:	e025      	b.n	16b0 <MAIN_STACK_SIZE+0x6b0>
							{
								if (((reg_data >> i) & 1) == 1)
    1664:	f641 43ec 	movw	r3, #7404	; 0x1cec
    1668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    166c:	681a      	ldr	r2, [r3, #0]
    166e:	68fb      	ldr	r3, [r7, #12]
    1670:	fa42 f303 	asr.w	r3, r2, r3
    1674:	f003 0301 	and.w	r3, r3, #1
    1678:	b2db      	uxtb	r3, r3
    167a:	2b00      	cmp	r3, #0
    167c:	d00a      	beq.n	1694 <MAIN_STACK_SIZE+0x694>
								{
									sel_data_vector[i+48] = 1;
    167e:	68fb      	ldr	r3, [r7, #12]
    1680:	f103 0230 	add.w	r2, r3, #48	; 0x30
    1684:	f641 4388 	movw	r3, #7304	; 0x1c88
    1688:	f2c2 0300 	movt	r3, #8192	; 0x2000
    168c:	f04f 0101 	mov.w	r1, #1
    1690:	5499      	strb	r1, [r3, r2]
    1692:	e009      	b.n	16a8 <MAIN_STACK_SIZE+0x6a8>
								}
								else
								{
									sel_data_vector[i+48] = 0;
    1694:	68fb      	ldr	r3, [r7, #12]
    1696:	f103 0230 	add.w	r2, r3, #48	; 0x30
    169a:	f641 4388 	movw	r3, #7304	; 0x1c88
    169e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16a2:	f04f 0100 	mov.w	r1, #0
    16a6:	5499      	strb	r1, [r3, r2]
							}
						}
						else if (reg_addr == NM_REC_ENABLE3_REG)
						{
							// channels 48-63
							for (i=0; i<16; i++)
    16a8:	68fb      	ldr	r3, [r7, #12]
    16aa:	f103 0301 	add.w	r3, r3, #1
    16ae:	60fb      	str	r3, [r7, #12]
    16b0:	68fb      	ldr	r3, [r7, #12]
    16b2:	2b0f      	cmp	r3, #15
    16b4:	ddd6      	ble.n	1664 <MAIN_STACK_SIZE+0x664>
							}
						}
					}
				}

				if ((buf[0] == 0x10) && (reg_data == 1))
    16b6:	793b      	ldrb	r3, [r7, #4]
    16b8:	2b10      	cmp	r3, #16
    16ba:	d10d      	bne.n	16d8 <MAIN_STACK_SIZE+0x6d8>
    16bc:	f641 43ec 	movw	r3, #7404	; 0x1cec
    16c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16c4:	681b      	ldr	r3, [r3, #0]
    16c6:	2b01      	cmp	r3, #1
    16c8:	d106      	bne.n	16d8 <MAIN_STACK_SIZE+0x6d8>
				{
					rec_enable_write = true;
    16ca:	f641 43f8 	movw	r3, #7416	; 0x1cf8
    16ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16d2:	f04f 0201 	mov.w	r2, #1
    16d6:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		if (!stat_flag)
    16d8:	f641 5300 	movw	r3, #7424	; 0x1d00
    16dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16e0:	781b      	ldrb	r3, [r3, #0]
    16e2:	f083 0301 	eor.w	r3, r3, #1
    16e6:	b2db      	uxtb	r3, r3
    16e8:	2b00      	cmp	r3, #0
    16ea:	d00a      	beq.n	1702 <MAIN_STACK_SIZE+0x702>
		{
			stat = *status;
    16ec:	f240 0304 	movw	r3, #4
    16f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f4:	681b      	ldr	r3, [r3, #0]
    16f6:	681a      	ldr	r2, [r3, #0]
    16f8:	f641 43fc 	movw	r3, #7420	; 0x1cfc
    16fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1700:	601a      	str	r2, [r3, #0]
		}
		stat_flag = false;
    1702:	f641 5300 	movw	r3, #7424	; 0x1d00
    1706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    170a:	f04f 0200 	mov.w	r2, #0
    170e:	701a      	strb	r2, [r3, #0]

		gui_request_counter++;
    1710:	f641 43e0 	movw	r3, #7392	; 0x1ce0
    1714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1718:	681b      	ldr	r3, [r3, #0]
    171a:	f103 0201 	add.w	r2, r3, #1
    171e:	f641 43e0 	movw	r3, #7392	; 0x1ce0
    1722:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1726:	601a      	str	r2, [r3, #0]
		// poll SPI slave
		if (gui_request_counter>2000)
    1728:	f641 43e0 	movw	r3, #7392	; 0x1ce0
    172c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1730:	681b      	ldr	r3, [r3, #0]
    1732:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
    1736:	d92e      	bls.n	1796 <MAIN_STACK_SIZE+0x796>
		{
			reg_data_buf[0] = 0x0; // header byte indicates no data
    1738:	f641 33c0 	movw	r3, #7104	; 0x1bc0
    173c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1740:	f04f 0200 	mov.w	r2, #0
    1744:	801a      	strh	r2, [r3, #0]
			MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    1746:	f643 602c 	movw	r0, #15916	; 0x3e2c
    174a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    174e:	f04f 0100 	mov.w	r1, #0
    1752:	f001 f8f1 	bl	2938 <MSS_SPI_set_slave_select>
			MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) reg_data_buf) + 1, 2*CL_DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf));
    1756:	f641 33c0 	movw	r3, #7104	; 0x1bc0
    175a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    175e:	f103 0301 	add.w	r3, r3, #1
    1762:	f04f 0206 	mov.w	r2, #6
    1766:	9200      	str	r2, [sp, #0]
    1768:	f643 602c 	movw	r0, #15916	; 0x3e2c
    176c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1770:	4619      	mov	r1, r3
    1772:	f04f 020b 	mov.w	r2, #11
    1776:	f641 43d8 	movw	r3, #7384	; 0x1cd8
    177a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    177e:	f001 f9a7 	bl	2ad0 <MSS_SPI_transfer_block>
			MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    1782:	f643 602c 	movw	r0, #15916	; 0x3e2c
    1786:	f2c2 0000 	movt	r0, #8192	; 0x2000
    178a:	f04f 0100 	mov.w	r1, #0
    178e:	f001 f957 	bl	2a40 <MSS_SPI_clear_slave_select>
			spi_rx_handler();
    1792:	f000 fdad 	bl	22f0 <spi_rx_handler>
		}

		if (closed_loop)
    1796:	f641 533d 	movw	r3, #7485	; 0x1d3d
    179a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    179e:	781b      	ldrb	r3, [r3, #0]
    17a0:	2b00      	cmp	r3, #0
    17a2:	f000 822e 	beq.w	1c02 <MAIN_STACK_SIZE+0xc02>
		{
			if (stat & NM0_DATA) {
    17a6:	f641 43fc 	movw	r3, #7420	; 0x1cfc
    17aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ae:	681b      	ldr	r3, [r3, #0]
    17b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    17b4:	2b00      	cmp	r3, #0
    17b6:	f000 8461 	beq.w	207c <MAIN_STACK_SIZE+0x107c>
	            chan = 1;
    17ba:	f240 0318 	movw	r3, #24
    17be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17c2:	f04f 0201 	mov.w	r2, #1
    17c6:	601a      	str	r2, [r3, #0]
	            stim_flag = false;
    17c8:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    17cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17d0:	f04f 0200 	mov.w	r2, #0
    17d4:	701a      	strb	r2, [r3, #0]

	            // read in data to temporary buffer, keeping track of stim flag
	            // read NM0 adc data
	            for(i = 0; i < 66; i++)
    17d6:	f04f 0300 	mov.w	r3, #0
    17da:	60fb      	str	r3, [r7, #12]
    17dc:	e0a3      	b.n	1926 <MAIN_STACK_SIZE+0x926>
				{
					if (i == 0)
    17de:	68fb      	ldr	r3, [r7, #12]
    17e0:	2b00      	cmp	r3, #0
    17e2:	d107      	bne.n	17f4 <MAIN_STACK_SIZE+0x7f4>
					{
						flags = *n0adc;
    17e4:	f240 0314 	movw	r3, #20
    17e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ec:	681b      	ldr	r3, [r3, #0]
    17ee:	681b      	ldr	r3, [r3, #0]
    17f0:	83fb      	strh	r3, [r7, #30]
    17f2:	e094      	b.n	191e <MAIN_STACK_SIZE+0x91e>
					}
					else if (i == 65)
    17f4:	68fb      	ldr	r3, [r7, #12]
    17f6:	2b41      	cmp	r3, #65	; 0x41
    17f8:	d107      	bne.n	180a <MAIN_STACK_SIZE+0x80a>
					{
						crcflag0 = *n0adc;
    17fa:	f240 0314 	movw	r3, #20
    17fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1802:	681b      	ldr	r3, [r3, #0]
    1804:	681b      	ldr	r3, [r3, #0]
    1806:	847b      	strh	r3, [r7, #34]	; 0x22
    1808:	e089      	b.n	191e <MAIN_STACK_SIZE+0x91e>
					}
					else
					{
						dummy = *n0adc;
    180a:	f240 0314 	movw	r3, #20
    180e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1812:	681b      	ldr	r3, [r3, #0]
    1814:	681b      	ldr	r3, [r3, #0]
    1816:	b29a      	uxth	r2, r3
    1818:	f641 33bc 	movw	r3, #7100	; 0x1bbc
    181c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1820:	801a      	strh	r2, [r3, #0]
	                    if (i-1 == ch_stim)
    1822:	68fb      	ldr	r3, [r7, #12]
    1824:	f103 32ff 	add.w	r2, r3, #4294967295
    1828:	f643 5394 	movw	r3, #15764	; 0x3d94
    182c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1830:	781b      	ldrb	r3, [r3, #0]
    1832:	429a      	cmp	r2, r3
    1834:	d127      	bne.n	1886 <MAIN_STACK_SIZE+0x886>
	                    {
	                        adc_data_buf[buf_save][chan] = dummy;
    1836:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    183a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    183e:	781b      	ldrb	r3, [r3, #0]
    1840:	4618      	mov	r0, r3
    1842:	f240 0318 	movw	r3, #24
    1846:	f2c2 0300 	movt	r3, #8192	; 0x2000
    184a:	681a      	ldr	r2, [r3, #0]
    184c:	f641 33bc 	movw	r3, #7100	; 0x1bbc
    1850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1854:	881b      	ldrh	r3, [r3, #0]
    1856:	b299      	uxth	r1, r3
    1858:	f241 537c 	movw	r3, #5500	; 0x157c
    185c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1860:	f04f 0c64 	mov.w	ip, #100	; 0x64
    1864:	fb0c f000 	mul.w	r0, ip, r0
    1868:	4402      	add	r2, r0
    186a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	                        chan++;
    186e:	f240 0318 	movw	r3, #24
    1872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1876:	681b      	ldr	r3, [r3, #0]
    1878:	f103 0201 	add.w	r2, r3, #1
    187c:	f240 0318 	movw	r3, #24
    1880:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1884:	601a      	str	r2, [r3, #0]
	                    }
	                    if (i-1 == ch_ctrl)
    1886:	68fb      	ldr	r3, [r7, #12]
    1888:	f103 32ff 	add.w	r2, r3, #4294967295
    188c:	f643 537d 	movw	r3, #15741	; 0x3d7d
    1890:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1894:	781b      	ldrb	r3, [r3, #0]
    1896:	429a      	cmp	r2, r3
    1898:	d127      	bne.n	18ea <MAIN_STACK_SIZE+0x8ea>
	                    {
	                        adc_data_buf[buf_save][chan] = dummy;
    189a:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    189e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18a2:	781b      	ldrb	r3, [r3, #0]
    18a4:	4618      	mov	r0, r3
    18a6:	f240 0318 	movw	r3, #24
    18aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18ae:	681a      	ldr	r2, [r3, #0]
    18b0:	f641 33bc 	movw	r3, #7100	; 0x1bbc
    18b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18b8:	881b      	ldrh	r3, [r3, #0]
    18ba:	b299      	uxth	r1, r3
    18bc:	f241 537c 	movw	r3, #5500	; 0x157c
    18c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18c4:	f04f 0c64 	mov.w	ip, #100	; 0x64
    18c8:	fb0c f000 	mul.w	r0, ip, r0
    18cc:	4402      	add	r2, r0
    18ce:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	                        chan++;
    18d2:	f240 0318 	movw	r3, #24
    18d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18da:	681b      	ldr	r3, [r3, #0]
    18dc:	f103 0201 	add.w	r2, r3, #1
    18e0:	f240 0318 	movw	r3, #24
    18e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18e8:	601a      	str	r2, [r3, #0]
	                    }
	                    if (!stim_flag && (dummy & 0x8000))
    18ea:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    18ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18f2:	781b      	ldrb	r3, [r3, #0]
    18f4:	f083 0301 	eor.w	r3, r3, #1
    18f8:	b2db      	uxtb	r3, r3
    18fa:	2b00      	cmp	r3, #0
    18fc:	d00f      	beq.n	191e <MAIN_STACK_SIZE+0x91e>
    18fe:	f641 33bc 	movw	r3, #7100	; 0x1bbc
    1902:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1906:	881b      	ldrh	r3, [r3, #0]
    1908:	b29b      	uxth	r3, r3
    190a:	b21b      	sxth	r3, r3
    190c:	2b00      	cmp	r3, #0
    190e:	da06      	bge.n	191e <MAIN_STACK_SIZE+0x91e>
	                    {
	                        stim_flag = true;
    1910:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    1914:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1918:	f04f 0201 	mov.w	r2, #1
    191c:	701a      	strb	r2, [r3, #0]
	            chan = 1;
	            stim_flag = false;

	            // read in data to temporary buffer, keeping track of stim flag
	            // read NM0 adc data
	            for(i = 0; i < 66; i++)
    191e:	68fb      	ldr	r3, [r7, #12]
    1920:	f103 0301 	add.w	r3, r3, #1
    1924:	60fb      	str	r3, [r7, #12]
    1926:	68fb      	ldr	r3, [r7, #12]
    1928:	2b41      	cmp	r3, #65	; 0x41
    192a:	f77f af58 	ble.w	17de <MAIN_STACK_SIZE+0x7de>
	                    }
					}
				}

				// check if we need to do the interpolation
				if (artifact_en)
    192e:	f641 43cb 	movw	r3, #7371	; 0x1ccb
    1932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1936:	781b      	ldrb	r3, [r3, #0]
    1938:	2b00      	cmp	r3, #0
    193a:	f000 8150 	beq.w	1bde <MAIN_STACK_SIZE+0xbde>
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
    193e:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    1942:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1946:	781b      	ldrb	r3, [r3, #0]
    1948:	2b00      	cmp	r3, #0
    194a:	d10d      	bne.n	1968 <MAIN_STACK_SIZE+0x968>
    194c:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1954:	781b      	ldrb	r3, [r3, #0]
    1956:	2b00      	cmp	r3, #0
    1958:	d014      	beq.n	1984 <MAIN_STACK_SIZE+0x984>
    195a:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    195e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1962:	781b      	ldrb	r3, [r3, #0]
    1964:	2b01      	cmp	r3, #1
    1966:	d80d      	bhi.n	1984 <MAIN_STACK_SIZE+0x984>
					{
						// we have stim, can't do anything yet, just keep track of how many consecutive samples artifact is
						stim_count++;
    1968:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    196c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1970:	781b      	ldrb	r3, [r3, #0]
    1972:	f103 0301 	add.w	r3, r3, #1
    1976:	b2da      	uxtb	r2, r3
    1978:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    197c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1980:	701a      	strb	r2, [r3, #0]
				}

				// check if we need to do the interpolation
				if (artifact_en)
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
    1982:	e12c      	b.n	1bde <MAIN_STACK_SIZE+0xbde>
						stim_count++;
					}
					else
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
    1984:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1988:	f2c2 0300 	movt	r3, #8192	; 0x2000
    198c:	781b      	ldrb	r3, [r3, #0]
    198e:	2b00      	cmp	r3, #0
    1990:	f000 811b 	beq.w	1bca <MAIN_STACK_SIZE+0xbca>
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=CL_NUM_ENABLED_CHANNELS; chan++)
    1994:	f240 0318 	movw	r3, #24
    1998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    199c:	f04f 0201 	mov.w	r2, #1
    19a0:	601a      	str	r2, [r3, #0]
    19a2:	e103      	b.n	1bac <MAIN_STACK_SIZE+0xbac>
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
    19a4:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    19a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ac:	781b      	ldrb	r3, [r3, #0]
    19ae:	4619      	mov	r1, r3
    19b0:	f240 0318 	movw	r3, #24
    19b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b8:	681a      	ldr	r2, [r3, #0]
    19ba:	f241 537c 	movw	r3, #5500	; 0x157c
    19be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19c2:	f04f 0064 	mov.w	r0, #100	; 0x64
    19c6:	fb00 f101 	mul.w	r1, r0, r1
    19ca:	440a      	add	r2, r1
    19cc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    19d0:	b29b      	uxth	r3, r3
    19d2:	461a      	mov	r2, r3
    19d4:	f240 031c 	movw	r3, #28
    19d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19dc:	781b      	ldrb	r3, [r3, #0]
    19de:	4618      	mov	r0, r3
    19e0:	f240 0318 	movw	r3, #24
    19e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19e8:	6819      	ldr	r1, [r3, #0]
    19ea:	f241 537c 	movw	r3, #5500	; 0x157c
    19ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19f2:	f04f 0c64 	mov.w	ip, #100	; 0x64
    19f6:	fb0c f000 	mul.w	r0, ip, r0
    19fa:	4401      	add	r1, r0
    19fc:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    1a00:	b29b      	uxth	r3, r3
    1a02:	ebc3 0202 	rsb	r2, r3, r2
    1a06:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a0e:	781b      	ldrb	r3, [r3, #0]
    1a10:	f103 0301 	add.w	r3, r3, #1
    1a14:	fb92 f3f3 	sdiv	r3, r2, r3
    1a18:	b29a      	uxth	r2, r3
    1a1a:	f641 43d4 	movw	r3, #7380	; 0x1cd4
    1a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a22:	801a      	strh	r2, [r3, #0]
								if (chan != ch_order)
    1a24:	f240 0324 	movw	r3, #36	; 0x24
    1a28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a2c:	881b      	ldrh	r3, [r3, #0]
    1a2e:	461a      	mov	r2, r3
    1a30:	f240 0318 	movw	r3, #24
    1a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a38:	681b      	ldr	r3, [r3, #0]
    1a3a:	429a      	cmp	r2, r3
    1a3c:	d058      	beq.n	1af0 <MAIN_STACK_SIZE+0xaf0>
								{
									for (i=1; i<=stim_count; i++)
    1a3e:	f04f 0301 	mov.w	r3, #1
    1a42:	60fb      	str	r3, [r7, #12]
    1a44:	e04a      	b.n	1adc <MAIN_STACK_SIZE+0xadc>
									{
										buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
    1a46:	68fb      	ldr	r3, [r7, #12]
    1a48:	b2da      	uxtb	r2, r3
    1a4a:	f240 031c 	movw	r3, #28
    1a4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a52:	781b      	ldrb	r3, [r3, #0]
    1a54:	4413      	add	r3, r2
    1a56:	b2db      	uxtb	r3, r3
    1a58:	f003 0307 	and.w	r3, r3, #7
    1a5c:	75fb      	strb	r3, [r7, #23]
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
    1a5e:	7df8      	ldrb	r0, [r7, #23]
    1a60:	f240 0318 	movw	r3, #24
    1a64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a68:	681a      	ldr	r2, [r3, #0]
    1a6a:	f240 031c 	movw	r3, #28
    1a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a72:	781b      	ldrb	r3, [r3, #0]
    1a74:	469c      	mov	ip, r3
    1a76:	f240 0318 	movw	r3, #24
    1a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a7e:	6819      	ldr	r1, [r3, #0]
    1a80:	f241 537c 	movw	r3, #5500	; 0x157c
    1a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a88:	f04f 0e64 	mov.w	lr, #100	; 0x64
    1a8c:	fb0e fc0c 	mul.w	ip, lr, ip
    1a90:	4461      	add	r1, ip
    1a92:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    1a96:	b299      	uxth	r1, r3
    1a98:	68fb      	ldr	r3, [r7, #12]
    1a9a:	fa1f fc83 	uxth.w	ip, r3
    1a9e:	f641 43d4 	movw	r3, #7380	; 0x1cd4
    1aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1aa6:	881b      	ldrh	r3, [r3, #0]
    1aa8:	fb03 f30c 	mul.w	r3, r3, ip
    1aac:	b29b      	uxth	r3, r3
    1aae:	440b      	add	r3, r1
    1ab0:	b29b      	uxth	r3, r3
    1ab2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    1ab6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    1aba:	b29b      	uxth	r3, r3
    1abc:	b299      	uxth	r1, r3
    1abe:	f241 537c 	movw	r3, #5500	; 0x157c
    1ac2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ac6:	f04f 0c64 	mov.w	ip, #100	; 0x64
    1aca:	fb0c f000 	mul.w	r0, ip, r0
    1ace:	4402      	add	r2, r0
    1ad0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
							for (chan=1; chan<=CL_NUM_ENABLED_CHANNELS; chan++)
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
								if (chan != ch_order)
								{
									for (i=1; i<=stim_count; i++)
    1ad4:	68fb      	ldr	r3, [r7, #12]
    1ad6:	f103 0301 	add.w	r3, r3, #1
    1ada:	60fb      	str	r3, [r7, #12]
    1adc:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ae4:	781b      	ldrb	r3, [r3, #0]
    1ae6:	461a      	mov	r2, r3
    1ae8:	68fb      	ldr	r3, [r7, #12]
    1aea:	429a      	cmp	r2, r3
    1aec:	daab      	bge.n	1a46 <MAIN_STACK_SIZE+0xa46>
    1aee:	e051      	b.n	1b94 <MAIN_STACK_SIZE+0xb94>
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
									}
								}
								else
								{
									for (i=1; i<=stim_count; i++)
    1af0:	f04f 0301 	mov.w	r3, #1
    1af4:	60fb      	str	r3, [r7, #12]
    1af6:	e044      	b.n	1b82 <MAIN_STACK_SIZE+0xb82>
									{
										buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
    1af8:	68fb      	ldr	r3, [r7, #12]
    1afa:	b2da      	uxtb	r2, r3
    1afc:	f240 031c 	movw	r3, #28
    1b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b04:	781b      	ldrb	r3, [r3, #0]
    1b06:	4413      	add	r3, r2
    1b08:	b2db      	uxtb	r3, r3
    1b0a:	f003 0307 	and.w	r3, r3, #7
    1b0e:	75fb      	strb	r3, [r7, #23]
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i));
    1b10:	7df8      	ldrb	r0, [r7, #23]
    1b12:	f240 0318 	movw	r3, #24
    1b16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b1a:	681a      	ldr	r2, [r3, #0]
    1b1c:	f240 031c 	movw	r3, #28
    1b20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b24:	781b      	ldrb	r3, [r3, #0]
    1b26:	469c      	mov	ip, r3
    1b28:	f240 0318 	movw	r3, #24
    1b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b30:	6819      	ldr	r1, [r3, #0]
    1b32:	f241 537c 	movw	r3, #5500	; 0x157c
    1b36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b3a:	f04f 0e64 	mov.w	lr, #100	; 0x64
    1b3e:	fb0e fc0c 	mul.w	ip, lr, ip
    1b42:	4461      	add	r1, ip
    1b44:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    1b48:	b299      	uxth	r1, r3
    1b4a:	68fb      	ldr	r3, [r7, #12]
    1b4c:	fa1f fc83 	uxth.w	ip, r3
    1b50:	f641 43d4 	movw	r3, #7380	; 0x1cd4
    1b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b58:	881b      	ldrh	r3, [r3, #0]
    1b5a:	fb03 f30c 	mul.w	r3, r3, ip
    1b5e:	b29b      	uxth	r3, r3
    1b60:	440b      	add	r3, r1
    1b62:	b299      	uxth	r1, r3
    1b64:	f241 537c 	movw	r3, #5500	; 0x157c
    1b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b6c:	f04f 0c64 	mov.w	ip, #100	; 0x64
    1b70:	fb0c f000 	mul.w	r0, ip, r0
    1b74:	4402      	add	r2, r0
    1b76:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
									}
								}
								else
								{
									for (i=1; i<=stim_count; i++)
    1b7a:	68fb      	ldr	r3, [r7, #12]
    1b7c:	f103 0301 	add.w	r3, r3, #1
    1b80:	60fb      	str	r3, [r7, #12]
    1b82:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b8a:	781b      	ldrb	r3, [r3, #0]
    1b8c:	461a      	mov	r2, r3
    1b8e:	68fb      	ldr	r3, [r7, #12]
    1b90:	429a      	cmp	r2, r3
    1b92:	dab1      	bge.n	1af8 <MAIN_STACK_SIZE+0xaf8>
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=CL_NUM_ENABLED_CHANNELS; chan++)
    1b94:	f240 0318 	movw	r3, #24
    1b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b9c:	681b      	ldr	r3, [r3, #0]
    1b9e:	f103 0201 	add.w	r2, r3, #1
    1ba2:	f240 0318 	movw	r3, #24
    1ba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1baa:	601a      	str	r2, [r3, #0]
    1bac:	f240 0318 	movw	r3, #24
    1bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bb4:	681b      	ldr	r3, [r3, #0]
    1bb6:	2b02      	cmp	r3, #2
    1bb8:	f77f aef4 	ble.w	19a4 <MAIN_STACK_SIZE+0x9a4>
										buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
										adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i));
									}
								}
							}
							stim_count = 0;
    1bbc:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bc4:	f04f 0200 	mov.w	r2, #0
    1bc8:	701a      	strb	r2, [r3, #0]
						}
						buf_good = buf_save;
    1bca:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    1bce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bd2:	781a      	ldrb	r2, [r3, #0]
    1bd4:	f240 031c 	movw	r3, #28
    1bd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bdc:	701a      	strb	r2, [r3, #0]
					}
				}
				// send to closed loop algorithm and transmit
				if ((crcflag0 & 0x1) && stream_en)
    1bde:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    1be0:	f003 0301 	and.w	r3, r3, #1
    1be4:	b2db      	uxtb	r3, r3
    1be6:	2b00      	cmp	r3, #0
    1be8:	f000 824a 	beq.w	2080 <MAIN_STACK_SIZE+0x1080>
    1bec:	f641 43c8 	movw	r3, #7368	; 0x1cc8
    1bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1bf4:	781b      	ldrb	r3, [r3, #0]
    1bf6:	2b00      	cmp	r3, #0
    1bf8:	f000 8244 	beq.w	2084 <MAIN_STACK_SIZE+0x1084>
					adc_data_buf[buf_tx][CL_DATA_BUF_SIZE-1] = counter;
					MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
					MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) adc_data_buf[buf_tx]) + 1, 2*CL_DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf));
					MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
#endif
					spi_rx_handler();
    1bfc:	f000 fb78 	bl	22f0 <spi_rx_handler>
    1c00:	e241      	b.n	2086 <MAIN_STACK_SIZE+0x1086>
#endif
			}
		}
		else
		{
			if (stat & NM0_DATA) {
    1c02:	f641 43fc 	movw	r3, #7420	; 0x1cfc
    1c06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c0a:	681b      	ldr	r3, [r3, #0]
    1c0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    1c10:	2b00      	cmp	r3, #0
    1c12:	f000 8238 	beq.w	2086 <MAIN_STACK_SIZE+0x1086>
				chan = 1;
    1c16:	f240 0318 	movw	r3, #24
    1c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c1e:	f04f 0201 	mov.w	r2, #1
    1c22:	601a      	str	r2, [r3, #0]
				stim_flag = false;
    1c24:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    1c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c2c:	f04f 0200 	mov.w	r2, #0
    1c30:	701a      	strb	r2, [r3, #0]

				// read in data to temporary buffer, keeping track of stim flag
				// read NM0 adc data
				for(i = 0; i < 66; i++)
    1c32:	f04f 0300 	mov.w	r3, #0
    1c36:	60fb      	str	r3, [r7, #12]
    1c38:	e071      	b.n	1d1e <MAIN_STACK_SIZE+0xd1e>
				{
					if (i == 0)
    1c3a:	68fb      	ldr	r3, [r7, #12]
    1c3c:	2b00      	cmp	r3, #0
    1c3e:	d107      	bne.n	1c50 <MAIN_STACK_SIZE+0xc50>
					{
						flags = *n0adc;
    1c40:	f240 0314 	movw	r3, #20
    1c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c48:	681b      	ldr	r3, [r3, #0]
    1c4a:	681b      	ldr	r3, [r3, #0]
    1c4c:	83fb      	strh	r3, [r7, #30]
    1c4e:	e062      	b.n	1d16 <MAIN_STACK_SIZE+0xd16>
					}
					else if (i == 65)
    1c50:	68fb      	ldr	r3, [r7, #12]
    1c52:	2b41      	cmp	r3, #65	; 0x41
    1c54:	d107      	bne.n	1c66 <MAIN_STACK_SIZE+0xc66>
					{
						crcflag0 = *n0adc;
    1c56:	f240 0314 	movw	r3, #20
    1c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c5e:	681b      	ldr	r3, [r3, #0]
    1c60:	681b      	ldr	r3, [r3, #0]
    1c62:	847b      	strh	r3, [r7, #34]	; 0x22
    1c64:	e057      	b.n	1d16 <MAIN_STACK_SIZE+0xd16>
					}
					else
					{
						dummy = *n0adc;
    1c66:	f240 0314 	movw	r3, #20
    1c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c6e:	681b      	ldr	r3, [r3, #0]
    1c70:	681b      	ldr	r3, [r3, #0]
    1c72:	b29a      	uxth	r2, r3
    1c74:	f641 33bc 	movw	r3, #7100	; 0x1bbc
    1c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c7c:	801a      	strh	r2, [r3, #0]
						if (sel_data_vector[i-1] != 0)
    1c7e:	68fb      	ldr	r3, [r7, #12]
    1c80:	f103 32ff 	add.w	r2, r3, #4294967295
    1c84:	f641 4388 	movw	r3, #7304	; 0x1c88
    1c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c8c:	5c9b      	ldrb	r3, [r3, r2]
    1c8e:	2b00      	cmp	r3, #0
    1c90:	d041      	beq.n	1d16 <MAIN_STACK_SIZE+0xd16>
						{
							if (!stim_flag && (dummy & 0x8000))
    1c92:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    1c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c9a:	781b      	ldrb	r3, [r3, #0]
    1c9c:	f083 0301 	eor.w	r3, r3, #1
    1ca0:	b2db      	uxtb	r3, r3
    1ca2:	2b00      	cmp	r3, #0
    1ca4:	d00f      	beq.n	1cc6 <MAIN_STACK_SIZE+0xcc6>
    1ca6:	f641 33bc 	movw	r3, #7100	; 0x1bbc
    1caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cae:	881b      	ldrh	r3, [r3, #0]
    1cb0:	b29b      	uxth	r3, r3
    1cb2:	b21b      	sxth	r3, r3
    1cb4:	2b00      	cmp	r3, #0
    1cb6:	da06      	bge.n	1cc6 <MAIN_STACK_SIZE+0xcc6>
								stim_flag = true;
    1cb8:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    1cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cc0:	f04f 0201 	mov.w	r2, #1
    1cc4:	701a      	strb	r2, [r3, #0]
							adc_data_buf[buf_save][chan] = dummy;
    1cc6:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    1cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cce:	781b      	ldrb	r3, [r3, #0]
    1cd0:	4618      	mov	r0, r3
    1cd2:	f240 0318 	movw	r3, #24
    1cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cda:	681a      	ldr	r2, [r3, #0]
    1cdc:	f641 33bc 	movw	r3, #7100	; 0x1bbc
    1ce0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ce4:	881b      	ldrh	r3, [r3, #0]
    1ce6:	b299      	uxth	r1, r3
    1ce8:	f241 537c 	movw	r3, #5500	; 0x157c
    1cec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cf0:	f04f 0c64 	mov.w	ip, #100	; 0x64
    1cf4:	fb0c f000 	mul.w	r0, ip, r0
    1cf8:	4402      	add	r2, r0
    1cfa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
							chan++;
    1cfe:	f240 0318 	movw	r3, #24
    1d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d06:	681b      	ldr	r3, [r3, #0]
    1d08:	f103 0201 	add.w	r2, r3, #1
    1d0c:	f240 0318 	movw	r3, #24
    1d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d14:	601a      	str	r2, [r3, #0]
				chan = 1;
				stim_flag = false;

				// read in data to temporary buffer, keeping track of stim flag
				// read NM0 adc data
				for(i = 0; i < 66; i++)
    1d16:	68fb      	ldr	r3, [r7, #12]
    1d18:	f103 0301 	add.w	r3, r3, #1
    1d1c:	60fb      	str	r3, [r7, #12]
    1d1e:	68fb      	ldr	r3, [r7, #12]
    1d20:	2b41      	cmp	r3, #65	; 0x41
    1d22:	dd8a      	ble.n	1c3a <MAIN_STACK_SIZE+0xc3a>
						}
					}
				}

				// check if we need to do the interpolation
				if (artifact_en)
    1d24:	f641 43cb 	movw	r3, #7371	; 0x1ccb
    1d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d2c:	781b      	ldrb	r3, [r3, #0]
    1d2e:	2b00      	cmp	r3, #0
    1d30:	f000 80f0 	beq.w	1f14 <MAIN_STACK_SIZE+0xf14>
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
    1d34:	f641 43d0 	movw	r3, #7376	; 0x1cd0
    1d38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d3c:	781b      	ldrb	r3, [r3, #0]
    1d3e:	2b00      	cmp	r3, #0
    1d40:	d10d      	bne.n	1d5e <MAIN_STACK_SIZE+0xd5e>
    1d42:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d4a:	781b      	ldrb	r3, [r3, #0]
    1d4c:	2b00      	cmp	r3, #0
    1d4e:	d014      	beq.n	1d7a <MAIN_STACK_SIZE+0xd7a>
    1d50:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1d54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d58:	781b      	ldrb	r3, [r3, #0]
    1d5a:	2b01      	cmp	r3, #1
    1d5c:	d80d      	bhi.n	1d7a <MAIN_STACK_SIZE+0xd7a>
					{
						// we have stim, can't do anything yet, just keep track of how many consecutive samples artifact is
						stim_count++;
    1d5e:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d66:	781b      	ldrb	r3, [r3, #0]
    1d68:	f103 0301 	add.w	r3, r3, #1
    1d6c:	b2da      	uxtb	r2, r3
    1d6e:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d76:	701a      	strb	r2, [r3, #0]
				}

				// check if we need to do the interpolation
				if (artifact_en)
				{
					if (stim_flag || ((stim_count > 0) && (stim_count < MIN_FLAGS)))
    1d78:	e0cc      	b.n	1f14 <MAIN_STACK_SIZE+0xf14>
						stim_count++;
					}
					else
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
    1d7a:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1d7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d82:	781b      	ldrb	r3, [r3, #0]
    1d84:	2b00      	cmp	r3, #0
    1d86:	f000 80bb 	beq.w	1f00 <MAIN_STACK_SIZE+0xf00>
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=NUM_ENABLED_CHANNELS; chan++)
    1d8a:	f240 0318 	movw	r3, #24
    1d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1d92:	f04f 0201 	mov.w	r2, #1
    1d96:	601a      	str	r2, [r3, #0]
    1d98:	e0a3      	b.n	1ee2 <MAIN_STACK_SIZE+0xee2>
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
    1d9a:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    1d9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1da2:	781b      	ldrb	r3, [r3, #0]
    1da4:	4619      	mov	r1, r3
    1da6:	f240 0318 	movw	r3, #24
    1daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dae:	681a      	ldr	r2, [r3, #0]
    1db0:	f241 537c 	movw	r3, #5500	; 0x157c
    1db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1db8:	f04f 0064 	mov.w	r0, #100	; 0x64
    1dbc:	fb00 f101 	mul.w	r1, r0, r1
    1dc0:	440a      	add	r2, r1
    1dc2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    1dc6:	b29b      	uxth	r3, r3
    1dc8:	461a      	mov	r2, r3
    1dca:	f240 031c 	movw	r3, #28
    1dce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dd2:	781b      	ldrb	r3, [r3, #0]
    1dd4:	4618      	mov	r0, r3
    1dd6:	f240 0318 	movw	r3, #24
    1dda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1dde:	6819      	ldr	r1, [r3, #0]
    1de0:	f241 537c 	movw	r3, #5500	; 0x157c
    1de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1de8:	f04f 0c64 	mov.w	ip, #100	; 0x64
    1dec:	fb0c f000 	mul.w	r0, ip, r0
    1df0:	4401      	add	r1, r0
    1df2:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    1df6:	b29b      	uxth	r3, r3
    1df8:	ebc3 0202 	rsb	r2, r3, r2
    1dfc:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1e00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e04:	781b      	ldrb	r3, [r3, #0]
    1e06:	f103 0301 	add.w	r3, r3, #1
    1e0a:	fb92 f3f3 	sdiv	r3, r2, r3
    1e0e:	b29a      	uxth	r2, r3
    1e10:	f641 43d4 	movw	r3, #7380	; 0x1cd4
    1e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e18:	801a      	strh	r2, [r3, #0]
								for (i=1; i<=stim_count; i++)
    1e1a:	f04f 0301 	mov.w	r3, #1
    1e1e:	60fb      	str	r3, [r7, #12]
    1e20:	e04a      	b.n	1eb8 <MAIN_STACK_SIZE+0xeb8>
								{
									buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
    1e22:	68fb      	ldr	r3, [r7, #12]
    1e24:	b2da      	uxtb	r2, r3
    1e26:	f240 031c 	movw	r3, #28
    1e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e2e:	781b      	ldrb	r3, [r3, #0]
    1e30:	4413      	add	r3, r2
    1e32:	b2db      	uxtb	r3, r3
    1e34:	f003 0307 	and.w	r3, r3, #7
    1e38:	75fb      	strb	r3, [r7, #23]
									adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
    1e3a:	7df8      	ldrb	r0, [r7, #23]
    1e3c:	f240 0318 	movw	r3, #24
    1e40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e44:	681a      	ldr	r2, [r3, #0]
    1e46:	f240 031c 	movw	r3, #28
    1e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e4e:	781b      	ldrb	r3, [r3, #0]
    1e50:	469c      	mov	ip, r3
    1e52:	f240 0318 	movw	r3, #24
    1e56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e5a:	6819      	ldr	r1, [r3, #0]
    1e5c:	f241 537c 	movw	r3, #5500	; 0x157c
    1e60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e64:	f04f 0e64 	mov.w	lr, #100	; 0x64
    1e68:	fb0e fc0c 	mul.w	ip, lr, ip
    1e6c:	4461      	add	r1, ip
    1e6e:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    1e72:	b299      	uxth	r1, r3
    1e74:	68fb      	ldr	r3, [r7, #12]
    1e76:	fa1f fc83 	uxth.w	ip, r3
    1e7a:	f641 43d4 	movw	r3, #7380	; 0x1cd4
    1e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e82:	881b      	ldrh	r3, [r3, #0]
    1e84:	fb03 f30c 	mul.w	r3, r3, ip
    1e88:	b29b      	uxth	r3, r3
    1e8a:	440b      	add	r3, r1
    1e8c:	b29b      	uxth	r3, r3
    1e8e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    1e92:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    1e96:	b29b      	uxth	r3, r3
    1e98:	b299      	uxth	r1, r3
    1e9a:	f241 537c 	movw	r3, #5500	; 0x157c
    1e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ea2:	f04f 0c64 	mov.w	ip, #100	; 0x64
    1ea6:	fb0c f000 	mul.w	r0, ip, r0
    1eaa:	4402      	add	r2, r0
    1eac:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=NUM_ENABLED_CHANNELS; chan++)
							{
								step = (adc_data_buf[buf_save][chan] - adc_data_buf[buf_good][chan])/(stim_count + 1);
								for (i=1; i<=stim_count; i++)
    1eb0:	68fb      	ldr	r3, [r7, #12]
    1eb2:	f103 0301 	add.w	r3, r3, #1
    1eb6:	60fb      	str	r3, [r7, #12]
    1eb8:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1ebc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ec0:	781b      	ldrb	r3, [r3, #0]
    1ec2:	461a      	mov	r2, r3
    1ec4:	68fb      	ldr	r3, [r7, #12]
    1ec6:	429a      	cmp	r2, r3
    1ec8:	daab      	bge.n	1e22 <MAIN_STACK_SIZE+0xe22>
					{
						// no stim flag, need to check if this is the end of a stim artifact
						if (stim_count > 0)
						{
							// there was previous stim, meaning we now overwrite with interpolated data
							for (chan=1; chan<=NUM_ENABLED_CHANNELS; chan++)
    1eca:	f240 0318 	movw	r3, #24
    1ece:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ed2:	681b      	ldr	r3, [r3, #0]
    1ed4:	f103 0201 	add.w	r2, r3, #1
    1ed8:	f240 0318 	movw	r3, #24
    1edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee0:	601a      	str	r2, [r3, #0]
    1ee2:	f240 0318 	movw	r3, #24
    1ee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eea:	681b      	ldr	r3, [r3, #0]
    1eec:	2b40      	cmp	r3, #64	; 0x40
    1eee:	f77f af54 	ble.w	1d9a <MAIN_STACK_SIZE+0xd9a>
								{
									buf_idx = (buf_good+i) & (NUM_DATA_BUF-1);
									adc_data_buf[buf_idx][chan] = (adc_data_buf[buf_good][chan] + (step*i)) | 0x8000;
								}
							}
							stim_count = 0;
    1ef2:	f641 43d2 	movw	r3, #7378	; 0x1cd2
    1ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1efa:	f04f 0200 	mov.w	r2, #0
    1efe:	701a      	strb	r2, [r3, #0]
						}
						buf_good = buf_save;
    1f00:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    1f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f08:	781a      	ldrb	r2, [r3, #0]
    1f0a:	f240 031c 	movw	r3, #28
    1f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f12:	701a      	strb	r2, [r3, #0]
					}
				}

	//			if ((crcflag0 & 0x1) && (crcflag1 & 0x1) && stream_en)
				if ((crcflag0 & 0x1) && stream_en)
    1f14:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
    1f16:	f003 0301 	and.w	r3, r3, #1
    1f1a:	b2db      	uxtb	r3, r3
    1f1c:	2b00      	cmp	r3, #0
    1f1e:	f000 808c 	beq.w	203a <MAIN_STACK_SIZE+0x103a>
    1f22:	f641 43c8 	movw	r3, #7368	; 0x1cc8
    1f26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f2a:	781b      	ldrb	r3, [r3, #0]
    1f2c:	2b00      	cmp	r3, #0
    1f2e:	f000 8084 	beq.w	203a <MAIN_STACK_SIZE+0x103a>
				{
					counter++;	//counter for fake accelerometer data
    1f32:	f641 43ce 	movw	r3, #7374	; 0x1cce
    1f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f3a:	881b      	ldrh	r3, [r3, #0]
    1f3c:	f103 0301 	add.w	r3, r3, #1
    1f40:	b29a      	uxth	r2, r3
    1f42:	f641 43ce 	movw	r3, #7374	; 0x1cce
    1f46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f4a:	801a      	strh	r2, [r3, #0]
					adc_data_buf[buf_tx][DATA_BUF_SIZE-1] = counter;
    1f4c:	f240 031d 	movw	r3, #29
    1f50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f54:	781b      	ldrb	r3, [r3, #0]
    1f56:	4619      	mov	r1, r3
    1f58:	f641 43ce 	movw	r3, #7374	; 0x1cce
    1f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f60:	881a      	ldrh	r2, [r3, #0]
    1f62:	f241 537c 	movw	r3, #5500	; 0x157c
    1f66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f6a:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    1f6e:	fb00 f101 	mul.w	r1, r0, r1
    1f72:	440b      	add	r3, r1
    1f74:	f103 03c6 	add.w	r3, r3, #198	; 0xc6
    1f78:	801a      	strh	r2, [r3, #0]
					adc_data_buf[buf_tx][DATA_BUF_SIZE-2] = counter;
    1f7a:	f240 031d 	movw	r3, #29
    1f7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f82:	781b      	ldrb	r3, [r3, #0]
    1f84:	4619      	mov	r1, r3
    1f86:	f641 43ce 	movw	r3, #7374	; 0x1cce
    1f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f8e:	881a      	ldrh	r2, [r3, #0]
    1f90:	f241 537c 	movw	r3, #5500	; 0x157c
    1f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f98:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    1f9c:	fb00 f101 	mul.w	r1, r0, r1
    1fa0:	440b      	add	r3, r1
    1fa2:	f103 03c4 	add.w	r3, r3, #196	; 0xc4
    1fa6:	801a      	strh	r2, [r3, #0]
					adc_data_buf[buf_tx][DATA_BUF_SIZE-3] = counter;
    1fa8:	f240 031d 	movw	r3, #29
    1fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fb0:	781b      	ldrb	r3, [r3, #0]
    1fb2:	4619      	mov	r1, r3
    1fb4:	f641 43ce 	movw	r3, #7374	; 0x1cce
    1fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fbc:	881a      	ldrh	r2, [r3, #0]
    1fbe:	f241 537c 	movw	r3, #5500	; 0x157c
    1fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fc6:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    1fca:	fb00 f101 	mul.w	r1, r0, r1
    1fce:	440b      	add	r3, r1
    1fd0:	f103 03c2 	add.w	r3, r3, #194	; 0xc2
    1fd4:	801a      	strh	r2, [r3, #0]

					MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    1fd6:	f643 602c 	movw	r0, #15916	; 0x3e2c
    1fda:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1fde:	f04f 0100 	mov.w	r1, #0
    1fe2:	f000 fca9 	bl	2938 <MSS_SPI_set_slave_select>
					MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) adc_data_buf[buf_tx]) + 1, 2*DATA_BUF_SIZE-1, spi_rx_buf, sizeof(spi_rx_buf));
    1fe6:	f241 537c 	movw	r3, #5500	; 0x157c
    1fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fee:	f240 021d 	movw	r2, #29
    1ff2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    1ff6:	7812      	ldrb	r2, [r2, #0]
    1ff8:	f04f 01c8 	mov.w	r1, #200	; 0xc8
    1ffc:	fb01 f202 	mul.w	r2, r1, r2
    2000:	f102 0201 	add.w	r2, r2, #1
    2004:	4413      	add	r3, r2
    2006:	f04f 0206 	mov.w	r2, #6
    200a:	9200      	str	r2, [sp, #0]
    200c:	f643 602c 	movw	r0, #15916	; 0x3e2c
    2010:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2014:	4619      	mov	r1, r3
    2016:	f04f 02c7 	mov.w	r2, #199	; 0xc7
    201a:	f641 43d8 	movw	r3, #7384	; 0x1cd8
    201e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2022:	f000 fd55 	bl	2ad0 <MSS_SPI_transfer_block>
					MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    2026:	f643 602c 	movw	r0, #15916	; 0x3e2c
    202a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    202e:	f04f 0100 	mov.w	r1, #0
    2032:	f000 fd05 	bl	2a40 <MSS_SPI_clear_slave_select>
					spi_rx_handler();
    2036:	f000 f95b 	bl	22f0 <spi_rx_handler>
				}

				buf_save = (buf_save+1) & (NUM_DATA_BUF-1);
    203a:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    203e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2042:	781b      	ldrb	r3, [r3, #0]
    2044:	f103 0301 	add.w	r3, r3, #1
    2048:	b2db      	uxtb	r3, r3
    204a:	461a      	mov	r2, r3
    204c:	f002 0207 	and.w	r2, r2, #7
    2050:	f641 43d1 	movw	r3, #7377	; 0x1cd1
    2054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2058:	701a      	strb	r2, [r3, #0]
				buf_tx = (buf_tx+1) & (NUM_DATA_BUF-1);
    205a:	f240 031d 	movw	r3, #29
    205e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2062:	781b      	ldrb	r3, [r3, #0]
    2064:	f103 0301 	add.w	r3, r3, #1
    2068:	b2db      	uxtb	r3, r3
    206a:	461a      	mov	r2, r3
    206c:	f002 0207 	and.w	r2, r2, #7
    2070:	f240 031d 	movw	r3, #29
    2074:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2078:	701a      	strb	r2, [r3, #0]
    207a:	e004      	b.n	2086 <MAIN_STACK_SIZE+0x1086>
					adc_data_buf[buf_tx][CL_DATA_BUF_SIZE-1] = counter;
					MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
					MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) adc_data_buf[buf_tx]) + 1, 2*CL_DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf));
					MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
#endif
					spi_rx_handler();
    207c:	bf00      	nop
    207e:	e002      	b.n	2086 <MAIN_STACK_SIZE+0x1086>
    2080:	bf00      	nop
    2082:	e000      	b.n	2086 <MAIN_STACK_SIZE+0x1086>
    2084:	bf00      	nop
				buf_save = (buf_save+1) & (NUM_DATA_BUF-1);
				buf_tx = (buf_tx+1) & (NUM_DATA_BUF-1);
			}
		}

		if (stim_rep > 0) // if we still have a stim train to start
    2086:	f641 43f4 	movw	r3, #7412	; 0x1cf4
    208a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    208e:	681b      	ldr	r3, [r3, #0]
    2090:	2b00      	cmp	r3, #0
    2092:	f000 80b0 	beq.w	21f6 <MAIN_STACK_SIZE+0x11f6>
		{
        	if (stat & NM0_ACK) // stim is happening on NM0
    2096:	f641 43fc 	movw	r3, #7420	; 0x1cfc
    209a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    209e:	681b      	ldr	r3, [r3, #0]
    20a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    20a4:	2b00      	cmp	r3, #0
    20a6:	f43e aceb 	beq.w	a80 <main+0x2ac>
			{
        		for(i = 0; i < 4; i++)
    20aa:	f04f 0300 	mov.w	r3, #0
    20ae:	60fb      	str	r3, [r7, #12]
    20b0:	e022      	b.n	20f8 <MAIN_STACK_SIZE+0x10f8>
				{
					tmp = *n0ack;
    20b2:	f240 0310 	movw	r3, #16
    20b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ba:	681b      	ldr	r3, [r3, #0]
    20bc:	681b      	ldr	r3, [r3, #0]
    20be:	62bb      	str	r3, [r7, #40]	; 0x28
					if (i == 1)
    20c0:	68fb      	ldr	r3, [r7, #12]
    20c2:	2b01      	cmp	r3, #1
    20c4:	d105      	bne.n	20d2 <MAIN_STACK_SIZE+0x10d2>
						crcok = (tmp == 0x01);
    20c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    20c8:	2b01      	cmp	r3, #1
    20ca:	bf14      	ite	ne
    20cc:	2300      	movne	r3, #0
    20ce:	2301      	moveq	r3, #1
    20d0:	62fb      	str	r3, [r7, #44]	; 0x2c
					if (i == 2)
    20d2:	68fb      	ldr	r3, [r7, #12]
    20d4:	2b02      	cmp	r3, #2
    20d6:	d101      	bne.n	20dc <MAIN_STACK_SIZE+0x10dc>
						ret = tmp;
    20d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    20da:	627b      	str	r3, [r7, #36]	; 0x24
					if (i == 3)
    20dc:	68fb      	ldr	r3, [r7, #12]
    20de:	2b03      	cmp	r3, #3
    20e0:	d106      	bne.n	20f0 <MAIN_STACK_SIZE+0x10f0>
						crcok &= (tmp & 1);
    20e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
    20e4:	f003 0301 	and.w	r3, r3, #1
    20e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    20ea:	ea02 0303 	and.w	r3, r2, r3
    20ee:	62fb      	str	r3, [r7, #44]	; 0x2c

		if (stim_rep > 0) // if we still have a stim train to start
		{
        	if (stat & NM0_ACK) // stim is happening on NM0
			{
        		for(i = 0; i < 4; i++)
    20f0:	68fb      	ldr	r3, [r7, #12]
    20f2:	f103 0301 	add.w	r3, r3, #1
    20f6:	60fb      	str	r3, [r7, #12]
    20f8:	68fb      	ldr	r3, [r7, #12]
    20fa:	2b03      	cmp	r3, #3
    20fc:	ddd9      	ble.n	20b2 <MAIN_STACK_SIZE+0x10b2>
					if (i == 2)
						ret = tmp;
					if (i == 3)
						crcok &= (tmp & 1);
				}
        		if (crcok & !(ret & (1 << 15))) // previous stim ended, so start a new train
    20fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    2100:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    2104:	2b00      	cmp	r3, #0
    2106:	bf14      	ite	ne
    2108:	2200      	movne	r2, #0
    210a:	2201      	moveq	r2, #1
    210c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    210e:	ea02 0303 	and.w	r3, r2, r3
    2112:	2b00      	cmp	r3, #0
    2114:	d043      	beq.n	219e <MAIN_STACK_SIZE+0x119e>
        		{
        			stim_rep--;
    2116:	f641 43f4 	movw	r3, #7412	; 0x1cf4
    211a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    211e:	681b      	ldr	r3, [r3, #0]
    2120:	f103 32ff 	add.w	r2, r3, #4294967295
    2124:	f641 43f4 	movw	r3, #7412	; 0x1cf4
    2128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    212c:	601a      	str	r2, [r3, #0]
        			NMstim(0x09 | (1 << 10));
    212e:	f240 4009 	movw	r0, #1033	; 0x409
    2132:	f7fe fa4d 	bl	5d0 <NMstim>
        			if (stim_rep > 0)
    2136:	f641 43f4 	movw	r3, #7412	; 0x1cf4
    213a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    213e:	681b      	ldr	r3, [r3, #0]
    2140:	2b00      	cmp	r3, #0
    2142:	f43e ac9f 	beq.w	a84 <main+0x2b0>
        			{
        				*n0d2 = 0x01 << 16;
    2146:	f240 030c 	movw	r3, #12
    214a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    214e:	681b      	ldr	r3, [r3, #0]
    2150:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2154:	601a      	str	r2, [r3, #0]
						*n0d1 = OP_READ;
    2156:	f240 0308 	movw	r3, #8
    215a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    215e:	681b      	ldr	r3, [r3, #0]
    2160:	f04f 0200 	mov.w	r2, #0
    2164:	601a      	str	r2, [r3, #0]
						stat = *status;
    2166:	f240 0304 	movw	r3, #4
    216a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    216e:	681b      	ldr	r3, [r3, #0]
    2170:	681a      	ldr	r2, [r3, #0]
    2172:	f641 43fc 	movw	r3, #7420	; 0x1cfc
    2176:	f2c2 0300 	movt	r3, #8192	; 0x2000
    217a:	601a      	str	r2, [r3, #0]
						stat_flag = true;
    217c:	f641 5300 	movw	r3, #7424	; 0x1d00
    2180:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2184:	f04f 0201 	mov.w	r2, #1
    2188:	701a      	strb	r2, [r3, #0]
						*status = NM0_START;
    218a:	f240 0304 	movw	r3, #4
    218e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2192:	681b      	ldr	r3, [r3, #0]
    2194:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    2198:	601a      	str	r2, [r3, #0]
						data_ack_req &= ~0x01;
					}
				}
			}
        }
    }
    219a:	f7fe bc7a 	b.w	a92 <main+0x2be>
						*status = NM0_START;
        			}
        		}
        		else
        		{
        			*n0d2 = 0x01 << 16;
    219e:	f240 030c 	movw	r3, #12
    21a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a6:	681b      	ldr	r3, [r3, #0]
    21a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    21ac:	601a      	str	r2, [r3, #0]
					*n0d1 = OP_READ;
    21ae:	f240 0308 	movw	r3, #8
    21b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b6:	681b      	ldr	r3, [r3, #0]
    21b8:	f04f 0200 	mov.w	r2, #0
    21bc:	601a      	str	r2, [r3, #0]
					stat = *status;
    21be:	f240 0304 	movw	r3, #4
    21c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c6:	681b      	ldr	r3, [r3, #0]
    21c8:	681a      	ldr	r2, [r3, #0]
    21ca:	f641 43fc 	movw	r3, #7420	; 0x1cfc
    21ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21d2:	601a      	str	r2, [r3, #0]
					stat_flag = true;
    21d4:	f641 5300 	movw	r3, #7424	; 0x1d00
    21d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21dc:	f04f 0201 	mov.w	r2, #1
    21e0:	701a      	strb	r2, [r3, #0]
					*status = NM0_START;
    21e2:	f240 0304 	movw	r3, #4
    21e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ea:	681b      	ldr	r3, [r3, #0]
    21ec:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    21f0:	601a      	str	r2, [r3, #0]
						data_ack_req &= ~0x01;
					}
				}
			}
        }
    }
    21f2:	f7fe bc4e 	b.w	a92 <main+0x2be>
        		}
			}
        }
        else // not doing stim, so continue with register operations
        {
            if (stat & NM0_ACK)
    21f6:	f641 43fc 	movw	r3, #7420	; 0x1cfc
    21fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21fe:	681b      	ldr	r3, [r3, #0]
    2200:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
    2204:	2b00      	cmp	r3, #0
    2206:	f43e ac3f 	beq.w	a88 <main+0x2b4>
			{
				reg_data_buf[0] = 0xFF00; // header byte
    220a:	f641 33c0 	movw	r3, #7104	; 0x1bc0
    220e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2212:	f44f 427f 	mov.w	r2, #65280	; 0xff00
    2216:	801a      	strh	r2, [r3, #0]
				for(i = 0; i < 4; i++)
    2218:	f04f 0300 	mov.w	r3, #0
    221c:	60fb      	str	r3, [r7, #12]
    221e:	e027      	b.n	2270 <MAIN_STACK_SIZE+0x1270>
				{
					if (i == 0)
    2220:	68fb      	ldr	r3, [r7, #12]
    2222:	2b00      	cmp	r3, #0
    2224:	d107      	bne.n	2236 <MAIN_STACK_SIZE+0x1236>
						flags = *n0ack;
    2226:	f240 0310 	movw	r3, #16
    222a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    222e:	681b      	ldr	r3, [r3, #0]
    2230:	681b      	ldr	r3, [r3, #0]
    2232:	83fb      	strh	r3, [r7, #30]
    2234:	e018      	b.n	2268 <MAIN_STACK_SIZE+0x1268>
					else if (i == 3)
    2236:	68fb      	ldr	r3, [r7, #12]
    2238:	2b03      	cmp	r3, #3
    223a:	d107      	bne.n	224c <MAIN_STACK_SIZE+0x124c>
						crcflag = *n0ack;
    223c:	f240 0310 	movw	r3, #16
    2240:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2244:	681b      	ldr	r3, [r3, #0]
    2246:	681b      	ldr	r3, [r3, #0]
    2248:	843b      	strh	r3, [r7, #32]
    224a:	e00d      	b.n	2268 <MAIN_STACK_SIZE+0x1268>
					else
						reg_data_buf[i] = *n0ack;
    224c:	68fa      	ldr	r2, [r7, #12]
    224e:	f240 0310 	movw	r3, #16
    2252:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2256:	681b      	ldr	r3, [r3, #0]
    2258:	681b      	ldr	r3, [r3, #0]
    225a:	b299      	uxth	r1, r3
    225c:	f641 33c0 	movw	r3, #7104	; 0x1bc0
    2260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2264:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        else // not doing stim, so continue with register operations
        {
            if (stat & NM0_ACK)
			{
				reg_data_buf[0] = 0xFF00; // header byte
				for(i = 0; i < 4; i++)
    2268:	68fb      	ldr	r3, [r7, #12]
    226a:	f103 0301 	add.w	r3, r3, #1
    226e:	60fb      	str	r3, [r7, #12]
    2270:	68fb      	ldr	r3, [r7, #12]
    2272:	2b03      	cmp	r3, #3
    2274:	ddd4      	ble.n	2220 <MAIN_STACK_SIZE+0x1220>
					else if (i == 3)
						crcflag = *n0ack;
					else
						reg_data_buf[i] = *n0ack;
				}
				if (crcflag & 0x1)
    2276:	8c3b      	ldrh	r3, [r7, #32]
    2278:	f003 0301 	and.w	r3, r3, #1
    227c:	b2db      	uxtb	r3, r3
    227e:	2b00      	cmp	r3, #0
    2280:	f43e ac04 	beq.w	a8c <main+0x2b8>
				{
					if (data_ack_req & 0x01)
    2284:	69bb      	ldr	r3, [r7, #24]
    2286:	f003 0301 	and.w	r3, r3, #1
    228a:	b2db      	uxtb	r3, r3
    228c:	2b00      	cmp	r3, #0
    228e:	f43e abff 	beq.w	a90 <main+0x2bc>
					{
						MSS_SPI_set_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    2292:	f643 602c 	movw	r0, #15916	; 0x3e2c
    2296:	f2c2 0000 	movt	r0, #8192	; 0x2000
    229a:	f04f 0100 	mov.w	r1, #0
    229e:	f000 fb4b 	bl	2938 <MSS_SPI_set_slave_select>
						MSS_SPI_transfer_block( &g_mss_spi0, ((uint8_t *) reg_data_buf) + 1, 2*DATA_BUF_SIZE - 1, spi_rx_buf, sizeof(spi_rx_buf) );
    22a2:	f641 33c0 	movw	r3, #7104	; 0x1bc0
    22a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22aa:	f103 0301 	add.w	r3, r3, #1
    22ae:	f04f 0206 	mov.w	r2, #6
    22b2:	9200      	str	r2, [sp, #0]
    22b4:	f643 602c 	movw	r0, #15916	; 0x3e2c
    22b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    22bc:	4619      	mov	r1, r3
    22be:	f04f 02c7 	mov.w	r2, #199	; 0xc7
    22c2:	f641 43d8 	movw	r3, #7384	; 0x1cd8
    22c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ca:	f000 fc01 	bl	2ad0 <MSS_SPI_transfer_block>
						MSS_SPI_clear_slave_select( &g_mss_spi0, MSS_SPI_SLAVE_0 );
    22ce:	f643 602c 	movw	r0, #15916	; 0x3e2c
    22d2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    22d6:	f04f 0100 	mov.w	r1, #0
    22da:	f000 fbb1 	bl	2a40 <MSS_SPI_clear_slave_select>
						spi_rx_handler();
    22de:	f000 f807 	bl	22f0 <spi_rx_handler>
						data_ack_req &= ~0x01;
    22e2:	69bb      	ldr	r3, [r7, #24]
    22e4:	f023 0301 	bic.w	r3, r3, #1
    22e8:	61bb      	str	r3, [r7, #24]
					}
				}
			}
        }
    }
    22ea:	f7fe bbd2 	b.w	a92 <main+0x2be>
    22ee:	bf00      	nop

000022f0 <spi_rx_handler>:
    return 0;
}

void spi_rx_handler()
{
    22f0:	b480      	push	{r7}
    22f2:	b083      	sub	sp, #12
    22f4:	af00      	add	r7, sp, #0
	// check if there is meaningful data on SPI rx (indicated by non-zero header byte)
	// if so, throw it in ring buffer.
	gui_request_counter=0;
    22f6:	f641 43e0 	movw	r3, #7392	; 0x1ce0
    22fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22fe:	f04f 0200 	mov.w	r2, #0
    2302:	601a      	str	r2, [r3, #0]
	int i;
	if (spi_rx_buf[0] == 0xAA) {
    2304:	f641 43d8 	movw	r3, #7384	; 0x1cd8
    2308:	f2c2 0300 	movt	r3, #8192	; 0x2000
    230c:	781b      	ldrb	r3, [r3, #0]
    230e:	2baa      	cmp	r3, #170	; 0xaa
    2310:	d13a      	bne.n	2388 <spi_rx_handler+0x98>
 		for(i = 0; i < 5; i++)
    2312:	f04f 0300 	mov.w	r3, #0
    2316:	607b      	str	r3, [r7, #4]
    2318:	e033      	b.n	2382 <spi_rx_handler+0x92>
		{
			if ((rbwrptr+1)%RINGBUF_SIZE != rbrdptr)
    231a:	f241 5374 	movw	r3, #5492	; 0x1574
    231e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2322:	681b      	ldr	r3, [r3, #0]
    2324:	f103 0301 	add.w	r3, r3, #1
    2328:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    232c:	f241 5378 	movw	r3, #5496	; 0x1578
    2330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2334:	681b      	ldr	r3, [r3, #0]
    2336:	429a      	cmp	r2, r3
    2338:	d01f      	beq.n	237a <spi_rx_handler+0x8a>
			{
				ringbuf[rbwrptr] = spi_rx_buf[i+1];
    233a:	f241 5374 	movw	r3, #5492	; 0x1574
    233e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2342:	681a      	ldr	r2, [r3, #0]
    2344:	687b      	ldr	r3, [r7, #4]
    2346:	f103 0101 	add.w	r1, r3, #1
    234a:	f641 43d8 	movw	r3, #7384	; 0x1cd8
    234e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2352:	5c59      	ldrb	r1, [r3, r1]
    2354:	f241 5334 	movw	r3, #5428	; 0x1534
    2358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    235c:	5499      	strb	r1, [r3, r2]
				rbwrptr = (rbwrptr+1) % RINGBUF_SIZE;
    235e:	f241 5374 	movw	r3, #5492	; 0x1574
    2362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2366:	681b      	ldr	r3, [r3, #0]
    2368:	f103 0301 	add.w	r3, r3, #1
    236c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
    2370:	f241 5374 	movw	r3, #5492	; 0x1574
    2374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2378:	601a      	str	r2, [r3, #0]
	// check if there is meaningful data on SPI rx (indicated by non-zero header byte)
	// if so, throw it in ring buffer.
	gui_request_counter=0;
	int i;
	if (spi_rx_buf[0] == 0xAA) {
 		for(i = 0; i < 5; i++)
    237a:	687b      	ldr	r3, [r7, #4]
    237c:	f103 0301 	add.w	r3, r3, #1
    2380:	607b      	str	r3, [r7, #4]
    2382:	687b      	ldr	r3, [r7, #4]
    2384:	2b04      	cmp	r3, #4
    2386:	ddc8      	ble.n	231a <spi_rx_handler+0x2a>
				ringbuf[rbwrptr] = spi_rx_buf[i+1];
				rbwrptr = (rbwrptr+1) % RINGBUF_SIZE;
			}
		}
	}
}
    2388:	f107 070c 	add.w	r7, r7, #12
    238c:	46bd      	mov	sp, r7
    238e:	bc80      	pop	{r7}
    2390:	4770      	bx	lr
    2392:	bf00      	nop

00002394 <_exit>:
{
    /* Should we force a system reset? */
    while( 1 )
    {
        ;
    }
    2394:	b480      	push	{r7}
    2396:	b083      	sub	sp, #12
    2398:	af00      	add	r7, sp, #0
    239a:	6078      	str	r0, [r7, #4]
    239c:	e7fe      	b.n	239c <_exit+0x8>
    239e:	bf00      	nop

000023a0 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    23a0:	b480      	push	{r7}
    23a2:	b085      	sub	sp, #20
    23a4:	af00      	add	r7, sp, #0
    23a6:	60f8      	str	r0, [r7, #12]
    23a8:	60b9      	str	r1, [r7, #8]
    23aa:	607a      	str	r2, [r7, #4]
    23ac:	603b      	str	r3, [r7, #0]
     */
    MSS_UART_polled_tx(gp_my_uart, (uint8_t *)ptr, len);
    
    return len;
#else   /* MICROSEMI_STDIO_THRU_UART */
    return 0;
    23ae:	f04f 0300 	mov.w	r3, #0
#endif  /* MICROSEMI_STDIO_THRU_UART */
}
    23b2:	4618      	mov	r0, r3
    23b4:	f107 0714 	add.w	r7, r7, #20
    23b8:	46bd      	mov	sp, r7
    23ba:	bc80      	pop	{r7}
    23bc:	4770      	bx	lr
    23be:	bf00      	nop

000023c0 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    23c0:	b580      	push	{r7, lr}
    23c2:	b086      	sub	sp, #24
    23c4:	af00      	add	r7, sp, #0
    23c6:	6078      	str	r0, [r7, #4]
    extern char _end;       /* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    23c8:	f641 5340 	movw	r3, #7488	; 0x1d40
    23cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23d0:	681b      	ldr	r3, [r3, #0]
    23d2:	2b00      	cmp	r3, #0
    23d4:	d108      	bne.n	23e8 <_sbrk+0x28>
    {
      heap_end = &_end;
    23d6:	f641 5340 	movw	r3, #7488	; 0x1d40
    23da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23de:	f643 62c0 	movw	r2, #16064	; 0x3ec0
    23e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    23e6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    23e8:	f641 5340 	movw	r3, #7488	; 0x1d40
    23ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f0:	681b      	ldr	r3, [r3, #0]
    23f2:	60fb      	str	r3, [r7, #12]
    
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    23f4:	f3ef 8308 	mrs	r3, MSP
    23f8:	613b      	str	r3, [r7, #16]
    if(heap_end < stack_ptr)
    23fa:	f641 5340 	movw	r3, #7488	; 0x1d40
    23fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2402:	681a      	ldr	r2, [r3, #0]
    2404:	693b      	ldr	r3, [r7, #16]
    2406:	429a      	cmp	r2, r3
    2408:	d219      	bcs.n	243e <_sbrk+0x7e>
        /*
         * Heap is at an address below the stack, growing up toward the stack.
         * The stack is above the heap, growing down towards the heap.
         * Make sure the stack and heap do not run into each other.
         */
        if (heap_end + incr > stack_ptr)
    240a:	f641 5340 	movw	r3, #7488	; 0x1d40
    240e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2412:	681a      	ldr	r2, [r3, #0]
    2414:	687b      	ldr	r3, [r7, #4]
    2416:	441a      	add	r2, r3
    2418:	693b      	ldr	r3, [r7, #16]
    241a:	429a      	cmp	r2, r3
    241c:	d92e      	bls.n	247c <_sbrk+0xbc>
        {
          _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    241e:	f04f 0000 	mov.w	r0, #0
    2422:	f04f 0101 	mov.w	r1, #1
    2426:	f648 22d0 	movw	r2, #35536	; 0x8ad0
    242a:	f2c0 0200 	movt	r2, #0
    242e:	f04f 0319 	mov.w	r3, #25
    2432:	f7ff ffb5 	bl	23a0 <_write_r>
          _exit (1);
    2436:	f04f 0001 	mov.w	r0, #1
    243a:	f7ff ffab 	bl	2394 <_exit>
         * SmartFusion2 cache design.
         */
        extern char _eheap;     /* Defined by the linker */
        char *top_of_heap;
        
        top_of_heap = &_eheap;
    243e:	f24f 0300 	movw	r3, #61440	; 0xf000
    2442:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2446:	617b      	str	r3, [r7, #20]
        if(heap_end + incr  > top_of_heap)
    2448:	f641 5340 	movw	r3, #7488	; 0x1d40
    244c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2450:	681a      	ldr	r2, [r3, #0]
    2452:	687b      	ldr	r3, [r7, #4]
    2454:	441a      	add	r2, r3
    2456:	697b      	ldr	r3, [r7, #20]
    2458:	429a      	cmp	r2, r3
    245a:	d910      	bls.n	247e <_sbrk+0xbe>
        {
          _write_r ((void *)0, 1, "Out of heap memory\n", 25);
    245c:	f04f 0000 	mov.w	r0, #0
    2460:	f04f 0101 	mov.w	r1, #1
    2464:	f648 22ec 	movw	r2, #35564	; 0x8aec
    2468:	f2c0 0200 	movt	r2, #0
    246c:	f04f 0319 	mov.w	r3, #25
    2470:	f7ff ff96 	bl	23a0 <_write_r>
          _exit (1);
    2474:	f04f 0001 	mov.w	r0, #1
    2478:	f7ff ff8c 	bl	2394 <_exit>
         * Make sure the stack and heap do not run into each other.
         */
        if (heap_end + incr > stack_ptr)
        {
          _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
          _exit (1);
    247c:	bf00      	nop
          _write_r ((void *)0, 1, "Out of heap memory\n", 25);
          _exit (1);
        }
    }
  
    heap_end += incr;
    247e:	f641 5340 	movw	r3, #7488	; 0x1d40
    2482:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2486:	681a      	ldr	r2, [r3, #0]
    2488:	687b      	ldr	r3, [r7, #4]
    248a:	441a      	add	r2, r3
    248c:	f641 5340 	movw	r3, #7488	; 0x1d40
    2490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2494:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    2496:	68fb      	ldr	r3, [r7, #12]
}
    2498:	4618      	mov	r0, r3
    249a:	f107 0718 	add.w	r7, r7, #24
    249e:	46bd      	mov	sp, r7
    24a0:	bd80      	pop	{r7, pc}
    24a2:	bf00      	nop

000024a4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    24a4:	b480      	push	{r7}
    24a6:	b083      	sub	sp, #12
    24a8:	af00      	add	r7, sp, #0
    24aa:	4603      	mov	r3, r0
    24ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    24ae:	f24e 1300 	movw	r3, #57600	; 0xe100
    24b2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24b6:	f997 2007 	ldrsb.w	r2, [r7, #7]
    24ba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    24be:	79f9      	ldrb	r1, [r7, #7]
    24c0:	f001 011f 	and.w	r1, r1, #31
    24c4:	f04f 0001 	mov.w	r0, #1
    24c8:	fa00 f101 	lsl.w	r1, r0, r1
    24cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    24d0:	f107 070c 	add.w	r7, r7, #12
    24d4:	46bd      	mov	sp, r7
    24d6:	bc80      	pop	{r7}
    24d8:	4770      	bx	lr
    24da:	bf00      	nop

000024dc <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    24dc:	b480      	push	{r7}
    24de:	b083      	sub	sp, #12
    24e0:	af00      	add	r7, sp, #0
    24e2:	4603      	mov	r3, r0
    24e4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    24e6:	f24e 1300 	movw	r3, #57600	; 0xe100
    24ea:	f2ce 0300 	movt	r3, #57344	; 0xe000
    24ee:	f997 2007 	ldrsb.w	r2, [r7, #7]
    24f2:	ea4f 1252 	mov.w	r2, r2, lsr #5
    24f6:	79f9      	ldrb	r1, [r7, #7]
    24f8:	f001 011f 	and.w	r1, r1, #31
    24fc:	f04f 0001 	mov.w	r0, #1
    2500:	fa00 f101 	lsl.w	r1, r0, r1
    2504:	f102 0220 	add.w	r2, r2, #32
    2508:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    250c:	f107 070c 	add.w	r7, r7, #12
    2510:	46bd      	mov	sp, r7
    2512:	bc80      	pop	{r7}
    2514:	4770      	bx	lr
    2516:	bf00      	nop

00002518 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2518:	b480      	push	{r7}
    251a:	b083      	sub	sp, #12
    251c:	af00      	add	r7, sp, #0
    251e:	4603      	mov	r3, r0
    2520:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2522:	f24e 1300 	movw	r3, #57600	; 0xe100
    2526:	f2ce 0300 	movt	r3, #57344	; 0xe000
    252a:	f997 2007 	ldrsb.w	r2, [r7, #7]
    252e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2532:	79f9      	ldrb	r1, [r7, #7]
    2534:	f001 011f 	and.w	r1, r1, #31
    2538:	f04f 0001 	mov.w	r0, #1
    253c:	fa00 f101 	lsl.w	r1, r0, r1
    2540:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2544:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2548:	f107 070c 	add.w	r7, r7, #12
    254c:	46bd      	mov	sp, r7
    254e:	bc80      	pop	{r7}
    2550:	4770      	bx	lr
    2552:	bf00      	nop

00002554 <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
    2554:	b580      	push	{r7, lr}
    2556:	b084      	sub	sp, #16
    2558:	af00      	add	r7, sp, #0
    255a:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    255c:	687a      	ldr	r2, [r7, #4]
    255e:	f643 632c 	movw	r3, #15916	; 0x3e2c
    2562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2566:	429a      	cmp	r2, r3
    2568:	d007      	beq.n	257a <MSS_SPI_init+0x26>
    256a:	687a      	ldr	r2, [r7, #4]
    256c:	f643 53a8 	movw	r3, #15784	; 0x3da8
    2570:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2574:	429a      	cmp	r2, r3
    2576:	d000      	beq.n	257a <MSS_SPI_init+0x26>
    2578:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    257a:	687b      	ldr	r3, [r7, #4]
    257c:	791b      	ldrb	r3, [r3, #4]
    257e:	b25b      	sxtb	r3, r3
    2580:	4618      	mov	r0, r3
    2582:	f7ff ffab 	bl	24dc <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    2586:	6878      	ldr	r0, [r7, #4]
    2588:	f04f 0100 	mov.w	r1, #0
    258c:	f04f 0284 	mov.w	r2, #132	; 0x84
    2590:	f001 f8fe 	bl	3790 <memset>
    
    this_spi->cmd_done = 1u;
    2594:	687b      	ldr	r3, [r7, #4]
    2596:	f04f 0201 	mov.w	r2, #1
    259a:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    259c:	f04f 0300 	mov.w	r3, #0
    25a0:	81fb      	strh	r3, [r7, #14]
    25a2:	e00d      	b.n	25c0 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    25a4:	89fb      	ldrh	r3, [r7, #14]
    25a6:	687a      	ldr	r2, [r7, #4]
    25a8:	f103 0306 	add.w	r3, r3, #6
    25ac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    25b0:	4413      	add	r3, r2
    25b2:	f04f 32ff 	mov.w	r2, #4294967295
    25b6:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
    25b8:	89fb      	ldrh	r3, [r7, #14]
    25ba:	f103 0301 	add.w	r3, r3, #1
    25be:	81fb      	strh	r3, [r7, #14]
    25c0:	89fb      	ldrh	r3, [r7, #14]
    25c2:	2b07      	cmp	r3, #7
    25c4:	d9ee      	bls.n	25a4 <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
    25c6:	687a      	ldr	r2, [r7, #4]
    25c8:	f643 632c 	movw	r3, #15916	; 0x3e2c
    25cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25d0:	429a      	cmp	r2, r3
    25d2:	d126      	bne.n	2622 <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    25d4:	687a      	ldr	r2, [r7, #4]
    25d6:	f241 0300 	movw	r3, #4096	; 0x1000
    25da:	f2c4 0300 	movt	r3, #16384	; 0x4000
    25de:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    25e0:	687b      	ldr	r3, [r7, #4]
    25e2:	f04f 0202 	mov.w	r2, #2
    25e6:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    25e8:	f248 0300 	movw	r3, #32768	; 0x8000
    25ec:	f2c4 0303 	movt	r3, #16387	; 0x4003
    25f0:	f248 0200 	movw	r2, #32768	; 0x8000
    25f4:	f2c4 0203 	movt	r2, #16387	; 0x4003
    25f8:	6c92      	ldr	r2, [r2, #72]	; 0x48
    25fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    25fe:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2600:	f04f 0002 	mov.w	r0, #2
    2604:	f7ff ff88 	bl	2518 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    2608:	f248 0300 	movw	r3, #32768	; 0x8000
    260c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    2610:	f248 0200 	movw	r2, #32768	; 0x8000
    2614:	f2c4 0203 	movt	r2, #16387	; 0x4003
    2618:	6c92      	ldr	r2, [r2, #72]	; 0x48
    261a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    261e:	649a      	str	r2, [r3, #72]	; 0x48
    2620:	e025      	b.n	266e <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    2622:	687a      	ldr	r2, [r7, #4]
    2624:	f241 0300 	movw	r3, #4096	; 0x1000
    2628:	f2c4 0301 	movt	r3, #16385	; 0x4001
    262c:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    262e:	687b      	ldr	r3, [r7, #4]
    2630:	f04f 0203 	mov.w	r2, #3
    2634:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2636:	f248 0300 	movw	r3, #32768	; 0x8000
    263a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    263e:	f248 0200 	movw	r2, #32768	; 0x8000
    2642:	f2c4 0203 	movt	r2, #16387	; 0x4003
    2646:	6c92      	ldr	r2, [r2, #72]	; 0x48
    2648:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    264c:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    264e:	f04f 0003 	mov.w	r0, #3
    2652:	f7ff ff61 	bl	2518 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2656:	f248 0300 	movw	r3, #32768	; 0x8000
    265a:	f2c4 0303 	movt	r3, #16387	; 0x4003
    265e:	f248 0200 	movw	r2, #32768	; 0x8000
    2662:	f2c4 0203 	movt	r2, #16387	; 0x4003
    2666:	6c92      	ldr	r2, [r2, #72]	; 0x48
    2668:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    266c:	649a      	str	r2, [r3, #72]	; 0x48
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    266e:	687b      	ldr	r3, [r7, #4]
    2670:	681b      	ldr	r3, [r3, #0]
    2672:	687a      	ldr	r2, [r7, #4]
    2674:	6812      	ldr	r2, [r2, #0]
    2676:	6812      	ldr	r2, [r2, #0]
    2678:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    267c:	601a      	str	r2, [r3, #0]
}
    267e:	f107 0710 	add.w	r7, r7, #16
    2682:	46bd      	mov	sp, r7
    2684:	bd80      	pop	{r7, pc}
    2686:	bf00      	nop

00002688 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
    2688:	b580      	push	{r7, lr}
    268a:	b08a      	sub	sp, #40	; 0x28
    268c:	af00      	add	r7, sp, #0
    268e:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
    2690:	687b      	ldr	r3, [r7, #4]
    2692:	681b      	ldr	r3, [r3, #0]
    2694:	681b      	ldr	r3, [r3, #0]
    2696:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
    2698:	687b      	ldr	r3, [r7, #4]
    269a:	681b      	ldr	r3, [r3, #0]
    269c:	699b      	ldr	r3, [r3, #24]
    269e:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
    26a0:	687b      	ldr	r3, [r7, #4]
    26a2:	681b      	ldr	r3, [r3, #0]
    26a4:	685b      	ldr	r3, [r3, #4]
    26a6:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
    26a8:	687b      	ldr	r3, [r7, #4]
    26aa:	681b      	ldr	r3, [r3, #0]
    26ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    26ae:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
    26b0:	687b      	ldr	r3, [r7, #4]
    26b2:	681b      	ldr	r3, [r3, #0]
    26b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    26b6:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
    26b8:	687b      	ldr	r3, [r7, #4]
    26ba:	681b      	ldr	r3, [r3, #0]
    26bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    26be:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
    26c0:	687b      	ldr	r3, [r7, #4]
    26c2:	681b      	ldr	r3, [r3, #0]
    26c4:	69db      	ldr	r3, [r3, #28]
    26c6:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
    26c8:	687a      	ldr	r2, [r7, #4]
    26ca:	f643 632c 	movw	r3, #15916	; 0x3e2c
    26ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26d2:	429a      	cmp	r2, r3
    26d4:	d12e      	bne.n	2734 <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI0_BASE);
    26d6:	687a      	ldr	r2, [r7, #4]
    26d8:	f241 0300 	movw	r3, #4096	; 0x1000
    26dc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    26e0:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
    26e2:	687b      	ldr	r3, [r7, #4]
    26e4:	f04f 0202 	mov.w	r2, #2
    26e8:	711a      	strb	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
    26ea:	f248 0300 	movw	r3, #32768	; 0x8000
    26ee:	f2c4 0303 	movt	r3, #16387	; 0x4003
    26f2:	f248 0200 	movw	r2, #32768	; 0x8000
    26f6:	f2c4 0203 	movt	r2, #16387	; 0x4003
    26fa:	6c92      	ldr	r2, [r2, #72]	; 0x48
    26fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
    2700:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
    2702:	f04f 0002 	mov.w	r0, #2
    2706:	f7ff ff07 	bl	2518 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
    270a:	f248 0300 	movw	r3, #32768	; 0x8000
    270e:	f2c4 0303 	movt	r3, #16387	; 0x4003
    2712:	f248 0200 	movw	r2, #32768	; 0x8000
    2716:	f2c4 0203 	movt	r2, #16387	; 0x4003
    271a:	6c92      	ldr	r2, [r2, #72]	; 0x48
    271c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
    2720:	649a      	str	r2, [r3, #72]	; 0x48

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2722:	687b      	ldr	r3, [r7, #4]
    2724:	681b      	ldr	r3, [r3, #0]
    2726:	687a      	ldr	r2, [r7, #4]
    2728:	6812      	ldr	r2, [r2, #0]
    272a:	6812      	ldr	r2, [r2, #0]
    272c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    2730:	601a      	str	r2, [r3, #0]
    2732:	e02d      	b.n	2790 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_TypeDef *) SPI1_BASE);
    2734:	687a      	ldr	r2, [r7, #4]
    2736:	f241 0300 	movw	r3, #4096	; 0x1000
    273a:	f2c4 0301 	movt	r3, #16385	; 0x4001
    273e:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
    2740:	687b      	ldr	r3, [r7, #4]
    2742:	f04f 0203 	mov.w	r2, #3
    2746:	711a      	strb	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
    2748:	f248 0300 	movw	r3, #32768	; 0x8000
    274c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    2750:	f248 0200 	movw	r2, #32768	; 0x8000
    2754:	f2c4 0203 	movt	r2, #16387	; 0x4003
    2758:	6c92      	ldr	r2, [r2, #72]	; 0x48
    275a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    275e:	649a      	str	r2, [r3, #72]	; 0x48
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
    2760:	f04f 0003 	mov.w	r0, #3
    2764:	f7ff fed8 	bl	2518 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
    2768:	f248 0300 	movw	r3, #32768	; 0x8000
    276c:	f2c4 0303 	movt	r3, #16387	; 0x4003
    2770:	f248 0200 	movw	r2, #32768	; 0x8000
    2774:	f2c4 0203 	movt	r2, #16387	; 0x4003
    2778:	6c92      	ldr	r2, [r2, #72]	; 0x48
    277a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    277e:	649a      	str	r2, [r3, #72]	; 0x48
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
    2780:	687b      	ldr	r3, [r7, #4]
    2782:	681b      	ldr	r3, [r3, #0]
    2784:	687a      	ldr	r2, [r7, #4]
    2786:	6812      	ldr	r2, [r2, #0]
    2788:	6812      	ldr	r2, [r2, #0]
    278a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    278e:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
    2790:	68fb      	ldr	r3, [r7, #12]
    2792:	f023 0301 	bic.w	r3, r3, #1
    2796:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
    2798:	687b      	ldr	r3, [r7, #4]
    279a:	681b      	ldr	r3, [r3, #0]
    279c:	68fa      	ldr	r2, [r7, #12]
    279e:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
    27a0:	687b      	ldr	r3, [r7, #4]
    27a2:	681b      	ldr	r3, [r3, #0]
    27a4:	693a      	ldr	r2, [r7, #16]
    27a6:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
    27a8:	687b      	ldr	r3, [r7, #4]
    27aa:	681b      	ldr	r3, [r3, #0]
    27ac:	697a      	ldr	r2, [r7, #20]
    27ae:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    27b0:	687b      	ldr	r3, [r7, #4]
    27b2:	681b      	ldr	r3, [r3, #0]
    27b4:	687a      	ldr	r2, [r7, #4]
    27b6:	6812      	ldr	r2, [r2, #0]
    27b8:	6812      	ldr	r2, [r2, #0]
    27ba:	f042 0201 	orr.w	r2, r2, #1
    27be:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
    27c0:	687b      	ldr	r3, [r7, #4]
    27c2:	681b      	ldr	r3, [r3, #0]
    27c4:	69ba      	ldr	r2, [r7, #24]
    27c6:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
    27c8:	687b      	ldr	r3, [r7, #4]
    27ca:	681b      	ldr	r3, [r3, #0]
    27cc:	69fa      	ldr	r2, [r7, #28]
    27ce:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
    27d0:	687b      	ldr	r3, [r7, #4]
    27d2:	681b      	ldr	r3, [r3, #0]
    27d4:	6a3a      	ldr	r2, [r7, #32]
    27d6:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
    27d8:	687b      	ldr	r3, [r7, #4]
    27da:	681b      	ldr	r3, [r3, #0]
    27dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    27de:	61da      	str	r2, [r3, #28]
}
    27e0:	f107 0728 	add.w	r7, r7, #40	; 0x28
    27e4:	46bd      	mov	sp, r7
    27e6:	bd80      	pop	{r7, pc}

000027e8 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    uint32_t                clk_div,
    uint8_t                 frame_bit_length
)
{
    27e8:	b580      	push	{r7, lr}
    27ea:	b086      	sub	sp, #24
    27ec:	af00      	add	r7, sp, #0
    27ee:	60f8      	str	r0, [r7, #12]
    27f0:	607a      	str	r2, [r7, #4]
    27f2:	603b      	str	r3, [r7, #0]
    27f4:	460b      	mov	r3, r1
    27f6:	72fb      	strb	r3, [r7, #11]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    27f8:	68fa      	ldr	r2, [r7, #12]
    27fa:	f643 632c 	movw	r3, #15916	; 0x3e2c
    27fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2802:	429a      	cmp	r2, r3
    2804:	d007      	beq.n	2816 <MSS_SPI_configure_master_mode+0x2e>
    2806:	68fa      	ldr	r2, [r7, #12]
    2808:	f643 53a8 	movw	r3, #15784	; 0x3da8
    280c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2810:	429a      	cmp	r2, r3
    2812:	d000      	beq.n	2816 <MSS_SPI_configure_master_mode+0x2e>
    2814:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
    2816:	7afb      	ldrb	r3, [r7, #11]
    2818:	2b07      	cmp	r3, #7
    281a:	d900      	bls.n	281e <MSS_SPI_configure_master_mode+0x36>
    281c:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
    281e:	f897 3020 	ldrb.w	r3, [r7, #32]
    2822:	2b20      	cmp	r3, #32
    2824:	d900      	bls.n	2828 <MSS_SPI_configure_master_mode+0x40>
    2826:	be00      	bkpt	0x0000
     /* Check that the requested clock divider is within range and an even number. */
    ASSERT(clk_div >= 2u);
    2828:	683b      	ldr	r3, [r7, #0]
    282a:	2b01      	cmp	r3, #1
    282c:	d800      	bhi.n	2830 <MSS_SPI_configure_master_mode+0x48>
    282e:	be00      	bkpt	0x0000
    ASSERT(clk_div <= 512u);
    2830:	683b      	ldr	r3, [r7, #0]
    2832:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    2836:	d900      	bls.n	283a <MSS_SPI_configure_master_mode+0x52>
    2838:	be00      	bkpt	0x0000
    ASSERT(0u == (clk_div & 0x00000001));
    283a:	683b      	ldr	r3, [r7, #0]
    283c:	f003 0301 	and.w	r3, r3, #1
    2840:	2b00      	cmp	r3, #0
    2842:	d000      	beq.n	2846 <MSS_SPI_configure_master_mode+0x5e>
    2844:	be00      	bkpt	0x0000
   
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2846:	68fb      	ldr	r3, [r7, #12]
    2848:	791b      	ldrb	r3, [r3, #4]
    284a:	b25b      	sxtb	r3, r3
    284c:	4618      	mov	r0, r3
    284e:	f7ff fe45 	bl	24dc <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
    2852:	68fb      	ldr	r3, [r7, #12]
    2854:	f04f 0200 	mov.w	r2, #0
    2858:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    285c:	68fb      	ldr	r3, [r7, #12]
    285e:	681b      	ldr	r3, [r3, #0]
    2860:	68fa      	ldr	r2, [r7, #12]
    2862:	6812      	ldr	r2, [r2, #0]
    2864:	6812      	ldr	r2, [r2, #0]
    2866:	f022 0201 	bic.w	r2, r2, #1
    286a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
    286c:	68fb      	ldr	r3, [r7, #12]
    286e:	681b      	ldr	r3, [r3, #0]
    2870:	68fa      	ldr	r2, [r7, #12]
    2872:	6812      	ldr	r2, [r2, #0]
    2874:	6812      	ldr	r2, [r2, #0]
    2876:	f042 0202 	orr.w	r2, r2, #2
    287a:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    287c:	68fb      	ldr	r3, [r7, #12]
    287e:	681b      	ldr	r3, [r3, #0]
    2880:	68fa      	ldr	r2, [r7, #12]
    2882:	6812      	ldr	r2, [r2, #0]
    2884:	6812      	ldr	r2, [r2, #0]
    2886:	f042 0201 	orr.w	r2, r2, #1
    288a:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
    288c:	7afb      	ldrb	r3, [r7, #11]
    288e:	2b07      	cmp	r3, #7
    2890:	d847      	bhi.n	2922 <MSS_SPI_configure_master_mode+0x13a>
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    2892:	687b      	ldr	r3, [r7, #4]
    2894:	2b00      	cmp	r3, #0
    2896:	d00b      	beq.n	28b0 <MSS_SPI_configure_master_mode+0xc8>
    2898:	687b      	ldr	r3, [r7, #4]
    289a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
    289e:	d007      	beq.n	28b0 <MSS_SPI_configure_master_mode+0xc8>
    28a0:	687b      	ldr	r3, [r7, #4]
    28a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    28a6:	d003      	beq.n	28b0 <MSS_SPI_configure_master_mode+0xc8>
    28a8:	687b      	ldr	r3, [r7, #4]
    28aa:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
    28ae:	d10f      	bne.n	28d0 <MSS_SPI_configure_master_mode+0xe8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
    28b0:	7afa      	ldrb	r2, [r7, #11]
    28b2:	6879      	ldr	r1, [r7, #4]
    28b4:	f240 1302 	movw	r3, #258	; 0x102
    28b8:	f2c3 4300 	movt	r3, #13312	; 0x3400
    28bc:	ea41 0303 	orr.w	r3, r1, r3
    28c0:	68f9      	ldr	r1, [r7, #12]
    28c2:	f102 0206 	add.w	r2, r2, #6
    28c6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    28ca:	440a      	add	r2, r1
    28cc:	6053      	str	r3, [r2, #4]
        * Setting the SPS bit ensures the slave select remains asserted even
        * if we don't keep the TX FIFO filled in block mode. We only do it for
        * Motorola modes and if you need the slave selected deselected between
        * frames in modes 0 or 2 then remove SPS_MASK from below.
        */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
    28ce:	e00e      	b.n	28ee <MSS_SPI_configure_master_mode+0x106>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
    28d0:	7afa      	ldrb	r2, [r7, #11]
    28d2:	6879      	ldr	r1, [r7, #4]
    28d4:	f240 1302 	movw	r3, #258	; 0x102
    28d8:	f2c3 0300 	movt	r3, #12288	; 0x3000
    28dc:	ea41 0303 	orr.w	r3, r1, r3
    28e0:	68f9      	ldr	r1, [r7, #12]
    28e2:	f102 0206 	add.w	r2, r2, #6
    28e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    28ea:	440a      	add	r2, r1
    28ec:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK | CTRL_CLKMODE_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
    28ee:	7afb      	ldrb	r3, [r7, #11]
    28f0:	68fa      	ldr	r2, [r7, #12]
    28f2:	f103 0306 	add.w	r3, r3, #6
    28f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    28fa:	4413      	add	r3, r2
    28fc:	f897 2020 	ldrb.w	r2, [r7, #32]
    2900:	721a      	strb	r2, [r3, #8]

        clk_gen = (clk_div / 2u) - 1u;
    2902:	683b      	ldr	r3, [r7, #0]
    2904:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2908:	f103 33ff 	add.w	r3, r3, #4294967295
    290c:	617b      	str	r3, [r7, #20]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_gen;
    290e:	7afb      	ldrb	r3, [r7, #11]
    2910:	697a      	ldr	r2, [r7, #20]
    2912:	b2d2      	uxtb	r2, r2
    2914:	68f9      	ldr	r1, [r7, #12]
    2916:	f103 0306 	add.w	r3, r3, #6
    291a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    291e:	440b      	add	r3, r1
    2920:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2922:	68fb      	ldr	r3, [r7, #12]
    2924:	791b      	ldrb	r3, [r3, #4]
    2926:	b25b      	sxtb	r3, r3
    2928:	4618      	mov	r0, r3
    292a:	f7ff fdbb 	bl	24a4 <NVIC_EnableIRQ>
}
    292e:	f107 0718 	add.w	r7, r7, #24
    2932:	46bd      	mov	sp, r7
    2934:	bd80      	pop	{r7, pc}
    2936:	bf00      	nop

00002938 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2938:	b580      	push	{r7, lr}
    293a:	b084      	sub	sp, #16
    293c:	af00      	add	r7, sp, #0
    293e:	6078      	str	r0, [r7, #4]
    2940:	460b      	mov	r3, r1
    2942:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2944:	687a      	ldr	r2, [r7, #4]
    2946:	f643 632c 	movw	r3, #15916	; 0x3e2c
    294a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    294e:	429a      	cmp	r2, r3
    2950:	d007      	beq.n	2962 <MSS_SPI_set_slave_select+0x2a>
    2952:	687a      	ldr	r2, [r7, #4]
    2954:	f643 53a8 	movw	r3, #15784	; 0x3da8
    2958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    295c:	429a      	cmp	r2, r3
    295e:	d000      	beq.n	2962 <MSS_SPI_set_slave_select+0x2a>
    2960:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2962:	687b      	ldr	r3, [r7, #4]
    2964:	681b      	ldr	r3, [r3, #0]
    2966:	681b      	ldr	r3, [r3, #0]
    2968:	f003 0302 	and.w	r3, r3, #2
    296c:	2b00      	cmp	r3, #0
    296e:	d100      	bne.n	2972 <MSS_SPI_set_slave_select+0x3a>
    2970:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
    2972:	78fb      	ldrb	r3, [r7, #3]
    2974:	687a      	ldr	r2, [r7, #4]
    2976:	f103 0306 	add.w	r3, r3, #6
    297a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    297e:	4413      	add	r3, r2
    2980:	685b      	ldr	r3, [r3, #4]
    2982:	f1b3 3fff 	cmp.w	r3, #4294967295
    2986:	d100      	bne.n	298a <MSS_SPI_set_slave_select+0x52>
    2988:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    298a:	687b      	ldr	r3, [r7, #4]
    298c:	791b      	ldrb	r3, [r3, #4]
    298e:	b25b      	sxtb	r3, r3
    2990:	4618      	mov	r0, r3
    2992:	f7ff fda3 	bl	24dc <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2996:	687b      	ldr	r3, [r7, #4]
    2998:	681b      	ldr	r3, [r3, #0]
    299a:	689b      	ldr	r3, [r3, #8]
    299c:	f003 0304 	and.w	r3, r3, #4
    29a0:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    29a2:	68fb      	ldr	r3, [r7, #12]
    29a4:	2b00      	cmp	r3, #0
    29a6:	d002      	beq.n	29ae <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
    29a8:	6878      	ldr	r0, [r7, #4]
    29aa:	f7ff fe6d 	bl	2688 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    29ae:	687b      	ldr	r3, [r7, #4]
    29b0:	681b      	ldr	r3, [r3, #0]
    29b2:	687a      	ldr	r2, [r7, #4]
    29b4:	6812      	ldr	r2, [r2, #0]
    29b6:	6812      	ldr	r2, [r2, #0]
    29b8:	f022 0201 	bic.w	r2, r2, #1
    29bc:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
    29be:	687b      	ldr	r3, [r7, #4]
    29c0:	681a      	ldr	r2, [r3, #0]
    29c2:	78fb      	ldrb	r3, [r7, #3]
    29c4:	6879      	ldr	r1, [r7, #4]
    29c6:	f103 0306 	add.w	r3, r3, #6
    29ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29ce:	440b      	add	r3, r1
    29d0:	685b      	ldr	r3, [r3, #4]
    29d2:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
    29d4:	687b      	ldr	r3, [r7, #4]
    29d6:	681a      	ldr	r2, [r3, #0]
    29d8:	78fb      	ldrb	r3, [r7, #3]
    29da:	6879      	ldr	r1, [r7, #4]
    29dc:	f103 0306 	add.w	r3, r3, #6
    29e0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29e4:	440b      	add	r3, r1
    29e6:	7a5b      	ldrb	r3, [r3, #9]
    29e8:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
    29ea:	687b      	ldr	r3, [r7, #4]
    29ec:	681a      	ldr	r2, [r3, #0]
    29ee:	78fb      	ldrb	r3, [r7, #3]
    29f0:	6879      	ldr	r1, [r7, #4]
    29f2:	f103 0306 	add.w	r3, r3, #6
    29f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    29fa:	440b      	add	r3, r1
    29fc:	7a1b      	ldrb	r3, [r3, #8]
    29fe:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2a00:	687b      	ldr	r3, [r7, #4]
    2a02:	681b      	ldr	r3, [r3, #0]
    2a04:	687a      	ldr	r2, [r7, #4]
    2a06:	6812      	ldr	r2, [r2, #0]
    2a08:	6812      	ldr	r2, [r2, #0]
    2a0a:	f042 0201 	orr.w	r2, r2, #1
    2a0e:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
    2a10:	687b      	ldr	r3, [r7, #4]
    2a12:	681b      	ldr	r3, [r3, #0]
    2a14:	687a      	ldr	r2, [r7, #4]
    2a16:	6812      	ldr	r2, [r2, #0]
    2a18:	69d1      	ldr	r1, [r2, #28]
    2a1a:	78fa      	ldrb	r2, [r7, #3]
    2a1c:	f04f 0001 	mov.w	r0, #1
    2a20:	fa00 f202 	lsl.w	r2, r0, r2
    2a24:	ea41 0202 	orr.w	r2, r1, r2
    2a28:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2a2a:	687b      	ldr	r3, [r7, #4]
    2a2c:	791b      	ldrb	r3, [r3, #4]
    2a2e:	b25b      	sxtb	r3, r3
    2a30:	4618      	mov	r0, r3
    2a32:	f7ff fd37 	bl	24a4 <NVIC_EnableIRQ>
}
    2a36:	f107 0710 	add.w	r7, r7, #16
    2a3a:	46bd      	mov	sp, r7
    2a3c:	bd80      	pop	{r7, pc}
    2a3e:	bf00      	nop

00002a40 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
    2a40:	b580      	push	{r7, lr}
    2a42:	b084      	sub	sp, #16
    2a44:	af00      	add	r7, sp, #0
    2a46:	6078      	str	r0, [r7, #4]
    2a48:	460b      	mov	r3, r1
    2a4a:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2a4c:	687a      	ldr	r2, [r7, #4]
    2a4e:	f643 632c 	movw	r3, #15916	; 0x3e2c
    2a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a56:	429a      	cmp	r2, r3
    2a58:	d007      	beq.n	2a6a <MSS_SPI_clear_slave_select+0x2a>
    2a5a:	687a      	ldr	r2, [r7, #4]
    2a5c:	f643 53a8 	movw	r3, #15784	; 0x3da8
    2a60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a64:	429a      	cmp	r2, r3
    2a66:	d000      	beq.n	2a6a <MSS_SPI_clear_slave_select+0x2a>
    2a68:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2a6a:	687b      	ldr	r3, [r7, #4]
    2a6c:	681b      	ldr	r3, [r3, #0]
    2a6e:	681b      	ldr	r3, [r3, #0]
    2a70:	f003 0302 	and.w	r3, r3, #2
    2a74:	2b00      	cmp	r3, #0
    2a76:	d100      	bne.n	2a7a <MSS_SPI_clear_slave_select+0x3a>
    2a78:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
    2a7a:	687b      	ldr	r3, [r7, #4]
    2a7c:	791b      	ldrb	r3, [r3, #4]
    2a7e:	b25b      	sxtb	r3, r3
    2a80:	4618      	mov	r0, r3
    2a82:	f7ff fd2b 	bl	24dc <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2a86:	687b      	ldr	r3, [r7, #4]
    2a88:	681b      	ldr	r3, [r3, #0]
    2a8a:	689b      	ldr	r3, [r3, #8]
    2a8c:	f003 0304 	and.w	r3, r3, #4
    2a90:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
    2a92:	68fb      	ldr	r3, [r7, #12]
    2a94:	2b00      	cmp	r3, #0
    2a96:	d002      	beq.n	2a9e <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
    2a98:	6878      	ldr	r0, [r7, #4]
    2a9a:	f7ff fdf5 	bl	2688 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
    2a9e:	687b      	ldr	r3, [r7, #4]
    2aa0:	681b      	ldr	r3, [r3, #0]
    2aa2:	687a      	ldr	r2, [r7, #4]
    2aa4:	6812      	ldr	r2, [r2, #0]
    2aa6:	69d1      	ldr	r1, [r2, #28]
    2aa8:	78fa      	ldrb	r2, [r7, #3]
    2aaa:	f04f 0001 	mov.w	r0, #1
    2aae:	fa00 f202 	lsl.w	r2, r0, r2
    2ab2:	ea6f 0202 	mvn.w	r2, r2
    2ab6:	ea01 0202 	and.w	r2, r1, r2
    2aba:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
    2abc:	687b      	ldr	r3, [r7, #4]
    2abe:	791b      	ldrb	r3, [r3, #4]
    2ac0:	b25b      	sxtb	r3, r3
    2ac2:	4618      	mov	r0, r3
    2ac4:	f7ff fcee 	bl	24a4 <NVIC_EnableIRQ>
}
    2ac8:	f107 0710 	add.w	r7, r7, #16
    2acc:	46bd      	mov	sp, r7
    2ace:	bd80      	pop	{r7, pc}

00002ad0 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
    2ad0:	b580      	push	{r7, lr}
    2ad2:	b08e      	sub	sp, #56	; 0x38
    2ad4:	af00      	add	r7, sp, #0
    2ad6:	60f8      	str	r0, [r7, #12]
    2ad8:	60b9      	str	r1, [r7, #8]
    2ada:	603b      	str	r3, [r7, #0]
    2adc:	4613      	mov	r3, r2
    2ade:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
    2ae0:	f04f 0300 	mov.w	r3, #0
    2ae4:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
    2ae6:	f04f 0300 	mov.w	r3, #0
    2aea:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2aec:	68fa      	ldr	r2, [r7, #12]
    2aee:	f643 632c 	movw	r3, #15916	; 0x3e2c
    2af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2af6:	429a      	cmp	r2, r3
    2af8:	d007      	beq.n	2b0a <MSS_SPI_transfer_block+0x3a>
    2afa:	68fa      	ldr	r2, [r7, #12]
    2afc:	f643 53a8 	movw	r3, #15784	; 0x3da8
    2b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b04:	429a      	cmp	r2, r3
    2b06:	d000      	beq.n	2b0a <MSS_SPI_transfer_block+0x3a>
    2b08:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
    2b0a:	68fb      	ldr	r3, [r7, #12]
    2b0c:	681b      	ldr	r3, [r3, #0]
    2b0e:	681b      	ldr	r3, [r3, #0]
    2b10:	f003 0302 	and.w	r3, r3, #2
    2b14:	2b00      	cmp	r3, #0
    2b16:	d100      	bne.n	2b1a <MSS_SPI_transfer_block+0x4a>
    2b18:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
    2b1a:	88fa      	ldrh	r2, [r7, #6]
    2b1c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    2b20:	4413      	add	r3, r2
    2b22:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
    2b24:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2b26:	2b00      	cmp	r3, #0
    2b28:	d103      	bne.n	2b32 <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
    2b2a:	f04f 0301 	mov.w	r3, #1
    2b2e:	623b      	str	r3, [r7, #32]
    2b30:	e001      	b.n	2b36 <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
    2b32:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2b34:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    2b36:	68fb      	ldr	r3, [r7, #12]
    2b38:	681b      	ldr	r3, [r3, #0]
    2b3a:	68fa      	ldr	r2, [r7, #12]
    2b3c:	6812      	ldr	r2, [r2, #0]
    2b3e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    2b40:	f042 020c 	orr.w	r2, r2, #12
    2b44:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
    2b46:	68fb      	ldr	r3, [r7, #12]
    2b48:	681b      	ldr	r3, [r3, #0]
    2b4a:	689b      	ldr	r3, [r3, #8]
    2b4c:	f003 0304 	and.w	r3, r3, #4
    2b50:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
    2b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    2b54:	2b00      	cmp	r3, #0
    2b56:	d002      	beq.n	2b5e <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
    2b58:	68f8      	ldr	r0, [r7, #12]
    2b5a:	f7ff fd95 	bl	2688 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
    2b5e:	68fb      	ldr	r3, [r7, #12]
    2b60:	681b      	ldr	r3, [r3, #0]
    2b62:	68fa      	ldr	r2, [r7, #12]
    2b64:	6812      	ldr	r2, [r2, #0]
    2b66:	6812      	ldr	r2, [r2, #0]
    2b68:	f022 0201 	bic.w	r2, r2, #1
    2b6c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
    2b6e:	68fb      	ldr	r3, [r7, #12]
    2b70:	6819      	ldr	r1, [r3, #0]
    2b72:	68fb      	ldr	r3, [r7, #12]
    2b74:	681b      	ldr	r3, [r3, #0]
    2b76:	681b      	ldr	r3, [r3, #0]
    2b78:	f240 02ff 	movw	r2, #255	; 0xff
    2b7c:	f6cf 7200 	movt	r2, #65280	; 0xff00
    2b80:	ea03 0202 	and.w	r2, r3, r2
    2b84:	6a3b      	ldr	r3, [r7, #32]
    2b86:	ea4f 2003 	mov.w	r0, r3, lsl #8
    2b8a:	f64f 7300 	movw	r3, #65280	; 0xff00
    2b8e:	f2c0 03ff 	movt	r3, #255	; 0xff
    2b92:	ea00 0303 	and.w	r3, r0, r3
    2b96:	ea42 0303 	orr.w	r3, r2, r3
    2b9a:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    2b9c:	68fb      	ldr	r3, [r7, #12]
    2b9e:	681b      	ldr	r3, [r3, #0]
    2ba0:	f04f 0208 	mov.w	r2, #8
    2ba4:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
    2ba6:	68fb      	ldr	r3, [r7, #12]
    2ba8:	681b      	ldr	r3, [r3, #0]
    2baa:	68fa      	ldr	r2, [r7, #12]
    2bac:	6812      	ldr	r2, [r2, #0]
    2bae:	6812      	ldr	r2, [r2, #0]
    2bb0:	f042 0201 	orr.w	r2, r2, #1
    2bb4:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2bb6:	68fb      	ldr	r3, [r7, #12]
    2bb8:	681b      	ldr	r3, [r3, #0]
    2bba:	689b      	ldr	r3, [r3, #8]
    2bbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2bc0:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
    2bc2:	e009      	b.n	2bd8 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
    2bc4:	68fb      	ldr	r3, [r7, #12]
    2bc6:	681b      	ldr	r3, [r3, #0]
    2bc8:	691b      	ldr	r3, [r3, #16]
    2bca:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2bcc:	68fb      	ldr	r3, [r7, #12]
    2bce:	681b      	ldr	r3, [r3, #0]
    2bd0:	689b      	ldr	r3, [r3, #8]
    2bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2bd6:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
    2bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2bda:	2b00      	cmp	r3, #0
    2bdc:	d0f2      	beq.n	2bc4 <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
    2bde:	f04f 0300 	mov.w	r3, #0
    2be2:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
    2be4:	f04f 0300 	mov.w	r3, #0
    2be8:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
    2bea:	8bba      	ldrh	r2, [r7, #28]
    2bec:	88fb      	ldrh	r3, [r7, #6]
    2bee:	429a      	cmp	r2, r3
    2bf0:	d20f      	bcs.n	2c12 <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    2bf2:	68fb      	ldr	r3, [r7, #12]
    2bf4:	681b      	ldr	r3, [r3, #0]
    2bf6:	8bb9      	ldrh	r1, [r7, #28]
    2bf8:	68ba      	ldr	r2, [r7, #8]
    2bfa:	440a      	add	r2, r1
    2bfc:	7812      	ldrb	r2, [r2, #0]
    2bfe:	615a      	str	r2, [r3, #20]
        ++tx_idx;
    2c00:	8bbb      	ldrh	r3, [r7, #28]
    2c02:	f103 0301 	add.w	r3, r3, #1
    2c06:	83bb      	strh	r3, [r7, #28]
        ++transit;
    2c08:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c0a:	f103 0301 	add.w	r3, r3, #1
    2c0e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2c10:	e06a      	b.n	2ce8 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
    2c12:	8bba      	ldrh	r2, [r7, #28]
    2c14:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2c16:	429a      	cmp	r2, r3
    2c18:	d266      	bcs.n	2ce8 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
    2c1a:	68fb      	ldr	r3, [r7, #12]
    2c1c:	681b      	ldr	r3, [r3, #0]
    2c1e:	f04f 0200 	mov.w	r2, #0
    2c22:	615a      	str	r2, [r3, #20]
            ++tx_idx;
    2c24:	8bbb      	ldrh	r3, [r7, #28]
    2c26:	f103 0301 	add.w	r3, r3, #1
    2c2a:	83bb      	strh	r3, [r7, #28]
            ++transit;
    2c2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c2e:	f103 0301 	add.w	r3, r3, #1
    2c32:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2c34:	e058      	b.n	2ce8 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    2c36:	68fb      	ldr	r3, [r7, #12]
    2c38:	681b      	ldr	r3, [r3, #0]
    2c3a:	689b      	ldr	r3, [r3, #8]
    2c3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2c40:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
    2c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    2c44:	2b00      	cmp	r3, #0
    2c46:	d11e      	bne.n	2c86 <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
    2c48:	68fb      	ldr	r3, [r7, #12]
    2c4a:	681b      	ldr	r3, [r3, #0]
    2c4c:	691b      	ldr	r3, [r3, #16]
    2c4e:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
    2c50:	8b7a      	ldrh	r2, [r7, #26]
    2c52:	88fb      	ldrh	r3, [r7, #6]
    2c54:	429a      	cmp	r2, r3
    2c56:	d30e      	bcc.n	2c76 <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
    2c58:	8bfa      	ldrh	r2, [r7, #30]
    2c5a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
    2c5e:	429a      	cmp	r2, r3
    2c60:	d205      	bcs.n	2c6e <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
    2c62:	8bfa      	ldrh	r2, [r7, #30]
    2c64:	683b      	ldr	r3, [r7, #0]
    2c66:	4413      	add	r3, r2
    2c68:	697a      	ldr	r2, [r7, #20]
    2c6a:	b2d2      	uxtb	r2, r2
    2c6c:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
    2c6e:	8bfb      	ldrh	r3, [r7, #30]
    2c70:	f103 0301 	add.w	r3, r3, #1
    2c74:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
    2c76:	8b7b      	ldrh	r3, [r7, #26]
    2c78:	f103 0301 	add.w	r3, r3, #1
    2c7c:	837b      	strh	r3, [r7, #26]
            --transit;
    2c7e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c80:	f103 33ff 	add.w	r3, r3, #4294967295
    2c84:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
    2c86:	68fb      	ldr	r3, [r7, #12]
    2c88:	681b      	ldr	r3, [r3, #0]
    2c8a:	689b      	ldr	r3, [r3, #8]
    2c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2c90:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
    2c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
    2c94:	2b00      	cmp	r3, #0
    2c96:	d127      	bne.n	2ce8 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
    2c98:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2c9a:	2b03      	cmp	r3, #3
    2c9c:	d824      	bhi.n	2ce8 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
    2c9e:	8bba      	ldrh	r2, [r7, #28]
    2ca0:	88fb      	ldrh	r3, [r7, #6]
    2ca2:	429a      	cmp	r2, r3
    2ca4:	d20f      	bcs.n	2cc6 <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
    2ca6:	68fb      	ldr	r3, [r7, #12]
    2ca8:	681b      	ldr	r3, [r3, #0]
    2caa:	8bb9      	ldrh	r1, [r7, #28]
    2cac:	68ba      	ldr	r2, [r7, #8]
    2cae:	440a      	add	r2, r1
    2cb0:	7812      	ldrb	r2, [r2, #0]
    2cb2:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
    2cb4:	8bbb      	ldrh	r3, [r7, #28]
    2cb6:	f103 0301 	add.w	r3, r3, #1
    2cba:	83bb      	strh	r3, [r7, #28]
                    ++transit;
    2cbc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2cbe:	f103 0301 	add.w	r3, r3, #1
    2cc2:	84fb      	strh	r3, [r7, #38]	; 0x26
    2cc4:	e010      	b.n	2ce8 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
    2cc6:	8bba      	ldrh	r2, [r7, #28]
    2cc8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2cca:	429a      	cmp	r2, r3
    2ccc:	d20c      	bcs.n	2ce8 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
    2cce:	68fb      	ldr	r3, [r7, #12]
    2cd0:	681b      	ldr	r3, [r3, #0]
    2cd2:	f04f 0200 	mov.w	r2, #0
    2cd6:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
    2cd8:	8bbb      	ldrh	r3, [r7, #28]
    2cda:	f103 0301 	add.w	r3, r3, #1
    2cde:	83bb      	strh	r3, [r7, #28]
                        ++transit;
    2ce0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
    2ce2:	f103 0301 	add.w	r3, r3, #1
    2ce6:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
    2ce8:	8b7a      	ldrh	r2, [r7, #26]
    2cea:	8efb      	ldrh	r3, [r7, #54]	; 0x36
    2cec:	429a      	cmp	r2, r3
    2cee:	d3a2      	bcc.n	2c36 <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
    2cf0:	f107 0738 	add.w	r7, r7, #56	; 0x38
    2cf4:	46bd      	mov	sp, r7
    2cf6:	bd80      	pop	{r7, pc}

00002cf8 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2cf8:	b480      	push	{r7}
    2cfa:	b085      	sub	sp, #20
    2cfc:	af00      	add	r7, sp, #0
    2cfe:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
    2d00:	f04f 0300 	mov.w	r3, #0
    2d04:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d06:	e00e      	b.n	2d26 <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
    2d08:	687b      	ldr	r3, [r7, #4]
    2d0a:	681b      	ldr	r3, [r3, #0]
    2d0c:	687a      	ldr	r2, [r7, #4]
    2d0e:	6891      	ldr	r1, [r2, #8]
    2d10:	687a      	ldr	r2, [r7, #4]
    2d12:	6912      	ldr	r2, [r2, #16]
    2d14:	440a      	add	r2, r1
    2d16:	7812      	ldrb	r2, [r2, #0]
    2d18:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
    2d1a:	687b      	ldr	r3, [r7, #4]
    2d1c:	691b      	ldr	r3, [r3, #16]
    2d1e:	f103 0201 	add.w	r2, r3, #1
    2d22:	687b      	ldr	r3, [r7, #4]
    2d24:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d26:	687b      	ldr	r3, [r7, #4]
    2d28:	681b      	ldr	r3, [r3, #0]
    2d2a:	689b      	ldr	r3, [r3, #8]
    2d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d30:	2b00      	cmp	r3, #0
    2d32:	d105      	bne.n	2d40 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    2d34:	687b      	ldr	r3, [r7, #4]
    2d36:	691a      	ldr	r2, [r3, #16]
    2d38:	687b      	ldr	r3, [r7, #4]
    2d3a:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d3c:	429a      	cmp	r2, r3
    2d3e:	d3e3      	bcc.n	2d08 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    2d40:	687b      	ldr	r3, [r7, #4]
    2d42:	691a      	ldr	r2, [r3, #16]
    2d44:	687b      	ldr	r3, [r7, #4]
    2d46:	68db      	ldr	r3, [r3, #12]
    2d48:	429a      	cmp	r2, r3
    2d4a:	d31c      	bcc.n	2d86 <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d4c:	e00e      	b.n	2d6c <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
    2d4e:	687b      	ldr	r3, [r7, #4]
    2d50:	681b      	ldr	r3, [r3, #0]
    2d52:	687a      	ldr	r2, [r7, #4]
    2d54:	6951      	ldr	r1, [r2, #20]
    2d56:	687a      	ldr	r2, [r7, #4]
    2d58:	69d2      	ldr	r2, [r2, #28]
    2d5a:	440a      	add	r2, r1
    2d5c:	7812      	ldrb	r2, [r2, #0]
    2d5e:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
    2d60:	687b      	ldr	r3, [r7, #4]
    2d62:	69db      	ldr	r3, [r3, #28]
    2d64:	f103 0201 	add.w	r2, r3, #1
    2d68:	687b      	ldr	r3, [r7, #4]
    2d6a:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d6c:	687b      	ldr	r3, [r7, #4]
    2d6e:	681b      	ldr	r3, [r3, #0]
    2d70:	689b      	ldr	r3, [r3, #8]
    2d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2d76:	2b00      	cmp	r3, #0
    2d78:	d105      	bne.n	2d86 <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
    2d7a:	687b      	ldr	r3, [r7, #4]
    2d7c:	69da      	ldr	r2, [r3, #28]
    2d7e:	687b      	ldr	r3, [r7, #4]
    2d80:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2d82:	429a      	cmp	r2, r3
    2d84:	d3e3      	bcc.n	2d4e <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2d86:	687b      	ldr	r3, [r7, #4]
    2d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2d8a:	2b00      	cmp	r3, #0
    2d8c:	d01f      	beq.n	2dce <fill_slave_tx_fifo+0xd6>
    2d8e:	687b      	ldr	r3, [r7, #4]
    2d90:	691a      	ldr	r2, [r3, #16]
    2d92:	687b      	ldr	r3, [r7, #4]
    2d94:	68db      	ldr	r3, [r3, #12]
    2d96:	429a      	cmp	r2, r3
    2d98:	d319      	bcc.n	2dce <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    2d9a:	687b      	ldr	r3, [r7, #4]
    2d9c:	69da      	ldr	r2, [r3, #28]
    2d9e:	687b      	ldr	r3, [r7, #4]
    2da0:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
    2da2:	429a      	cmp	r2, r3
    2da4:	d313      	bcc.n	2dce <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2da6:	e008      	b.n	2dba <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
    2da8:	687b      	ldr	r3, [r7, #4]
    2daa:	681b      	ldr	r3, [r3, #0]
    2dac:	f04f 0200 	mov.w	r2, #0
    2db0:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
    2db2:	68fb      	ldr	r3, [r7, #12]
    2db4:	f103 0301 	add.w	r3, r3, #1
    2db8:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
    2dba:	687b      	ldr	r3, [r7, #4]
    2dbc:	681b      	ldr	r3, [r3, #0]
    2dbe:	689b      	ldr	r3, [r3, #8]
    2dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    2dc4:	2b00      	cmp	r3, #0
    2dc6:	d102      	bne.n	2dce <fill_slave_tx_fifo+0xd6>
    2dc8:	68fb      	ldr	r3, [r7, #12]
    2dca:	2b1f      	cmp	r3, #31
    2dcc:	d9ec      	bls.n	2da8 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
    2dce:	f107 0714 	add.w	r7, r7, #20
    2dd2:	46bd      	mov	sp, r7
    2dd4:	bc80      	pop	{r7}
    2dd6:	4770      	bx	lr

00002dd8 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
    2dd8:	b580      	push	{r7, lr}
    2dda:	b084      	sub	sp, #16
    2ddc:	af00      	add	r7, sp, #0
    2dde:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2de0:	687b      	ldr	r3, [r7, #4]
    2de2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2de6:	2b02      	cmp	r3, #2
    2de8:	d115      	bne.n	2e16 <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2dea:	e00c      	b.n	2e06 <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
    2dec:	687b      	ldr	r3, [r7, #4]
    2dee:	681b      	ldr	r3, [r3, #0]
    2df0:	691b      	ldr	r3, [r3, #16]
    2df2:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
    2df4:	687b      	ldr	r3, [r7, #4]
    2df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2df8:	2b00      	cmp	r3, #0
    2dfa:	d004      	beq.n	2e06 <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
    2dfc:	687b      	ldr	r3, [r7, #4]
    2dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2e00:	68fa      	ldr	r2, [r7, #12]
    2e02:	4610      	mov	r0, r2
    2e04:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2e06:	687b      	ldr	r3, [r7, #4]
    2e08:	681b      	ldr	r3, [r3, #0]
    2e0a:	689b      	ldr	r3, [r3, #8]
    2e0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e10:	2b00      	cmp	r3, #0
    2e12:	d0eb      	beq.n	2dec <read_slave_rx_fifo+0x14>
    2e14:	e032      	b.n	2e7c <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2e16:	687b      	ldr	r3, [r7, #4]
    2e18:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2e1c:	2b01      	cmp	r3, #1
    2e1e:	d125      	bne.n	2e6c <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2e20:	e017      	b.n	2e52 <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2e22:	687b      	ldr	r3, [r7, #4]
    2e24:	681b      	ldr	r3, [r3, #0]
    2e26:	691b      	ldr	r3, [r3, #16]
    2e28:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
    2e2a:	687b      	ldr	r3, [r7, #4]
    2e2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2e2e:	687b      	ldr	r3, [r7, #4]
    2e30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2e32:	429a      	cmp	r2, r3
    2e34:	d207      	bcs.n	2e46 <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2e36:	687b      	ldr	r3, [r7, #4]
    2e38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2e3a:	687b      	ldr	r3, [r7, #4]
    2e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e3e:	4413      	add	r3, r2
    2e40:	68fa      	ldr	r2, [r7, #12]
    2e42:	b2d2      	uxtb	r2, r2
    2e44:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
    2e46:	687b      	ldr	r3, [r7, #4]
    2e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2e4a:	f103 0201 	add.w	r2, r3, #1
    2e4e:	687b      	ldr	r3, [r7, #4]
    2e50:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2e52:	687b      	ldr	r3, [r7, #4]
    2e54:	681b      	ldr	r3, [r3, #0]
    2e56:	689b      	ldr	r3, [r3, #8]
    2e58:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e5c:	2b00      	cmp	r3, #0
    2e5e:	d0e0      	beq.n	2e22 <read_slave_rx_fifo+0x4a>
    2e60:	e00c      	b.n	2e7c <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
    2e62:	687b      	ldr	r3, [r7, #4]
    2e64:	681b      	ldr	r3, [r3, #0]
    2e66:	691b      	ldr	r3, [r3, #16]
    2e68:	60fb      	str	r3, [r7, #12]
    2e6a:	e000      	b.n	2e6e <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2e6c:	bf00      	nop
    2e6e:	687b      	ldr	r3, [r7, #4]
    2e70:	681b      	ldr	r3, [r3, #0]
    2e72:	689b      	ldr	r3, [r3, #8]
    2e74:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2e78:	2b00      	cmp	r3, #0
    2e7a:	d0f2      	beq.n	2e62 <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
    2e7c:	f107 0710 	add.w	r7, r7, #16
    2e80:	46bd      	mov	sp, r7
    2e82:	bd80      	pop	{r7, pc}

00002e84 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
    2e84:	b580      	push	{r7, lr}
    2e86:	b086      	sub	sp, #24
    2e88:	af00      	add	r7, sp, #0
    2e8a:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
    2e8c:	687b      	ldr	r3, [r7, #4]
    2e8e:	681b      	ldr	r3, [r3, #0]
    2e90:	f103 0320 	add.w	r3, r3, #32
    2e94:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
    2e96:	687a      	ldr	r2, [r7, #4]
    2e98:	f643 632c 	movw	r3, #15916	; 0x3e2c
    2e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ea0:	429a      	cmp	r2, r3
    2ea2:	d007      	beq.n	2eb4 <mss_spi_isr+0x30>
    2ea4:	687a      	ldr	r2, [r7, #4]
    2ea6:	f643 53a8 	movw	r3, #15784	; 0x3da8
    2eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eae:	429a      	cmp	r2, r3
    2eb0:	d000      	beq.n	2eb4 <mss_spi_isr+0x30>
    2eb2:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    2eb4:	693b      	ldr	r3, [r7, #16]
    2eb6:	681b      	ldr	r3, [r3, #0]
    2eb8:	f003 0302 	and.w	r3, r3, #2
    2ebc:	2b00      	cmp	r3, #0
    2ebe:	d052      	beq.n	2f66 <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    2ec0:	687b      	ldr	r3, [r7, #4]
    2ec2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2ec6:	2b02      	cmp	r3, #2
    2ec8:	d115      	bne.n	2ef6 <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2eca:	e00c      	b.n	2ee6 <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2ecc:	687b      	ldr	r3, [r7, #4]
    2ece:	681b      	ldr	r3, [r3, #0]
    2ed0:	691b      	ldr	r3, [r3, #16]
    2ed2:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
    2ed4:	687b      	ldr	r3, [r7, #4]
    2ed6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2ed8:	2b00      	cmp	r3, #0
    2eda:	d004      	beq.n	2ee6 <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
    2edc:	687b      	ldr	r3, [r7, #4]
    2ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    2ee0:	68fa      	ldr	r2, [r7, #12]
    2ee2:	4610      	mov	r0, r2
    2ee4:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2ee6:	687b      	ldr	r3, [r7, #4]
    2ee8:	681b      	ldr	r3, [r3, #0]
    2eea:	689b      	ldr	r3, [r3, #8]
    2eec:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2ef0:	2b00      	cmp	r3, #0
    2ef2:	d0eb      	beq.n	2ecc <mss_spi_isr+0x48>
    2ef4:	e032      	b.n	2f5c <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    2ef6:	687b      	ldr	r3, [r7, #4]
    2ef8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2efc:	2b01      	cmp	r3, #1
    2efe:	d125      	bne.n	2f4c <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2f00:	e017      	b.n	2f32 <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
    2f02:	687b      	ldr	r3, [r7, #4]
    2f04:	681b      	ldr	r3, [r3, #0]
    2f06:	691b      	ldr	r3, [r3, #16]
    2f08:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
    2f0a:	687b      	ldr	r3, [r7, #4]
    2f0c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2f0e:	687b      	ldr	r3, [r7, #4]
    2f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2f12:	429a      	cmp	r2, r3
    2f14:	d207      	bcs.n	2f26 <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
    2f16:	687b      	ldr	r3, [r7, #4]
    2f18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2f1a:	687b      	ldr	r3, [r7, #4]
    2f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2f1e:	4413      	add	r3, r2
    2f20:	68fa      	ldr	r2, [r7, #12]
    2f22:	b2d2      	uxtb	r2, r2
    2f24:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
    2f26:	687b      	ldr	r3, [r7, #4]
    2f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    2f2a:	f103 0201 	add.w	r2, r3, #1
    2f2e:	687b      	ldr	r3, [r7, #4]
    2f30:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
    2f32:	687b      	ldr	r3, [r7, #4]
    2f34:	681b      	ldr	r3, [r3, #0]
    2f36:	689b      	ldr	r3, [r3, #8]
    2f38:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2f3c:	2b00      	cmp	r3, #0
    2f3e:	d0e0      	beq.n	2f02 <mss_spi_isr+0x7e>
    2f40:	e00c      	b.n	2f5c <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
    2f42:	687b      	ldr	r3, [r7, #4]
    2f44:	681b      	ldr	r3, [r3, #0]
    2f46:	691b      	ldr	r3, [r3, #16]
    2f48:	60fb      	str	r3, [r7, #12]
    2f4a:	e000      	b.n	2f4e <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
    2f4c:	bf00      	nop
    2f4e:	687b      	ldr	r3, [r7, #4]
    2f50:	681b      	ldr	r3, [r3, #0]
    2f52:	689b      	ldr	r3, [r3, #8]
    2f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
    2f58:	2b00      	cmp	r3, #0
    2f5a:	d0f2      	beq.n	2f42 <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
    2f5c:	687b      	ldr	r3, [r7, #4]
    2f5e:	681b      	ldr	r3, [r3, #0]
    2f60:	f04f 0202 	mov.w	r2, #2
    2f64:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
    2f66:	693b      	ldr	r3, [r7, #16]
    2f68:	681b      	ldr	r3, [r3, #0]
    2f6a:	f003 0301 	and.w	r3, r3, #1
    2f6e:	b2db      	uxtb	r3, r3
    2f70:	2b00      	cmp	r3, #0
    2f72:	d012      	beq.n	2f9a <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    2f74:	687b      	ldr	r3, [r7, #4]
    2f76:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    2f7a:	2b02      	cmp	r3, #2
    2f7c:	d105      	bne.n	2f8a <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    2f7e:	687b      	ldr	r3, [r7, #4]
    2f80:	681b      	ldr	r3, [r3, #0]
    2f82:	687a      	ldr	r2, [r7, #4]
    2f84:	6f92      	ldr	r2, [r2, #120]	; 0x78
    2f86:	615a      	str	r2, [r3, #20]
    2f88:	e002      	b.n	2f90 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
    2f8a:	6878      	ldr	r0, [r7, #4]
    2f8c:	f7ff feb4 	bl	2cf8 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
    2f90:	687b      	ldr	r3, [r7, #4]
    2f92:	681b      	ldr	r3, [r3, #0]
    2f94:	f04f 0201 	mov.w	r2, #1
    2f98:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
    2f9a:	693b      	ldr	r3, [r7, #16]
    2f9c:	681b      	ldr	r3, [r3, #0]
    2f9e:	f003 0310 	and.w	r3, r3, #16
    2fa2:	2b00      	cmp	r3, #0
    2fa4:	d023      	beq.n	2fee <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
    2fa6:	6878      	ldr	r0, [r7, #4]
    2fa8:	f7ff ff16 	bl	2dd8 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
    2fac:	687b      	ldr	r3, [r7, #4]
    2fae:	6a1b      	ldr	r3, [r3, #32]
    2fb0:	2b00      	cmp	r3, #0
    2fb2:	d00b      	beq.n	2fcc <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
    2fb4:	687b      	ldr	r3, [r7, #4]
    2fb6:	6a1b      	ldr	r3, [r3, #32]
    2fb8:	687a      	ldr	r2, [r7, #4]
    2fba:	6a91      	ldr	r1, [r2, #40]	; 0x28
    2fbc:	687a      	ldr	r2, [r7, #4]
    2fbe:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2fc0:	4608      	mov	r0, r1
    2fc2:	4611      	mov	r1, r2
    2fc4:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
    2fc6:	6878      	ldr	r0, [r7, #4]
    2fc8:	f7ff fe96 	bl	2cf8 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
    2fcc:	687b      	ldr	r3, [r7, #4]
    2fce:	f04f 0201 	mov.w	r2, #1
    2fd2:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
    2fd4:	687b      	ldr	r3, [r7, #4]
    2fd6:	681b      	ldr	r3, [r3, #0]
    2fd8:	687a      	ldr	r2, [r7, #4]
    2fda:	6812      	ldr	r2, [r2, #0]
    2fdc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    2fde:	f022 0210 	bic.w	r2, r2, #16
    2fe2:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    2fe4:	687b      	ldr	r3, [r7, #4]
    2fe6:	681b      	ldr	r3, [r3, #0]
    2fe8:	f04f 0210 	mov.w	r2, #16
    2fec:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
    2fee:	693b      	ldr	r3, [r7, #16]
    2ff0:	681b      	ldr	r3, [r3, #0]
    2ff2:	f003 0304 	and.w	r3, r3, #4
    2ff6:	2b00      	cmp	r3, #0
    2ff8:	d00f      	beq.n	301a <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
    2ffa:	687b      	ldr	r3, [r7, #4]
    2ffc:	681b      	ldr	r3, [r3, #0]
    2ffe:	687a      	ldr	r2, [r7, #4]
    3000:	6812      	ldr	r2, [r2, #0]
    3002:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3004:	f042 0204 	orr.w	r2, r2, #4
    3008:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
    300a:	6878      	ldr	r0, [r7, #4]
    300c:	f7ff fb3c 	bl	2688 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
    3010:	687b      	ldr	r3, [r7, #4]
    3012:	681b      	ldr	r3, [r3, #0]
    3014:	f04f 0204 	mov.w	r2, #4
    3018:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
    301a:	693b      	ldr	r3, [r7, #16]
    301c:	681b      	ldr	r3, [r3, #0]
    301e:	f003 0308 	and.w	r3, r3, #8
    3022:	2b00      	cmp	r3, #0
    3024:	d031      	beq.n	308a <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
    3026:	687b      	ldr	r3, [r7, #4]
    3028:	681b      	ldr	r3, [r3, #0]
    302a:	687a      	ldr	r2, [r7, #4]
    302c:	6812      	ldr	r2, [r2, #0]
    302e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    3030:	f042 0208 	orr.w	r2, r2, #8
    3034:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
    3036:	687b      	ldr	r3, [r7, #4]
    3038:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    303c:	2b02      	cmp	r3, #2
    303e:	d113      	bne.n	3068 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
    3040:	687b      	ldr	r3, [r7, #4]
    3042:	681a      	ldr	r2, [r3, #0]
    3044:	687b      	ldr	r3, [r7, #4]
    3046:	681b      	ldr	r3, [r3, #0]
    3048:	6819      	ldr	r1, [r3, #0]
    304a:	f240 03ff 	movw	r3, #255	; 0xff
    304e:	f6cf 7300 	movt	r3, #65280	; 0xff00
    3052:	ea01 0303 	and.w	r3, r1, r3
    3056:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    305a:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
    305c:	687b      	ldr	r3, [r7, #4]
    305e:	681b      	ldr	r3, [r3, #0]
    3060:	687a      	ldr	r2, [r7, #4]
    3062:	6f92      	ldr	r2, [r2, #120]	; 0x78
    3064:	615a      	str	r2, [r3, #20]
    3066:	e00b      	b.n	3080 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
    3068:	687b      	ldr	r3, [r7, #4]
    306a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
    306e:	2b01      	cmp	r3, #1
    3070:	d106      	bne.n	3080 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
    3072:	687b      	ldr	r3, [r7, #4]
    3074:	f04f 0200 	mov.w	r2, #0
    3078:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
    307a:	6878      	ldr	r0, [r7, #4]
    307c:	f7ff fe3c 	bl	2cf8 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
    3080:	687b      	ldr	r3, [r7, #4]
    3082:	681b      	ldr	r3, [r3, #0]
    3084:	f04f 0208 	mov.w	r2, #8
    3088:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
    308a:	693b      	ldr	r3, [r7, #16]
    308c:	681b      	ldr	r3, [r3, #0]
    308e:	f003 0320 	and.w	r3, r3, #32
    3092:	2b00      	cmp	r3, #0
    3094:	d049      	beq.n	312a <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
    3096:	6878      	ldr	r0, [r7, #4]
    3098:	f7ff fe9e 	bl	2dd8 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
    309c:	687b      	ldr	r3, [r7, #4]
    309e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    30a0:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0 != this_spi->cmd_handler)
    30a2:	687b      	ldr	r3, [r7, #4]
    30a4:	6a1b      	ldr	r3, [r3, #32]
    30a6:	2b00      	cmp	r3, #0
    30a8:	d01c      	beq.n	30e4 <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
    30aa:	687b      	ldr	r3, [r7, #4]
    30ac:	f04f 0200 	mov.w	r2, #0
    30b0:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
    30b2:	687b      	ldr	r3, [r7, #4]
    30b4:	f04f 0200 	mov.w	r2, #0
    30b8:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
    30ba:	687b      	ldr	r3, [r7, #4]
    30bc:	f04f 0200 	mov.w	r2, #0
    30c0:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
    30c2:	687b      	ldr	r3, [r7, #4]
    30c4:	f04f 0200 	mov.w	r2, #0
    30c8:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
    30ca:	687b      	ldr	r3, [r7, #4]
    30cc:	681b      	ldr	r3, [r3, #0]
    30ce:	f04f 0210 	mov.w	r2, #16
    30d2:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
    30d4:	687b      	ldr	r3, [r7, #4]
    30d6:	681b      	ldr	r3, [r3, #0]
    30d8:	687a      	ldr	r2, [r7, #4]
    30da:	6812      	ldr	r2, [r2, #0]
    30dc:	6a92      	ldr	r2, [r2, #40]	; 0x28
    30de:	f042 0210 	orr.w	r2, r2, #16
    30e2:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
    30e4:	687b      	ldr	r3, [r7, #4]
    30e6:	f04f 0200 	mov.w	r2, #0
    30ea:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    30ec:	687b      	ldr	r3, [r7, #4]
    30ee:	681b      	ldr	r3, [r3, #0]
    30f0:	687a      	ldr	r2, [r7, #4]
    30f2:	6812      	ldr	r2, [r2, #0]
    30f4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    30f6:	f042 020c 	orr.w	r2, r2, #12
    30fa:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
    30fc:	6878      	ldr	r0, [r7, #4]
    30fe:	f7ff fdfb 	bl	2cf8 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
    3102:	687b      	ldr	r3, [r7, #4]
    3104:	f04f 0200 	mov.w	r2, #0
    3108:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
    310a:	687b      	ldr	r3, [r7, #4]
    310c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    310e:	2b00      	cmp	r3, #0
    3110:	d006      	beq.n	3120 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
    3112:	687b      	ldr	r3, [r7, #4]
    3114:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    3116:	687a      	ldr	r2, [r7, #4]
    3118:	6a92      	ldr	r2, [r2, #40]	; 0x28
    311a:	4610      	mov	r0, r2
    311c:	6979      	ldr	r1, [r7, #20]
    311e:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
    3120:	687b      	ldr	r3, [r7, #4]
    3122:	681b      	ldr	r3, [r3, #0]
    3124:	f04f 0220 	mov.w	r2, #32
    3128:	60da      	str	r2, [r3, #12]
    }
}
    312a:	f107 0718 	add.w	r7, r7, #24
    312e:	46bd      	mov	sp, r7
    3130:	bd80      	pop	{r7, pc}
    3132:	bf00      	nop

00003134 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
    3134:	4668      	mov	r0, sp
    3136:	f020 0107 	bic.w	r1, r0, #7
    313a:	468d      	mov	sp, r1
    313c:	b589      	push	{r0, r3, r7, lr}
    313e:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
    3140:	f643 602c 	movw	r0, #15916	; 0x3e2c
    3144:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3148:	f7ff fe9c 	bl	2e84 <mss_spi_isr>
}
    314c:	46bd      	mov	sp, r7
    314e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3152:	4685      	mov	sp, r0
    3154:	4770      	bx	lr
    3156:	bf00      	nop

00003158 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
    3158:	4668      	mov	r0, sp
    315a:	f020 0107 	bic.w	r1, r0, #7
    315e:	468d      	mov	sp, r1
    3160:	b589      	push	{r0, r3, r7, lr}
    3162:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
    3164:	f643 50a8 	movw	r0, #15784	; 0x3da8
    3168:	f2c2 0000 	movt	r0, #8192	; 0x2000
    316c:	f7ff fe8a 	bl	2e84 <mss_spi_isr>
}
    3170:	46bd      	mov	sp, r7
    3172:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3176:	4685      	mov	sp, r0
    3178:	4770      	bx	lr
    317a:	bf00      	nop

0000317c <__libc_init_array>:
    317c:	b570      	push	{r4, r5, r6, lr}
    317e:	f648 361c 	movw	r6, #35612	; 0x8b1c
    3182:	f648 351c 	movw	r5, #35612	; 0x8b1c
    3186:	f2c0 0600 	movt	r6, #0
    318a:	f2c0 0500 	movt	r5, #0
    318e:	1b76      	subs	r6, r6, r5
    3190:	10b6      	asrs	r6, r6, #2
    3192:	d006      	beq.n	31a2 <__libc_init_array+0x26>
    3194:	2400      	movs	r4, #0
    3196:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    319a:	3401      	adds	r4, #1
    319c:	4798      	blx	r3
    319e:	42a6      	cmp	r6, r4
    31a0:	d8f9      	bhi.n	3196 <__libc_init_array+0x1a>
    31a2:	f648 351c 	movw	r5, #35612	; 0x8b1c
    31a6:	f648 3620 	movw	r6, #35616	; 0x8b20
    31aa:	f2c0 0500 	movt	r5, #0
    31ae:	f2c0 0600 	movt	r6, #0
    31b2:	1b76      	subs	r6, r6, r5
    31b4:	f005 fca6 	bl	8b04 <_init>
    31b8:	10b6      	asrs	r6, r6, #2
    31ba:	d006      	beq.n	31ca <__libc_init_array+0x4e>
    31bc:	2400      	movs	r4, #0
    31be:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    31c2:	3401      	adds	r4, #1
    31c4:	4798      	blx	r3
    31c6:	42a6      	cmp	r6, r4
    31c8:	d8f9      	bhi.n	31be <__libc_init_array+0x42>
    31ca:	bd70      	pop	{r4, r5, r6, pc}

000031cc <free>:
    31cc:	f241 032c 	movw	r3, #4140	; 0x102c
    31d0:	4601      	mov	r1, r0
    31d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31d6:	6818      	ldr	r0, [r3, #0]
    31d8:	f000 bc36 	b.w	3a48 <_free_r>

000031dc <malloc>:
    31dc:	f241 032c 	movw	r3, #4140	; 0x102c
    31e0:	4601      	mov	r1, r0
    31e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31e6:	6818      	ldr	r0, [r3, #0]
    31e8:	f000 b800 	b.w	31ec <_malloc_r>

000031ec <_malloc_r>:
    31ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    31f0:	f101 040b 	add.w	r4, r1, #11
    31f4:	2c16      	cmp	r4, #22
    31f6:	b083      	sub	sp, #12
    31f8:	4606      	mov	r6, r0
    31fa:	d82f      	bhi.n	325c <_malloc_r+0x70>
    31fc:	2300      	movs	r3, #0
    31fe:	2410      	movs	r4, #16
    3200:	428c      	cmp	r4, r1
    3202:	bf2c      	ite	cs
    3204:	4619      	movcs	r1, r3
    3206:	f043 0101 	orrcc.w	r1, r3, #1
    320a:	2900      	cmp	r1, #0
    320c:	d130      	bne.n	3270 <_malloc_r+0x84>
    320e:	4630      	mov	r0, r6
    3210:	f000 fb28 	bl	3864 <__malloc_lock>
    3214:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    3218:	d22e      	bcs.n	3278 <_malloc_r+0x8c>
    321a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    321e:	f241 1520 	movw	r5, #4384	; 0x1120
    3222:	f2c2 0500 	movt	r5, #8192	; 0x2000
    3226:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    322a:	68d3      	ldr	r3, [r2, #12]
    322c:	4293      	cmp	r3, r2
    322e:	f000 8206 	beq.w	363e <_malloc_r+0x452>
    3232:	685a      	ldr	r2, [r3, #4]
    3234:	f103 0508 	add.w	r5, r3, #8
    3238:	68d9      	ldr	r1, [r3, #12]
    323a:	4630      	mov	r0, r6
    323c:	f022 0c03 	bic.w	ip, r2, #3
    3240:	689a      	ldr	r2, [r3, #8]
    3242:	4463      	add	r3, ip
    3244:	685c      	ldr	r4, [r3, #4]
    3246:	608a      	str	r2, [r1, #8]
    3248:	f044 0401 	orr.w	r4, r4, #1
    324c:	60d1      	str	r1, [r2, #12]
    324e:	605c      	str	r4, [r3, #4]
    3250:	f000 fb0a 	bl	3868 <__malloc_unlock>
    3254:	4628      	mov	r0, r5
    3256:	b003      	add	sp, #12
    3258:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    325c:	f024 0407 	bic.w	r4, r4, #7
    3260:	0fe3      	lsrs	r3, r4, #31
    3262:	428c      	cmp	r4, r1
    3264:	bf2c      	ite	cs
    3266:	4619      	movcs	r1, r3
    3268:	f043 0101 	orrcc.w	r1, r3, #1
    326c:	2900      	cmp	r1, #0
    326e:	d0ce      	beq.n	320e <_malloc_r+0x22>
    3270:	230c      	movs	r3, #12
    3272:	2500      	movs	r5, #0
    3274:	6033      	str	r3, [r6, #0]
    3276:	e7ed      	b.n	3254 <_malloc_r+0x68>
    3278:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    327c:	bf04      	itt	eq
    327e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    3282:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    3286:	f040 8090 	bne.w	33aa <_malloc_r+0x1be>
    328a:	f241 1520 	movw	r5, #4384	; 0x1120
    328e:	f2c2 0500 	movt	r5, #8192	; 0x2000
    3292:	1828      	adds	r0, r5, r0
    3294:	68c3      	ldr	r3, [r0, #12]
    3296:	4298      	cmp	r0, r3
    3298:	d106      	bne.n	32a8 <_malloc_r+0xbc>
    329a:	e00d      	b.n	32b8 <_malloc_r+0xcc>
    329c:	2a00      	cmp	r2, #0
    329e:	f280 816f 	bge.w	3580 <_malloc_r+0x394>
    32a2:	68db      	ldr	r3, [r3, #12]
    32a4:	4298      	cmp	r0, r3
    32a6:	d007      	beq.n	32b8 <_malloc_r+0xcc>
    32a8:	6859      	ldr	r1, [r3, #4]
    32aa:	f021 0103 	bic.w	r1, r1, #3
    32ae:	1b0a      	subs	r2, r1, r4
    32b0:	2a0f      	cmp	r2, #15
    32b2:	ddf3      	ble.n	329c <_malloc_r+0xb0>
    32b4:	f10e 3eff 	add.w	lr, lr, #4294967295
    32b8:	f10e 0e01 	add.w	lr, lr, #1
    32bc:	f241 1720 	movw	r7, #4384	; 0x1120
    32c0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    32c4:	f107 0108 	add.w	r1, r7, #8
    32c8:	688b      	ldr	r3, [r1, #8]
    32ca:	4299      	cmp	r1, r3
    32cc:	bf08      	it	eq
    32ce:	687a      	ldreq	r2, [r7, #4]
    32d0:	d026      	beq.n	3320 <_malloc_r+0x134>
    32d2:	685a      	ldr	r2, [r3, #4]
    32d4:	f022 0c03 	bic.w	ip, r2, #3
    32d8:	ebc4 020c 	rsb	r2, r4, ip
    32dc:	2a0f      	cmp	r2, #15
    32de:	f300 8194 	bgt.w	360a <_malloc_r+0x41e>
    32e2:	2a00      	cmp	r2, #0
    32e4:	60c9      	str	r1, [r1, #12]
    32e6:	6089      	str	r1, [r1, #8]
    32e8:	f280 8099 	bge.w	341e <_malloc_r+0x232>
    32ec:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    32f0:	f080 8165 	bcs.w	35be <_malloc_r+0x3d2>
    32f4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    32f8:	f04f 0a01 	mov.w	sl, #1
    32fc:	687a      	ldr	r2, [r7, #4]
    32fe:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    3302:	ea4f 0cac 	mov.w	ip, ip, asr #2
    3306:	fa0a fc0c 	lsl.w	ip, sl, ip
    330a:	60d8      	str	r0, [r3, #12]
    330c:	f8d0 8008 	ldr.w	r8, [r0, #8]
    3310:	ea4c 0202 	orr.w	r2, ip, r2
    3314:	607a      	str	r2, [r7, #4]
    3316:	f8c3 8008 	str.w	r8, [r3, #8]
    331a:	f8c8 300c 	str.w	r3, [r8, #12]
    331e:	6083      	str	r3, [r0, #8]
    3320:	f04f 0c01 	mov.w	ip, #1
    3324:	ea4f 03ae 	mov.w	r3, lr, asr #2
    3328:	fa0c fc03 	lsl.w	ip, ip, r3
    332c:	4594      	cmp	ip, r2
    332e:	f200 8082 	bhi.w	3436 <_malloc_r+0x24a>
    3332:	ea12 0f0c 	tst.w	r2, ip
    3336:	d108      	bne.n	334a <_malloc_r+0x15e>
    3338:	f02e 0e03 	bic.w	lr, lr, #3
    333c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3340:	f10e 0e04 	add.w	lr, lr, #4
    3344:	ea12 0f0c 	tst.w	r2, ip
    3348:	d0f8      	beq.n	333c <_malloc_r+0x150>
    334a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    334e:	46f2      	mov	sl, lr
    3350:	46c8      	mov	r8, r9
    3352:	f8d8 300c 	ldr.w	r3, [r8, #12]
    3356:	4598      	cmp	r8, r3
    3358:	d107      	bne.n	336a <_malloc_r+0x17e>
    335a:	e168      	b.n	362e <_malloc_r+0x442>
    335c:	2a00      	cmp	r2, #0
    335e:	f280 8178 	bge.w	3652 <_malloc_r+0x466>
    3362:	68db      	ldr	r3, [r3, #12]
    3364:	4598      	cmp	r8, r3
    3366:	f000 8162 	beq.w	362e <_malloc_r+0x442>
    336a:	6858      	ldr	r0, [r3, #4]
    336c:	f020 0003 	bic.w	r0, r0, #3
    3370:	1b02      	subs	r2, r0, r4
    3372:	2a0f      	cmp	r2, #15
    3374:	ddf2      	ble.n	335c <_malloc_r+0x170>
    3376:	461d      	mov	r5, r3
    3378:	191f      	adds	r7, r3, r4
    337a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    337e:	f044 0e01 	orr.w	lr, r4, #1
    3382:	f855 4f08 	ldr.w	r4, [r5, #8]!
    3386:	4630      	mov	r0, r6
    3388:	50ba      	str	r2, [r7, r2]
    338a:	f042 0201 	orr.w	r2, r2, #1
    338e:	f8c3 e004 	str.w	lr, [r3, #4]
    3392:	f8cc 4008 	str.w	r4, [ip, #8]
    3396:	f8c4 c00c 	str.w	ip, [r4, #12]
    339a:	608f      	str	r7, [r1, #8]
    339c:	60cf      	str	r7, [r1, #12]
    339e:	607a      	str	r2, [r7, #4]
    33a0:	60b9      	str	r1, [r7, #8]
    33a2:	60f9      	str	r1, [r7, #12]
    33a4:	f000 fa60 	bl	3868 <__malloc_unlock>
    33a8:	e754      	b.n	3254 <_malloc_r+0x68>
    33aa:	f1be 0f04 	cmp.w	lr, #4
    33ae:	bf9e      	ittt	ls
    33b0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    33b4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    33b8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    33bc:	f67f af65 	bls.w	328a <_malloc_r+0x9e>
    33c0:	f1be 0f14 	cmp.w	lr, #20
    33c4:	bf9c      	itt	ls
    33c6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    33ca:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    33ce:	f67f af5c 	bls.w	328a <_malloc_r+0x9e>
    33d2:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    33d6:	bf9e      	ittt	ls
    33d8:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    33dc:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    33e0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    33e4:	f67f af51 	bls.w	328a <_malloc_r+0x9e>
    33e8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    33ec:	bf9e      	ittt	ls
    33ee:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    33f2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    33f6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    33fa:	f67f af46 	bls.w	328a <_malloc_r+0x9e>
    33fe:	f240 5354 	movw	r3, #1364	; 0x554
    3402:	459e      	cmp	lr, r3
    3404:	bf95      	itete	ls
    3406:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    340a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    340e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    3412:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    3416:	bf98      	it	ls
    3418:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    341c:	e735      	b.n	328a <_malloc_r+0x9e>
    341e:	eb03 020c 	add.w	r2, r3, ip
    3422:	f103 0508 	add.w	r5, r3, #8
    3426:	4630      	mov	r0, r6
    3428:	6853      	ldr	r3, [r2, #4]
    342a:	f043 0301 	orr.w	r3, r3, #1
    342e:	6053      	str	r3, [r2, #4]
    3430:	f000 fa1a 	bl	3868 <__malloc_unlock>
    3434:	e70e      	b.n	3254 <_malloc_r+0x68>
    3436:	f8d7 8008 	ldr.w	r8, [r7, #8]
    343a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    343e:	f023 0903 	bic.w	r9, r3, #3
    3442:	ebc4 0209 	rsb	r2, r4, r9
    3446:	454c      	cmp	r4, r9
    3448:	bf94      	ite	ls
    344a:	2300      	movls	r3, #0
    344c:	2301      	movhi	r3, #1
    344e:	2a0f      	cmp	r2, #15
    3450:	bfd8      	it	le
    3452:	f043 0301 	orrle.w	r3, r3, #1
    3456:	2b00      	cmp	r3, #0
    3458:	f000 80a1 	beq.w	359e <_malloc_r+0x3b2>
    345c:	f641 5b44 	movw	fp, #7492	; 0x1d44
    3460:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    3464:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    3468:	f8db 3000 	ldr.w	r3, [fp]
    346c:	3310      	adds	r3, #16
    346e:	191b      	adds	r3, r3, r4
    3470:	f1b2 3fff 	cmp.w	r2, #4294967295
    3474:	d006      	beq.n	3484 <_malloc_r+0x298>
    3476:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    347a:	331f      	adds	r3, #31
    347c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    3480:	f023 031f 	bic.w	r3, r3, #31
    3484:	4619      	mov	r1, r3
    3486:	4630      	mov	r0, r6
    3488:	9301      	str	r3, [sp, #4]
    348a:	f000 fa75 	bl	3978 <_sbrk_r>
    348e:	9b01      	ldr	r3, [sp, #4]
    3490:	f1b0 3fff 	cmp.w	r0, #4294967295
    3494:	4682      	mov	sl, r0
    3496:	f000 80f4 	beq.w	3682 <_malloc_r+0x496>
    349a:	eb08 0109 	add.w	r1, r8, r9
    349e:	4281      	cmp	r1, r0
    34a0:	f200 80ec 	bhi.w	367c <_malloc_r+0x490>
    34a4:	f8db 2004 	ldr.w	r2, [fp, #4]
    34a8:	189a      	adds	r2, r3, r2
    34aa:	4551      	cmp	r1, sl
    34ac:	f8cb 2004 	str.w	r2, [fp, #4]
    34b0:	f000 8145 	beq.w	373e <_malloc_r+0x552>
    34b4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    34b8:	f241 1020 	movw	r0, #4384	; 0x1120
    34bc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    34c0:	f1b5 3fff 	cmp.w	r5, #4294967295
    34c4:	bf08      	it	eq
    34c6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    34ca:	d003      	beq.n	34d4 <_malloc_r+0x2e8>
    34cc:	4452      	add	r2, sl
    34ce:	1a51      	subs	r1, r2, r1
    34d0:	f8cb 1004 	str.w	r1, [fp, #4]
    34d4:	f01a 0507 	ands.w	r5, sl, #7
    34d8:	4630      	mov	r0, r6
    34da:	bf17      	itett	ne
    34dc:	f1c5 0508 	rsbne	r5, r5, #8
    34e0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    34e4:	44aa      	addne	sl, r5
    34e6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    34ea:	4453      	add	r3, sl
    34ec:	051b      	lsls	r3, r3, #20
    34ee:	0d1b      	lsrs	r3, r3, #20
    34f0:	1aed      	subs	r5, r5, r3
    34f2:	4629      	mov	r1, r5
    34f4:	f000 fa40 	bl	3978 <_sbrk_r>
    34f8:	f1b0 3fff 	cmp.w	r0, #4294967295
    34fc:	f000 812c 	beq.w	3758 <_malloc_r+0x56c>
    3500:	ebca 0100 	rsb	r1, sl, r0
    3504:	1949      	adds	r1, r1, r5
    3506:	f041 0101 	orr.w	r1, r1, #1
    350a:	f8db 2004 	ldr.w	r2, [fp, #4]
    350e:	f641 5344 	movw	r3, #7492	; 0x1d44
    3512:	f8c7 a008 	str.w	sl, [r7, #8]
    3516:	f2c2 0300 	movt	r3, #8192	; 0x2000
    351a:	18aa      	adds	r2, r5, r2
    351c:	45b8      	cmp	r8, r7
    351e:	f8cb 2004 	str.w	r2, [fp, #4]
    3522:	f8ca 1004 	str.w	r1, [sl, #4]
    3526:	d017      	beq.n	3558 <_malloc_r+0x36c>
    3528:	f1b9 0f0f 	cmp.w	r9, #15
    352c:	f240 80df 	bls.w	36ee <_malloc_r+0x502>
    3530:	f1a9 010c 	sub.w	r1, r9, #12
    3534:	2505      	movs	r5, #5
    3536:	f021 0107 	bic.w	r1, r1, #7
    353a:	eb08 0001 	add.w	r0, r8, r1
    353e:	290f      	cmp	r1, #15
    3540:	6085      	str	r5, [r0, #8]
    3542:	6045      	str	r5, [r0, #4]
    3544:	f8d8 0004 	ldr.w	r0, [r8, #4]
    3548:	f000 0001 	and.w	r0, r0, #1
    354c:	ea41 0000 	orr.w	r0, r1, r0
    3550:	f8c8 0004 	str.w	r0, [r8, #4]
    3554:	f200 80ac 	bhi.w	36b0 <_malloc_r+0x4c4>
    3558:	46d0      	mov	r8, sl
    355a:	f641 5344 	movw	r3, #7492	; 0x1d44
    355e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    3562:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3566:	428a      	cmp	r2, r1
    3568:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    356c:	bf88      	it	hi
    356e:	62da      	strhi	r2, [r3, #44]	; 0x2c
    3570:	f641 5344 	movw	r3, #7492	; 0x1d44
    3574:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3578:	428a      	cmp	r2, r1
    357a:	bf88      	it	hi
    357c:	631a      	strhi	r2, [r3, #48]	; 0x30
    357e:	e082      	b.n	3686 <_malloc_r+0x49a>
    3580:	185c      	adds	r4, r3, r1
    3582:	689a      	ldr	r2, [r3, #8]
    3584:	68d9      	ldr	r1, [r3, #12]
    3586:	4630      	mov	r0, r6
    3588:	6866      	ldr	r6, [r4, #4]
    358a:	f103 0508 	add.w	r5, r3, #8
    358e:	608a      	str	r2, [r1, #8]
    3590:	f046 0301 	orr.w	r3, r6, #1
    3594:	60d1      	str	r1, [r2, #12]
    3596:	6063      	str	r3, [r4, #4]
    3598:	f000 f966 	bl	3868 <__malloc_unlock>
    359c:	e65a      	b.n	3254 <_malloc_r+0x68>
    359e:	eb08 0304 	add.w	r3, r8, r4
    35a2:	f042 0201 	orr.w	r2, r2, #1
    35a6:	f044 0401 	orr.w	r4, r4, #1
    35aa:	4630      	mov	r0, r6
    35ac:	f8c8 4004 	str.w	r4, [r8, #4]
    35b0:	f108 0508 	add.w	r5, r8, #8
    35b4:	605a      	str	r2, [r3, #4]
    35b6:	60bb      	str	r3, [r7, #8]
    35b8:	f000 f956 	bl	3868 <__malloc_unlock>
    35bc:	e64a      	b.n	3254 <_malloc_r+0x68>
    35be:	ea4f 225c 	mov.w	r2, ip, lsr #9
    35c2:	2a04      	cmp	r2, #4
    35c4:	d954      	bls.n	3670 <_malloc_r+0x484>
    35c6:	2a14      	cmp	r2, #20
    35c8:	f200 8089 	bhi.w	36de <_malloc_r+0x4f2>
    35cc:	325b      	adds	r2, #91	; 0x5b
    35ce:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    35d2:	44a8      	add	r8, r5
    35d4:	f241 1720 	movw	r7, #4384	; 0x1120
    35d8:	f2c2 0700 	movt	r7, #8192	; 0x2000
    35dc:	f8d8 0008 	ldr.w	r0, [r8, #8]
    35e0:	4540      	cmp	r0, r8
    35e2:	d103      	bne.n	35ec <_malloc_r+0x400>
    35e4:	e06f      	b.n	36c6 <_malloc_r+0x4da>
    35e6:	6880      	ldr	r0, [r0, #8]
    35e8:	4580      	cmp	r8, r0
    35ea:	d004      	beq.n	35f6 <_malloc_r+0x40a>
    35ec:	6842      	ldr	r2, [r0, #4]
    35ee:	f022 0203 	bic.w	r2, r2, #3
    35f2:	4594      	cmp	ip, r2
    35f4:	d3f7      	bcc.n	35e6 <_malloc_r+0x3fa>
    35f6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    35fa:	f8c3 c00c 	str.w	ip, [r3, #12]
    35fe:	6098      	str	r0, [r3, #8]
    3600:	687a      	ldr	r2, [r7, #4]
    3602:	60c3      	str	r3, [r0, #12]
    3604:	f8cc 3008 	str.w	r3, [ip, #8]
    3608:	e68a      	b.n	3320 <_malloc_r+0x134>
    360a:	191f      	adds	r7, r3, r4
    360c:	4630      	mov	r0, r6
    360e:	f044 0401 	orr.w	r4, r4, #1
    3612:	60cf      	str	r7, [r1, #12]
    3614:	605c      	str	r4, [r3, #4]
    3616:	f103 0508 	add.w	r5, r3, #8
    361a:	50ba      	str	r2, [r7, r2]
    361c:	f042 0201 	orr.w	r2, r2, #1
    3620:	608f      	str	r7, [r1, #8]
    3622:	607a      	str	r2, [r7, #4]
    3624:	60b9      	str	r1, [r7, #8]
    3626:	60f9      	str	r1, [r7, #12]
    3628:	f000 f91e 	bl	3868 <__malloc_unlock>
    362c:	e612      	b.n	3254 <_malloc_r+0x68>
    362e:	f10a 0a01 	add.w	sl, sl, #1
    3632:	f01a 0f03 	tst.w	sl, #3
    3636:	d05f      	beq.n	36f8 <_malloc_r+0x50c>
    3638:	f103 0808 	add.w	r8, r3, #8
    363c:	e689      	b.n	3352 <_malloc_r+0x166>
    363e:	f103 0208 	add.w	r2, r3, #8
    3642:	68d3      	ldr	r3, [r2, #12]
    3644:	429a      	cmp	r2, r3
    3646:	bf08      	it	eq
    3648:	f10e 0e02 	addeq.w	lr, lr, #2
    364c:	f43f ae36 	beq.w	32bc <_malloc_r+0xd0>
    3650:	e5ef      	b.n	3232 <_malloc_r+0x46>
    3652:	461d      	mov	r5, r3
    3654:	1819      	adds	r1, r3, r0
    3656:	68da      	ldr	r2, [r3, #12]
    3658:	4630      	mov	r0, r6
    365a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    365e:	684c      	ldr	r4, [r1, #4]
    3660:	6093      	str	r3, [r2, #8]
    3662:	f044 0401 	orr.w	r4, r4, #1
    3666:	60da      	str	r2, [r3, #12]
    3668:	604c      	str	r4, [r1, #4]
    366a:	f000 f8fd 	bl	3868 <__malloc_unlock>
    366e:	e5f1      	b.n	3254 <_malloc_r+0x68>
    3670:	ea4f 129c 	mov.w	r2, ip, lsr #6
    3674:	3238      	adds	r2, #56	; 0x38
    3676:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    367a:	e7aa      	b.n	35d2 <_malloc_r+0x3e6>
    367c:	45b8      	cmp	r8, r7
    367e:	f43f af11 	beq.w	34a4 <_malloc_r+0x2b8>
    3682:	f8d7 8008 	ldr.w	r8, [r7, #8]
    3686:	f8d8 2004 	ldr.w	r2, [r8, #4]
    368a:	f022 0203 	bic.w	r2, r2, #3
    368e:	4294      	cmp	r4, r2
    3690:	bf94      	ite	ls
    3692:	2300      	movls	r3, #0
    3694:	2301      	movhi	r3, #1
    3696:	1b12      	subs	r2, r2, r4
    3698:	2a0f      	cmp	r2, #15
    369a:	bfd8      	it	le
    369c:	f043 0301 	orrle.w	r3, r3, #1
    36a0:	2b00      	cmp	r3, #0
    36a2:	f43f af7c 	beq.w	359e <_malloc_r+0x3b2>
    36a6:	4630      	mov	r0, r6
    36a8:	2500      	movs	r5, #0
    36aa:	f000 f8dd 	bl	3868 <__malloc_unlock>
    36ae:	e5d1      	b.n	3254 <_malloc_r+0x68>
    36b0:	f108 0108 	add.w	r1, r8, #8
    36b4:	4630      	mov	r0, r6
    36b6:	9301      	str	r3, [sp, #4]
    36b8:	f000 f9c6 	bl	3a48 <_free_r>
    36bc:	9b01      	ldr	r3, [sp, #4]
    36be:	f8d7 8008 	ldr.w	r8, [r7, #8]
    36c2:	685a      	ldr	r2, [r3, #4]
    36c4:	e749      	b.n	355a <_malloc_r+0x36e>
    36c6:	f04f 0a01 	mov.w	sl, #1
    36ca:	f8d7 8004 	ldr.w	r8, [r7, #4]
    36ce:	1092      	asrs	r2, r2, #2
    36d0:	4684      	mov	ip, r0
    36d2:	fa0a f202 	lsl.w	r2, sl, r2
    36d6:	ea48 0202 	orr.w	r2, r8, r2
    36da:	607a      	str	r2, [r7, #4]
    36dc:	e78d      	b.n	35fa <_malloc_r+0x40e>
    36de:	2a54      	cmp	r2, #84	; 0x54
    36e0:	d824      	bhi.n	372c <_malloc_r+0x540>
    36e2:	ea4f 321c 	mov.w	r2, ip, lsr #12
    36e6:	326e      	adds	r2, #110	; 0x6e
    36e8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    36ec:	e771      	b.n	35d2 <_malloc_r+0x3e6>
    36ee:	2301      	movs	r3, #1
    36f0:	46d0      	mov	r8, sl
    36f2:	f8ca 3004 	str.w	r3, [sl, #4]
    36f6:	e7c6      	b.n	3686 <_malloc_r+0x49a>
    36f8:	464a      	mov	r2, r9
    36fa:	f01e 0f03 	tst.w	lr, #3
    36fe:	4613      	mov	r3, r2
    3700:	f10e 3eff 	add.w	lr, lr, #4294967295
    3704:	d033      	beq.n	376e <_malloc_r+0x582>
    3706:	f853 2908 	ldr.w	r2, [r3], #-8
    370a:	429a      	cmp	r2, r3
    370c:	d0f5      	beq.n	36fa <_malloc_r+0x50e>
    370e:	687b      	ldr	r3, [r7, #4]
    3710:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    3714:	459c      	cmp	ip, r3
    3716:	f63f ae8e 	bhi.w	3436 <_malloc_r+0x24a>
    371a:	f1bc 0f00 	cmp.w	ip, #0
    371e:	f43f ae8a 	beq.w	3436 <_malloc_r+0x24a>
    3722:	ea1c 0f03 	tst.w	ip, r3
    3726:	d027      	beq.n	3778 <_malloc_r+0x58c>
    3728:	46d6      	mov	lr, sl
    372a:	e60e      	b.n	334a <_malloc_r+0x15e>
    372c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    3730:	d815      	bhi.n	375e <_malloc_r+0x572>
    3732:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    3736:	3277      	adds	r2, #119	; 0x77
    3738:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    373c:	e749      	b.n	35d2 <_malloc_r+0x3e6>
    373e:	0508      	lsls	r0, r1, #20
    3740:	0d00      	lsrs	r0, r0, #20
    3742:	2800      	cmp	r0, #0
    3744:	f47f aeb6 	bne.w	34b4 <_malloc_r+0x2c8>
    3748:	f8d7 8008 	ldr.w	r8, [r7, #8]
    374c:	444b      	add	r3, r9
    374e:	f043 0301 	orr.w	r3, r3, #1
    3752:	f8c8 3004 	str.w	r3, [r8, #4]
    3756:	e700      	b.n	355a <_malloc_r+0x36e>
    3758:	2101      	movs	r1, #1
    375a:	2500      	movs	r5, #0
    375c:	e6d5      	b.n	350a <_malloc_r+0x31e>
    375e:	f240 5054 	movw	r0, #1364	; 0x554
    3762:	4282      	cmp	r2, r0
    3764:	d90d      	bls.n	3782 <_malloc_r+0x596>
    3766:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    376a:	227e      	movs	r2, #126	; 0x7e
    376c:	e731      	b.n	35d2 <_malloc_r+0x3e6>
    376e:	687b      	ldr	r3, [r7, #4]
    3770:	ea23 030c 	bic.w	r3, r3, ip
    3774:	607b      	str	r3, [r7, #4]
    3776:	e7cb      	b.n	3710 <_malloc_r+0x524>
    3778:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    377c:	f10a 0a04 	add.w	sl, sl, #4
    3780:	e7cf      	b.n	3722 <_malloc_r+0x536>
    3782:	ea4f 429c 	mov.w	r2, ip, lsr #18
    3786:	327c      	adds	r2, #124	; 0x7c
    3788:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    378c:	e721      	b.n	35d2 <_malloc_r+0x3e6>
    378e:	bf00      	nop

00003790 <memset>:
    3790:	2a03      	cmp	r2, #3
    3792:	b2c9      	uxtb	r1, r1
    3794:	b430      	push	{r4, r5}
    3796:	d807      	bhi.n	37a8 <memset+0x18>
    3798:	b122      	cbz	r2, 37a4 <memset+0x14>
    379a:	2300      	movs	r3, #0
    379c:	54c1      	strb	r1, [r0, r3]
    379e:	3301      	adds	r3, #1
    37a0:	4293      	cmp	r3, r2
    37a2:	d1fb      	bne.n	379c <memset+0xc>
    37a4:	bc30      	pop	{r4, r5}
    37a6:	4770      	bx	lr
    37a8:	eb00 0c02 	add.w	ip, r0, r2
    37ac:	4603      	mov	r3, r0
    37ae:	e001      	b.n	37b4 <memset+0x24>
    37b0:	f803 1c01 	strb.w	r1, [r3, #-1]
    37b4:	f003 0403 	and.w	r4, r3, #3
    37b8:	461a      	mov	r2, r3
    37ba:	3301      	adds	r3, #1
    37bc:	2c00      	cmp	r4, #0
    37be:	d1f7      	bne.n	37b0 <memset+0x20>
    37c0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    37c4:	ebc2 040c 	rsb	r4, r2, ip
    37c8:	fb03 f301 	mul.w	r3, r3, r1
    37cc:	e01f      	b.n	380e <memset+0x7e>
    37ce:	f842 3c40 	str.w	r3, [r2, #-64]
    37d2:	f842 3c3c 	str.w	r3, [r2, #-60]
    37d6:	f842 3c38 	str.w	r3, [r2, #-56]
    37da:	f842 3c34 	str.w	r3, [r2, #-52]
    37de:	f842 3c30 	str.w	r3, [r2, #-48]
    37e2:	f842 3c2c 	str.w	r3, [r2, #-44]
    37e6:	f842 3c28 	str.w	r3, [r2, #-40]
    37ea:	f842 3c24 	str.w	r3, [r2, #-36]
    37ee:	f842 3c20 	str.w	r3, [r2, #-32]
    37f2:	f842 3c1c 	str.w	r3, [r2, #-28]
    37f6:	f842 3c18 	str.w	r3, [r2, #-24]
    37fa:	f842 3c14 	str.w	r3, [r2, #-20]
    37fe:	f842 3c10 	str.w	r3, [r2, #-16]
    3802:	f842 3c0c 	str.w	r3, [r2, #-12]
    3806:	f842 3c08 	str.w	r3, [r2, #-8]
    380a:	f842 3c04 	str.w	r3, [r2, #-4]
    380e:	4615      	mov	r5, r2
    3810:	3240      	adds	r2, #64	; 0x40
    3812:	2c3f      	cmp	r4, #63	; 0x3f
    3814:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    3818:	dcd9      	bgt.n	37ce <memset+0x3e>
    381a:	462a      	mov	r2, r5
    381c:	ebc5 040c 	rsb	r4, r5, ip
    3820:	e007      	b.n	3832 <memset+0xa2>
    3822:	f842 3c10 	str.w	r3, [r2, #-16]
    3826:	f842 3c0c 	str.w	r3, [r2, #-12]
    382a:	f842 3c08 	str.w	r3, [r2, #-8]
    382e:	f842 3c04 	str.w	r3, [r2, #-4]
    3832:	4615      	mov	r5, r2
    3834:	3210      	adds	r2, #16
    3836:	2c0f      	cmp	r4, #15
    3838:	f1a4 0410 	sub.w	r4, r4, #16
    383c:	dcf1      	bgt.n	3822 <memset+0x92>
    383e:	462a      	mov	r2, r5
    3840:	ebc5 050c 	rsb	r5, r5, ip
    3844:	e001      	b.n	384a <memset+0xba>
    3846:	f842 3c04 	str.w	r3, [r2, #-4]
    384a:	4614      	mov	r4, r2
    384c:	3204      	adds	r2, #4
    384e:	2d03      	cmp	r5, #3
    3850:	f1a5 0504 	sub.w	r5, r5, #4
    3854:	dcf7      	bgt.n	3846 <memset+0xb6>
    3856:	e001      	b.n	385c <memset+0xcc>
    3858:	f804 1b01 	strb.w	r1, [r4], #1
    385c:	4564      	cmp	r4, ip
    385e:	d3fb      	bcc.n	3858 <memset+0xc8>
    3860:	e7a0      	b.n	37a4 <memset+0x14>
    3862:	bf00      	nop

00003864 <__malloc_lock>:
    3864:	4770      	bx	lr
    3866:	bf00      	nop

00003868 <__malloc_unlock>:
    3868:	4770      	bx	lr
    386a:	bf00      	nop
    386c:	0000      	lsls	r0, r0, #0
	...

00003870 <rand>:
    3870:	b538      	push	{r3, r4, r5, lr}
    3872:	f241 042c 	movw	r4, #4140	; 0x102c
    3876:	f2c2 0400 	movt	r4, #8192	; 0x2000
    387a:	6825      	ldr	r5, [r4, #0]
    387c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
    387e:	b1d8      	cbz	r0, 38b8 <rand+0x48>
    3880:	6904      	ldr	r4, [r0, #16]
    3882:	f24f 4c2d 	movw	ip, #62509	; 0xf42d
    3886:	6945      	ldr	r5, [r0, #20]
    3888:	f6c5 0c51 	movt	ip, #22609	; 0x5851
    388c:	f647 712d 	movw	r1, #32557	; 0x7f2d
    3890:	2201      	movs	r2, #1
    3892:	f6c4 4195 	movt	r1, #19605	; 0x4c95
    3896:	2300      	movs	r3, #0
    3898:	fb04 fc0c 	mul.w	ip, r4, ip
    389c:	fb05 cc01 	mla	ip, r5, r1, ip
    38a0:	fba1 4504 	umull	r4, r5, r1, r4
    38a4:	1912      	adds	r2, r2, r4
    38a6:	4465      	add	r5, ip
    38a8:	eb43 0305 	adc.w	r3, r3, r5
    38ac:	e9c0 2304 	strd	r2, r3, [r0, #16]
    38b0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
    38b4:	4608      	mov	r0, r1
    38b6:	bd38      	pop	{r3, r4, r5, pc}
    38b8:	2018      	movs	r0, #24
    38ba:	f7ff fc8f 	bl	31dc <malloc>
    38be:	6824      	ldr	r4, [r4, #0]
    38c0:	a313      	add	r3, pc, #76	; (adr r3, 3910 <rand+0xa0>)
    38c2:	e9d3 2300 	ldrd	r2, r3, [r3]
    38c6:	f24f 412d 	movw	r1, #62509	; 0xf42d
    38ca:	f6c5 0151 	movt	r1, #22609	; 0x5851
    38ce:	f241 2c34 	movw	ip, #4660	; 0x1234
    38d2:	63a8      	str	r0, [r5, #56]	; 0x38
    38d4:	f64a 35cd 	movw	r5, #43981	; 0xabcd
    38d8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
    38da:	f243 340e 	movw	r4, #13070	; 0x330e
    38de:	8045      	strh	r5, [r0, #2]
    38e0:	f64d 65ec 	movw	r5, #57068	; 0xdeec
    38e4:	8004      	strh	r4, [r0, #0]
    38e6:	f24e 646d 	movw	r4, #58989	; 0xe66d
    38ea:	f8a0 c004 	strh.w	ip, [r0, #4]
    38ee:	f04f 0c05 	mov.w	ip, #5
    38f2:	80c4      	strh	r4, [r0, #6]
    38f4:	f04f 040b 	mov.w	r4, #11
    38f8:	8105      	strh	r5, [r0, #8]
    38fa:	2500      	movs	r5, #0
    38fc:	8184      	strh	r4, [r0, #12]
    38fe:	2401      	movs	r4, #1
    3900:	f8a0 c00a 	strh.w	ip, [r0, #10]
    3904:	e9c0 4504 	strd	r4, r5, [r0, #16]
    3908:	e9c0 2304 	strd	r2, r3, [r0, #16]
    390c:	4608      	mov	r0, r1
    390e:	bd38      	pop	{r3, r4, r5, pc}
    3910:	4c957f2e 	.word	0x4c957f2e
    3914:	5851f42d 	.word	0x5851f42d

00003918 <srand>:
    3918:	b570      	push	{r4, r5, r6, lr}
    391a:	f241 042c 	movw	r4, #4140	; 0x102c
    391e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3922:	4606      	mov	r6, r0
    3924:	6825      	ldr	r5, [r4, #0]
    3926:	6bab      	ldr	r3, [r5, #56]	; 0x38
    3928:	b11b      	cbz	r3, 3932 <srand+0x1a>
    392a:	2200      	movs	r2, #0
    392c:	611e      	str	r6, [r3, #16]
    392e:	615a      	str	r2, [r3, #20]
    3930:	bd70      	pop	{r4, r5, r6, pc}
    3932:	2018      	movs	r0, #24
    3934:	f7ff fc52 	bl	31dc <malloc>
    3938:	6823      	ldr	r3, [r4, #0]
    393a:	f64a 31cd 	movw	r1, #43981	; 0xabcd
    393e:	f241 2234 	movw	r2, #4660	; 0x1234
    3942:	63a8      	str	r0, [r5, #56]	; 0x38
    3944:	f243 300e 	movw	r0, #13070	; 0x330e
    3948:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    394a:	8018      	strh	r0, [r3, #0]
    394c:	f24e 606d 	movw	r0, #58989	; 0xe66d
    3950:	8059      	strh	r1, [r3, #2]
    3952:	f64d 61ec 	movw	r1, #57068	; 0xdeec
    3956:	809a      	strh	r2, [r3, #4]
    3958:	f04f 0205 	mov.w	r2, #5
    395c:	80d8      	strh	r0, [r3, #6]
    395e:	f04f 000b 	mov.w	r0, #11
    3962:	8119      	strh	r1, [r3, #8]
    3964:	2100      	movs	r1, #0
    3966:	815a      	strh	r2, [r3, #10]
    3968:	2200      	movs	r2, #0
    396a:	8198      	strh	r0, [r3, #12]
    396c:	2001      	movs	r0, #1
    396e:	e9c3 0104 	strd	r0, r1, [r3, #16]
    3972:	611e      	str	r6, [r3, #16]
    3974:	615a      	str	r2, [r3, #20]
    3976:	bd70      	pop	{r4, r5, r6, pc}

00003978 <_sbrk_r>:
    3978:	b538      	push	{r3, r4, r5, lr}
    397a:	f643 64b0 	movw	r4, #16048	; 0x3eb0
    397e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3982:	4605      	mov	r5, r0
    3984:	4608      	mov	r0, r1
    3986:	2300      	movs	r3, #0
    3988:	6023      	str	r3, [r4, #0]
    398a:	f7fe fd19 	bl	23c0 <_sbrk>
    398e:	f1b0 3fff 	cmp.w	r0, #4294967295
    3992:	d000      	beq.n	3996 <_sbrk_r+0x1e>
    3994:	bd38      	pop	{r3, r4, r5, pc}
    3996:	6823      	ldr	r3, [r4, #0]
    3998:	2b00      	cmp	r3, #0
    399a:	d0fb      	beq.n	3994 <_sbrk_r+0x1c>
    399c:	602b      	str	r3, [r5, #0]
    399e:	bd38      	pop	{r3, r4, r5, pc}

000039a0 <_malloc_trim_r>:
    39a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    39a2:	f241 1420 	movw	r4, #4384	; 0x1120
    39a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    39aa:	460f      	mov	r7, r1
    39ac:	4605      	mov	r5, r0
    39ae:	f7ff ff59 	bl	3864 <__malloc_lock>
    39b2:	68a3      	ldr	r3, [r4, #8]
    39b4:	685e      	ldr	r6, [r3, #4]
    39b6:	f026 0603 	bic.w	r6, r6, #3
    39ba:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    39be:	330f      	adds	r3, #15
    39c0:	1bdf      	subs	r7, r3, r7
    39c2:	0b3f      	lsrs	r7, r7, #12
    39c4:	3f01      	subs	r7, #1
    39c6:	033f      	lsls	r7, r7, #12
    39c8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    39cc:	db07      	blt.n	39de <_malloc_trim_r+0x3e>
    39ce:	2100      	movs	r1, #0
    39d0:	4628      	mov	r0, r5
    39d2:	f7ff ffd1 	bl	3978 <_sbrk_r>
    39d6:	68a3      	ldr	r3, [r4, #8]
    39d8:	18f3      	adds	r3, r6, r3
    39da:	4283      	cmp	r3, r0
    39dc:	d004      	beq.n	39e8 <_malloc_trim_r+0x48>
    39de:	4628      	mov	r0, r5
    39e0:	f7ff ff42 	bl	3868 <__malloc_unlock>
    39e4:	2000      	movs	r0, #0
    39e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    39e8:	4279      	negs	r1, r7
    39ea:	4628      	mov	r0, r5
    39ec:	f7ff ffc4 	bl	3978 <_sbrk_r>
    39f0:	f1b0 3fff 	cmp.w	r0, #4294967295
    39f4:	d010      	beq.n	3a18 <_malloc_trim_r+0x78>
    39f6:	68a2      	ldr	r2, [r4, #8]
    39f8:	f641 5348 	movw	r3, #7496	; 0x1d48
    39fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3a00:	1bf6      	subs	r6, r6, r7
    3a02:	f046 0601 	orr.w	r6, r6, #1
    3a06:	4628      	mov	r0, r5
    3a08:	6056      	str	r6, [r2, #4]
    3a0a:	681a      	ldr	r2, [r3, #0]
    3a0c:	1bd7      	subs	r7, r2, r7
    3a0e:	601f      	str	r7, [r3, #0]
    3a10:	f7ff ff2a 	bl	3868 <__malloc_unlock>
    3a14:	2001      	movs	r0, #1
    3a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3a18:	2100      	movs	r1, #0
    3a1a:	4628      	mov	r0, r5
    3a1c:	f7ff ffac 	bl	3978 <_sbrk_r>
    3a20:	68a3      	ldr	r3, [r4, #8]
    3a22:	1ac2      	subs	r2, r0, r3
    3a24:	2a0f      	cmp	r2, #15
    3a26:	ddda      	ble.n	39de <_malloc_trim_r+0x3e>
    3a28:	f241 5428 	movw	r4, #5416	; 0x1528
    3a2c:	f641 5148 	movw	r1, #7496	; 0x1d48
    3a30:	f2c2 0400 	movt	r4, #8192	; 0x2000
    3a34:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3a38:	f042 0201 	orr.w	r2, r2, #1
    3a3c:	6824      	ldr	r4, [r4, #0]
    3a3e:	1b00      	subs	r0, r0, r4
    3a40:	6008      	str	r0, [r1, #0]
    3a42:	605a      	str	r2, [r3, #4]
    3a44:	e7cb      	b.n	39de <_malloc_trim_r+0x3e>
    3a46:	bf00      	nop

00003a48 <_free_r>:
    3a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3a4c:	4605      	mov	r5, r0
    3a4e:	460c      	mov	r4, r1
    3a50:	2900      	cmp	r1, #0
    3a52:	f000 8088 	beq.w	3b66 <_free_r+0x11e>
    3a56:	f7ff ff05 	bl	3864 <__malloc_lock>
    3a5a:	f1a4 0208 	sub.w	r2, r4, #8
    3a5e:	f241 1020 	movw	r0, #4384	; 0x1120
    3a62:	6856      	ldr	r6, [r2, #4]
    3a64:	f2c2 0000 	movt	r0, #8192	; 0x2000
    3a68:	f026 0301 	bic.w	r3, r6, #1
    3a6c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    3a70:	18d1      	adds	r1, r2, r3
    3a72:	458c      	cmp	ip, r1
    3a74:	684f      	ldr	r7, [r1, #4]
    3a76:	f027 0703 	bic.w	r7, r7, #3
    3a7a:	f000 8095 	beq.w	3ba8 <_free_r+0x160>
    3a7e:	f016 0601 	ands.w	r6, r6, #1
    3a82:	604f      	str	r7, [r1, #4]
    3a84:	d05f      	beq.n	3b46 <_free_r+0xfe>
    3a86:	2600      	movs	r6, #0
    3a88:	19cc      	adds	r4, r1, r7
    3a8a:	6864      	ldr	r4, [r4, #4]
    3a8c:	f014 0f01 	tst.w	r4, #1
    3a90:	d106      	bne.n	3aa0 <_free_r+0x58>
    3a92:	19db      	adds	r3, r3, r7
    3a94:	2e00      	cmp	r6, #0
    3a96:	d07a      	beq.n	3b8e <_free_r+0x146>
    3a98:	688c      	ldr	r4, [r1, #8]
    3a9a:	68c9      	ldr	r1, [r1, #12]
    3a9c:	608c      	str	r4, [r1, #8]
    3a9e:	60e1      	str	r1, [r4, #12]
    3aa0:	f043 0101 	orr.w	r1, r3, #1
    3aa4:	50d3      	str	r3, [r2, r3]
    3aa6:	6051      	str	r1, [r2, #4]
    3aa8:	2e00      	cmp	r6, #0
    3aaa:	d147      	bne.n	3b3c <_free_r+0xf4>
    3aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    3ab0:	d35b      	bcc.n	3b6a <_free_r+0x122>
    3ab2:	0a59      	lsrs	r1, r3, #9
    3ab4:	2904      	cmp	r1, #4
    3ab6:	bf9e      	ittt	ls
    3ab8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    3abc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    3ac0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    3ac4:	d928      	bls.n	3b18 <_free_r+0xd0>
    3ac6:	2914      	cmp	r1, #20
    3ac8:	bf9c      	itt	ls
    3aca:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    3ace:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    3ad2:	d921      	bls.n	3b18 <_free_r+0xd0>
    3ad4:	2954      	cmp	r1, #84	; 0x54
    3ad6:	bf9e      	ittt	ls
    3ad8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    3adc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    3ae0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    3ae4:	d918      	bls.n	3b18 <_free_r+0xd0>
    3ae6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    3aea:	bf9e      	ittt	ls
    3aec:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    3af0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    3af4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    3af8:	d90e      	bls.n	3b18 <_free_r+0xd0>
    3afa:	f240 5c54 	movw	ip, #1364	; 0x554
    3afe:	4561      	cmp	r1, ip
    3b00:	bf95      	itete	ls
    3b02:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    3b06:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    3b0a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    3b0e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    3b12:	bf98      	it	ls
    3b14:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    3b18:	1904      	adds	r4, r0, r4
    3b1a:	68a1      	ldr	r1, [r4, #8]
    3b1c:	42a1      	cmp	r1, r4
    3b1e:	d103      	bne.n	3b28 <_free_r+0xe0>
    3b20:	e064      	b.n	3bec <_free_r+0x1a4>
    3b22:	6889      	ldr	r1, [r1, #8]
    3b24:	428c      	cmp	r4, r1
    3b26:	d004      	beq.n	3b32 <_free_r+0xea>
    3b28:	6848      	ldr	r0, [r1, #4]
    3b2a:	f020 0003 	bic.w	r0, r0, #3
    3b2e:	4283      	cmp	r3, r0
    3b30:	d3f7      	bcc.n	3b22 <_free_r+0xda>
    3b32:	68cb      	ldr	r3, [r1, #12]
    3b34:	60d3      	str	r3, [r2, #12]
    3b36:	6091      	str	r1, [r2, #8]
    3b38:	60ca      	str	r2, [r1, #12]
    3b3a:	609a      	str	r2, [r3, #8]
    3b3c:	4628      	mov	r0, r5
    3b3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    3b42:	f7ff be91 	b.w	3868 <__malloc_unlock>
    3b46:	f854 4c08 	ldr.w	r4, [r4, #-8]
    3b4a:	f100 0c08 	add.w	ip, r0, #8
    3b4e:	1b12      	subs	r2, r2, r4
    3b50:	191b      	adds	r3, r3, r4
    3b52:	6894      	ldr	r4, [r2, #8]
    3b54:	4564      	cmp	r4, ip
    3b56:	d047      	beq.n	3be8 <_free_r+0x1a0>
    3b58:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    3b5c:	f8cc 4008 	str.w	r4, [ip, #8]
    3b60:	f8c4 c00c 	str.w	ip, [r4, #12]
    3b64:	e790      	b.n	3a88 <_free_r+0x40>
    3b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    3b6a:	08db      	lsrs	r3, r3, #3
    3b6c:	f04f 0c01 	mov.w	ip, #1
    3b70:	6846      	ldr	r6, [r0, #4]
    3b72:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    3b76:	109b      	asrs	r3, r3, #2
    3b78:	fa0c f303 	lsl.w	r3, ip, r3
    3b7c:	60d1      	str	r1, [r2, #12]
    3b7e:	688c      	ldr	r4, [r1, #8]
    3b80:	ea46 0303 	orr.w	r3, r6, r3
    3b84:	6043      	str	r3, [r0, #4]
    3b86:	6094      	str	r4, [r2, #8]
    3b88:	60e2      	str	r2, [r4, #12]
    3b8a:	608a      	str	r2, [r1, #8]
    3b8c:	e7d6      	b.n	3b3c <_free_r+0xf4>
    3b8e:	688c      	ldr	r4, [r1, #8]
    3b90:	4f1c      	ldr	r7, [pc, #112]	; (3c04 <_free_r+0x1bc>)
    3b92:	42bc      	cmp	r4, r7
    3b94:	d181      	bne.n	3a9a <_free_r+0x52>
    3b96:	50d3      	str	r3, [r2, r3]
    3b98:	f043 0301 	orr.w	r3, r3, #1
    3b9c:	60e2      	str	r2, [r4, #12]
    3b9e:	60a2      	str	r2, [r4, #8]
    3ba0:	6053      	str	r3, [r2, #4]
    3ba2:	6094      	str	r4, [r2, #8]
    3ba4:	60d4      	str	r4, [r2, #12]
    3ba6:	e7c9      	b.n	3b3c <_free_r+0xf4>
    3ba8:	18fb      	adds	r3, r7, r3
    3baa:	f016 0f01 	tst.w	r6, #1
    3bae:	d107      	bne.n	3bc0 <_free_r+0x178>
    3bb0:	f854 1c08 	ldr.w	r1, [r4, #-8]
    3bb4:	1a52      	subs	r2, r2, r1
    3bb6:	185b      	adds	r3, r3, r1
    3bb8:	68d4      	ldr	r4, [r2, #12]
    3bba:	6891      	ldr	r1, [r2, #8]
    3bbc:	60a1      	str	r1, [r4, #8]
    3bbe:	60cc      	str	r4, [r1, #12]
    3bc0:	f241 512c 	movw	r1, #5420	; 0x152c
    3bc4:	6082      	str	r2, [r0, #8]
    3bc6:	f2c2 0100 	movt	r1, #8192	; 0x2000
    3bca:	f043 0001 	orr.w	r0, r3, #1
    3bce:	6050      	str	r0, [r2, #4]
    3bd0:	680a      	ldr	r2, [r1, #0]
    3bd2:	4293      	cmp	r3, r2
    3bd4:	d3b2      	bcc.n	3b3c <_free_r+0xf4>
    3bd6:	f641 5344 	movw	r3, #7492	; 0x1d44
    3bda:	4628      	mov	r0, r5
    3bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3be0:	6819      	ldr	r1, [r3, #0]
    3be2:	f7ff fedd 	bl	39a0 <_malloc_trim_r>
    3be6:	e7a9      	b.n	3b3c <_free_r+0xf4>
    3be8:	2601      	movs	r6, #1
    3bea:	e74d      	b.n	3a88 <_free_r+0x40>
    3bec:	2601      	movs	r6, #1
    3bee:	6844      	ldr	r4, [r0, #4]
    3bf0:	ea4f 0cac 	mov.w	ip, ip, asr #2
    3bf4:	460b      	mov	r3, r1
    3bf6:	fa06 fc0c 	lsl.w	ip, r6, ip
    3bfa:	ea44 040c 	orr.w	r4, r4, ip
    3bfe:	6044      	str	r4, [r0, #4]
    3c00:	e798      	b.n	3b34 <_free_r+0xec>
    3c02:	bf00      	nop
    3c04:	20001128 	.word	0x20001128

00003c08 <twiddleCoef_16_q15>:
    3c08:	00007fff 30fb7641 5a825a82 764130fb     ....Av.0.Z.Z.0Av
    3c18:	7fff0000 7641cf04 5a82a57d 30fb89be     ......Av}..Z...0
    3c28:	00008000 cf0489be a57da57d 89becf04     ........}.}.....

00003c38 <twiddleCoef_32_q15>:
    3c38:	00007fff 18f87d8a 30fb7641 471c6a6d     .....}..Av.0mj.G
    3c48:	5a825a82 6a6d471c 764130fb 7d8a18f8     .Z.Z.Gmj.0Av...}
    3c58:	7fff0000 7d8ae707 7641cf04 6a6db8e3     .......}..Av..mj
    3c68:	5a82a57d 471c9592 30fb89be 18f88275     }..Z...G...0u...
    3c78:	00008000 e7078275 cf0489be b8e39592     ....u...........
    3c88:	a57da57d 9592b8e3 89becf04 8275e707     }.}...........u.

00003c98 <twiddleCoef_64_q15>:
    3c98:	00007fff 0c8b7f62 18f87d8a 25287a7d     ....b....}..}z(%
    3ca8:	30fb7641 3c5670e2 471c6a6d 513362f2     Av.0.pV<mj.G.b3Q
    3cb8:	5a825a82 62f25133 6a6d471c 70e23c56     .Z.Z3Q.b.GmjV<.p
    3cc8:	764130fb 7a7d2528 7d8a18f8 7f620c8b     .0Av(%}z...}..b.
    3cd8:	7fff0000 7f62f374 7d8ae707 7a7ddad7     ....t.b....}..}z
    3ce8:	7641cf04 70e2c3a9 6a6db8e3 62f2aecc     ..Av...p..mj...b
    3cf8:	5a82a57d 51339d0d 471c9592 3c568f1d     }..Z..3Q...G..V<
    3d08:	30fb89be 25288582 18f88275 0c8b809d     ...0..(%u.......
    3d18:	00008000 f374809d e7078275 dad78582     ......t.u.......
    3d28:	cf0489be c3a98f1d b8e39592 aecc9d0d     ................
    3d38:	a57da57d 9d0daecc 9592b8e3 8f1dc3a9     }.}.............
    3d48:	89becf04 8582dad7 8275e707 809df374     ..........u.t...

00003d58 <twiddleCoef_128_q15>:
    3d58:	00007fff 06477fd8 0c8b7f62 12c87e9d     ......G.b....~..
    3d68:	18f87d8a 1f197c29 25287a7d 2b1f7884     .}..)|..}z(%.x.+
    3d78:	30fb7641 36ba73b5 3c5670e2 41ce6dca     Av.0.s.6.pV<.m.A
    3d88:	471c6a6d 4c3f66cf 513362f2 55f55ed7     mj.G.f?L.b3Q.^.U
    3d98:	5a825a82 5ed755f5 62f25133 66cf4c3f     .Z.Z.U.^3Q.b?L.f
    3da8:	6a6d471c 6dca41ce 70e23c56 73b536ba     .Gmj.A.mV<.p.6.s
    3db8:	764130fb 78842b1f 7a7d2528 7c291f19     .0Av.+.x(%}z..)|
    3dc8:	7d8a18f8 7e9d12c8 7f620c8b 7fd80647     ...}...~..b.G...
    3dd8:	7fff0000 7fd8f9b8 7f62f374 7e9ded37     ........t.b.7..~
    3de8:	7d8ae707 7c29e0e6 7a7ddad7 7884d4e0     ...}..)|..}z...x
    3df8:	7641cf04 73b5c945 70e2c3a9 6dcabe31     ..AvE..s...p1..m
    3e08:	6a6db8e3 66cfb3c0 62f2aecc 5ed7aa0a     ..mj...f...b...^
    3e18:	5a82a57d 55f5a128 51339d0d 4c3f9930     }..Z(..U..3Q0.?L
    3e28:	471c9592 41ce9235 3c568f1d 36ba8c4a     ...G5..A..V<J..6
    3e38:	30fb89be 2b1f877b 25288582 1f1983d6     ...0{..+..(%....
    3e48:	18f88275 12c88162 0c8b809d 06478027     u...b.......'.G.
    3e58:	00008000 f9b88027 f374809d ed378162     ....'.....t.b.7.
    3e68:	e7078275 e0e683d6 dad78582 d4e0877b     u...........{...
    3e78:	cf0489be c9458c4a c3a98f1d be319235     ....J.E.....5.1.
    3e88:	b8e39592 b3c09930 aecc9d0d aa0aa128     ....0.......(...
    3e98:	a57da57d a128aa0a 9d0daecc 9930b3c0     }.}...(.......0.
    3ea8:	9592b8e3 9235be31 8f1dc3a9 8c4ac945     ....1.5.....E.J.
    3eb8:	89becf04 877bd4e0 8582dad7 83d6e0e6     ......{.........
    3ec8:	8275e707 8162ed37 809df374 8027f9b8     ..u.7.b.t.....'.

00003ed8 <twiddleCoef_256_q15>:
    3ed8:	00007fff 03247ff6 06477fd8 096a7fa7     ......$...G...j.
    3ee8:	0c8b7f62 0fab7f09 12c87e9d 15e27e1d     b........~...~..
    3ef8:	18f87d8a 1c0b7ce3 1f197c29 22237b5d     .}...|..)|..]{#"
    3f08:	25287a7d 2826798a 2b1f7884 2e11776c     }z(%.y&(.x.+lw..
    3f18:	30fb7641 33de7504 36ba73b5 398c7255     Av.0.u.3.s.6Ur.9
    3f28:	3c5670e2 3f176f5f 41ce6dca 447a6c24     .pV<_o.?.m.A$lzD
    3f38:	471c6a6d 49b468a6 4c3f66cf 4ebf64e8     mj.G.h.I.f?L.d.N
    3f48:	513362f2 539b60ec 55f55ed7 58425cb4     .b3Q.`.S.^.U.\BX
    3f58:	5a825a82 5cb45842 5ed755f5 60ec539b     .Z.ZBX.\.U.^.S.`
    3f68:	62f25133 64e84ebf 66cf4c3f 68a649b4     3Q.b.N.d?L.f.I.h
    3f78:	6a6d471c 6c24447a 6dca41ce 6f5f3f17     .GmjzD$l.A.m.?_o
    3f88:	70e23c56 7255398c 73b536ba 750433de     V<.p.9Ur.6.s.3.u
    3f98:	764130fb 776c2e11 78842b1f 798a2826     .0Av..lw.+.x&(.y
    3fa8:	7a7d2528 7b5d2223 7c291f19 7ce31c0b     (%}z#"]{..)|...|
    3fb8:	7d8a18f8 7e1d15e2 7e9d12c8 7f090fab     ...}...~...~....
    3fc8:	7f620c8b 7fa7096a 7fd80647 7ff60324     ..b.j...G...$...
    3fd8:	7fff0000 7ff6fcdb 7fd8f9b8 7fa7f695     ................
    3fe8:	7f62f374 7f09f054 7e9ded37 7e1dea1d     t.b.T...7..~...~
    3ff8:	7d8ae707 7ce3e3f4 7c29e0e6 7b5ddddc     ...}...|..)|..]{
    4008:	7a7ddad7 798ad7d9 7884d4e0 776cd1ee     ..}z...y...x..lw
    4018:	7641cf04 7504cc21 73b5c945 7255c673     ..Av!..uE..ss.Ur
    4028:	70e2c3a9 6f5fc0e8 6dcabe31 6c24bb85     ...p.._o1..m..$l
    4038:	6a6db8e3 68a6b64b 66cfb3c0 64e8b140     ..mjK..h...f@..d
    4048:	62f2aecc 60ecac64 5ed7aa0a 5cb4a7bd     ...bd..`...^...\
    4058:	5a82a57d 5842a34b 55f5a128 539b9f13     }..ZK.BX(..U...S
    4068:	51339d0d 4ebf9b17 4c3f9930 49b49759     ..3Q...N0.?LY..I
    4078:	471c9592 447a93db 41ce9235 3f1790a0     ...G..zD5..A...?
    4088:	3c568f1d 398c8daa 36ba8c4a 33de8afb     ..V<...9J..6...3
    4098:	30fb89be 2e118893 2b1f877b 28268675     ...0....{..+u.&(
    40a8:	25288582 222384a2 1f1983d6 1c0b831c     ..(%..#"........
    40b8:	18f88275 15e281e2 12c88162 0fab80f6     u.......b.......
    40c8:	0c8b809d 096a8058 06478027 03248009     ....X.j.'.G...$.
    40d8:	00008000 fcdb8009 f9b88027 f6958058     ........'...X...
    40e8:	f374809d f05480f6 ed378162 ea1d81e2     ..t...T.b.7.....
    40f8:	e7078275 e3f4831c e0e683d6 dddc84a2     u...............
    4108:	dad78582 d7d98675 d4e0877b d1ee8893     ....u...{.......
    4118:	cf0489be cc218afb c9458c4a c6738daa     ......!.J.E...s.
    4128:	c3a98f1d c0e890a0 be319235 bb8593db     ........5.1.....
    4138:	b8e39592 b64b9759 b3c09930 b1409b17     ....Y.K.0.....@.
    4148:	aecc9d0d ac649f13 aa0aa128 a7bda34b     ......d.(...K...
    4158:	a57da57d a34ba7bd a128aa0a 9f13ac64     }.}...K...(.d...
    4168:	9d0daecc 9b17b140 9930b3c0 9759b64b     ....@.....0.K.Y.
    4178:	9592b8e3 93dbbb85 9235be31 90a0c0e8     ........1.5.....
    4188:	8f1dc3a9 8daac673 8c4ac945 8afbcc21     ....s...E.J.!...
    4198:	89becf04 8893d1ee 877bd4e0 8675d7d9     ..........{...u.
    41a8:	8582dad7 84a2dddc 83d6e0e6 831ce3f4     ................
    41b8:	8275e707 81e2ea1d 8162ed37 80f6f054     ..u.....7.b.T...
    41c8:	809df374 8058f695 8027f9b8 8009fcdb     t.....X...'.....

000041d8 <twiddleCoef_512_q15>:
    41d8:	00007fff 01927ffd 03247ff6 04b67fe9     ..........$.....
    41e8:	06477fd8 07d97fc2 096a7fa7 0afb7f87     ..G.......j.....
    41f8:	0c8b7f62 0e1b7f38 0fab7f09 11397ed5     b...8........~9.
    4208:	12c87e9d 14557e5f 15e27e1d 176d7dd6     .~.._~U..~...}m.
    4218:	18f87d8a 1a827d39 1c0b7ce3 1d937c89     .}..9}...|...|..
    4228:	1f197c29 209f7bc5 22237b5d 23a67aef     )|...{. ]{#".z.#
    4238:	25287a7d 26a87a05 2826798a 29a37909     }z(%.z.&.y&(.y.)
    4248:	2b1f7884 2c9877fa 2e11776c 2f8776d9     .x.+.w.,lw...v./
    4258:	30fb7641 326e75a5 33de7504 354d745f     Av.0.un2.u.3_tM5
    4268:	36ba73b5 38247307 398c7255 3af2719e     .s.6.s$8Ur.9.q.:
    4278:	3c5670e2 3db87023 3f176f5f 40736e96     .pV<#p.=_o.?.ns@
    4288:	41ce6dca 43256cf9 447a6c24 45cd6b4a     .m.A.l%C$lzDJk.E
    4298:	471c6a6d 4869698c 49b468a6 4afb67bd     mj.G.iiH.h.I.g.J
    42a8:	4c3f66cf 4d8165dd 4ebf64e8 4ffb63ef     .f?L.e.M.d.N.c.O
    42b8:	513362f2 526961f1 539b60ec 54ca5fe3     .b3Q.aiR.`.S._.T
    42c8:	55f55ed7 571d5dc7 58425cb4 59645b9d     .^.U.].W.\BX.[dY
    42d8:	5a825a82 5b9d5964 5cb45842 5dc7571d     .Z.ZdY.[BX.\.W.]
    42e8:	5ed755f5 5fe354ca 60ec539b 61f15269     .U.^.T._.S.`iR.a
    42f8:	62f25133 63ef4ffb 64e84ebf 65dd4d81     3Q.b.O.c.N.d.M.e
    4308:	66cf4c3f 67bd4afb 68a649b4 698c4869     ?L.f.J.g.I.hiH.i
    4318:	6a6d471c 6b4a45cd 6c24447a 6cf94325     .Gmj.EJkzD$l%C.l
    4328:	6dca41ce 6e964073 6f5f3f17 70233db8     .A.ms@.n.?_o.=#p
    4338:	70e23c56 719e3af2 7255398c 73073824     V<.p.:.q.9Ur$8.s
    4348:	73b536ba 745f354d 750433de 75a5326e     .6.sM5_t.3.un2.u
    4358:	764130fb 76d92f87 776c2e11 77fa2c98     .0Av./.v..lw.,.w
    4368:	78842b1f 790929a3 798a2826 7a0526a8     .+.x.).y&(.y.&.z
    4378:	7a7d2528 7aef23a6 7b5d2223 7bc5209f     (%}z.#.z#"]{. .{
    4388:	7c291f19 7c891d93 7ce31c0b 7d391a82     ..)|...|...|..9}
    4398:	7d8a18f8 7dd6176d 7e1d15e2 7e5f1455     ...}m..}...~U._~
    43a8:	7e9d12c8 7ed51139 7f090fab 7f380e1b     ...~9..~......8.
    43b8:	7f620c8b 7f870afb 7fa7096a 7fc207d9     ..b.....j.......
    43c8:	7fd80647 7fe904b6 7ff60324 7ffd0192     G.......$.......
    43d8:	7fff0000 7ffdfe6d 7ff6fcdb 7fe9fb49     ....m.......I...
    43e8:	7fd8f9b8 7fc2f826 7fa7f695 7f87f504     ....&...........
    43f8:	7f62f374 7f38f1e4 7f09f054 7ed5eec6     t.b...8.T......~
    4408:	7e9ded37 7e5febaa 7e1dea1d 7dd6e892     7..~.._~...~...}
    4418:	7d8ae707 7d39e57d 7ce3e3f4 7c89e26c     ...}}.9}...|l..|
    4428:	7c29e0e6 7bc5df60 7b5ddddc 7aefdc59     ..)|`..{..]{Y..z
    4438:	7a7ddad7 7a05d957 798ad7d9 7909d65c     ..}zW..z...y\..y
    4448:	7884d4e0 77fad367 776cd1ee 76d9d078     ...xg..w..lwx..v
    4458:	7641cf04 75a5cd91 7504cc21 745fcab2     ..Av...u!..u.._t
    4468:	73b5c945 7307c7db 7255c673 719ec50d     E..s...ss.Ur...q
    4478:	70e2c3a9 7023c247 6f5fc0e8 6e96bf8c     ...pG.#p.._o...n
    4488:	6dcabe31 6cf9bcda 6c24bb85 6b4aba32     1..m...l..$l2.Jk
    4498:	6a6db8e3 698cb796 68a6b64b 67bdb504     ..mj...iK..h...g
    44a8:	66cfb3c0 65ddb27e 64e8b140 63efb004     ...f~..e@..d...c
    44b8:	62f2aecc 61f1ad96 60ecac64 5fe3ab35     ...b...ad..`5.._
    44c8:	5ed7aa0a 5dc7a8e2 5cb4a7bd 5b9da69b     ...^...]...\...[
    44d8:	5a82a57d 5964a462 5842a34b 571da238     }..Zb.dYK.BX8..W
    44e8:	55f5a128 54caa01c 539b9f13 52699e0e     (..U...T...S..iR
    44f8:	51339d0d 4ffb9c10 4ebf9b17 4d819a22     ..3Q...O...N"..M
    4508:	4c3f9930 4afb9842 49b49759 48699673     0.?LB..JY..Is.iH
    4518:	471c9592 45cd94b5 447a93db 43259306     ...G...E..zD..%C
    4528:	41ce9235 40739169 3f1790a0 3db88fdc     5..Ai.s@...?...=
    4538:	3c568f1d 3af28e61 398c8daa 38248cf8     ..V<a..:...9..$8
    4548:	36ba8c4a 354d8ba0 33de8afb 326e8a5a     J..6..M5...3Z.n2
    4558:	30fb89be 2f878926 2e118893 2c988805     ...0&../.......,
    4568:	2b1f877b 29a386f6 28268675 26a885fa     {..+...)u.&(...&
    4578:	25288582 23a68510 222384a2 209f843a     ..(%...#..#":.. 
    4588:	1f1983d6 1d938376 1c0b831c 1a8282c6     ....v...........
    4598:	18f88275 176d8229 15e281e2 145581a0     u...).m.......U.
    45a8:	12c88162 1139812a 0fab80f6 0e1b80c7     b...*.9.........
    45b8:	0c8b809d 0afb8078 096a8058 07d9803d     ....x...X.j.=...
    45c8:	06478027 04b68016 03248009 01928002     '.G.......$.....
    45d8:	00008000 fe6d8002 fcdb8009 fb498016     ......m.......I.
    45e8:	f9b88027 f826803d f6958058 f5048078     '...=.&.X...x...
    45f8:	f374809d f1e480c7 f05480f6 eec6812a     ..t.......T.*...
    4608:	ed378162 ebaa81a0 ea1d81e2 e8928229     b.7.........)...
    4618:	e7078275 e57d82c6 e3f4831c e26c8376     u.....}.....v.l.
    4628:	e0e683d6 df60843a dddc84a2 dc598510     ....:.`.......Y.
    4638:	dad78582 d95785fa d7d98675 d65c86f6     ......W.u.....\.
    4648:	d4e0877b d3678805 d1ee8893 d0788926     {.....g.....&.x.
    4658:	cf0489be cd918a5a cc218afb cab28ba0     ....Z.....!.....
    4668:	c9458c4a c7db8cf8 c6738daa c50d8e61     J.E.......s.a...
    4678:	c3a98f1d c2478fdc c0e890a0 bf8c9169     ......G.....i...
    4688:	be319235 bcda9306 bb8593db ba3294b5     5.1...........2.
    4698:	b8e39592 b7969673 b64b9759 b5049842     ....s...Y.K.B...
    46a8:	b3c09930 b27e9a22 b1409b17 b0049c10     0...".~...@.....
    46b8:	aecc9d0d ad969e0e ac649f13 ab35a01c     ..........d...5.
    46c8:	aa0aa128 a8e2a238 a7bda34b a69ba462     (...8...K...b...
    46d8:	a57da57d a462a69b a34ba7bd a238a8e2     }.}...b...K...8.
    46e8:	a128aa0a a01cab35 9f13ac64 9e0ead96     ..(.5...d.......
    46f8:	9d0daecc 9c10b004 9b17b140 9a22b27e     ........@...~.".
    4708:	9930b3c0 9842b504 9759b64b 9673b796     ..0...B.K.Y...s.
    4718:	9592b8e3 94b5ba32 93dbbb85 9306bcda     ....2...........
    4728:	9235be31 9169bf8c 90a0c0e8 8fdcc247     1.5...i.....G...
    4738:	8f1dc3a9 8e61c50d 8daac673 8cf8c7db     ......a.s.......
    4748:	8c4ac945 8ba0cab2 8afbcc21 8a5acd91     E.J.....!.....Z.
    4758:	89becf04 8926d078 8893d1ee 8805d367     ....x.&.....g...
    4768:	877bd4e0 86f6d65c 8675d7d9 85fad957     ..{.\.....u.W...
    4778:	8582dad7 8510dc59 84a2dddc 843adf60     ....Y.......`.:.
    4788:	83d6e0e6 8376e26c 831ce3f4 82c6e57d     ....l.v.....}...
    4798:	8275e707 8229e892 81e2ea1d 81a0ebaa     ..u...).........
    47a8:	8162ed37 812aeec6 80f6f054 80c7f1e4     7.b...*.T.......
    47b8:	809df374 8078f504 8058f695 803df826     t.....x...X.&.=.
    47c8:	8027f9b8 8016fb49 8009fcdb 8002fe6d     ..'.I.......m...

000047d8 <twiddleCoef_1024_q15>:
    47d8:	00007fff 00c97fff 01927ffd 025b7ffa     ..............[.
    47e8:	03247ff6 03ed7ff0 04b67fe9 057f7fe1     ..$.............
    47f8:	06477fd8 07107fce 07d97fc2 08a27fb5     ..G.............
    4808:	096a7fa7 0a337f97 0afb7f87 0bc37f75     ..j...3.....u...
    4818:	0c8b7f62 0d537f4d 0e1b7f38 0ee37f21     b...M.S.8...!...
    4828:	0fab7f09 10727ef0 11397ed5 12017eba     .....~r..~9..~..
    4838:	12c87e9d 138e7e7f 14557e5f 151b7e3f     .~...~.._~U.?~..
    4848:	15e27e1d 16a87dfa 176d7dd6 18337db0     .~...}...}m..}3.
    4858:	18f87d8a 19bd7d62 1a827d39 1b477d0f     .}..b}..9}...}G.
    4868:	1c0b7ce3 1ccf7cb7 1d937c89 1e567c5a     .|...|...|..Z|V.
    4878:	1f197c29 1fdc7bf8 209f7bc5 21617b92     )|...{...{. .{a!
    4888:	22237b5d 22e57b26 23a67aef 24677ab6     ]{#"&{.".z.#.zg$
    4898:	25287a7d 25e87a42 26a87a05 276779c8     }z(%Bz.%.z.&.yg'
    48a8:	2826798a 28e5794a 29a37909 2a6178c7     .y&(Jy.(.y.).xa*
    48b8:	2b1f7884 2bdc7840 2c9877fa 2d5577b4     .x.+@x.+.w.,.wU-
    48c8:	2e11776c 2ecc7723 2f8776d9 3041768e     lw..#w...v./.vA0
    48d8:	30fb7641 31b575f4 326e75a5 33267555     Av.0.u.1.un2Uu&3
    48e8:	33de7504 349674b2 354d745f 3604740b     .u.3.t.4_tM5.t.6
    48f8:	36ba73b5 376f735f 38247307 38d872af     .s.6_so7.s$8.r.8
    4908:	398c7255 3a4071fa 3af2719e 3ba57141     Ur.9.q@:.q.:Aq.;
    4918:	3c5670e2 3d077083 3db87023 3e686fc1     .pV<.p.=#p.=.oh>
    4928:	3f176f5f 3fc56efb 40736e96 41216e30     _o.?.n.?.ns@0n!A
    4938:	41ce6dca 427a6d62 43256cf9 43d06c8f     .m.AbmzB.l%C.l.C
    4948:	447a6c24 45246bb8 45cd6b4a 46756adc     $lzD.k$EJk.E.juF
    4958:	471c6a6d 47c369fd 4869698c 490f6919     mj.G.i.G.iiH.i.I
    4968:	49b468a6 4a586832 4afb67bd 4b9e6746     .h.I2hXJ.g.JFg.K
    4978:	4c3f66cf 4ce16657 4d8165dd 4e216563     .f?LWf.L.e.Mce!N
    4988:	4ebf64e8 4f5e646c 4ffb63ef 50976371     .d.Nld^O.c.Oqc.P
    4998:	513362f2 51ce6271 526961f1 5302616f     .b3Qqb.Q.aiRoa.S
    49a8:	539b60ec 54336068 54ca5fe3 55605f5e     .`.Sh`3T._.T^_`U
    49b8:	55f55ed7 568a5e50 571d5dc7 57b05d3e     .^.UP^.V.].W>].W
    49c8:	58425cb4 58d45c29 59645b9d 59f35b10     .\BX)\.X.[dY.[.Y
    49d8:	5a825a82 5b1059f3 5b9d5964 5c2958d4     .Z.Z.Y.[dY.[.X)\
    49e8:	5cb45842 5d3e57b0 5dc7571d 5e50568a     BX.\.W>].W.].VP^
    49f8:	5ed755f5 5f5e5560 5fe354ca 60685433     .U.^`U^_.T._3Th`
    4a08:	60ec539b 616f5302 61f15269 627151ce     .S.`.SoaiR.a.Qqb
    4a18:	62f25133 63715097 63ef4ffb 646c4f5e     3Q.b.Pqc.O.c^Old
    4a28:	64e84ebf 65634e21 65dd4d81 66574ce1     .N.d!Nce.M.e.LWf
    4a38:	66cf4c3f 67464b9e 67bd4afb 68324a58     ?L.f.KFg.J.gXJ2h
    4a48:	68a649b4 6919490f 698c4869 69fd47c3     .I.h.I.iiH.i.G.i
    4a58:	6a6d471c 6adc4675 6b4a45cd 6bb84524     .GmjuF.j.EJk$E.k
    4a68:	6c24447a 6c8f43d0 6cf94325 6d62427a     zD$l.C.l%C.lzBbm
    4a78:	6dca41ce 6e304121 6e964073 6efb3fc5     .A.m!A0ns@.n.?.n
    4a88:	6f5f3f17 6fc13e68 70233db8 70833d07     .?_oh>.o.=#p.=.p
    4a98:	70e23c56 71413ba5 719e3af2 71fa3a40     V<.p.;Aq.:.q@:.q
    4aa8:	7255398c 72af38d8 73073824 735f376f     .9Ur.8.r$8.so7_s
    4ab8:	73b536ba 740b3604 745f354d 74b23496     .6.s.6.tM5_t.4.t
    4ac8:	750433de 75553326 75a5326e 75f431b5     .3.u&3Uun2.u.1.u
    4ad8:	764130fb 768e3041 76d92f87 77232ecc     .0AvA0.v./.v..#w
    4ae8:	776c2e11 77b42d55 77fa2c98 78402bdc     ..lwU-.w.,.w.+@x
    4af8:	78842b1f 78c72a61 790929a3 794a28e5     .+.xa*.x.).y.(Jy
    4b08:	798a2826 79c82767 7a0526a8 7a4225e8     &(.yg'.y.&.z.%Bz
    4b18:	7a7d2528 7ab62467 7aef23a6 7b2622e5     (%}zg$.z.#.z."&{
    4b28:	7b5d2223 7b922161 7bc5209f 7bf81fdc     #"]{a!.{. .{...{
    4b38:	7c291f19 7c5a1e56 7c891d93 7cb71ccf     ..)|V.Z|...|...|
    4b48:	7ce31c0b 7d0f1b47 7d391a82 7d6219bd     ...|G..}..9}..b}
    4b58:	7d8a18f8 7db01833 7dd6176d 7dfa16a8     ...}3..}m..}...}
    4b68:	7e1d15e2 7e3f151b 7e5f1455 7e7f138e     ...~..?~U._~...~
    4b78:	7e9d12c8 7eba1201 7ed51139 7ef01072     ...~...~9..~r..~
    4b88:	7f090fab 7f210ee3 7f380e1b 7f4d0d53     ......!...8.S.M.
    4b98:	7f620c8b 7f750bc3 7f870afb 7f970a33     ..b...u.....3...
    4ba8:	7fa7096a 7fb508a2 7fc207d9 7fce0710     j...............
    4bb8:	7fd80647 7fe1057f 7fe904b6 7ff003ed     G...............
    4bc8:	7ff60324 7ffa025b 7ffd0192 7fff00c9     $...[...........
    4bd8:	7fff0000 7fffff36 7ffdfe6d 7ffafda4     ....6...m.......
    4be8:	7ff6fcdb 7ff0fc12 7fe9fb49 7fe1fa80     ........I.......
    4bf8:	7fd8f9b8 7fcef8ef 7fc2f826 7fb5f75d     ........&...]...
    4c08:	7fa7f695 7f97f5cc 7f87f504 7f75f43c     ............<.u.
    4c18:	7f62f374 7f4df2ac 7f38f1e4 7f21f11c     t.b...M...8...!.
    4c28:	7f09f054 7ef0ef8d 7ed5eec6 7ebaedfe     T......~...~...~
    4c38:	7e9ded37 7e7fec71 7e5febaa 7e3feae4     7..~q..~.._~..?~
    4c48:	7e1dea1d 7dfae957 7dd6e892 7db0e7cc     ...~W..}...}...}
    4c58:	7d8ae707 7d62e642 7d39e57d 7d0fe4b8     ...}B.b}}.9}...}
    4c68:	7ce3e3f4 7cb7e330 7c89e26c 7c5ae1a9     ...|0..|l..|..Z|
    4c78:	7c29e0e6 7bf8e023 7bc5df60 7b92de9e     ..)|#..{`..{...{
    4c88:	7b5ddddc 7b26dd1a 7aefdc59 7ab6db98     ..]{..&{Y..z...z
    4c98:	7a7ddad7 7a42da17 7a05d957 79c8d898     ..}z..BzW..z...y
    4ca8:	798ad7d9 794ad71a 7909d65c 78c7d59e     ...y..Jy\..y...x
    4cb8:	7884d4e0 7840d423 77fad367 77b4d2aa     ...x#.@xg..w...w
    4cc8:	776cd1ee 7723d133 76d9d078 768ecfbe     ..lw3.#wx..v...v
    4cd8:	7641cf04 75f4ce4a 75a5cd91 7555ccd9     ..AvJ..u...u..Uu
    4ce8:	7504cc21 74b2cb69 745fcab2 740bc9fb     !..ui..t.._t...t
    4cf8:	73b5c945 735fc890 7307c7db 72afc727     E..s.._s...s'..r
    4d08:	7255c673 71fac5bf 719ec50d 7141c45a     s.Ur...q...qZ.Aq
    4d18:	70e2c3a9 7083c2f8 7023c247 6fc1c197     ...p...pG.#p...o
    4d28:	6f5fc0e8 6efbc03a 6e96bf8c 6e30bede     .._o:..n...n..0n
    4d38:	6dcabe31 6d62bd85 6cf9bcda 6c8fbc2f     1..m..bm...l/..l
    4d48:	6c24bb85 6bb8badb 6b4aba32 6adcb98a     ..$l...k2.Jk...j
    4d58:	6a6db8e3 69fdb83c 698cb796 6919b6f0     ..mj<..i...i...i
    4d68:	68a6b64b 6832b5a7 67bdb504 6746b461     K..h..2h...ga.Fg
    4d78:	66cfb3c0 6657b31e 65ddb27e 6563b1de     ...f..Wf~..e..ce
    4d88:	64e8b140 646cb0a1 63efb004 6371af68     @..d..ld...ch.qc
    4d98:	62f2aecc 6271ae31 61f1ad96 616facfd     ...b1.qb...a..oa
    4da8:	60ecac64 6068abcc 5fe3ab35 5f5eaa9f     d..`..h`5.._..^_
    4db8:	5ed7aa0a 5e50a975 5dc7a8e2 5d3ea84f     ...^u.P^...]O.>]
    4dc8:	5cb4a7bd 5c29a72b 5b9da69b 5b10a60c     ...\+.)\...[...[
    4dd8:	5a82a57d 59f3a4ef 5964a462 58d4a3d6     }..Z...Yb.dY...X
    4de8:	5842a34b 57b0a2c1 571da238 568aa1af     K.BX...W8..W...V
    4df8:	55f5a128 5560a0a1 54caa01c 54339f97     (..U..`U...T..3T
    4e08:	539b9f13 53029e90 52699e0e 51ce9d8e     ...S...S..iR...Q
    4e18:	51339d0d 50979c8e 4ffb9c10 4f5e9b93     ..3Q...P...O..^O
    4e28:	4ebf9b17 4e219a9c 4d819a22 4ce199a8     ...N..!N"..M...L
    4e38:	4c3f9930 4b9e98b9 4afb9842 4a5897cd     0.?L...KB..J..XJ
    4e48:	49b49759 490f96e6 48699673 47c39602     Y..I...Is.iH...G
    4e58:	471c9592 46759523 45cd94b5 45249447     ...G#.uF...EG.$E
    4e68:	447a93db 43d09370 43259306 427a929d     ..zDp..C..%C..zB
    4e78:	41ce9235 412191cf 40739169 3fc59104     5..A..!Ai.s@...?
    4e88:	3f1790a0 3e68903e 3db88fdc 3d078f7c     ...?>.h>...=|..=
    4e98:	3c568f1d 3ba58ebe 3af28e61 3a408e05     ..V<...;a..:..@:
    4ea8:	398c8daa 38d88d50 38248cf8 376f8ca0     ...9P..8..$8..o7
    4eb8:	36ba8c4a 36048bf4 354d8ba0 34968b4d     J..6...6..M5M..4
    4ec8:	33de8afb 33268aaa 326e8a5a 31b58a0b     ...3..&3Z.n2...1
    4ed8:	30fb89be 30418971 2f878926 2ecc88dc     ...0q.A0&../....
    4ee8:	2e118893 2d55884b 2c988805 2bdc87bf     ....K.U-...,...+
    4ef8:	2b1f877b 2a618738 29a386f6 28e586b5     {..+8.a*...)...(
    4f08:	28268675 27678637 26a885fa 25e885bd     u.&(7.g'...&...%
    4f18:	25288582 24678549 23a68510 22e584d9     ..(%I.g$...#..."
    4f28:	222384a2 2161846d 209f843a 1fdc8407     ..#"m.a!:.. ....
    4f38:	1f1983d6 1e5683a5 1d938376 1ccf8348     ......V.v...H...
    4f48:	1c0b831c 1b4782f0 1a8282c6 19bd829d     ......G.........
    4f58:	18f88275 1833824f 176d8229 16a88205     u...O.3.).m.....
    4f68:	15e281e2 151b81c0 145581a0 138e8180     ..........U.....
    4f78:	12c88162 12018145 1139812a 1072810f     b...E...*.9...r.
    4f88:	0fab80f6 0ee380de 0e1b80c7 0d5380b2     ..............S.
    4f98:	0c8b809d 0bc3808a 0afb8078 0a338068     ........x...h.3.
    4fa8:	096a8058 08a2804a 07d9803d 07108031     X.j.J...=...1...
    4fb8:	06478027 057f801e 04b68016 03ed800f     '.G.............
    4fc8:	03248009 025b8005 01928002 00c98000     ..$...[.........
    4fd8:	00008000 ff368000 fe6d8002 fda48005     ......6...m.....
    4fe8:	fcdb8009 fc12800f fb498016 fa80801e     ..........I.....
    4ff8:	f9b88027 f8ef8031 f826803d f75d804a     '...1...=.&.J.].
    5008:	f6958058 f5cc8068 f5048078 f43c808a     X...h...x.....<.
    5018:	f374809d f2ac80b2 f1e480c7 f11c80de     ..t.............
    5028:	f05480f6 ef8d810f eec6812a edfe8145     ..T.....*...E...
    5038:	ed378162 ec718180 ebaa81a0 eae481c0     b.7...q.........
    5048:	ea1d81e2 e9578205 e8928229 e7cc824f     ......W.)...O...
    5058:	e7078275 e642829d e57d82c6 e4b882f0     u.....B...}.....
    5068:	e3f4831c e3308348 e26c8376 e1a983a5     ....H.0.v.l.....
    5078:	e0e683d6 e0238407 df60843a de9e846d     ......#.:.`.m...
    5088:	dddc84a2 dd1a84d9 dc598510 db988549     ..........Y.I...
    5098:	dad78582 da1785bd d95785fa d8988637     ..........W.7...
    50a8:	d7d98675 d71a86b5 d65c86f6 d59e8738     u.........\.8...
    50b8:	d4e0877b d42387bf d3678805 d2aa884b     {.....#...g.K...
    50c8:	d1ee8893 d13388dc d0788926 cfbe8971     ......3.&.x.q...
    50d8:	cf0489be ce4a8a0b cd918a5a ccd98aaa     ......J.Z.......
    50e8:	cc218afb cb698b4d cab28ba0 c9fb8bf4     ..!.M.i.........
    50f8:	c9458c4a c8908ca0 c7db8cf8 c7278d50     J.E.........P.'.
    5108:	c6738daa c5bf8e05 c50d8e61 c45a8ebe     ..s.....a.....Z.
    5118:	c3a98f1d c2f88f7c c2478fdc c197903e     ....|.....G.>...
    5128:	c0e890a0 c03a9104 bf8c9169 bede91cf     ......:.i.......
    5138:	be319235 bd85929d bcda9306 bc2f9370     5.1.........p./.
    5148:	bb8593db badb9447 ba3294b5 b98a9523     ....G.....2.#...
    5158:	b8e39592 b83c9602 b7969673 b6f096e6     ......<.s.......
    5168:	b64b9759 b5a797cd b5049842 b46198b9     Y.K.....B.....a.
    5178:	b3c09930 b31e99a8 b27e9a22 b1de9a9c     0.......".~.....
    5188:	b1409b17 b0a19b93 b0049c10 af689c8e     ..@...........h.
    5198:	aecc9d0d ae319d8e ad969e0e acfd9e90     ......1.........
    51a8:	ac649f13 abcc9f97 ab35a01c aa9fa0a1     ..d.......5.....
    51b8:	aa0aa128 a975a1af a8e2a238 a84fa2c1     (.....u.8.....O.
    51c8:	a7bda34b a72ba3d6 a69ba462 a60ca4ef     K.....+.b.......
    51d8:	a57da57d a4efa60c a462a69b a3d6a72b     }.}.......b.+...
    51e8:	a34ba7bd a2c1a84f a238a8e2 a1afa975     ..K.O.....8.u...
    51f8:	a128aa0a a0a1aa9f a01cab35 9f97abcc     ..(.....5.......
    5208:	9f13ac64 9e90acfd 9e0ead96 9d8eae31     d...........1...
    5218:	9d0daecc 9c8eaf68 9c10b004 9b93b0a1     ....h...........
    5228:	9b17b140 9a9cb1de 9a22b27e 99a8b31e     @.......~.".....
    5238:	9930b3c0 98b9b461 9842b504 97cdb5a7     ..0.a.....B.....
    5248:	9759b64b 96e6b6f0 9673b796 9602b83c     K.Y.......s.<...
    5258:	9592b8e3 9523b98a 94b5ba32 9447badb     ......#.2.....G.
    5268:	93dbbb85 9370bc2f 9306bcda 929dbd85     ..../.p.........
    5278:	9235be31 91cfbede 9169bf8c 9104c03a     1.5.......i.:...
    5288:	90a0c0e8 903ec197 8fdcc247 8f7cc2f8     ......>.G.....|.
    5298:	8f1dc3a9 8ebec45a 8e61c50d 8e05c5bf     ....Z.....a.....
    52a8:	8daac673 8d50c727 8cf8c7db 8ca0c890     s...'.P.........
    52b8:	8c4ac945 8bf4c9fb 8ba0cab2 8b4dcb69     E.J.........i.M.
    52c8:	8afbcc21 8aaaccd9 8a5acd91 8a0bce4a     !.........Z.J...
    52d8:	89becf04 8971cfbe 8926d078 88dcd133     ......q.x.&.3...
    52e8:	8893d1ee 884bd2aa 8805d367 87bfd423     ......K.g...#...
    52f8:	877bd4e0 8738d59e 86f6d65c 86b5d71a     ..{...8.\.......
    5308:	8675d7d9 8637d898 85fad957 85bdda17     ..u...7.W.......
    5318:	8582dad7 8549db98 8510dc59 84d9dd1a     ......I.Y.......
    5328:	84a2dddc 846dde9e 843adf60 8407e023     ......m.`.:.#...
    5338:	83d6e0e6 83a5e1a9 8376e26c 8348e330     ........l.v.0.H.
    5348:	831ce3f4 82f0e4b8 82c6e57d 829de642     ........}...B...
    5358:	8275e707 824fe7cc 8229e892 8205e957     ..u...O...).W...
    5368:	81e2ea1d 81c0eae4 81a0ebaa 8180ec71     ............q...
    5378:	8162ed37 8145edfe 812aeec6 810fef8d     7.b...E...*.....
    5388:	80f6f054 80def11c 80c7f1e4 80b2f2ac     T...............
    5398:	809df374 808af43c 8078f504 8068f5cc     t...<.....x...h.
    53a8:	8058f695 804af75d 803df826 8031f8ef     ..X.].J.&.=...1.
    53b8:	8027f9b8 801efa80 8016fb49 800ffc12     ..'.....I.......
    53c8:	8009fcdb 8005fda4 8002fe6d 8000ff36     ........m...6...

000053d8 <twiddleCoef_2048_q15>:
    53d8:	00007fff 00647fff 00c97fff 012d7ffe     ......d.......-.
    53e8:	01927ffd 01f67ffc 025b7ffa 02bf7ff8     ..........[.....
    53f8:	03247ff6 03887ff3 03ed7ff0 04517fed     ..$...........Q.
    5408:	04b67fe9 051a7fe5 057f7fe1 05e37fdd     ................
    5418:	06477fd8 06ac7fd3 07107fce 07757fc8     ..G...........u.
    5428:	07d97fc2 083d7fbc 08a27fb5 09067fae     ......=.........
    5438:	096a7fa7 09ce7f9f 0a337f97 0a977f8f     ..j.......3.....
    5448:	0afb7f87 0b5f7f7e 0bc37f75 0c277f6b     ....~._.u...k.'.
    5458:	0c8b7f62 0cef7f58 0d537f4d 0db77f43     b...X...M.S.C...
    5468:	0e1b7f38 0e7f7f2d 0ee37f21 0f477f15     8...-...!.....G.
    5478:	0fab7f09 100e7efd 10727ef0 10d67ee3     .....~...~r..~..
    5488:	11397ed5 119d7ec8 12017eba 12647eab     .~9..~...~...~d.
    5498:	12c87e9d 132b7e8e 138e7e7f 13f27e6f     .~...~+..~..o~..
    54a8:	14557e5f 14b87e4f 151b7e3f 157f7e2e     _~U.O~..?~...~..
    54b8:	15e27e1d 16457e0c 16a87dfa 170a7de8     .~...~E..}...}..
    54c8:	176d7dd6 17d07dc3 18337db0 18967d9d     .}m..}...}3..}..
    54d8:	18f87d8a 195b7d76 19bd7d62 1a207d4e     .}..v}[.b}..N} .
    54e8:	1a827d39 1ae47d24 1b477d0f 1ba97cf9     9}..$}...}G..|..
    54f8:	1c0b7ce3 1c6d7ccd 1ccf7cb7 1d317ca0     .|...|m..|...|1.
    5508:	1d937c89 1df57c71 1e567c5a 1eb87c42     .|..q|..Z|V.B|..
    5518:	1f197c29 1f7b7c11 1fdc7bf8 203e7bdf     )|...|{..{...{> 
    5528:	209f7bc5 21007bac 21617b92 21c27b77     .{. .{.!.{a!w{.!
    5538:	22237b5d 22847b42 22e57b26 23457b0b     ]{#"B{."&{.".{E#
    5548:	23a67aef 24077ad3 24677ab6 24c77a9a     .z.#.z.$.zg$.z.$
    5558:	25287a7d 25887a5f 25e87a42 26487a24     }z(%_z.%Bz.%$zH&
    5568:	26a87a05 270779e7 276779c8 27c779a9     .z.&.y.'.yg'.y.'
    5578:	2826798a 2886796a 28e5794a 2944792a     .y&(jy.(Jy.(*yD)
    5588:	29a37909 2a0278e8 2a6178c7 2ac078a6     .y.).x.*.xa*.x.*
    5598:	2b1f7884 2b7d7862 2bdc7840 2c3a781d     .x.+bx}+@x.+.x:,
    55a8:	2c9877fa 2cf777d7 2d5577b4 2db37790     .w.,.w.,.wU-.w.-
    55b8:	2e11776c 2e6e7747 2ecc7723 2f2976fe     lw..Gwn.#w...v)/
    55c8:	2f8776d9 2fe476b3 3041768e 309e7668     .v./.v./.vA0hv.0
    55d8:	30fb7641 3158761b 31b575f4 321175cc     Av.0.vX1.u.1.u.2
    55e8:	326e75a5 32ca757d 33267555 3382752d     .un2}u.2Uu&3-u.3
    55f8:	33de7504 343a74db 349674b2 34f27489     .u.3.t:4.t.4.t.4
    5608:	354d745f 35a87435 3604740b 365f73e0     _tM55t.5.t.6.s_6
    5618:	36ba73b5 3714738a 376f735f 37ca7333     .s.6.s.7_so73s.7
    5628:	38247307 387e72db 38d872af 39327282     .s$8.r~8.r.8.r29
    5638:	398c7255 39e67227 3a4071fa 3a9971cc     Ur.9'r.9.q@:.q.:
    5648:	3af2719e 3b4c716f 3ba57141 3bfd7112     .q.:oqL;Aq.;.q.;
    5658:	3c5670e2 3caf70b3 3d077083 3d607053     .pV<.p.<.p.=Sp`=
    5668:	3db87023 3e106ff2 3e686fc1 3ebf6f90     #p.=.o.>.oh>.o.>
    5678:	3f176f5f 3f6e6f2d 3fc56efb 401d6ec9     _o.?-on?.n.?.n.@
    5688:	40736e96 40ca6e63 41216e30 41776dfd     .ns@cn.@0n!A.mwA
    5698:	41ce6dca 42246d96 427a6d62 42d06d2d     .m.A.m$BbmzB-m.B
    56a8:	43256cf9 437b6cc4 43d06c8f 44256c59     .l%C.l{C.l.CYl%D
    56b8:	447a6c24 44cf6bee 45246bb8 45786b81     $lzD.k.D.k$E.kxE
    56c8:	45cd6b4a 46216b13 46756adc 46c96aa5     Jk.E.k!F.juF.j.F
    56d8:	471c6a6d 47706a35 47c369fd 481669c4     mj.G5jpG.i.G.i.H
    56e8:	4869698c 48bc6953 490f6919 496168e0     .iiHSi.H.i.I.haI
    56f8:	49b468a6 4a06686c 4a586832 4aa967f7     .h.Ilh.J2hXJ.g.J
    5708:	4afb67bd 4b4c6782 4b9e6746 4bef670b     .g.J.gLKFg.K.g.K
    5718:	4c3f66cf 4c906693 4ce16657 4d31661a     .f?L.f.LWf.L.f1M
    5728:	4d8165dd 4dd165a0 4e216563 4e706526     .e.M.e.Mce!N&epN
    5738:	4ebf64e8 4f0f64aa 4f5e646c 4fac642d     .d.N.d.Old^O-d.O
    5748:	4ffb63ef 504963b0 50976371 50e56331     .c.O.cIPqc.P1c.P
    5758:	513362f2 518162b2 51ce6271 521c6231     .b3Q.b.Qqb.Q1b.R
    5768:	526961f1 52b561b0 5302616f 534e612d     .aiR.a.Roa.S-aNS
    5778:	539b60ec 53e760aa 54336068 547e6026     .`.S.`.Sh`3T&`~T
    5788:	54ca5fe3 55155fa0 55605f5e 55ab5f1a     ._.T._.U^_`U._.U
    5798:	55f55ed7 56405e93 568a5e50 56d45e0b     .^.U.^@VP^.V.^.V
    57a8:	571d5dc7 57675d83 57b05d3e 57f95cf9     .].W.]gW>].W.\.W
    57b8:	58425cb4 588b5c6e 58d45c29 591c5be3     .\BXn\.X)\.X.[.Y
    57c8:	59645b9d 59ac5b56 59f35b10 5a3b5ac9     .[dYV[.Y.[.Y.Z;Z
    57d8:	5a825a82 5ac95a3b 5b1059f3 5b5659ac     .Z.Z;Z.Z.Y.[.YV[
    57e8:	5b9d5964 5be3591c 5c2958d4 5c6e588b     dY.[.Y.[.X)\.Xn\
    57f8:	5cb45842 5cf957f9 5d3e57b0 5d835767     BX.\.W.\.W>]gW.]
    5808:	5dc7571d 5e0b56d4 5e50568a 5e935640     .W.].V.^.VP^@V.^
    5818:	5ed755f5 5f1a55ab 5f5e5560 5fa05515     .U.^.U._`U^_.U._
    5828:	5fe354ca 6026547e 60685433 60aa53e7     .T._~T&`3Th`.S.`
    5838:	60ec539b 612d534e 616f5302 61b052b5     .S.`NS-a.Soa.R.a
    5848:	61f15269 6231521c 627151ce 62b25181     iR.a.R1b.Qqb.Q.b
    5858:	62f25133 633150e5 63715097 63b05049     3Q.b.P1c.PqcIP.c
    5868:	63ef4ffb 642d4fac 646c4f5e 64aa4f0f     .O.c.O-d^Old.O.d
    5878:	64e84ebf 65264e70 65634e21 65a04dd1     .N.dpN&e!Nce.M.e
    5888:	65dd4d81 661a4d31 66574ce1 66934c90     .M.e1M.f.LWf.L.f
    5898:	66cf4c3f 670b4bef 67464b9e 67824b4c     ?L.f.K.g.KFgLK.g
    58a8:	67bd4afb 67f74aa9 68324a58 686c4a06     .J.g.J.gXJ2h.Jlh
    58b8:	68a649b4 68e04961 6919490f 695348bc     .I.haI.h.I.i.HSi
    58c8:	698c4869 69c44816 69fd47c3 6a354770     iH.i.H.i.G.ipG5j
    58d8:	6a6d471c 6aa546c9 6adc4675 6b134621     .Gmj.F.juF.j!F.k
    58e8:	6b4a45cd 6b814578 6bb84524 6bee44cf     .EJkxE.k$E.k.D.k
    58f8:	6c24447a 6c594425 6c8f43d0 6cc4437b     zD$l%DYl.C.l{C.l
    5908:	6cf94325 6d2d42d0 6d62427a 6d964224     %C.l.B-mzBbm$B.m
    5918:	6dca41ce 6dfd4177 6e304121 6e6340ca     .A.mwA.m!A0n.@cn
    5928:	6e964073 6ec9401d 6efb3fc5 6f2d3f6e     s@.n.@.n.?.nn?-o
    5938:	6f5f3f17 6f903ebf 6fc13e68 6ff23e10     .?_o.>.oh>.o.>.o
    5948:	70233db8 70533d60 70833d07 70b33caf     .=#p`=Sp.=.p.<.p
    5958:	70e23c56 71123bfd 71413ba5 716f3b4c     V<.p.;.q.;AqL;oq
    5968:	719e3af2 71cc3a99 71fa3a40 722739e6     .:.q.:.q@:.q.9'r
    5978:	7255398c 72823932 72af38d8 72db387e     .9Ur29.r.8.r~8.r
    5988:	73073824 733337ca 735f376f 738a3714     $8.s.73so7_s.7.s
    5998:	73b536ba 73e0365f 740b3604 743535a8     .6.s_6.s.6.t.55t
    59a8:	745f354d 748934f2 74b23496 74db343a     M5_t.4.t.4.t:4.t
    59b8:	750433de 752d3382 75553326 757d32ca     .3.u.3-u&3Uu.2}u
    59c8:	75a5326e 75cc3211 75f431b5 761b3158     n2.u.2.u.1.uX1.v
    59d8:	764130fb 7668309e 768e3041 76b32fe4     .0Av.0hvA0.v./.v
    59e8:	76d92f87 76fe2f29 77232ecc 77472e6e     ./.v)/.v..#wn.Gw
    59f8:	776c2e11 77902db3 77b42d55 77d72cf7     ..lw.-.wU-.w.,.w
    5a08:	77fa2c98 781d2c3a 78402bdc 78622b7d     .,.w:,.x.+@x}+bx
    5a18:	78842b1f 78a62ac0 78c72a61 78e82a02     .+.x.*.xa*.x.*.x
    5a28:	790929a3 792a2944 794a28e5 796a2886     .).yD)*y.(Jy.(jy
    5a38:	798a2826 79a927c7 79c82767 79e72707     &(.y.'.yg'.y.'.y
    5a48:	7a0526a8 7a242648 7a4225e8 7a5f2588     .&.zH&$z.%Bz.%_z
    5a58:	7a7d2528 7a9a24c7 7ab62467 7ad32407     (%}z.$.zg$.z.$.z
    5a68:	7aef23a6 7b0b2345 7b2622e5 7b422284     .#.zE#.{."&{."B{
    5a78:	7b5d2223 7b7721c2 7b922161 7bac2100     #"]{.!w{a!.{.!.{
    5a88:	7bc5209f 7bdf203e 7bf81fdc 7c111f7b     . .{> .{...{{..|
    5a98:	7c291f19 7c421eb8 7c5a1e56 7c711df5     ..)|..B|V.Z|..q|
    5aa8:	7c891d93 7ca01d31 7cb71ccf 7ccd1c6d     ...|1..|...|m..|
    5ab8:	7ce31c0b 7cf91ba9 7d0f1b47 7d241ae4     ...|...|G..}..$}
    5ac8:	7d391a82 7d4e1a20 7d6219bd 7d76195b     ..9} .N}..b}[.v}
    5ad8:	7d8a18f8 7d9d1896 7db01833 7dc317d0     ...}...}3..}...}
    5ae8:	7dd6176d 7de8170a 7dfa16a8 7e0c1645     m..}...}...}E..~
    5af8:	7e1d15e2 7e2e157f 7e3f151b 7e4f14b8     ...~...~..?~..O~
    5b08:	7e5f1455 7e6f13f2 7e7f138e 7e8e132b     U._~..o~...~+..~
    5b18:	7e9d12c8 7eab1264 7eba1201 7ec8119d     ...~d..~...~...~
    5b28:	7ed51139 7ee310d6 7ef01072 7efd100e     9..~...~r..~...~
    5b38:	7f090fab 7f150f47 7f210ee3 7f2d0e7f     ....G.....!...-.
    5b48:	7f380e1b 7f430db7 7f4d0d53 7f580cef     ..8...C.S.M...X.
    5b58:	7f620c8b 7f6b0c27 7f750bc3 7f7e0b5f     ..b.'.k...u._.~.
    5b68:	7f870afb 7f8f0a97 7f970a33 7f9f09ce     ........3.......
    5b78:	7fa7096a 7fae0906 7fb508a2 7fbc083d     j...........=...
    5b88:	7fc207d9 7fc80775 7fce0710 7fd306ac     ....u...........
    5b98:	7fd80647 7fdd05e3 7fe1057f 7fe5051a     G...............
    5ba8:	7fe904b6 7fed0451 7ff003ed 7ff30388     ....Q...........
    5bb8:	7ff60324 7ff802bf 7ffa025b 7ffc01f6     $.......[.......
    5bc8:	7ffd0192 7ffe012d 7fff00c9 7fff0064     ....-.......d...
    5bd8:	7fff0000 7fffff9b 7fffff36 7ffefed2     ........6.......
    5be8:	7ffdfe6d 7ffcfe09 7ffafda4 7ff8fd40     m...........@...
    5bf8:	7ff6fcdb 7ff3fc77 7ff0fc12 7fedfbae     ....w...........
    5c08:	7fe9fb49 7fe5fae5 7fe1fa80 7fddfa1c     I...............
    5c18:	7fd8f9b8 7fd3f953 7fcef8ef 7fc8f88a     ....S...........
    5c28:	7fc2f826 7fbcf7c2 7fb5f75d 7faef6f9     &.......].......
    5c38:	7fa7f695 7f9ff631 7f97f5cc 7f8ff568     ....1.......h...
    5c48:	7f87f504 7f7ef4a0 7f75f43c 7f6bf3d8     ......~.<.u...k.
    5c58:	7f62f374 7f58f310 7f4df2ac 7f43f248     t.b...X...M.H.C.
    5c68:	7f38f1e4 7f2df180 7f21f11c 7f15f0b8     ..8...-...!.....
    5c78:	7f09f054 7efdeff1 7ef0ef8d 7ee3ef29     T......~...~)..~
    5c88:	7ed5eec6 7ec8ee62 7ebaedfe 7eabed9b     ...~b..~...~...~
    5c98:	7e9ded37 7e8eecd4 7e7fec71 7e6fec0d     7..~...~q..~..o~
    5ca8:	7e5febaa 7e4feb47 7e3feae4 7e2eea80     .._~G.O~..?~...~
    5cb8:	7e1dea1d 7e0ce9ba 7dfae957 7de8e8f5     ...~...~W..}...}
    5cc8:	7dd6e892 7dc3e82f 7db0e7cc 7d9de769     ...}/..}...}i..}
    5cd8:	7d8ae707 7d76e6a4 7d62e642 7d4ee5df     ...}..v}B.b}..N}
    5ce8:	7d39e57d 7d24e51b 7d0fe4b8 7cf9e456     }.9}..$}...}V..|
    5cf8:	7ce3e3f4 7ccde392 7cb7e330 7ca0e2ce     ...|...|0..|...|
    5d08:	7c89e26c 7c71e20a 7c5ae1a9 7c42e147     l..|..q|..Z|G.B|
    5d18:	7c29e0e6 7c11e084 7bf8e023 7bdfdfc1     ..)|...|#..{...{
    5d28:	7bc5df60 7bacdeff 7b92de9e 7b77de3d     `..{...{...{=.w{
    5d38:	7b5ddddc 7b42dd7b 7b26dd1a 7b0bdcba     ..]{{.B{..&{...{
    5d48:	7aefdc59 7ad3dbf8 7ab6db98 7a9adb38     Y..z...z...z8..z
    5d58:	7a7ddad7 7a5fda77 7a42da17 7a24d9b7     ..}zw._z..Bz..$z
    5d68:	7a05d957 79e7d8f8 79c8d898 79a9d838     W..z...y...y8..y
    5d78:	798ad7d9 796ad779 794ad71a 792ad6bb     ...yy.jy..Jy..*y
    5d88:	7909d65c 78e8d5fd 78c7d59e 78a6d53f     \..y...x...x?..x
    5d98:	7884d4e0 7862d482 7840d423 781dd3c5     ...x..bx#.@x...x
    5da8:	77fad367 77d7d308 77b4d2aa 7790d24c     g..w...w...wL..w
    5db8:	776cd1ee 7747d191 7723d133 76fed0d6     ..lw..Gw3.#w...v
    5dc8:	76d9d078 76b3d01b 768ecfbe 7668cf61     x..v...v...va.hv
    5dd8:	7641cf04 761bcea7 75f4ce4a 75cccdee     ..Av...vJ..u...u
    5de8:	75a5cd91 757dcd35 7555ccd9 752dcc7d     ...u5.}u..Uu}.-u
    5df8:	7504cc21 74dbcbc5 74b2cb69 7489cb0d     !..u...ti..t...t
    5e08:	745fcab2 7435ca57 740bc9fb 73e0c9a0     .._tW.5t...t...s
    5e18:	73b5c945 738ac8eb 735fc890 7333c835     E..s...s.._s5.3s
    5e28:	7307c7db 72dbc781 72afc727 7282c6cd     ...s...r'..r...r
    5e38:	7255c673 7227c619 71fac5bf 71ccc566     s.Ur..'r...qf..q
    5e48:	719ec50d 716fc4b3 7141c45a 7112c402     ...q..oqZ.Aq...q
    5e58:	70e2c3a9 70b3c350 7083c2f8 7053c29f     ...pP..p...p..Sp
    5e68:	7023c247 6ff2c1ef 6fc1c197 6f90c140     G.#p...o...o@..o
    5e78:	6f5fc0e8 6f2dc091 6efbc03a 6ec9bfe2     .._o..-o:..n...n
    5e88:	6e96bf8c 6e63bf35 6e30bede 6dfdbe88     ...n5.cn..0n...m
    5e98:	6dcabe31 6d96bddb 6d62bd85 6d2dbd2f     1..m...m..bm/.-m
    5ea8:	6cf9bcda 6cc4bc84 6c8fbc2f 6c59bbda     ...l...l/..l..Yl
    5eb8:	6c24bb85 6beebb30 6bb8badb 6b81ba87     ..$l0..k...k...k
    5ec8:	6b4aba32 6b13b9de 6adcb98a 6aa5b936     2.Jk...k...j6..j
    5ed8:	6a6db8e3 6a35b88f 69fdb83c 69c4b7e9     ..mj..5j<..i...i
    5ee8:	698cb796 6953b743 6919b6f0 68e0b69e     ...iC.Si...i...h
    5ef8:	68a6b64b 686cb5f9 6832b5a7 67f7b556     K..h..lh..2hV..g
    5f08:	67bdb504 6782b4b3 6746b461 670bb410     ...g...ga.Fg...g
    5f18:	66cfb3c0 6693b36f 6657b31e 661ab2ce     ...fo..f..Wf...f
    5f28:	65ddb27e 65a0b22e 6563b1de 6526b18f     ~..e...e..ce..&e
    5f38:	64e8b140 64aab0f0 646cb0a1 642db053     @..d...d..ldS.-d
    5f48:	63efb004 63b0afb6 6371af68 6331af1a     ...c...ch.qc..1c
    5f58:	62f2aecc 62b2ae7e 6271ae31 6231ade3     ...b~..b1.qb..1b
    5f68:	61f1ad96 61b0ad4a 616facfd 612dacb1     ...aJ..a..oa..-a
    5f78:	60ecac64 60aaac18 6068abcc 6026ab81     d..`...`..h`..&`
    5f88:	5fe3ab35 5fa0aaea 5f5eaa9f 5f1aaa54     5.._..._..^_T.._
    5f98:	5ed7aa0a 5e93a9bf 5e50a975 5e0ba92b     ...^...^u.P^+..^
    5fa8:	5dc7a8e2 5d83a898 5d3ea84f 5cf9a806     ...]...]O.>]...\
    5fb8:	5cb4a7bd 5c6ea774 5c29a72b 5be3a6e3     ...\t.n\+.)\...[
    5fc8:	5b9da69b 5b56a653 5b10a60c 5ac9a5c4     ...[S.V[...[...Z
    5fd8:	5a82a57d 5a3ba536 59f3a4ef 59aca4a9     }..Z6.;Z...Y...Y
    5fe8:	5964a462 591ca41c 58d4a3d6 588ba391     b.dY...Y...X...X
    5ff8:	5842a34b 57f9a306 57b0a2c1 5767a27c     K.BX...W...W|.gW
    6008:	571da238 56d4a1f4 568aa1af 5640a16c     8..W...V...Vl.@V
    6018:	55f5a128 55aba0e5 5560a0a1 5515a05f     (..U...U..`U_..U
    6028:	54caa01c 547e9fd9 54339f97 53e79f55     ...T..~T..3TU..S
    6038:	539b9f13 534e9ed2 53029e90 52b59e4f     ...S..NS...SO..R
    6048:	52699e0e 521c9dce 51ce9d8e 51819d4d     ..iR...R...QM..Q
    6058:	51339d0d 50e59cce 50979c8e 50499c4f     ..3Q...P...PO.IP
    6068:	4ffb9c10 4fac9bd2 4f5e9b93 4f0f9b55     ...O...O..^OU..O
    6078:	4ebf9b17 4e709ad9 4e219a9c 4dd19a5f     ...N..pN..!N_..M
    6088:	4d819a22 4d3199e5 4ce199a8 4c90996c     "..M..1M...Ll..L
    6098:	4c3f9930 4bef98f4 4b9e98b9 4b4c987d     0.?L...K...K}.LK
    60a8:	4afb9842 4aa99808 4a5897cd 4a069793     B..J...J..XJ...J
    60b8:	49b49759 4961971f 490f96e6 48bc96ac     Y..I..aI...I...H
    60c8:	48699673 4816963b 47c39602 477095ca     s.iH;..H...G..pG
    60d8:	471c9592 46c9955a 46759523 462194ec     ...GZ..F#.uF..!F
    60e8:	45cd94b5 4578947e 45249447 44cf9411     ...E~.xEG.$E...D
    60f8:	447a93db 442593a6 43d09370 437b933b     ..zD..%Dp..C;.{C
    6108:	43259306 42d092d2 427a929d 42249269     ..%C...B..zBi.$B
    6118:	41ce9235 41779202 412191cf 40ca919c     5..A..wA..!A...@
    6128:	40739169 401d9136 3fc59104 3f6e90d2     i.s@6..@...?..n?
    6138:	3f1790a0 3ebf906f 3e68903e 3e10900d     ...?o..>>.h>...>
    6148:	3db88fdc 3d608fac 3d078f7c 3caf8f4c     ...=..`=|..=L..<
    6158:	3c568f1d 3bfd8eed 3ba58ebe 3b4c8e90     ..V<...;...;..L;
    6168:	3af28e61 3a998e33 3a408e05 39e68dd8     a..:3..:..@:...9
    6178:	398c8daa 39328d7d 38d88d50 387e8d24     ...9}.29P..8$.~8
    6188:	38248cf8 37ca8ccc 376f8ca0 37148c75     ..$8...7..o7u..7
    6198:	36ba8c4a 365f8c1f 36048bf4 35a88bca     J..6.._6...6...5
    61a8:	354d8ba0 34f28b76 34968b4d 343a8b24     ..M5v..4M..4$.:4
    61b8:	33de8afb 33828ad2 33268aaa 32ca8a82     ...3...3..&3...2
    61c8:	326e8a5a 32118a33 31b58a0b 315889e4     Z.n23..2...1..X1
    61d8:	30fb89be 309e8997 30418971 2fe4894c     ...0...0q.A0L../
    61e8:	2f878926 2f298901 2ecc88dc 2e6e88b8     &../..)/......n.
    61f8:	2e118893 2db3886f 2d55884b 2cf78828     ....o..-K.U-(..,
    6208:	2c988805 2c3a87e2 2bdc87bf 2b7d879d     ...,..:,...+..}+
    6218:	2b1f877b 2ac08759 2a618738 2a028717     {..+Y..*8.a*...*
    6228:	29a386f6 294486d5 28e586b5 28868695     ...)..D)...(...(
    6238:	28268675 27c78656 27678637 27078618     u.&(V..'7.g'...'
    6248:	26a885fa 264885db 25e885bd 258885a0     ...&..H&...%...%
    6258:	25288582 24c78565 24678549 2407852c     ..(%e..$I.g$,..$
    6268:	23a68510 234584f4 22e584d9 228484bd     ...#..E#..."..."
    6278:	222384a2 21c28488 2161846d 21008453     ..#"...!m.a!S..!
    6288:	209f843a 203e8420 1fdc8407 1f7b83ee     :..  .> ......{.
    6298:	1f1983d6 1eb883bd 1e5683a5 1df5838e     ..........V.....
    62a8:	1d938376 1d31835f 1ccf8348 1c6d8332     v..._.1.H...2.m.
    62b8:	1c0b831c 1ba98306 1b4782f0 1ae482db     ..........G.....
    62c8:	1a8282c6 1a2082b1 19bd829d 195b8289     ...... .......[.
    62d8:	18f88275 18968262 1833824f 17d0823c     u...b...O.3.<...
    62e8:	176d8229 170a8217 16a88205 164581f3     ).m...........E.
    62f8:	15e281e2 157f81d1 151b81c0 14b881b0     ................
    6308:	145581a0 13f28190 138e8180 132b8171     ..U.........q.+.
    6318:	12c88162 12648154 12018145 119d8137     b...T.d.E...7...
    6328:	1139812a 10d6811c 1072810f 100e8102     *.9.......r.....
    6338:	0fab80f6 0f4780ea 0ee380de 0e7f80d2     ......G.........
    6348:	0e1b80c7 0db780bc 0d5380b2 0cef80a7     ..........S.....
    6358:	0c8b809d 0c278094 0bc3808a 0b5f8081     ......'......._.
    6368:	0afb8078 0a978070 0a338068 09ce8060     x...p...h.3.`...
    6378:	096a8058 09068051 08a2804a 083d8043     X.j.Q...J...C.=.
    6388:	07d9803d 07758037 07108031 06ac802c     =...7.u.1...,...
    6398:	06478027 05e38022 057f801e 051a801a     '.G."...........
    63a8:	04b68016 04518012 03ed800f 0388800c     ......Q.........
    63b8:	03248009 02bf8007 025b8005 01f68003     ..$.......[.....
    63c8:	01928002 012d8001 00c98000 00648000     ......-.......d.
    63d8:	00008000 ff9b8000 ff368000 fed28001     ..........6.....
    63e8:	fe6d8002 fe098003 fda48005 fd408007     ..m...........@.
    63f8:	fcdb8009 fc77800c fc12800f fbae8012     ......w.........
    6408:	fb498016 fae5801a fa80801e fa1c8022     ..I........."...
    6418:	f9b88027 f953802c f8ef8031 f88a8037     '...,.S.1...7...
    6428:	f826803d f7c28043 f75d804a f6f98051     =.&.C...J.].Q...
    6438:	f6958058 f6318060 f5cc8068 f5688070     X...`.1.h...p.h.
    6448:	f5048078 f4a08081 f43c808a f3d88094     x.........<.....
    6458:	f374809d f31080a7 f2ac80b2 f24880bc     ..t...........H.
    6468:	f1e480c7 f18080d2 f11c80de f0b880ea     ................
    6478:	f05480f6 eff18102 ef8d810f ef29811c     ..T...........).
    6488:	eec6812a ee628137 edfe8145 ed9b8154     *...7.b.E...T...
    6498:	ed378162 ecd48171 ec718180 ec0d8190     b.7.q.....q.....
    64a8:	ebaa81a0 eb4781b0 eae481c0 ea8081d1     ......G.........
    64b8:	ea1d81e2 e9ba81f3 e9578205 e8f58217     ..........W.....
    64c8:	e8928229 e82f823c e7cc824f e7698262     )...<./.O...b.i.
    64d8:	e7078275 e6a48289 e642829d e5df82b1     u.........B.....
    64e8:	e57d82c6 e51b82db e4b882f0 e4568306     ..}...........V.
    64f8:	e3f4831c e3928332 e3308348 e2ce835f     ....2...H.0._...
    6508:	e26c8376 e20a838e e1a983a5 e14783bd     v.l...........G.
    6518:	e0e683d6 e08483ee e0238407 dfc18420     ..........#. ...
    6528:	df60843a deff8453 de9e846d de3d8488     :.`.S...m.....=.
    6538:	dddc84a2 dd7b84bd dd1a84d9 dcba84f4     ......{.........
    6548:	dc598510 dbf8852c db988549 db388565     ..Y.,...I...e.8.
    6558:	dad78582 da7785a0 da1785bd d9b785db     ......w.........
    6568:	d95785fa d8f88618 d8988637 d8388656     ..W.....7...V.8.
    6578:	d7d98675 d7798695 d71a86b5 d6bb86d5     u.....y.........
    6588:	d65c86f6 d5fd8717 d59e8738 d53f8759     ..\.....8...Y.?.
    6598:	d4e0877b d482879d d42387bf d3c587e2     {.........#.....
    65a8:	d3678805 d3088828 d2aa884b d24c886f     ..g.(...K...o.L.
    65b8:	d1ee8893 d19188b8 d13388dc d0d68901     ..........3.....
    65c8:	d0788926 d01b894c cfbe8971 cf618997     &.x.L...q.....a.
    65d8:	cf0489be cea789e4 ce4a8a0b cdee8a33     ..........J.3...
    65e8:	cd918a5a cd358a82 ccd98aaa cc7d8ad2     Z.....5.......}.
    65f8:	cc218afb cbc58b24 cb698b4d cb0d8b76     ..!.$...M.i.v...
    6608:	cab28ba0 ca578bca c9fb8bf4 c9a08c1f     ......W.........
    6618:	c9458c4a c8eb8c75 c8908ca0 c8358ccc     J.E.u.........5.
    6628:	c7db8cf8 c7818d24 c7278d50 c6cd8d7d     ....$...P.'.}...
    6638:	c6738daa c6198dd8 c5bf8e05 c5668e33     ..s.........3.f.
    6648:	c50d8e61 c4b38e90 c45a8ebe c4028eed     a.........Z.....
    6658:	c3a98f1d c3508f4c c2f88f7c c29f8fac     ....L.P.|.......
    6668:	c2478fdc c1ef900d c197903e c140906f     ..G.....>...o.@.
    6678:	c0e890a0 c09190d2 c03a9104 bfe29136     ..........:.6...
    6688:	bf8c9169 bf35919c bede91cf be889202     i.....5.........
    6698:	be319235 bddb9269 bd85929d bd2f92d2     5.1.i........./.
    66a8:	bcda9306 bc84933b bc2f9370 bbda93a6     ....;...p./.....
    66b8:	bb8593db bb309411 badb9447 ba87947e     ......0.G...~...
    66c8:	ba3294b5 b9de94ec b98a9523 b936955a     ..2.....#...Z.6.
    66d8:	b8e39592 b88f95ca b83c9602 b7e9963b     ..........<.;...
    66e8:	b7969673 b74396ac b6f096e6 b69e971f     s.....C.........
    66f8:	b64b9759 b5f99793 b5a797cd b5569808     Y.K...........V.
    6708:	b5049842 b4b3987d b46198b9 b41098f4     B...}.....a.....
    6718:	b3c09930 b36f996c b31e99a8 b2ce99e5     0...l.o.........
    6728:	b27e9a22 b22e9a5f b1de9a9c b18f9ad9     ".~._...........
    6738:	b1409b17 b0f09b55 b0a19b93 b0539bd2     ..@.U.........S.
    6748:	b0049c10 afb69c4f af689c8e af1a9cce     ....O.....h.....
    6758:	aecc9d0d ae7e9d4d ae319d8e ade39dce     ....M.~...1.....
    6768:	ad969e0e ad4a9e4f acfd9e90 acb19ed2     ....O.J.........
    6778:	ac649f13 ac189f55 abcc9f97 ab819fd9     ..d.U...........
    6788:	ab35a01c aaeaa05f aa9fa0a1 aa54a0e5     ..5._.........T.
    6798:	aa0aa128 a9bfa16c a975a1af a92ba1f4     (...l.....u...+.
    67a8:	a8e2a238 a898a27c a84fa2c1 a806a306     8...|.....O.....
    67b8:	a7bda34b a774a391 a72ba3d6 a6e3a41c     K.....t...+.....
    67c8:	a69ba462 a653a4a9 a60ca4ef a5c4a536     b.....S.....6...
    67d8:	a57da57d a536a5c4 a4efa60c a4a9a653     }.}...6.....S...
    67e8:	a462a69b a41ca6e3 a3d6a72b a391a774     ..b.....+...t...
    67f8:	a34ba7bd a306a806 a2c1a84f a27ca898     ..K.....O.....|.
    6808:	a238a8e2 a1f4a92b a1afa975 a16ca9bf     ..8.+...u.....l.
    6818:	a128aa0a a0e5aa54 a0a1aa9f a05faaea     ..(.T........._.
    6828:	a01cab35 9fd9ab81 9f97abcc 9f55ac18     5.............U.
    6838:	9f13ac64 9ed2acb1 9e90acfd 9e4fad4a     d...........J.O.
    6848:	9e0ead96 9dceade3 9d8eae31 9d4dae7e     ........1...~.M.
    6858:	9d0daecc 9cceaf1a 9c8eaf68 9c4fafb6     ........h.....O.
    6868:	9c10b004 9bd2b053 9b93b0a1 9b55b0f0     ....S.........U.
    6878:	9b17b140 9ad9b18f 9a9cb1de 9a5fb22e     @............._.
    6888:	9a22b27e 99e5b2ce 99a8b31e 996cb36f     ~.".........o.l.
    6898:	9930b3c0 98f4b410 98b9b461 987db4b3     ..0.....a.....}.
    68a8:	9842b504 9808b556 97cdb5a7 9793b5f9     ..B.V...........
    68b8:	9759b64b 971fb69e 96e6b6f0 96acb743     K.Y.........C...
    68c8:	9673b796 963bb7e9 9602b83c 95cab88f     ..s...;.<.......
    68d8:	9592b8e3 955ab936 9523b98a 94ecb9de     ....6.Z...#.....
    68e8:	94b5ba32 947eba87 9447badb 9411bb30     2.....~...G.0...
    68f8:	93dbbb85 93a6bbda 9370bc2f 933bbc84     ......../.p...;.
    6908:	9306bcda 92d2bd2f 929dbd85 9269bddb     ..../.........i.
    6918:	9235be31 9202be88 91cfbede 919cbf35     1.5.........5...
    6928:	9169bf8c 9136bfe2 9104c03a 90d2c091     ..i...6.:.......
    6938:	90a0c0e8 906fc140 903ec197 900dc1ef     ....@.o...>.....
    6948:	8fdcc247 8facc29f 8f7cc2f8 8f4cc350     G.........|.P.L.
    6958:	8f1dc3a9 8eedc402 8ebec45a 8e90c4b3     ........Z.......
    6968:	8e61c50d 8e33c566 8e05c5bf 8dd8c619     ..a.f.3.........
    6978:	8daac673 8d7dc6cd 8d50c727 8d24c781     s.....}.'.P...$.
    6988:	8cf8c7db 8cccc835 8ca0c890 8c75c8eb     ....5.........u.
    6998:	8c4ac945 8c1fc9a0 8bf4c9fb 8bcaca57     E.J.........W...
    69a8:	8ba0cab2 8b76cb0d 8b4dcb69 8b24cbc5     ......v.i.M...$.
    69b8:	8afbcc21 8ad2cc7d 8aaaccd9 8a82cd35     !...}.......5...
    69c8:	8a5acd91 8a33cdee 8a0bce4a 89e4cea7     ..Z...3.J.......
    69d8:	89becf04 8997cf61 8971cfbe 894cd01b     ....a.....q...L.
    69e8:	8926d078 8901d0d6 88dcd133 88b8d191     x.&.....3.......
    69f8:	8893d1ee 886fd24c 884bd2aa 8828d308     ....L.o...K...(.
    6a08:	8805d367 87e2d3c5 87bfd423 879dd482     g.......#.......
    6a18:	877bd4e0 8759d53f 8738d59e 8717d5fd     ..{.?.Y...8.....
    6a28:	86f6d65c 86d5d6bb 86b5d71a 8695d779     \...........y...
    6a38:	8675d7d9 8656d838 8637d898 8618d8f8     ..u.8.V...7.....
    6a48:	85fad957 85dbd9b7 85bdda17 85a0da77     W...........w...
    6a58:	8582dad7 8565db38 8549db98 852cdbf8     ....8.e...I...,.
    6a68:	8510dc59 84f4dcba 84d9dd1a 84bddd7b     Y...........{...
    6a78:	84a2dddc 8488de3d 846dde9e 8453deff     ....=.....m...S.
    6a88:	843adf60 8420dfc1 8407e023 83eee084     `.:... .#.......
    6a98:	83d6e0e6 83bde147 83a5e1a9 838ee20a     ....G...........
    6aa8:	8376e26c 835fe2ce 8348e330 8332e392     l.v..._.0.H...2.
    6ab8:	831ce3f4 8306e456 82f0e4b8 82dbe51b     ....V...........
    6ac8:	82c6e57d 82b1e5df 829de642 8289e6a4     }.......B.......
    6ad8:	8275e707 8262e769 824fe7cc 823ce82f     ..u.i.b...O./.<.
    6ae8:	8229e892 8217e8f5 8205e957 81f3e9ba     ..).....W.......
    6af8:	81e2ea1d 81d1ea80 81c0eae4 81b0eb47     ............G...
    6b08:	81a0ebaa 8190ec0d 8180ec71 8171ecd4     ........q.....q.
    6b18:	8162ed37 8154ed9b 8145edfe 8137ee62     7.b...T...E.b.7.
    6b28:	812aeec6 811cef29 810fef8d 8102eff1     ..*.)...........
    6b38:	80f6f054 80eaf0b8 80def11c 80d2f180     T...............
    6b48:	80c7f1e4 80bcf248 80b2f2ac 80a7f310     ....H...........
    6b58:	809df374 8094f3d8 808af43c 8081f4a0     t.......<.......
    6b68:	8078f504 8070f568 8068f5cc 8060f631     ..x.h.p...h.1.`.
    6b78:	8058f695 8051f6f9 804af75d 8043f7c2     ..X...Q.].J...C.
    6b88:	803df826 8037f88a 8031f8ef 802cf953     &.=...7...1.S.,.
    6b98:	8027f9b8 8022fa1c 801efa80 801afae5     ..'...".........
    6ba8:	8016fb49 8012fbae 800ffc12 800cfc77     I...........w...
    6bb8:	8009fcdb 8007fd40 8005fda4 8003fe09     ....@...........
    6bc8:	8002fe6d 8001fed2 8000ff36 8000ff9b     m.......6.......

00006bd8 <armBitRevIndexTable_fixed_16>:
    6bd8:	00400008 00200010 00600018 00500028     ..@... ...`.(.P.
    6be8:	00700038 00680058                       8.p.X.h.

00006bf0 <armBitRevIndexTable_fixed_32>:
    6bf0:	00800008 00400010 00c00018 00a00028     ......@.....(...
    6c00:	00600030 00e00038 00900048 00d00058     0.`.8...H...X...
    6c10:	00b00068 00f00078 00c80098 00e800b8     h...x...........

00006c20 <armBitRevIndexTable_fixed_64>:
    6c20:	01000008 00800010 01800018 00400020     ............ .@.
    6c30:	01400028 00c00030 01c00038 01200048     (.@.0...8...H. .
    6c40:	00a00050 01a00058 01600068 00e00070     P...X...h.`.p...
    6c50:	01e00078 01100088 01900098 015000a8     x.............P.
    6c60:	00d000b0 01d000b8 013000c8 01b000d8     ..........0.....
    6c70:	017000e8 01f000f8 01880118 01480128     ..p.........(.H.
    6c80:	01c80138 01a80158 01e80178 01d801b8     8...X...x.......

00006c90 <armBitRevIndexTable_fixed_128>:
    6c90:	02000008 01000010 03000018 00800020     ............ ...
    6ca0:	02800028 01800030 03800038 02400048     (...0...8...H.@.
    6cb0:	01400050 03400058 00c00060 02c00068     P.@.X.@.`...h...
    6cc0:	01c00070 03c00078 02200088 01200090     p...x..... ... .
    6cd0:	03200098 02a000a8 01a000b0 03a000b8     .. .............
    6ce0:	026000c8 016000d0 036000d8 02e000e8     ..`...`...`.....
    6cf0:	01e000f0 03e000f8 02100108 03100118     ................
    6d00:	02900128 01900130 03900138 02500148     (...0...8...H.P.
    6d10:	03500158 02d00168 01d00170 03d00178     X.P.h...p...x...
    6d20:	02300188 03300198 02b001a8 03b001b8     ..0...0.........
    6d30:	027001c8 037001d8 02f001e8 03f001f8     ..p...p.........
    6d40:	03080218 02880228 03880238 03480258     ....(...8...X.H.
    6d50:	02c80268 03c80278 03280298 03a802b8     h...x.....(.....
    6d60:	036802d8 03e802f8 03980338 03d80378     ..h.....8...x...

00006d70 <armBitRevIndexTable_fixed_256>:
    6d70:	04000008 02000010 06000018 01000020     ............ ...
    6d80:	05000028 03000030 07000038 00800040     (...0...8...@...
    6d90:	04800048 02800050 06800058 01800060     H...P...X...`...
    6da0:	05800068 03800070 07800078 04400088     h...p...x.....@.
    6db0:	02400090 06400098 014000a0 054000a8     ..@...@...@...@.
    6dc0:	034000b0 074000b8 04c000c8 02c000d0     ..@...@.........
    6dd0:	06c000d8 01c000e0 05c000e8 03c000f0     ................
    6de0:	07c000f8 04200108 02200110 06200118     ...... ... ... .
    6df0:	05200128 03200130 07200138 04a00148     (. .0. .8. .H...
    6e00:	02a00150 06a00158 01a00160 05a00168     P...X...`...h...
    6e10:	03a00170 07a00178 04600188 02600190     p...x.....`...`.
    6e20:	06600198 056001a8 036001b0 076001b8     ..`...`...`...`.
    6e30:	04e001c8 02e001d0 06e001d8 05e001e8     ................
    6e40:	03e001f0 07e001f8 04100208 06100218     ................
    6e50:	05100228 03100230 07100238 04900248     (...0...8...H...
    6e60:	02900250 06900258 05900268 03900270     P...X...h...p...
    6e70:	07900278 04500288 06500298 055002a8     x.....P...P...P.
    6e80:	035002b0 075002b8 04d002c8 06d002d8     ..P...P.........
    6e90:	05d002e8 03d002f0 07d002f8 04300308     ..............0.
    6ea0:	06300318 05300328 07300338 04b00348     ..0.(.0.8.0.H...
    6eb0:	06b00358 05b00368 03b00370 07b00378     X...h...p...x...
    6ec0:	04700388 06700398 057003a8 077003b8     ..p...p...p...p.
    6ed0:	04f003c8 06f003d8 05f003e8 07f003f8     ................
    6ee0:	06080418 05080428 07080438 04880448     ....(...8...H...
    6ef0:	06880458 05880468 07880478 06480498     X...h...x.....H.
    6f00:	054804a8 074804b8 06c804d8 05c804e8     ..H...H.........
    6f10:	07c804f8 06280518 07280538 06a80558     ......(.8.(.X...
    6f20:	05a80568 07a80578 06680598 076805b8     h...x.....h...h.
    6f30:	06e805d8 07e805f8 07180638 06980658     ........8...X...
    6f40:	07980678 075806b8 07d806f8 07b80778     x.....X.....x...

00006f50 <armBitRevIndexTable_fixed_512>:
    6f50:	08000008 04000010 0c000018 02000020     ............ ...
    6f60:	0a000028 06000030 0e000038 01000040     (...0...8...@...
    6f70:	09000048 05000050 0d000058 03000060     H...P...X...`...
    6f80:	0b000068 07000070 0f000078 08800088     h...p...x.......
    6f90:	04800090 0c800098 028000a0 0a8000a8     ................
    6fa0:	068000b0 0e8000b8 018000c0 098000c8     ................
    6fb0:	058000d0 0d8000d8 038000e0 0b8000e8     ................
    6fc0:	078000f0 0f8000f8 08400108 04400110     ..........@...@.
    6fd0:	0c400118 02400120 0a400128 06400130     ..@. .@.(.@.0.@.
    6fe0:	0e400138 09400148 05400150 0d400158     8.@.H.@.P.@.X.@.
    6ff0:	03400160 0b400168 07400170 0f400178     `.@.h.@.p.@.x.@.
    7000:	08c00188 04c00190 0cc00198 02c001a0     ................
    7010:	0ac001a8 06c001b0 0ec001b8 09c001c8     ................
    7020:	05c001d0 0dc001d8 03c001e0 0bc001e8     ................
    7030:	07c001f0 0fc001f8 08200208 04200210     .......... ... .
    7040:	0c200218 0a200228 06200230 0e200238     .. .(. .0. .8. .
    7050:	09200248 05200250 0d200258 03200260     H. .P. .X. .`. .
    7060:	0b200268 07200270 0f200278 08a00288     h. .p. .x. .....
    7070:	04a00290 0ca00298 0aa002a8 06a002b0     ................
    7080:	0ea002b8 09a002c8 05a002d0 0da002d8     ................
    7090:	03a002e0 0ba002e8 07a002f0 0fa002f8     ................
    70a0:	08600308 04600310 0c600318 0a600328     ..`...`...`.(.`.
    70b0:	06600330 0e600338 09600348 05600350     0.`.8.`.H.`.P.`.
    70c0:	0d600358 0b600368 07600370 0f600378     X.`.h.`.p.`.x.`.
    70d0:	08e00388 04e00390 0ce00398 0ae003a8     ................
    70e0:	06e003b0 0ee003b8 09e003c8 05e003d0     ................
    70f0:	0de003d8 0be003e8 07e003f0 0fe003f8     ................
    7100:	08100408 0c100418 0a100428 06100430     ........(...0...
    7110:	0e100438 09100448 05100450 0d100458     8...H...P...X...
    7120:	0b100468 07100470 0f100478 08900488     h...p...x.......
    7130:	0c900498 0a9004a8 069004b0 0e9004b8     ................
    7140:	099004c8 059004d0 0d9004d8 0b9004e8     ................
    7150:	079004f0 0f9004f8 08500508 0c500518     ..........P...P.
    7160:	0a500528 06500530 0e500538 09500548     (.P.0.P.8.P.H.P.
    7170:	0d500558 0b500568 07500570 0f500578     X.P.h.P.p.P.x.P.
    7180:	08d00588 0cd00598 0ad005a8 06d005b0     ................
    7190:	0ed005b8 09d005c8 0dd005d8 0bd005e8     ................
    71a0:	07d005f0 0fd005f8 08300608 0c300618     ..........0...0.
    71b0:	0a300628 0e300638 09300648 0d300658     (.0.8.0.H.0.X.0.
    71c0:	0b300668 07300670 0f300678 08b00688     h.0.p.0.x.0.....
    71d0:	0cb00698 0ab006a8 0eb006b8 09b006c8     ................
    71e0:	0db006d8 0bb006e8 07b006f0 0fb006f8     ................
    71f0:	08700708 0c700718 0a700728 0e700738     ..p...p.(.p.8.p.
    7200:	09700748 0d700758 0b700768 0f700778     H.p.X.p.h.p.x.p.
    7210:	08f00788 0cf00798 0af007a8 0ef007b8     ................
    7220:	09f007c8 0df007d8 0bf007e8 0ff007f8     ................
    7230:	0c080818 0a080828 0e080838 09080848     ....(...8...H...
    7240:	0d080858 0b080868 0f080878 0c880898     X...h...x.......
    7250:	0a8808a8 0e8808b8 098808c8 0d8808d8     ................
    7260:	0b8808e8 0f8808f8 0c480918 0a480928     ..........H.(.H.
    7270:	0e480938 0d480958 0b480968 0f480978     8.H.X.H.h.H.x.H.
    7280:	0cc80998 0ac809a8 0ec809b8 0dc809d8     ................
    7290:	0bc809e8 0fc809f8 0c280a18 0e280a38     ..........(.8.(.
    72a0:	0d280a58 0b280a68 0f280a78 0ca80a98     X.(.h.(.x.(.....
    72b0:	0ea80ab8 0da80ad8 0ba80ae8 0fa80af8     ................
    72c0:	0c680b18 0e680b38 0d680b58 0f680b78     ..h.8.h.X.h.x.h.
    72d0:	0ce80b98 0ee80bb8 0de80bd8 0fe80bf8     ................
    72e0:	0e180c38 0d180c58 0f180c78 0e980cb8     8...X...x.......
    72f0:	0d980cd8 0f980cf8 0e580d38 0f580d78     ........8.X.x.X.
    7300:	0ed80db8 0fd80df8 0f380e78 0fb80ef8     ........x.8.....

00007310 <armBitRevIndexTable_fixed_1024>:
    7310:	10000008 08000010 18000018 04000020     ............ ...
    7320:	14000028 0c000030 1c000038 02000040     (...0...8...@...
    7330:	12000048 0a000050 1a000058 06000060     H...P...X...`...
    7340:	16000068 0e000070 1e000078 01000080     h...p...x.......
    7350:	11000088 09000090 19000098 050000a0     ................
    7360:	150000a8 0d0000b0 1d0000b8 030000c0     ................
    7370:	130000c8 0b0000d0 1b0000d8 070000e0     ................
    7380:	170000e8 0f0000f0 1f0000f8 10800108     ................
    7390:	08800110 18800118 04800120 14800128     ........ ...(...
    73a0:	0c800130 1c800138 02800140 12800148     0...8...@...H...
    73b0:	0a800150 1a800158 06800160 16800168     P...X...`...h...
    73c0:	0e800170 1e800178 11800188 09800190     p...x...........
    73d0:	19800198 058001a0 158001a8 0d8001b0     ................
    73e0:	1d8001b8 038001c0 138001c8 0b8001d0     ................
    73f0:	1b8001d8 078001e0 178001e8 0f8001f0     ................
    7400:	1f8001f8 10400208 08400210 18400218     ......@...@...@.
    7410:	04400220 14400228 0c400230 1c400238      .@.(.@.0.@.8.@.
    7420:	12400248 0a400250 1a400258 06400260     H.@.P.@.X.@.`.@.
    7430:	16400268 0e400270 1e400278 11400288     h.@.p.@.x.@...@.
    7440:	09400290 19400298 054002a0 154002a8     ..@...@...@...@.
    7450:	0d4002b0 1d4002b8 034002c0 134002c8     ..@...@...@...@.
    7460:	0b4002d0 1b4002d8 074002e0 174002e8     ..@...@...@...@.
    7470:	0f4002f0 1f4002f8 10c00308 08c00310     ..@...@.........
    7480:	18c00318 04c00320 14c00328 0cc00330     .... ...(...0...
    7490:	1cc00338 12c00348 0ac00350 1ac00358     8...H...P...X...
    74a0:	06c00360 16c00368 0ec00370 1ec00378     `...h...p...x...
    74b0:	11c00388 09c00390 19c00398 05c003a0     ................
    74c0:	15c003a8 0dc003b0 1dc003b8 13c003c8     ................
    74d0:	0bc003d0 1bc003d8 07c003e0 17c003e8     ................
    74e0:	0fc003f0 1fc003f8 10200408 08200410     .......... ... .
    74f0:	18200418 14200428 0c200430 1c200438     .. .(. .0. .8. .
    7500:	12200448 0a200450 1a200458 06200460     H. .P. .X. .`. .
    7510:	16200468 0e200470 1e200478 11200488     h. .p. .x. ... .
    7520:	09200490 19200498 052004a0 152004a8     .. ... ... ... .
    7530:	0d2004b0 1d2004b8 132004c8 0b2004d0     .. ... ... ... .
    7540:	1b2004d8 072004e0 172004e8 0f2004f0     .. ... ... ... .
    7550:	1f2004f8 10a00508 08a00510 18a00518     .. .............
    7560:	14a00528 0ca00530 1ca00538 12a00548     (...0...8...H...
    7570:	0aa00550 1aa00558 06a00560 16a00568     P...X...`...h...
    7580:	0ea00570 1ea00578 11a00588 09a00590     p...x...........
    7590:	19a00598 15a005a8 0da005b0 1da005b8     ................
    75a0:	13a005c8 0ba005d0 1ba005d8 07a005e0     ................
    75b0:	17a005e8 0fa005f0 1fa005f8 10600608     ..............`.
    75c0:	08600610 18600618 14600628 0c600630     ..`...`.(.`.0.`.
    75d0:	1c600638 12600648 0a600650 1a600658     8.`.H.`.P.`.X.`.
    75e0:	16600668 0e600670 1e600678 11600688     h.`.p.`.x.`...`.
    75f0:	09600690 19600698 156006a8 0d6006b0     ..`...`...`...`.
    7600:	1d6006b8 136006c8 0b6006d0 1b6006d8     ..`...`...`...`.
    7610:	076006e0 176006e8 0f6006f0 1f6006f8     ..`...`...`...`.
    7620:	10e00708 08e00710 18e00718 14e00728     ............(...
    7630:	0ce00730 1ce00738 12e00748 0ae00750     0...8...H...P...
    7640:	1ae00758 16e00768 0ee00770 1ee00778     X...h...p...x...
    7650:	11e00788 09e00790 19e00798 15e007a8     ................
    7660:	0de007b0 1de007b8 13e007c8 0be007d0     ................
    7670:	1be007d8 17e007e8 0fe007f0 1fe007f8     ................
    7680:	10100808 18100818 14100828 0c100830     ........(...0...
    7690:	1c100838 12100848 0a100850 1a100858     8...H...P...X...
    76a0:	16100868 0e100870 1e100878 11100888     h...p...x.......
    76b0:	09100890 19100898 151008a8 0d1008b0     ................
    76c0:	1d1008b8 131008c8 0b1008d0 1b1008d8     ................
    76d0:	171008e8 0f1008f0 1f1008f8 10900908     ................
    76e0:	18900918 14900928 0c900930 1c900938     ....(...0...8...
    76f0:	12900948 0a900950 1a900958 16900968     H...P...X...h...
    7700:	0e900970 1e900978 11900988 19900998     p...x...........
    7710:	159009a8 0d9009b0 1d9009b8 139009c8     ................
    7720:	0b9009d0 1b9009d8 179009e8 0f9009f0     ................
    7730:	1f9009f8 10500a08 18500a18 14500a28     ......P...P.(.P.
    7740:	0c500a30 1c500a38 12500a48 1a500a58     0.P.8.P.H.P.X.P.
    7750:	16500a68 0e500a70 1e500a78 11500a88     h.P.p.P.x.P...P.
    7760:	19500a98 15500aa8 0d500ab0 1d500ab8     ..P...P...P...P.
    7770:	13500ac8 0b500ad0 1b500ad8 17500ae8     ..P...P...P...P.
    7780:	0f500af0 1f500af8 10d00b08 18d00b18     ..P...P.........
    7790:	14d00b28 0cd00b30 1cd00b38 12d00b48     (...0...8...H...
    77a0:	1ad00b58 16d00b68 0ed00b70 1ed00b78     X...h...p...x...
    77b0:	11d00b88 19d00b98 15d00ba8 0dd00bb0     ................
    77c0:	1dd00bb8 13d00bc8 1bd00bd8 17d00be8     ................
    77d0:	0fd00bf0 1fd00bf8 10300c08 18300c18     ..........0...0.
    77e0:	14300c28 1c300c38 12300c48 1a300c58     (.0.8.0.H.0.X.0.
    77f0:	16300c68 0e300c70 1e300c78 11300c88     h.0.p.0.x.0...0.
    7800:	19300c98 15300ca8 0d300cb0 1d300cb8     ..0...0...0...0.
    7810:	13300cc8 1b300cd8 17300ce8 0f300cf0     ..0...0...0...0.
    7820:	1f300cf8 10b00d08 18b00d18 14b00d28     ..0.........(...
    7830:	1cb00d38 12b00d48 1ab00d58 16b00d68     8...H...X...h...
    7840:	0eb00d70 1eb00d78 11b00d88 19b00d98     p...x...........
    7850:	15b00da8 1db00db8 13b00dc8 1bb00dd8     ................
    7860:	17b00de8 0fb00df0 1fb00df8 10700e08     ..............p.
    7870:	18700e18 14700e28 1c700e38 12700e48     ..p.(.p.8.p.H.p.
    7880:	1a700e58 16700e68 1e700e78 11700e88     X.p.h.p.x.p...p.
    7890:	19700e98 15700ea8 1d700eb8 13700ec8     ..p...p...p...p.
    78a0:	1b700ed8 17700ee8 0f700ef0 1f700ef8     ..p...p...p...p.
    78b0:	10f00f08 18f00f18 14f00f28 1cf00f38     ........(...8...
    78c0:	12f00f48 1af00f58 16f00f68 1ef00f78     H...X...h...x...
    78d0:	11f00f88 19f00f98 15f00fa8 1df00fb8     ................
    78e0:	13f00fc8 1bf00fd8 17f00fe8 1ff00ff8     ................
    78f0:	18081018 14081028 1c081038 12081048     ....(...8...H...
    7900:	1a081058 16081068 1e081078 11081088     X...h...x.......
    7910:	19081098 150810a8 1d0810b8 130810c8     ................
    7920:	1b0810d8 170810e8 1f0810f8 18881118     ................
    7930:	14881128 1c881138 12881148 1a881158     (...8...H...X...
    7940:	16881168 1e881178 19881198 158811a8     h...x...........
    7950:	1d8811b8 138811c8 1b8811d8 178811e8     ................
    7960:	1f8811f8 18481218 14481228 1c481238     ......H.(.H.8.H.
    7970:	1a481258 16481268 1e481278 19481298     X.H.h.H.x.H...H.
    7980:	154812a8 1d4812b8 134812c8 1b4812d8     ..H...H...H...H.
    7990:	174812e8 1f4812f8 18c81318 14c81328     ..H...H.....(...
    79a0:	1cc81338 1ac81358 16c81368 1ec81378     8...X...h...x...
    79b0:	19c81398 15c813a8 1dc813b8 1bc813d8     ................
    79c0:	17c813e8 1fc813f8 18281418 1c281438     ..........(.8.(.
    79d0:	1a281458 16281468 1e281478 19281498     X.(.h.(.x.(...(.
    79e0:	152814a8 1d2814b8 1b2814d8 172814e8     ..(...(...(...(.
    79f0:	1f2814f8 18a81518 1ca81538 1aa81558     ..(.....8...X...
    7a00:	16a81568 1ea81578 19a81598 1da815b8     h...x...........
    7a10:	1ba815d8 17a815e8 1fa815f8 18681618     ..............h.
    7a20:	1c681638 1a681658 1e681678 19681698     8.h.X.h.x.h...h.
    7a30:	1d6816b8 1b6816d8 176816e8 1f6816f8     ..h...h...h...h.
    7a40:	18e81718 1ce81738 1ae81758 1ee81778     ....8...X...x...
    7a50:	19e81798 1de817b8 1be817d8 1fe817f8     ................
    7a60:	1c181838 1a181858 1e181878 19181898     8...X...x.......
    7a70:	1d1818b8 1b1818d8 1f1818f8 1c981938     ............8...
    7a80:	1a981958 1e981978 1d9819b8 1b9819d8     X...x...........
    7a90:	1f9819f8 1c581a38 1e581a78 1d581ab8     ....8.X.x.X...X.
    7aa0:	1b581ad8 1f581af8 1cd81b38 1ed81b78     ..X...X.8...x...
    7ab0:	1dd81bb8 1fd81bf8 1e381c78 1d381cb8     ........x.8...8.
    7ac0:	1f381cf8 1eb81d78 1fb81df8 1f781ef8     ..8.x.........x.

00007ad0 <armBitRevIndexTable_fixed_2048>:
    7ad0:	20000008 10000010 30000018 08000020     ... .......0 ...
    7ae0:	28000028 18000030 38000038 04000040     (..(0...8..8@...
    7af0:	24000048 14000050 34000058 0c000060     H..$P...X..4`...
    7b00:	2c000068 1c000070 3c000078 02000080     h..,p...x..<....
    7b10:	22000088 12000090 32000098 0a0000a0     ...".......2....
    7b20:	2a0000a8 1a0000b0 3a0000b8 060000c0     ...*.......:....
    7b30:	260000c8 160000d0 360000d8 0e0000e0     ...&.......6....
    7b40:	2e0000e8 1e0000f0 3e0000f8 21000108     ...........>...!
    7b50:	11000110 31000118 09000120 29000128     .......1 ...(..)
    7b60:	19000130 39000138 05000140 25000148     0...8..9@...H..%
    7b70:	15000150 35000158 0d000160 2d000168     P...X..5`...h..-
    7b80:	1d000170 3d000178 03000180 23000188     p...x..=.......#
    7b90:	13000190 33000198 0b0001a0 2b0001a8     .......3.......+
    7ba0:	1b0001b0 3b0001b8 070001c0 270001c8     .......;.......'
    7bb0:	170001d0 370001d8 0f0001e0 2f0001e8     .......7......./
    7bc0:	1f0001f0 3f0001f8 20800208 10800210     .......?... ....
    7bd0:	30800218 08800220 28800228 18800230     ...0 ...(..(0...
    7be0:	38800238 04800240 24800248 14800250     8..8@...H..$P...
    7bf0:	34800258 0c800260 2c800268 1c800270     X..4`...h..,p...
    7c00:	3c800278 22800288 12800290 32800298     x..<...".......2
    7c10:	0a8002a0 2a8002a8 1a8002b0 3a8002b8     .......*.......:
    7c20:	068002c0 268002c8 168002d0 368002d8     .......&.......6
    7c30:	0e8002e0 2e8002e8 1e8002f0 3e8002f8     ...............>
    7c40:	21800308 11800310 31800318 09800320     ...!.......1 ...
    7c50:	29800328 19800330 39800338 05800340     (..)0...8..9@...
    7c60:	25800348 15800350 35800358 0d800360     H..%P...X..5`...
    7c70:	2d800368 1d800370 3d800378 23800388     h..-p...x..=...#
    7c80:	13800390 33800398 0b8003a0 2b8003a8     .......3.......+
    7c90:	1b8003b0 3b8003b8 078003c0 278003c8     .......;.......'
    7ca0:	178003d0 378003d8 0f8003e0 2f8003e8     .......7......./
    7cb0:	1f8003f0 3f8003f8 20400408 10400410     .......?..@ ..@.
    7cc0:	30400418 08400420 28400428 18400430     ..@0 .@.(.@(0.@.
    7cd0:	38400438 24400448 14400450 34400458     8.@8H.@$P.@.X.@4
    7ce0:	0c400460 2c400468 1c400470 3c400478     `.@.h.@,p.@.x.@<
    7cf0:	22400488 12400490 32400498 0a4004a0     ..@"..@...@2..@.
    7d00:	2a4004a8 1a4004b0 3a4004b8 064004c0     ..@*..@...@:..@.
    7d10:	264004c8 164004d0 364004d8 0e4004e0     ..@&..@...@6..@.
    7d20:	2e4004e8 1e4004f0 3e4004f8 21400508     ..@...@...@>..@!
    7d30:	11400510 31400518 09400520 29400528     ..@...@1 .@.(.@)
    7d40:	19400530 39400538 25400548 15400550     0.@.8.@9H.@%P.@.
    7d50:	35400558 0d400560 2d400568 1d400570     X.@5`.@.h.@-p.@.
    7d60:	3d400578 23400588 13400590 33400598     x.@=..@#..@...@3
    7d70:	0b4005a0 2b4005a8 1b4005b0 3b4005b8     ..@...@+..@...@;
    7d80:	074005c0 274005c8 174005d0 374005d8     ..@...@'..@...@7
    7d90:	0f4005e0 2f4005e8 1f4005f0 3f4005f8     ..@...@/..@...@?
    7da0:	20c00608 10c00610 30c00618 08c00620     ... .......0 ...
    7db0:	28c00628 18c00630 38c00638 24c00648     (..(0...8..8H..$
    7dc0:	14c00650 34c00658 0cc00660 2cc00668     P...X..4`...h..,
    7dd0:	1cc00670 3cc00678 22c00688 12c00690     p...x..<..."....
    7de0:	32c00698 0ac006a0 2ac006a8 1ac006b0     ...2.......*....
    7df0:	3ac006b8 26c006c8 16c006d0 36c006d8     ...:...&.......6
    7e00:	0ec006e0 2ec006e8 1ec006f0 3ec006f8     ...............>
    7e10:	21c00708 11c00710 31c00718 09c00720     ...!.......1 ...
    7e20:	29c00728 19c00730 39c00738 25c00748     (..)0...8..9H..%
    7e30:	15c00750 35c00758 0dc00760 2dc00768     P...X..5`...h..-
    7e40:	1dc00770 3dc00778 23c00788 13c00790     p...x..=...#....
    7e50:	33c00798 0bc007a0 2bc007a8 1bc007b0     ...3.......+....
    7e60:	3bc007b8 27c007c8 17c007d0 37c007d8     ...;...'.......7
    7e70:	0fc007e0 2fc007e8 1fc007f0 3fc007f8     ......./.......?
    7e80:	20200808 10200810 30200818 28200828     ..  .. ... 0(. (
    7e90:	18200830 38200838 24200848 14200850     0. .8. 8H. $P. .
    7ea0:	34200858 0c200860 2c200868 1c200870     X. 4`. .h. ,p. .
    7eb0:	3c200878 22200888 12200890 32200898     x. <.. ".. ... 2
    7ec0:	0a2008a0 2a2008a8 1a2008b0 3a2008b8     .. ... *.. ... :
    7ed0:	262008c8 162008d0 362008d8 0e2008e0     .. &.. ... 6.. .
    7ee0:	2e2008e8 1e2008f0 3e2008f8 21200908     .. ... ... >.. !
    7ef0:	11200910 31200918 29200928 19200930     .. ... 1(. )0. .
    7f00:	39200938 25200948 15200950 35200958     8. 9H. %P. .X. 5
    7f10:	0d200960 2d200968 1d200970 3d200978     `. .h. -p. .x. =
    7f20:	23200988 13200990 33200998 0b2009a0     .. #.. ... 3.. .
    7f30:	2b2009a8 1b2009b0 3b2009b8 272009c8     .. +.. ... ;.. '
    7f40:	172009d0 372009d8 0f2009e0 2f2009e8     .. ... 7.. ... /
    7f50:	1f2009f0 3f2009f8 20a00a08 10a00a10     .. ... ?... ....
    7f60:	30a00a18 28a00a28 18a00a30 38a00a38     ...0(..(0...8..8
    7f70:	24a00a48 14a00a50 34a00a58 0ca00a60     H..$P...X..4`...
    7f80:	2ca00a68 1ca00a70 3ca00a78 22a00a88     h..,p...x..<..."
    7f90:	12a00a90 32a00a98 2aa00aa8 1aa00ab0     .......2...*....
    7fa0:	3aa00ab8 26a00ac8 16a00ad0 36a00ad8     ...:...&.......6
    7fb0:	0ea00ae0 2ea00ae8 1ea00af0 3ea00af8     ...............>
    7fc0:	21a00b08 11a00b10 31a00b18 29a00b28     ...!.......1(..)
    7fd0:	19a00b30 39a00b38 25a00b48 15a00b50     0...8..9H..%P...
    7fe0:	35a00b58 0da00b60 2da00b68 1da00b70     X..5`...h..-p...
    7ff0:	3da00b78 23a00b88 13a00b90 33a00b98     x..=...#.......3
    8000:	2ba00ba8 1ba00bb0 3ba00bb8 27a00bc8     ...+.......;...'
    8010:	17a00bd0 37a00bd8 0fa00be0 2fa00be8     .......7......./
    8020:	1fa00bf0 3fa00bf8 20600c08 10600c10     .......?..` ..`.
    8030:	30600c18 28600c28 18600c30 38600c38     ..`0(.`(0.`.8.`8
    8040:	24600c48 14600c50 34600c58 2c600c68     H.`$P.`.X.`4h.`,
    8050:	1c600c70 3c600c78 22600c88 12600c90     p.`.x.`<..`"..`.
    8060:	32600c98 2a600ca8 1a600cb0 3a600cb8     ..`2..`*..`...`:
    8070:	26600cc8 16600cd0 36600cd8 0e600ce0     ..`&..`...`6..`.
    8080:	2e600ce8 1e600cf0 3e600cf8 21600d08     ..`...`...`>..`!
    8090:	11600d10 31600d18 29600d28 19600d30     ..`...`1(.`)0.`.
    80a0:	39600d38 25600d48 15600d50 35600d58     8.`9H.`%P.`.X.`5
    80b0:	2d600d68 1d600d70 3d600d78 23600d88     h.`-p.`.x.`=..`#
    80c0:	13600d90 33600d98 2b600da8 1b600db0     ..`...`3..`+..`.
    80d0:	3b600db8 27600dc8 17600dd0 37600dd8     ..`;..`'..`...`7
    80e0:	0f600de0 2f600de8 1f600df0 3f600df8     ..`...`/..`...`?
    80f0:	20e00e08 10e00e10 30e00e18 28e00e28     ... .......0(..(
    8100:	18e00e30 38e00e38 24e00e48 14e00e50     0...8..8H..$P...
    8110:	34e00e58 2ce00e68 1ce00e70 3ce00e78     X..4h..,p...x..<
    8120:	22e00e88 12e00e90 32e00e98 2ae00ea8     ...".......2...*
    8130:	1ae00eb0 3ae00eb8 26e00ec8 16e00ed0     .......:...&....
    8140:	36e00ed8 2ee00ee8 1ee00ef0 3ee00ef8     ...6...........>
    8150:	21e00f08 11e00f10 31e00f18 29e00f28     ...!.......1(..)
    8160:	19e00f30 39e00f38 25e00f48 15e00f50     0...8..9H..%P...
    8170:	35e00f58 2de00f68 1de00f70 3de00f78     X..5h..-p...x..=
    8180:	23e00f88 13e00f90 33e00f98 2be00fa8     ...#.......3...+
    8190:	1be00fb0 3be00fb8 27e00fc8 17e00fd0     .......;...'....
    81a0:	37e00fd8 2fe00fe8 1fe00ff0 3fe00ff8     ...7.../.......?
    81b0:	20101008 30101018 28101028 18101030     ... ...0(..(0...
    81c0:	38101038 24101048 14101050 34101058     8..8H..$P...X..4
    81d0:	2c101068 1c101070 3c101078 22101088     h..,p...x..<..."
    81e0:	12101090 32101098 2a1010a8 1a1010b0     .......2...*....
    81f0:	3a1010b8 261010c8 161010d0 361010d8     ...:...&.......6
    8200:	2e1010e8 1e1010f0 3e1010f8 21101108     ...........>...!
    8210:	31101118 29101128 19101130 39101138     ...1(..)0...8..9
    8220:	25101148 15101150 35101158 2d101168     H..%P...X..5h..-
    8230:	1d101170 3d101178 23101188 13101190     p...x..=...#....
    8240:	33101198 2b1011a8 1b1011b0 3b1011b8     ...3...+.......;
    8250:	271011c8 171011d0 371011d8 2f1011e8     ...'.......7.../
    8260:	1f1011f0 3f1011f8 20901208 30901218     .......?... ...0
    8270:	28901228 18901230 38901238 24901248     (..(0...8..8H..$
    8280:	14901250 34901258 2c901268 1c901270     P...X..4h..,p...
    8290:	3c901278 22901288 32901298 2a9012a8     x..<..."...2...*
    82a0:	1a9012b0 3a9012b8 269012c8 169012d0     .......:...&....
    82b0:	369012d8 2e9012e8 1e9012f0 3e9012f8     ...6...........>
    82c0:	21901308 31901318 29901328 19901330     ...!...1(..)0...
    82d0:	39901338 25901348 15901350 35901358     8..9H..%P...X..5
    82e0:	2d901368 1d901370 3d901378 23901388     h..-p...x..=...#
    82f0:	33901398 2b9013a8 1b9013b0 3b9013b8     ...3...+.......;
    8300:	279013c8 179013d0 379013d8 2f9013e8     ...'.......7.../
    8310:	1f9013f0 3f9013f8 20501408 30501418     .......?..P ..P0
    8320:	28501428 18501430 38501438 24501448     (.P(0.P.8.P8H.P$
    8330:	34501458 2c501468 1c501470 3c501478     X.P4h.P,p.P.x.P<
    8340:	22501488 32501498 2a5014a8 1a5014b0     ..P"..P2..P*..P.
    8350:	3a5014b8 265014c8 165014d0 365014d8     ..P:..P&..P...P6
    8360:	2e5014e8 1e5014f0 3e5014f8 21501508     ..P...P...P>..P!
    8370:	31501518 29501528 19501530 39501538     ..P1(.P)0.P.8.P9
    8380:	25501548 35501558 2d501568 1d501570     H.P%X.P5h.P-p.P.
    8390:	3d501578 23501588 33501598 2b5015a8     x.P=..P#..P3..P+
    83a0:	1b5015b0 3b5015b8 275015c8 175015d0     ..P...P;..P'..P.
    83b0:	375015d8 2f5015e8 1f5015f0 3f5015f8     ..P7..P/..P...P?
    83c0:	20d01608 30d01618 28d01628 18d01630     ... ...0(..(0...
    83d0:	38d01638 24d01648 34d01658 2cd01668     8..8H..$X..4h..,
    83e0:	1cd01670 3cd01678 22d01688 32d01698     p...x..<..."...2
    83f0:	2ad016a8 1ad016b0 3ad016b8 26d016c8     ...*.......:...&
    8400:	36d016d8 2ed016e8 1ed016f0 3ed016f8     ...6...........>
    8410:	21d01708 31d01718 29d01728 19d01730     ...!...1(..)0...
    8420:	39d01738 25d01748 35d01758 2dd01768     8..9H..%X..5h..-
    8430:	1dd01770 3dd01778 23d01788 33d01798     p...x..=...#...3
    8440:	2bd017a8 1bd017b0 3bd017b8 27d017c8     ...+.......;...'
    8450:	37d017d8 2fd017e8 1fd017f0 3fd017f8     ...7.../.......?
    8460:	20301808 30301818 28301828 38301838     ..0 ..00(.0(8.08
    8470:	24301848 34301858 2c301868 1c301870     H.0$X.04h.0,p.0.
    8480:	3c301878 22301888 32301898 2a3018a8     x.0<..0"..02..0*
    8490:	1a3018b0 3a3018b8 263018c8 363018d8     ..0...0:..0&..06
    84a0:	2e3018e8 1e3018f0 3e3018f8 21301908     ..0...0...0>..0!
    84b0:	31301918 29301928 39301938 25301948     ..01(.0)8.09H.0%
    84c0:	35301958 2d301968 1d301970 3d301978     X.05h.0-p.0.x.0=
    84d0:	23301988 33301998 2b3019a8 1b3019b0     ..0#..03..0+..0.
    84e0:	3b3019b8 273019c8 373019d8 2f3019e8     ..0;..0'..07..0/
    84f0:	1f3019f0 3f3019f8 20b01a08 30b01a18     ..0...0?... ...0
    8500:	28b01a28 38b01a38 24b01a48 34b01a58     (..(8..8H..$X..4
    8510:	2cb01a68 1cb01a70 3cb01a78 22b01a88     h..,p...x..<..."
    8520:	32b01a98 2ab01aa8 3ab01ab8 26b01ac8     ...2...*...:...&
    8530:	36b01ad8 2eb01ae8 1eb01af0 3eb01af8     ...6...........>
    8540:	21b01b08 31b01b18 29b01b28 39b01b38     ...!...1(..)8..9
    8550:	25b01b48 35b01b58 2db01b68 1db01b70     H..%X..5h..-p...
    8560:	3db01b78 23b01b88 33b01b98 2bb01ba8     x..=...#...3...+
    8570:	3bb01bb8 27b01bc8 37b01bd8 2fb01be8     ...;...'...7.../
    8580:	1fb01bf0 3fb01bf8 20701c08 30701c18     .......?..p ..p0
    8590:	28701c28 38701c38 24701c48 34701c58     (.p(8.p8H.p$X.p4
    85a0:	2c701c68 3c701c78 22701c88 32701c98     h.p,x.p<..p"..p2
    85b0:	2a701ca8 3a701cb8 26701cc8 36701cd8     ..p*..p:..p&..p6
    85c0:	2e701ce8 1e701cf0 3e701cf8 21701d08     ..p...p...p>..p!
    85d0:	31701d18 29701d28 39701d38 25701d48     ..p1(.p)8.p9H.p%
    85e0:	35701d58 2d701d68 3d701d78 23701d88     X.p5h.p-x.p=..p#
    85f0:	33701d98 2b701da8 3b701db8 27701dc8     ..p3..p+..p;..p'
    8600:	37701dd8 2f701de8 1f701df0 3f701df8     ..p7..p/..p...p?
    8610:	20f01e08 30f01e18 28f01e28 38f01e38     ... ...0(..(8..8
    8620:	24f01e48 34f01e58 2cf01e68 3cf01e78     H..$X..4h..,x..<
    8630:	22f01e88 32f01e98 2af01ea8 3af01eb8     ..."...2...*...:
    8640:	26f01ec8 36f01ed8 2ef01ee8 3ef01ef8     ...&...6.......>
    8650:	21f01f08 31f01f18 29f01f28 39f01f38     ...!...1(..)8..9
    8660:	25f01f48 35f01f58 2df01f68 3df01f78     H..%X..5h..-x..=
    8670:	23f01f88 33f01f98 2bf01fa8 3bf01fb8     ...#...3...+...;
    8680:	27f01fc8 37f01fd8 2ff01fe8 3ff01ff8     ...'...7.../...?
    8690:	30082018 28082028 38082038 24082048     . .0( .(8 .8H .$
    86a0:	34082058 2c082068 3c082078 22082088     X .4h .,x .<. ."
    86b0:	32082098 2a0820a8 3a0820b8 260820c8     . .2. .*. .:. .&
    86c0:	360820d8 2e0820e8 3e0820f8 31082118     . .6. ... .>.!.1
    86d0:	29082128 39082138 25082148 35082158     (!.)8!.9H!.%X!.5
    86e0:	2d082168 3d082178 23082188 33082198     h!.-x!.=.!.#.!.3
    86f0:	2b0821a8 3b0821b8 270821c8 370821d8     .!.+.!.;.!.'.!.7
    8700:	2f0821e8 3f0821f8 30882218 28882228     .!./.!.?.".0(".(
    8710:	38882238 24882248 34882258 2c882268     8".8H".$X".4h".,
    8720:	3c882278 32882298 2a8822a8 3a8822b8     x".<.".2.".*.".:
    8730:	268822c8 368822d8 2e8822e8 3e8822f8     .".&.".6."...".>
    8740:	31882318 29882328 39882338 25882348     .#.1(#.)8#.9H#.%
    8750:	35882358 2d882368 3d882378 33882398     X#.5h#.-x#.=.#.3
    8760:	2b8823a8 3b8823b8 278823c8 378823d8     .#.+.#.;.#.'.#.7
    8770:	2f8823e8 3f8823f8 30482418 28482428     .#./.#.?.$H0($H(
    8780:	38482438 34482458 2c482468 3c482478     8$H8X$H4h$H,x$H<
    8790:	32482498 2a4824a8 3a4824b8 264824c8     .$H2.$H*.$H:.$H&
    87a0:	364824d8 2e4824e8 3e4824f8 31482518     .$H6.$H..$H>.%H1
    87b0:	29482528 39482538 35482558 2d482568     (%H)8%H9X%H5h%H-
    87c0:	3d482578 33482598 2b4825a8 3b4825b8     x%H=.%H3.%H+.%H;
    87d0:	274825c8 374825d8 2f4825e8 3f4825f8     .%H'.%H7.%H/.%H?
    87e0:	30c82618 28c82628 38c82638 34c82658     .&.0(&.(8&.8X&.4
    87f0:	2cc82668 3cc82678 32c82698 2ac826a8     h&.,x&.<.&.2.&.*
    8800:	3ac826b8 36c826d8 2ec826e8 3ec826f8     .&.:.&.6.&...&.>
    8810:	31c82718 29c82728 39c82738 35c82758     .'.1('.)8'.9X'.5
    8820:	2dc82768 3dc82778 33c82798 2bc827a8     h'.-x'.=.'.3.'.+
    8830:	3bc827b8 37c827d8 2fc827e8 3fc827f8     .'.;.'.7.'./.'.?
    8840:	30282818 38282838 34282858 2c282868     .((08((8X((4h((,
    8850:	3c282878 32282898 2a2828a8 3a2828b8     x((<.((2.((*.((:
    8860:	362828d8 2e2828e8 3e2828f8 31282918     .((6.((..((>.)(1
    8870:	39282938 35282958 2d282968 3d282978     8)(9X)(5h)(-x)(=
    8880:	33282998 2b2829a8 3b2829b8 372829d8     .)(3.)(+.)(;.)(7
    8890:	2f2829e8 3f2829f8 30a82a18 38a82a38     .)(/.)(?.*.08*.8
    88a0:	34a82a58 2ca82a68 3ca82a78 32a82a98     X*.4h*.,x*.<.*.2
    88b0:	3aa82ab8 36a82ad8 2ea82ae8 3ea82af8     .*.:.*.6.*...*.>
    88c0:	31a82b18 39a82b38 35a82b58 2da82b68     .+.18+.9X+.5h+.-
    88d0:	3da82b78 33a82b98 3ba82bb8 37a82bd8     x+.=.+.3.+.;.+.7
    88e0:	2fa82be8 3fa82bf8 30682c18 38682c38     .+./.+.?.,h08,h8
    88f0:	34682c58 3c682c78 32682c98 3a682cb8     X,h4x,h<.,h2.,h:
    8900:	36682cd8 2e682ce8 3e682cf8 31682d18     .,h6.,h..,h>.-h1
    8910:	39682d38 35682d58 3d682d78 33682d98     8-h9X-h5x-h=.-h3
    8920:	3b682db8 37682dd8 2f682de8 3f682df8     .-h;.-h7.-h/.-h?
    8930:	30e82e18 38e82e38 34e82e58 3ce82e78     ...08..8X..4x..<
    8940:	32e82e98 3ae82eb8 36e82ed8 3ee82ef8     ...2...:...6...>
    8950:	31e82f18 39e82f38 35e82f58 3de82f78     ./.18/.9X/.5x/.=
    8960:	33e82f98 3be82fb8 37e82fd8 3fe82ff8     ./.3./.;./.7./.?
    8970:	38183038 34183058 3c183078 32183098     80.8X0.4x0.<.0.2
    8980:	3a1830b8 361830d8 3e1830f8 39183138     .0.:.0.6.0.>81.9
    8990:	35183158 3d183178 33183198 3b1831b8     X1.5x1.=.1.3.1.;
    89a0:	371831d8 3f1831f8 38983238 34983258     .1.7.1.?82.8X2.4
    89b0:	3c983278 3a9832b8 369832d8 3e9832f8     x2.<.2.:.2.6.2.>
    89c0:	39983338 35983358 3d983378 3b9833b8     83.9X3.5x3.=.3.;
    89d0:	379833d8 3f9833f8 38583438 3c583478     .3.7.3.?84X8x4X<
    89e0:	3a5834b8 365834d8 3e5834f8 39583538     .4X:.4X6.4X>85X9
    89f0:	3d583578 3b5835b8 375835d8 3f5835f8     x5X=.5X;.5X7.5X?
    8a00:	38d83638 3cd83678 3ad836b8 3ed836f8     86.8x6.<.6.:.6.>
    8a10:	39d83738 3dd83778 3bd837b8 3fd837f8     87.9x7.=.7.;.7.?
    8a20:	3c383878 3a3838b8 3e3838f8 3d383978     x88<.88:.88>x98=
    8a30:	3b3839b8 3f3839f8 3cb83a78 3eb83af8     .98;.98?x:.<.:.>
    8a40:	3db83b78 3fb83bf8 3e783cf8 3f783df8     x;.=.;.?.<x>.=x?

00008a50 <arm_cfft_sR_q15_len16>:
    8a50:	00000010 00003c08 00006bd8 0000000c     .....<...k......

00008a60 <arm_cfft_sR_q15_len32>:
    8a60:	00000020 00003c38 00006bf0 00000018      ...8<...k......

00008a70 <arm_cfft_sR_q15_len64>:
    8a70:	00000040 00003c98 00006c20 00000038     @....<.. l..8...

00008a80 <arm_cfft_sR_q15_len128>:
    8a80:	00000080 00003d58 00006c90 00000070     ....X=...l..p...

00008a90 <arm_cfft_sR_q15_len256>:
    8a90:	00000100 00003ed8 00006d70 000000f0     .....>..pm......

00008aa0 <arm_cfft_sR_q15_len512>:
    8aa0:	00000200 000041d8 00006f50 000001e0     .....A..Po......

00008ab0 <arm_cfft_sR_q15_len1024>:
    8ab0:	00000400 000047d8 00007310 000003e0     .....G...s......

00008ac0 <arm_cfft_sR_q15_len2048>:
    8ac0:	00000800 000053d8 00007ad0 000007c0     .....S...z......
    8ad0:	70616548 646e6120 61747320 63206b63     Heap and stack c
    8ae0:	696c6c6f 6e6f6973 0000000a 2074754f     ollision....Out 
    8af0:	6820666f 20706165 6f6d656d 000a7972     of heap memory..
    8b00:	00000043                                C...

00008b04 <_init>:
    8b04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b06:	bf00      	nop
    8b08:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8b0a:	bc08      	pop	{r3}
    8b0c:	469e      	mov	lr, r3
    8b0e:	4770      	bx	lr

00008b10 <_fini>:
    8b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b12:	bf00      	nop
    8b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
    8b16:	bc08      	pop	{r3}
    8b18:	469e      	mov	lr, r3
    8b1a:	4770      	bx	lr

00008b1c <__frame_dummy_init_array_entry>:
    8b1c:	05b5 0000                                   ....

00008b20 <__do_global_dtors_aux_fini_array_entry>:
    8b20:	05a1 0000 0000 0000 0000 0000 0000 0000     ................
