#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Oct 30 20:21:56 2022
# Process ID: 2736
# Current directory: C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.runs/synth_1
# Command line: vivado.exe -log lab8_ds.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_ds.tcl
# Log file: C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.runs/synth_1/lab8_ds.vds
# Journal file: C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab8_ds.tcl -notrace
Command: synth_design -top lab8_ds -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.898 ; gain = 101.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_ds' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:43]
INFO: [Synth 8-3491] module 'Clock' declared at 'C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Clock.vhd:4' bound to instance 'reloj_1' of component 'Clock' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Clock' (1#1) [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/Clock.vhd:10]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt1' of component 'flipflop_D' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:69]
INFO: [Synth 8-638] synthesizing module 'flipflop_D' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'flipflop_D' (2#1) [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:11]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt2' of component 'flipflop_D' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:70]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt3' of component 'flipflop_D' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:71]
INFO: [Synth 8-3491] module 'flipflop_D' declared at 'C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/flipflop_D.vhd:4' bound to instance 'utt4' of component 'flipflop_D' [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'lab8_ds' (3#1) [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/sources_1/new/lab8_ds.vhd:43]
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q0[1]
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q1[1]
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q2[1]
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q3[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 412.645 ; gain = 157.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 412.645 ; gain = 157.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 412.645 ; gain = 157.332
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/constrs_1/new/lab8_cons.xdc]
Finished Parsing XDC File [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/constrs_1/new/lab8_cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.srcs/constrs_1/new/lab8_cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_ds_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_ds_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 744.281 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 744.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 744.281 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 744.281 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 744.281 ; gain = 488.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 744.281 ; gain = 488.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 744.281 ; gain = 488.969
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "salida" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 744.281 ; gain = 488.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module flipflop_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q0[1]
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q1[1]
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q2[1]
WARNING: [Synth 8-3331] design lab8_ds has unconnected port q3[1]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\utt1/Q_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 744.281 ; gain = 488.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 754.695 ; gain = 499.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 754.695 ; gain = 499.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |FDCE |     1|
|3     |IBUF |     2|
|4     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |     8|
|2     |  utt1   |flipflop_D |     1|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 764.512 ; gain = 177.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 764.512 ; gain = 509.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 776.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 776.352 ; gain = 524.391
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 776.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ANDRES ESCOBAR/project_lab8_Contador4bits/project_lab8_Contador4bits.runs/synth_1/lab8_ds.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_ds_utilization_synth.rpt -pb lab8_ds_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 30 20:22:16 2022...
