// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
wire assign_out( input in, output out );

// Design a module that assigns the input to the output
module wire_assign_2( input in, output out );
// assign out to in
wire assign_out_2( input in, output out );

// Design a module that assigns the input to the output
module wire_assign_3( input in, output out );
// assign out to in
wire assign_out_3( input in, output out );

// Design a module that assigns the input to the output
module wire_assign_4( input in, output out );
// assign out to in
wire assign_out_4( input in, output out );

// Design a module that assigns the input to the output
module wire_assign_5( input in, output out );
// assign out to in
wire assign_out_5( input in,endmodule
