#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Aug 17 20:14:42 2024
# Process ID: 30328
# Current directory: D:/CelestiCall/Hardwares/IPModules/VGA-GPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent32940 D:\CelestiCall\Hardwares\IPModules\VGA-GPU\VGA-GPU.xpr
# Log file: D:/CelestiCall/Hardwares/IPModules/VGA-GPU/vivado.log
# Journal file: D:/CelestiCall/Hardwares/IPModules/VGA-GPU\vivado.jou
# Running On        :DESKTOP-I4589KT
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 5 5600X 6-Core Processor             
# CPU Frequency     :3693 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :34246 MB
# Swap memory       :2147 MB
# Total Virtual     :36394 MB
# Available Virtual :13996 MB
#-----------------------------------------------------------
start_gui
open_project D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.xpr
update_compile_order -fileset sources_1
synth_design -top VGA_Phy -part xc7a100tcsg324-1 -lint 
synth_design -top VGA_Phy -part xc7a100tcsg324-1 -lint 
synth_design -top VGA_Phy -part xc7a100tcsg324-1 -lint 
update_compile_order -fileset sim_1
synth_design -top VGA_Phy -part xc7a100tcsg324-1 -lint 
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sim_1/new/synctest.v w ]
add_files -fileset sim_1 D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sim_1/new/synctest.v
update_compile_order -fileset sim_1
launch_simulation
source VGA_Phy.tcl
add_force {/VGA_Phy/synk/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
add_force {/VGA_Phy/clk1/clkgem_i/clk_wiz_0/clk_in1} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
export_ip_user_files -of_objects  [get_files D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sim_1/new/synctest.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sim_1/new/synctest.v
file delete -force D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sim_1/new/synctest.v
move_files -fileset sim_1 [get_files  {{D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA Phy.v}}]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sim_1/new/synctest.v w ]
add_files -fileset sim_1 D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sim_1/new/synctest.v
update_compile_order -fileset sim_1
close_sim
launch_simulation
launch_simulation
source VGA_Phy.tcl
export_ip_user_files -of_objects  [get_files D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/frame_counter.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/frame_counter.v
move_files [get_files  {{D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA Phy.v}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA Phy.v}}] -no_script -reset -force -quiet
remove_files  {{D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA Phy.v}}
file delete -force {D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA Phy.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v w ]
add_files D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v] -no_script -reset -force -quiet
remove_files  D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v
file delete -force D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v
close [ open D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v w ]
add_files D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v]
update_compile_order -fileset sim_1
close_sim
launch_simulation
source VGA_Phy.tcl
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/new/VGA_GPU.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sync [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source VGA_Phy.tcl
add_force {/VGA_Phy/synk/clk} -radix bin {1 0ns} {0 50000ps} -repeat_every 100000ps
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top VGA_Phy [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.gen/sources_1/bd/clkgem/hdl/clkgem_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.gen/sources_1/bd/clkgem/hdl/clkgem_wrapper.v
file delete -force D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.gen/sources_1/bd/clkgem/hdl/clkgem_wrapper.v
update_compile_order -fileset sources_1
synth_design -top VGA_Phy -part xc7a100tcsg324-1 -lint 
export_ip_user_files -of_objects  [get_files D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/bd/clkgem/clkgem.bd] -no_script -reset -force -quiet
remove_files  D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/bd/clkgem/clkgem.bd
file delete -force D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.srcs/sources_1/bd/clkgem
file delete -force d:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.gen/sources_1/bd/clkgem
synth_design -top VGA_Phy -part xc7a100tcsg324-1 -lint 
launch_runs synth_1 -jobs 12
wait_on_run synth_1
synth_design -top VGA_Phy -part xc7a100tcsg324-1 -lint 
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.runs/impl_1/VGA_Phy.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.runs/impl_1/VGA_Phy.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/CelestiCall/Hardwares/IPModules/VGA-GPU/VGA-GPU.runs/impl_1/VGA_Phy.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_sim
