/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_frmbuf_wr_v2_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap v_frmbuf_wr_v2_0_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_frmbuf_wr_v2_0_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work v_frmbuf_wr_v2_0_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/v_frmbuf_wr_v2_0_3/.cxl.verilog.v_frmbuf_wr_v2_0_3.v_frmbuf_wr_v2_0_3.lin64.cmf
