WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 05 sec)
Warmup complete CPU 0 instructions: 1000003 cycles: 258809 cumulative IPC: 3.864 (Simulation time: 00 hr 00 min 05 sec)
Simulation finished CPU 0 instructions: 1000002 cycles: 6247290 cumulative IPC: 0.1601 (Simulation time: 00 hr 00 min 42 sec)
Simulation complete CPU 0 instructions: 1000002 cycles: 6247290 cumulative IPC: 0.1601 (Simulation time: 00 hr 00 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1601 instructions: 1000002 cycles: 6247290
CPU 0 Branch Prediction Accuracy: 93.4% MPKI: 18.08 Average ROB Occupancy at Mispredict: 28.77
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.762
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.3
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      71757 HIT:      35592 MISS:      36165
LLC LOAD         ACCESS:      65133 HIT:      29887 MISS:      35246
LLC RFO          ACCESS:        413 HIT:        206 MISS:        207
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       4469 HIT:       4437 MISS:         32
LLC TRANSLATION  ACCESS:       1742 HIT:       1062 MISS:        680
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1103 cycles
cpu0_DTLB TOTAL        ACCESS:     257076 HIT:     131532 MISS:     125544
cpu0_DTLB LOAD         ACCESS:     257076 HIT:     131532 MISS:     125544
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 15.91 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:     304634 HIT:     158056 MISS:     146578
cpu0_L1D LOAD         ACCESS:     251198 HIT:     114573 MISS:     136625
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      51364 HIT:      43433 MISS:       7931
cpu0_L1D TRANSLATION  ACCESS:       2072 HIT:         50 MISS:       2022
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 290.2 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     137773 HIT:      70484 MISS:      67289
cpu0_L2C LOAD         ACCESS:     112914 HIT:      47781 MISS:      65133
cpu0_L2C RFO          ACCESS:       3616 HIT:       3203 MISS:        413
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      19221 HIT:      19220 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:       2022 HIT:        280 MISS:       1742
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 613.3 cycles
cpu0_STLB TOTAL        ACCESS:     100876 HIT:      99251 MISS:       1625
cpu0_STLB LOAD         ACCESS:     100876 HIT:      99251 MISS:       1625
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 770.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        290
  ROW_BUFFER_MISS:      35835
 AVG DBUS CONGESTED CYCLE: 3.99
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        183
  FULL:       1027
