-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sext_ln59 : IN STD_LOGIC_VECTOR (30 downto 0);
    sext_ln59_1 : IN STD_LOGIC_VECTOR (30 downto 0);
    j : IN STD_LOGIC_VECTOR (0 downto 0);
    empty : IN STD_LOGIC_VECTOR (1 downto 0);
    L_internal_re_load : IN STD_LOGIC_VECTOR (15 downto 0);
    L_internal_re_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
    L_internal_re_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
    L_internal_im_load : IN STD_LOGIC_VECTOR (15 downto 0);
    L_internal_im_1_load : IN STD_LOGIC_VECTOR (15 downto 0);
    L_internal_im_2_load : IN STD_LOGIC_VECTOR (15 downto 0);
    zext_ln477 : IN STD_LOGIC_VECTOR (0 downto 0);
    product_sum_re_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    product_sum_re_2_out_ap_vld : OUT STD_LOGIC;
    product_sum_im_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    product_sum_im_2_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of kernel_cholesky_0_choleskyAlt_false_3_choleskyTraits_x_complex_x_complex_ap_fixed_Pipeline_sum_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_7FFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "01111111111111111111111111111111";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal xor_ln481_1_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal k_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln477_cast_fu_196_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln477_cast_reg_844 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_cast_fu_200_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal j_cast_reg_849 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln481_fu_222_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln481_reg_854 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln481_1_reg_860 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln481_1_reg_860_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln481_1_reg_860_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln481_1_reg_860_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln481_1_reg_860_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln481_fu_232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_re_5_fu_276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_re_5_reg_869 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_im_5_fu_282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_im_5_reg_874 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_re_2_fu_303_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_re_2_reg_879 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln345_fu_315_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln345_reg_884 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_fu_327_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_reg_889 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp1_reg_895 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_reg_895_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln99_fu_343_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln99_reg_900 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln100_fu_353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln100_reg_905 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_reg_911 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_reg_911_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln100_fu_369_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln100_reg_916 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln101_fu_373_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln101_reg_921 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp3_reg_927 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_reg_927_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln101_fu_389_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln101_reg_932 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln102_fu_393_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln102_reg_937 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp4_reg_943 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_reg_943_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln102_fu_409_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln102_reg_948 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln103_fu_557_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln103_reg_953 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln103_3_fu_563_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln103_3_reg_958 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp5_re_fu_576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_re_reg_963 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_im_fu_589_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_im_reg_968 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_k_phi_fu_189_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal tmp2_im_1_fu_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp2_im_4_fu_763_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln59_1_cast_fu_204_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal tmp2_re_fu_102 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal tmp2_re_5_fu_689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln59_cast_fu_208_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_re_fu_242_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln484_fu_238_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_im_fu_259_p7 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_re_fu_242_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_im_fu_259_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln484_2_fu_288_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln484_1_fu_292_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln352_fu_297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_im_2_fu_309_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln99_fu_327_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln99_1_fu_324_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln99_fu_327_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln99_fu_321_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln100_fu_353_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln100_1_fu_350_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln100_fu_353_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln100_fu_347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln101_fu_373_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln101_fu_373_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln102_fu_393_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln102_fu_393_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln99_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln99_fu_432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_fu_413_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln99_fu_438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_460_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln100_fu_455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln100_fu_467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_448_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_491_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln101_fu_486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln101_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_fu_479_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln101_fu_504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_fu_526_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln102_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln102_fu_533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln102_fu_539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln100_fu_473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln100_fu_444_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln100_fu_549_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln102_fu_510_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln102_cast_fu_545_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln103_fu_573_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_2_fu_569_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln103_fu_586_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln103_2_fu_582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_re_4_fu_601_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp2_im_3_fu_612_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln180_fu_623_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln59_2_fu_608_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln180_1_fu_631_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln180_1_fu_627_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln180_fu_623_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln180_fu_637_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln180_1_fu_631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_9_fu_643_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_655_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln180_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln180_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln180_1_fu_675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln180_fu_681_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_re_2_fu_651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln181_fu_697_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln59_3_fu_619_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln181_1_fu_705_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln181_1_fu_701_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln181_fu_697_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln181_fu_711_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln181_1_fu_705_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_fu_717_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln181_fu_737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln181_fu_743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln181_1_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln181_fu_755_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp2_im_fu_725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal tmp_re_fu_242_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_re_fu_242_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_re_fu_242_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_im_fu_259_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_im_fu_259_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_im_fu_259_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component kernel_cholesky_0_sparsemux_7_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component kernel_cholesky_0_mul_16s_16s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component kernel_cholesky_0_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    sparsemux_7_2_16_1_1_U4 : component kernel_cholesky_0_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => L_internal_re_load,
        din1 => L_internal_re_1_load,
        din2 => L_internal_re_2_load,
        def => tmp_re_fu_242_p7,
        sel => add_ln484_fu_238_p2,
        dout => tmp_re_fu_242_p9);

    sparsemux_7_2_16_1_1_U5 : component kernel_cholesky_0_sparsemux_7_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => L_internal_im_load,
        din1 => L_internal_im_1_load,
        din2 => L_internal_im_2_load,
        def => tmp_im_fu_259_p7,
        sel => add_ln484_fu_238_p2,
        dout => tmp_im_fu_259_p9);

    mul_16s_16s_32_1_1_U6 : component kernel_cholesky_0_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln99_fu_327_p0,
        din1 => mul_ln99_fu_327_p1,
        dout => mul_ln99_fu_327_p2);

    mul_16s_16s_32_1_1_U7 : component kernel_cholesky_0_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln100_fu_353_p0,
        din1 => mul_ln100_fu_353_p1,
        dout => mul_ln100_fu_353_p2);

    mul_16s_16s_32_1_1_U8 : component kernel_cholesky_0_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln101_fu_373_p0,
        din1 => mul_ln101_fu_373_p1,
        dout => mul_ln101_fu_373_p2);

    mul_16s_16s_32_1_1_U9 : component kernel_cholesky_0_mul_16s_16s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln102_fu_393_p0,
        din1 => mul_ln102_fu_393_p1,
        dout => mul_ln102_fu_393_p2);

    flow_control_loop_pipe_sequential_init_U : component kernel_cholesky_0_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    tmp2_im_1_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    tmp2_im_1_fu_98 <= sext_ln59_1_cast_fu_204_p1;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (xor_ln481_1_reg_860_pp0_iter4_reg = ap_const_lv1_1))) then 
                    tmp2_im_1_fu_98 <= tmp2_im_4_fu_763_p3;
                end if;
            end if; 
        end if;
    end process;

    tmp2_re_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    tmp2_re_fu_102 <= sext_ln59_cast_fu_208_p1;
                elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (xor_ln481_1_reg_860_pp0_iter4_reg = ap_const_lv1_1))) then 
                    tmp2_re_fu_102 <= tmp2_re_5_fu_689_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln103_3_reg_958 <= add_ln103_3_fu_563_p2;
                add_ln103_reg_953 <= add_ln103_fu_557_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                mul_ln100_reg_905 <= mul_ln100_fu_353_p2;
                mul_ln101_reg_921 <= mul_ln101_fu_373_p2;
                mul_ln102_reg_937 <= mul_ln102_fu_393_p2;
                mul_ln99_reg_889 <= mul_ln99_fu_327_p2;
                tmp1_reg_895 <= mul_ln99_fu_327_p2(30 downto 15);
                tmp1_reg_895_pp0_iter3_reg <= tmp1_reg_895;
                tmp2_reg_911 <= mul_ln100_fu_353_p2(30 downto 15);
                tmp2_reg_911_pp0_iter3_reg <= tmp2_reg_911;
                tmp3_reg_927 <= mul_ln101_fu_373_p2(30 downto 15);
                tmp3_reg_927_pp0_iter3_reg <= tmp3_reg_927;
                tmp4_reg_943 <= mul_ln102_fu_393_p2(30 downto 15);
                tmp4_reg_943_pp0_iter3_reg <= tmp4_reg_943;
                tmp5_im_reg_968 <= tmp5_im_fu_589_p2;
                tmp5_re_reg_963 <= tmp5_re_fu_576_p2;
                trunc_ln100_reg_916 <= trunc_ln100_fu_369_p1;
                trunc_ln101_reg_932 <= trunc_ln101_fu_389_p1;
                trunc_ln102_reg_948 <= trunc_ln102_fu_409_p1;
                trunc_ln99_reg_900 <= trunc_ln99_fu_343_p1;
                xor_ln481_1_reg_860_pp0_iter2_reg <= xor_ln481_1_reg_860_pp0_iter1_reg;
                xor_ln481_1_reg_860_pp0_iter3_reg <= xor_ln481_1_reg_860_pp0_iter2_reg;
                xor_ln481_1_reg_860_pp0_iter4_reg <= xor_ln481_1_reg_860_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                    j_cast_reg_849(0) <= j_cast_fu_200_p1(0);
                sub_ln345_reg_884 <= sub_ln345_fu_315_p2;
                tmp_im_5_reg_874 <= tmp_im_5_fu_282_p2;
                tmp_re_2_reg_879 <= tmp_re_2_fu_303_p3;
                tmp_re_5_reg_869 <= tmp_re_5_fu_276_p2;
                xor_ln481_1_reg_860 <= xor_ln481_1_fu_226_p2;
                xor_ln481_1_reg_860_pp0_iter1_reg <= xor_ln481_1_reg_860;
                    zext_ln477_cast_reg_844(0) <= zext_ln477_cast_fu_196_p1(0);
                    zext_ln481_reg_854(0) <= zext_ln481_fu_222_p1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((xor_ln481_1_fu_226_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                k_reg_186 <= xor_ln481_fu_232_p2;
            end if;
        end if;
    end process;
    zext_ln477_cast_reg_844(1) <= '0';
    j_cast_reg_849(1) <= '0';
    zext_ln481_reg_854(1) <= '0';

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln103_2_fu_582_p2 <= std_logic_vector(unsigned(tmp3_reg_927_pp0_iter3_reg) + unsigned(tmp4_reg_943_pp0_iter3_reg));
    add_ln103_3_fu_563_p2 <= std_logic_vector(unsigned(zext_ln102_fu_510_p1) + unsigned(and_ln102_cast_fu_545_p1));
    add_ln103_fu_557_p2 <= std_logic_vector(unsigned(zext_ln100_fu_444_p1) + unsigned(select_ln100_fu_549_p3));
    add_ln180_1_fu_631_p1 <= tmp2_re_fu_102;
    add_ln180_1_fu_631_p2 <= std_logic_vector(signed(sext_ln59_2_fu_608_p1) + signed(add_ln180_1_fu_631_p1));
    add_ln180_fu_637_p2 <= std_logic_vector(signed(sext_ln180_1_fu_627_p1) + signed(sext_ln180_fu_623_p1));
    add_ln181_1_fu_705_p1 <= tmp2_im_1_fu_98;
    add_ln181_1_fu_705_p2 <= std_logic_vector(signed(sext_ln59_3_fu_619_p1) + signed(add_ln181_1_fu_705_p1));
    add_ln181_fu_711_p2 <= std_logic_vector(signed(sext_ln181_1_fu_701_p1) + signed(sext_ln181_fu_697_p1));
    add_ln484_1_fu_292_p2 <= std_logic_vector(unsigned(add_ln484_2_fu_288_p2) + unsigned(zext_ln481_reg_854));
    add_ln484_2_fu_288_p2 <= std_logic_vector(unsigned(j_cast_reg_849) + unsigned(zext_ln477_cast_reg_844));
    add_ln484_fu_238_p2 <= std_logic_vector(unsigned(zext_ln481_reg_854) + unsigned(empty));
    and_ln100_fu_473_p2 <= (tmp_3_fu_448_p3 and or_ln100_fu_467_p2);
    and_ln101_fu_504_p2 <= (tmp_5_fu_479_p3 and or_ln101_fu_498_p2);
    and_ln102_cast_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln102_fu_539_p2),2));
    and_ln102_fu_539_p2 <= (tmp_7_fu_514_p3 and or_ln102_fu_533_p2);
    and_ln180_fu_669_p2 <= (xor_ln180_fu_663_p2 and tmp_10_fu_655_p3);
    and_ln181_fu_743_p2 <= (xor_ln181_fu_737_p2 and tmp_12_fu_729_p3);
    and_ln99_fu_438_p2 <= (tmp_1_fu_413_p3 and or_ln99_fu_432_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, xor_ln481_1_fu_226_p2)
    begin
        if (((xor_ln481_1_fu_226_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter4_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_k_phi_fu_189_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, k_reg_186, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_k_phi_fu_189_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_k_phi_fu_189_p4 <= k_reg_186;
        end if; 
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln100_fu_455_p2 <= "0" when (trunc_ln100_reg_916 = ap_const_lv14_0) else "1";
    icmp_ln101_fu_486_p2 <= "0" when (trunc_ln101_reg_932 = ap_const_lv14_0) else "1";
    icmp_ln102_fu_521_p2 <= "0" when (trunc_ln102_reg_948 = ap_const_lv14_0) else "1";
    icmp_ln352_fu_297_p2 <= "1" when (add_ln484_1_fu_292_p2 = ap_const_lv2_2) else "0";
    icmp_ln99_fu_420_p2 <= "0" when (trunc_ln99_reg_900 = ap_const_lv14_0) else "1";
    j_cast_fu_200_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j),2));
    mul_ln100_fu_353_p0 <= sext_ln100_1_fu_350_p1(16 - 1 downto 0);
    mul_ln100_fu_353_p1 <= sext_ln100_fu_347_p1(16 - 1 downto 0);
    mul_ln101_fu_373_p0 <= sext_ln100_1_fu_350_p1(16 - 1 downto 0);
    mul_ln101_fu_373_p1 <= sext_ln99_fu_321_p1(16 - 1 downto 0);
    mul_ln102_fu_393_p0 <= sext_ln99_1_fu_324_p1(16 - 1 downto 0);
    mul_ln102_fu_393_p1 <= sext_ln100_fu_347_p1(16 - 1 downto 0);
    mul_ln99_fu_327_p0 <= sext_ln99_1_fu_324_p1(16 - 1 downto 0);
    mul_ln99_fu_327_p1 <= sext_ln99_fu_321_p1(16 - 1 downto 0);
    or_ln100_fu_467_p2 <= (tmp_4_fu_460_p3 or icmp_ln100_fu_455_p2);
    or_ln101_fu_498_p2 <= (tmp_6_fu_491_p3 or icmp_ln101_fu_486_p2);
    or_ln102_fu_533_p2 <= (tmp_8_fu_526_p3 or icmp_ln102_fu_521_p2);
    or_ln99_fu_432_p2 <= (tmp_2_fu_425_p3 or icmp_ln99_fu_420_p2);
    product_sum_im_2_out <= tmp2_im_1_fu_98;

    product_sum_im_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, xor_ln481_1_reg_860_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (xor_ln481_1_reg_860_pp0_iter3_reg = ap_const_lv1_0))) then 
            product_sum_im_2_out_ap_vld <= ap_const_logic_1;
        else 
            product_sum_im_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    product_sum_re_2_out <= tmp2_re_fu_102;

    product_sum_re_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, xor_ln481_1_reg_860_pp0_iter3_reg, ap_loop_exit_ready_pp0_iter4_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_exit_ready_pp0_iter4_reg = ap_const_logic_1) and (xor_ln481_1_reg_860_pp0_iter3_reg = ap_const_lv1_0))) then 
            product_sum_re_2_out_ap_vld <= ap_const_logic_1;
        else 
            product_sum_re_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln100_fu_549_p3 <= 
        ap_const_lv2_3 when (and_ln100_fu_473_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln180_fu_681_p3 <= 
        ap_const_lv32_7FFFFFFF when (and_ln180_fu_669_p2(0) = '1') else 
        ap_const_lv32_80000000;
    select_ln181_fu_755_p3 <= 
        ap_const_lv32_7FFFFFFF when (and_ln181_fu_743_p2(0) = '1') else 
        ap_const_lv32_80000000;
        sext_ln100_1_fu_350_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln345_reg_884),32));

        sext_ln100_fu_347_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_im_5_reg_874),32));

        sext_ln103_fu_573_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln103_reg_953),16));

        sext_ln180_1_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_re_4_fu_601_p3),33));

    sext_ln180_fu_623_p0 <= tmp2_re_fu_102;
        sext_ln180_fu_623_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln180_fu_623_p0),33));

        sext_ln181_1_fu_701_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_im_3_fu_612_p3),33));

    sext_ln181_fu_697_p0 <= tmp2_im_1_fu_98;
        sext_ln181_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln181_fu_697_p0),33));

        sext_ln59_1_cast_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln59_1),32));

        sext_ln59_2_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_re_4_fu_601_p3),32));

        sext_ln59_3_fu_619_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp2_im_3_fu_612_p3),32));

        sext_ln59_cast_fu_208_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln59),32));

        sext_ln99_1_fu_324_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_re_2_reg_879),32));

        sext_ln99_fu_321_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_re_5_reg_869),32));

    sub_ln345_fu_315_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(tmp_im_2_fu_309_p3));
    tmp2_2_fu_569_p2 <= std_logic_vector(unsigned(tmp1_reg_895_pp0_iter3_reg) - unsigned(tmp2_reg_911_pp0_iter3_reg));
    tmp2_im_3_fu_612_p3 <= (tmp5_im_reg_968 & ap_const_lv15_0);
    tmp2_im_4_fu_763_p3 <= 
        select_ln181_fu_755_p3 when (xor_ln181_1_fu_749_p2(0) = '1') else 
        tmp2_im_fu_725_p1;
    tmp2_im_fu_725_p1 <= add_ln181_fu_711_p2(32 - 1 downto 0);
    tmp2_re_2_fu_651_p1 <= add_ln180_fu_637_p2(32 - 1 downto 0);
    tmp2_re_4_fu_601_p3 <= (tmp5_re_reg_963 & ap_const_lv15_0);
    tmp2_re_5_fu_689_p3 <= 
        select_ln180_fu_681_p3 when (xor_ln180_1_fu_675_p2(0) = '1') else 
        tmp2_re_2_fu_651_p1;
    tmp5_im_fu_589_p2 <= std_logic_vector(unsigned(zext_ln103_fu_586_p1) + unsigned(add_ln103_2_fu_582_p2));
    tmp5_re_fu_576_p2 <= std_logic_vector(signed(sext_ln103_fu_573_p1) + signed(tmp2_2_fu_569_p2));
    tmp_10_fu_655_p3 <= add_ln180_1_fu_631_p2(31 downto 31);
    tmp_11_fu_717_p3 <= add_ln181_fu_711_p2(32 downto 32);
    tmp_12_fu_729_p3 <= add_ln181_1_fu_705_p2(31 downto 31);
    tmp_1_fu_413_p3 <= mul_ln99_reg_889(14 downto 14);
    tmp_2_fu_425_p3 <= mul_ln99_reg_889(15 downto 15);
    tmp_3_fu_448_p3 <= mul_ln100_reg_905(14 downto 14);
    tmp_4_fu_460_p3 <= mul_ln100_reg_905(15 downto 15);
    tmp_5_fu_479_p3 <= mul_ln101_reg_921(14 downto 14);
    tmp_6_fu_491_p3 <= mul_ln101_reg_921(15 downto 15);
    tmp_7_fu_514_p3 <= mul_ln102_reg_937(14 downto 14);
    tmp_8_fu_526_p3 <= mul_ln102_reg_937(15 downto 15);
    tmp_9_fu_643_p3 <= add_ln180_fu_637_p2(32 downto 32);
    tmp_im_2_fu_309_p3 <= 
        L_internal_im_1_load when (icmp_ln352_fu_297_p2(0) = '1') else 
        L_internal_im_load;
    tmp_im_5_fu_282_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(tmp_im_fu_259_p9));
    tmp_im_fu_259_p7 <= "XXXXXXXXXXXXXXXX";
    tmp_re_2_fu_303_p3 <= 
        L_internal_re_1_load when (icmp_ln352_fu_297_p2(0) = '1') else 
        L_internal_re_load;
    tmp_re_5_fu_276_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(tmp_re_fu_242_p9));
    tmp_re_fu_242_p7 <= "XXXXXXXXXXXXXXXX";
    trunc_ln100_fu_369_p1 <= mul_ln100_fu_353_p2(14 - 1 downto 0);
    trunc_ln101_fu_389_p1 <= mul_ln101_fu_373_p2(14 - 1 downto 0);
    trunc_ln102_fu_409_p1 <= mul_ln102_fu_393_p2(14 - 1 downto 0);
    trunc_ln99_fu_343_p1 <= mul_ln99_fu_327_p2(14 - 1 downto 0);
    xor_ln180_1_fu_675_p2 <= (tmp_9_fu_643_p3 xor tmp_10_fu_655_p3);
    xor_ln180_fu_663_p2 <= (tmp_9_fu_643_p3 xor ap_const_lv1_1);
    xor_ln181_1_fu_749_p2 <= (tmp_12_fu_729_p3 xor tmp_11_fu_717_p3);
    xor_ln181_fu_737_p2 <= (tmp_11_fu_717_p3 xor ap_const_lv1_1);
    xor_ln481_1_fu_226_p2 <= (j xor ap_phi_mux_k_phi_fu_189_p4);
    xor_ln481_fu_232_p2 <= (ap_phi_mux_k_phi_fu_189_p4 xor ap_const_lv1_1);
    zext_ln100_fu_444_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln99_fu_438_p2),2));
    zext_ln102_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln101_fu_504_p2),2));
    zext_ln103_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln103_3_reg_958),16));
    zext_ln477_cast_fu_196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext_ln477),2));
    zext_ln481_fu_222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_k_phi_fu_189_p4),2));
end behav;
