# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_1.srcs/sources_1/new/Master.v" \
"../../../../FPGA_1.srcs/sources_1/imports/source/SPI_Master.v" \
"../../../../FPGA_1.srcs/sources_1/imports/source/SPI_Master_With_Single_CS.v" \
"../../../../FPGA_1.srcs/sources_1/new/seg_disp.v" \

sv xil_defaultlib  \
"../../../../FPGA_1.srcs/sim_1/new/Master_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
