
RoboticArmControlSystem.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de2c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000440  0800dfc8  0800dfc8  0001dfc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e408  0800e408  000202f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e408  0800e408  0001e408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e410  0800e410  000202f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e410  0800e410  0001e410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e414  0800e414  0001e414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002f8  20000000  0800e418  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c6c  200002f8  0800e710  000202f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000f64  0800e710  00020f64  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000202f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015541  00000000  00000000  00020328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002524  00000000  00000000  00035869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011b8  00000000  00000000  00037d90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001108  00000000  00000000  00038f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017ea1  00000000  00000000  0003a050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014c8c  00000000  00000000  00051ef1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009d50c  00000000  00000000  00066b7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00104089  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053e4  00000000  00000000  001040dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200002f8 	.word	0x200002f8
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800dfac 	.word	0x0800dfac

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200002fc 	.word	0x200002fc
 80001d4:	0800dfac 	.word	0x0800dfac

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2f>:
 8000b00:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b04:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b08:	bf24      	itt	cs
 8000b0a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b0e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b12:	d90d      	bls.n	8000b30 <__aeabi_d2f+0x30>
 8000b14:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b18:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b1c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b20:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b24:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b28:	bf08      	it	eq
 8000b2a:	f020 0001 	biceq.w	r0, r0, #1
 8000b2e:	4770      	bx	lr
 8000b30:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b34:	d121      	bne.n	8000b7a <__aeabi_d2f+0x7a>
 8000b36:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b3a:	bfbc      	itt	lt
 8000b3c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	4770      	bxlt	lr
 8000b42:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b46:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b4a:	f1c2 0218 	rsb	r2, r2, #24
 8000b4e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b52:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b56:	fa20 f002 	lsr.w	r0, r0, r2
 8000b5a:	bf18      	it	ne
 8000b5c:	f040 0001 	orrne.w	r0, r0, #1
 8000b60:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b64:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b68:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b6c:	ea40 000c 	orr.w	r0, r0, ip
 8000b70:	fa23 f302 	lsr.w	r3, r3, r2
 8000b74:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b78:	e7cc      	b.n	8000b14 <__aeabi_d2f+0x14>
 8000b7a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b7e:	d107      	bne.n	8000b90 <__aeabi_d2f+0x90>
 8000b80:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b84:	bf1e      	ittt	ne
 8000b86:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b8a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b8e:	4770      	bxne	lr
 8000b90:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b94:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b98:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_uldivmod>:
 8000ba0:	b953      	cbnz	r3, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba2:	b94a      	cbnz	r2, 8000bb8 <__aeabi_uldivmod+0x18>
 8000ba4:	2900      	cmp	r1, #0
 8000ba6:	bf08      	it	eq
 8000ba8:	2800      	cmpeq	r0, #0
 8000baa:	bf1c      	itt	ne
 8000bac:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bb4:	f000 b974 	b.w	8000ea0 <__aeabi_idiv0>
 8000bb8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bbc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc0:	f000 f806 	bl	8000bd0 <__udivmoddi4>
 8000bc4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bcc:	b004      	add	sp, #16
 8000bce:	4770      	bx	lr

08000bd0 <__udivmoddi4>:
 8000bd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bd4:	9d08      	ldr	r5, [sp, #32]
 8000bd6:	4604      	mov	r4, r0
 8000bd8:	468e      	mov	lr, r1
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d14d      	bne.n	8000c7a <__udivmoddi4+0xaa>
 8000bde:	428a      	cmp	r2, r1
 8000be0:	4694      	mov	ip, r2
 8000be2:	d969      	bls.n	8000cb8 <__udivmoddi4+0xe8>
 8000be4:	fab2 f282 	clz	r2, r2
 8000be8:	b152      	cbz	r2, 8000c00 <__udivmoddi4+0x30>
 8000bea:	fa01 f302 	lsl.w	r3, r1, r2
 8000bee:	f1c2 0120 	rsb	r1, r2, #32
 8000bf2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bf6:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bfa:	ea41 0e03 	orr.w	lr, r1, r3
 8000bfe:	4094      	lsls	r4, r2
 8000c00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c04:	0c21      	lsrs	r1, r4, #16
 8000c06:	fbbe f6f8 	udiv	r6, lr, r8
 8000c0a:	fa1f f78c 	uxth.w	r7, ip
 8000c0e:	fb08 e316 	mls	r3, r8, r6, lr
 8000c12:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c16:	fb06 f107 	mul.w	r1, r6, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d90a      	bls.n	8000c34 <__udivmoddi4+0x64>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c26:	f080 811f 	bcs.w	8000e68 <__udivmoddi4+0x298>
 8000c2a:	4299      	cmp	r1, r3
 8000c2c:	f240 811c 	bls.w	8000e68 <__udivmoddi4+0x298>
 8000c30:	3e02      	subs	r6, #2
 8000c32:	4463      	add	r3, ip
 8000c34:	1a5b      	subs	r3, r3, r1
 8000c36:	b2a4      	uxth	r4, r4
 8000c38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c44:	fb00 f707 	mul.w	r7, r0, r7
 8000c48:	42a7      	cmp	r7, r4
 8000c4a:	d90a      	bls.n	8000c62 <__udivmoddi4+0x92>
 8000c4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c54:	f080 810a 	bcs.w	8000e6c <__udivmoddi4+0x29c>
 8000c58:	42a7      	cmp	r7, r4
 8000c5a:	f240 8107 	bls.w	8000e6c <__udivmoddi4+0x29c>
 8000c5e:	4464      	add	r4, ip
 8000c60:	3802      	subs	r0, #2
 8000c62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c66:	1be4      	subs	r4, r4, r7
 8000c68:	2600      	movs	r6, #0
 8000c6a:	b11d      	cbz	r5, 8000c74 <__udivmoddi4+0xa4>
 8000c6c:	40d4      	lsrs	r4, r2
 8000c6e:	2300      	movs	r3, #0
 8000c70:	e9c5 4300 	strd	r4, r3, [r5]
 8000c74:	4631      	mov	r1, r6
 8000c76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7a:	428b      	cmp	r3, r1
 8000c7c:	d909      	bls.n	8000c92 <__udivmoddi4+0xc2>
 8000c7e:	2d00      	cmp	r5, #0
 8000c80:	f000 80ef 	beq.w	8000e62 <__udivmoddi4+0x292>
 8000c84:	2600      	movs	r6, #0
 8000c86:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8a:	4630      	mov	r0, r6
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	fab3 f683 	clz	r6, r3
 8000c96:	2e00      	cmp	r6, #0
 8000c98:	d14a      	bne.n	8000d30 <__udivmoddi4+0x160>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xd4>
 8000c9e:	4282      	cmp	r2, r0
 8000ca0:	f200 80f9 	bhi.w	8000e96 <__udivmoddi4+0x2c6>
 8000ca4:	1a84      	subs	r4, r0, r2
 8000ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	469e      	mov	lr, r3
 8000cae:	2d00      	cmp	r5, #0
 8000cb0:	d0e0      	beq.n	8000c74 <__udivmoddi4+0xa4>
 8000cb2:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cb6:	e7dd      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000cb8:	b902      	cbnz	r2, 8000cbc <__udivmoddi4+0xec>
 8000cba:	deff      	udf	#255	; 0xff
 8000cbc:	fab2 f282 	clz	r2, r2
 8000cc0:	2a00      	cmp	r2, #0
 8000cc2:	f040 8092 	bne.w	8000dea <__udivmoddi4+0x21a>
 8000cc6:	eba1 010c 	sub.w	r1, r1, ip
 8000cca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cce:	fa1f fe8c 	uxth.w	lr, ip
 8000cd2:	2601      	movs	r6, #1
 8000cd4:	0c20      	lsrs	r0, r4, #16
 8000cd6:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cda:	fb07 1113 	mls	r1, r7, r3, r1
 8000cde:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ce2:	fb0e f003 	mul.w	r0, lr, r3
 8000ce6:	4288      	cmp	r0, r1
 8000ce8:	d908      	bls.n	8000cfc <__udivmoddi4+0x12c>
 8000cea:	eb1c 0101 	adds.w	r1, ip, r1
 8000cee:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x12a>
 8000cf4:	4288      	cmp	r0, r1
 8000cf6:	f200 80cb 	bhi.w	8000e90 <__udivmoddi4+0x2c0>
 8000cfa:	4643      	mov	r3, r8
 8000cfc:	1a09      	subs	r1, r1, r0
 8000cfe:	b2a4      	uxth	r4, r4
 8000d00:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d04:	fb07 1110 	mls	r1, r7, r0, r1
 8000d08:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d10:	45a6      	cmp	lr, r4
 8000d12:	d908      	bls.n	8000d26 <__udivmoddi4+0x156>
 8000d14:	eb1c 0404 	adds.w	r4, ip, r4
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	d202      	bcs.n	8000d24 <__udivmoddi4+0x154>
 8000d1e:	45a6      	cmp	lr, r4
 8000d20:	f200 80bb 	bhi.w	8000e9a <__udivmoddi4+0x2ca>
 8000d24:	4608      	mov	r0, r1
 8000d26:	eba4 040e 	sub.w	r4, r4, lr
 8000d2a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d2e:	e79c      	b.n	8000c6a <__udivmoddi4+0x9a>
 8000d30:	f1c6 0720 	rsb	r7, r6, #32
 8000d34:	40b3      	lsls	r3, r6
 8000d36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d3e:	fa20 f407 	lsr.w	r4, r0, r7
 8000d42:	fa01 f306 	lsl.w	r3, r1, r6
 8000d46:	431c      	orrs	r4, r3
 8000d48:	40f9      	lsrs	r1, r7
 8000d4a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d4e:	fa00 f306 	lsl.w	r3, r0, r6
 8000d52:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d56:	0c20      	lsrs	r0, r4, #16
 8000d58:	fa1f fe8c 	uxth.w	lr, ip
 8000d5c:	fb09 1118 	mls	r1, r9, r8, r1
 8000d60:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d64:	fb08 f00e 	mul.w	r0, r8, lr
 8000d68:	4288      	cmp	r0, r1
 8000d6a:	fa02 f206 	lsl.w	r2, r2, r6
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b8>
 8000d70:	eb1c 0101 	adds.w	r1, ip, r1
 8000d74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d78:	f080 8088 	bcs.w	8000e8c <__udivmoddi4+0x2bc>
 8000d7c:	4288      	cmp	r0, r1
 8000d7e:	f240 8085 	bls.w	8000e8c <__udivmoddi4+0x2bc>
 8000d82:	f1a8 0802 	sub.w	r8, r8, #2
 8000d86:	4461      	add	r1, ip
 8000d88:	1a09      	subs	r1, r1, r0
 8000d8a:	b2a4      	uxth	r4, r4
 8000d8c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d90:	fb09 1110 	mls	r1, r9, r0, r1
 8000d94:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d9c:	458e      	cmp	lr, r1
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1e2>
 8000da0:	eb1c 0101 	adds.w	r1, ip, r1
 8000da4:	f100 34ff 	add.w	r4, r0, #4294967295
 8000da8:	d26c      	bcs.n	8000e84 <__udivmoddi4+0x2b4>
 8000daa:	458e      	cmp	lr, r1
 8000dac:	d96a      	bls.n	8000e84 <__udivmoddi4+0x2b4>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4461      	add	r1, ip
 8000db2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000db6:	fba0 9402 	umull	r9, r4, r0, r2
 8000dba:	eba1 010e 	sub.w	r1, r1, lr
 8000dbe:	42a1      	cmp	r1, r4
 8000dc0:	46c8      	mov	r8, r9
 8000dc2:	46a6      	mov	lr, r4
 8000dc4:	d356      	bcc.n	8000e74 <__udivmoddi4+0x2a4>
 8000dc6:	d053      	beq.n	8000e70 <__udivmoddi4+0x2a0>
 8000dc8:	b15d      	cbz	r5, 8000de2 <__udivmoddi4+0x212>
 8000dca:	ebb3 0208 	subs.w	r2, r3, r8
 8000dce:	eb61 010e 	sbc.w	r1, r1, lr
 8000dd2:	fa01 f707 	lsl.w	r7, r1, r7
 8000dd6:	fa22 f306 	lsr.w	r3, r2, r6
 8000dda:	40f1      	lsrs	r1, r6
 8000ddc:	431f      	orrs	r7, r3
 8000dde:	e9c5 7100 	strd	r7, r1, [r5]
 8000de2:	2600      	movs	r6, #0
 8000de4:	4631      	mov	r1, r6
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	f1c2 0320 	rsb	r3, r2, #32
 8000dee:	40d8      	lsrs	r0, r3
 8000df0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df4:	fa21 f303 	lsr.w	r3, r1, r3
 8000df8:	4091      	lsls	r1, r2
 8000dfa:	4301      	orrs	r1, r0
 8000dfc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e08:	fb07 3610 	mls	r6, r7, r0, r3
 8000e0c:	0c0b      	lsrs	r3, r1, #16
 8000e0e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e12:	fb00 f60e 	mul.w	r6, r0, lr
 8000e16:	429e      	cmp	r6, r3
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d908      	bls.n	8000e30 <__udivmoddi4+0x260>
 8000e1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e26:	d22f      	bcs.n	8000e88 <__udivmoddi4+0x2b8>
 8000e28:	429e      	cmp	r6, r3
 8000e2a:	d92d      	bls.n	8000e88 <__udivmoddi4+0x2b8>
 8000e2c:	3802      	subs	r0, #2
 8000e2e:	4463      	add	r3, ip
 8000e30:	1b9b      	subs	r3, r3, r6
 8000e32:	b289      	uxth	r1, r1
 8000e34:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e38:	fb07 3316 	mls	r3, r7, r6, r3
 8000e3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e40:	fb06 f30e 	mul.w	r3, r6, lr
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x28a>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e50:	d216      	bcs.n	8000e80 <__udivmoddi4+0x2b0>
 8000e52:	428b      	cmp	r3, r1
 8000e54:	d914      	bls.n	8000e80 <__udivmoddi4+0x2b0>
 8000e56:	3e02      	subs	r6, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	1ac9      	subs	r1, r1, r3
 8000e5c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e60:	e738      	b.n	8000cd4 <__udivmoddi4+0x104>
 8000e62:	462e      	mov	r6, r5
 8000e64:	4628      	mov	r0, r5
 8000e66:	e705      	b.n	8000c74 <__udivmoddi4+0xa4>
 8000e68:	4606      	mov	r6, r0
 8000e6a:	e6e3      	b.n	8000c34 <__udivmoddi4+0x64>
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	e6f8      	b.n	8000c62 <__udivmoddi4+0x92>
 8000e70:	454b      	cmp	r3, r9
 8000e72:	d2a9      	bcs.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e74:	ebb9 0802 	subs.w	r8, r9, r2
 8000e78:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e7c:	3801      	subs	r0, #1
 8000e7e:	e7a3      	b.n	8000dc8 <__udivmoddi4+0x1f8>
 8000e80:	4646      	mov	r6, r8
 8000e82:	e7ea      	b.n	8000e5a <__udivmoddi4+0x28a>
 8000e84:	4620      	mov	r0, r4
 8000e86:	e794      	b.n	8000db2 <__udivmoddi4+0x1e2>
 8000e88:	4640      	mov	r0, r8
 8000e8a:	e7d1      	b.n	8000e30 <__udivmoddi4+0x260>
 8000e8c:	46d0      	mov	r8, sl
 8000e8e:	e77b      	b.n	8000d88 <__udivmoddi4+0x1b8>
 8000e90:	3b02      	subs	r3, #2
 8000e92:	4461      	add	r1, ip
 8000e94:	e732      	b.n	8000cfc <__udivmoddi4+0x12c>
 8000e96:	4630      	mov	r0, r6
 8000e98:	e709      	b.n	8000cae <__udivmoddi4+0xde>
 8000e9a:	4464      	add	r4, ip
 8000e9c:	3802      	subs	r0, #2
 8000e9e:	e742      	b.n	8000d26 <__udivmoddi4+0x156>

08000ea0 <__aeabi_idiv0>:
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop

08000ea4 <modbus_1t5_Timeout>:
void Modbus_frame_response();


// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8000eac:	4b04      	ldr	r3, [pc, #16]	; (8000ec0 <modbus_1t5_Timeout+0x1c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	751a      	strb	r2, [r3, #20]
}
 8000eb4:	bf00      	nop
 8000eb6:	370c      	adds	r7, #12
 8000eb8:	46bd      	mov	sp, r7
 8000eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebe:	4770      	bx	lr
 8000ec0:	20000314 	.word	0x20000314

08000ec4 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8000ecc:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <modbus_3t5_Timeout+0x1c>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	755a      	strb	r2, [r3, #21]
}
 8000ed4:	bf00      	nop
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ede:	4770      	bx	lr
 8000ee0:	20000314 	.word	0x20000314

08000ee4 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart,uint32_t pos)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev =1;
 8000eee:	4b15      	ldr	r3, [pc, #84]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	759a      	strb	r2, [r3, #22]
	if(hModbus->modbusUartStructure.RxTail++<MODBUS_MESSAGEBUFFER_SIZE)
 8000ef6:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000ef8:	681a      	ldr	r2, [r3, #0]
 8000efa:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 8000efe:	1c59      	adds	r1, r3, #1
 8000f00:	b289      	uxth	r1, r1
 8000f02:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 8000f06:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000f0a:	d210      	bcs.n	8000f2e <modbus_UART_Recived+0x4a>
	{


	    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68d8      	ldr	r0, [r3, #12]
 8000f12:	4b0c      	ldr	r3, [pc, #48]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	4b0b      	ldr	r3, [pc, #44]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000f1e:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000f22:	4413      	add	r3, r2
 8000f24:	3302      	adds	r3, #2
 8000f26:	2201      	movs	r2, #1
 8000f28:	4619      	mov	r1, r3
 8000f2a:	f009 ff0f 	bl	800ad4c <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8000f2e:	4b05      	ldr	r3, [pc, #20]	; (8000f44 <modbus_UART_Recived+0x60>)
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	691b      	ldr	r3, [r3, #16]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	2200      	movs	r2, #0
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24

}
 8000f3a:	bf00      	nop
 8000f3c:	3708      	adds	r7, #8
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
 8000f42:	bf00      	nop
 8000f44:	20000314 	.word	0x20000314

08000f48 <Modbus_init>:


void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b082      	sub	sp, #8
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
 8000f50:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8000f52:	4a24      	ldr	r2, [pc, #144]	; (8000fe4 <Modbus_init+0x9c>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8000f58:	4b22      	ldr	r3, [pc, #136]	; (8000fe4 <Modbus_init+0x9c>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	683a      	ldr	r2, [r7, #0]
 8000f5e:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_OC_DELAY_ELAPSED_CB_ID,(void*)modbus_1t5_Timeout);
 8000f60:	4b20      	ldr	r3, [pc, #128]	; (8000fe4 <Modbus_init+0x9c>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	691b      	ldr	r3, [r3, #16]
 8000f66:	4a20      	ldr	r2, [pc, #128]	; (8000fe8 <Modbus_init+0xa0>)
 8000f68:	2114      	movs	r1, #20
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f009 f8a0 	bl	800a0b0 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 8000f70:	4b1c      	ldr	r3, [pc, #112]	; (8000fe4 <Modbus_init+0x9c>)
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	691b      	ldr	r3, [r3, #16]
 8000f76:	4a1d      	ldr	r2, [pc, #116]	; (8000fec <Modbus_init+0xa4>)
 8000f78:	210e      	movs	r1, #14
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f009 f898 	bl	800a0b0 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
 8000f80:	4b18      	ldr	r3, [pc, #96]	; (8000fe4 <Modbus_init+0x9c>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	68db      	ldr	r3, [r3, #12]
 8000f86:	4a1a      	ldr	r2, [pc, #104]	; (8000ff0 <Modbus_init+0xa8>)
 8000f88:	2103      	movs	r1, #3
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f009 fe36 	bl	800abfc <HAL_UART_RegisterCallback>
	//start Receive
    HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <Modbus_init+0x9c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68d8      	ldr	r0, [r3, #12]
 8000f96:	4b13      	ldr	r3, [pc, #76]	; (8000fe4 <Modbus_init+0x9c>)
 8000f98:	681a      	ldr	r2, [r3, #0]
 8000f9a:	4b12      	ldr	r3, [pc, #72]	; (8000fe4 <Modbus_init+0x9c>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8000fa2:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8000fa6:	4413      	add	r3, r2
 8000fa8:	3302      	adds	r3, #2
 8000faa:	2201      	movs	r2, #1
 8000fac:	4619      	mov	r1, r3
 8000fae:	f009 fecd 	bl	800ad4c <HAL_UART_Receive_IT>


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	; (8000fe4 <Modbus_init+0x9c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	691b      	ldr	r3, [r3, #16]
 8000fb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d10c      	bne.n	8000fdc <Modbus_init+0x94>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8000fc2:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <Modbus_init+0x9c>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	4618      	mov	r0, r3
 8000fca:	f008 f925 	bl	8009218 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8000fce:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <Modbus_init+0x9c>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	691b      	ldr	r3, [r3, #16]
 8000fd4:	2100      	movs	r1, #0
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f008 fb5a 	bl	8009690 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 8000fdc:	bf00      	nop
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000314 	.word	0x20000314
 8000fe8:	08000ea5 	.word	0x08000ea5
 8000fec:	08000ec5 	.word	0x08000ec5
 8000ff0:	08000ee5 	.word	0x08000ee5

08000ff4 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b085      	sub	sp, #20
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 8001000:	23ff      	movs	r3, #255	; 0xff
 8001002:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001004:	23ff      	movs	r3, #255	; 0xff
 8001006:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001008:	e013      	b.n	8001032 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	1c5a      	adds	r2, r3, #1
 800100e:	607a      	str	r2, [r7, #4]
 8001010:	781a      	ldrb	r2, [r3, #0]
 8001012:	7bbb      	ldrb	r3, [r7, #14]
 8001014:	4053      	eors	r3, r2
 8001016:	b2db      	uxtb	r3, r3
 8001018:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 800101a:	4a0f      	ldr	r2, [pc, #60]	; (8001058 <CRC16+0x64>)
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	4413      	add	r3, r2
 8001020:	781a      	ldrb	r2, [r3, #0]
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	4053      	eors	r3, r2
 8001026:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001028:	4a0c      	ldr	r2, [pc, #48]	; (800105c <CRC16+0x68>)
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	4413      	add	r3, r2
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 8001032:	883b      	ldrh	r3, [r7, #0]
 8001034:	1e5a      	subs	r2, r3, #1
 8001036:	803a      	strh	r2, [r7, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1e6      	bne.n	800100a <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 800103c:	7bfb      	ldrb	r3, [r7, #15]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	b21a      	sxth	r2, r3
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	b21b      	sxth	r3, r3
 8001046:	4313      	orrs	r3, r2
 8001048:	b21b      	sxth	r3, r3
 800104a:	b29b      	uxth	r3, r3
}
 800104c:	4618      	mov	r0, r3
 800104e:	3714      	adds	r7, #20
 8001050:	46bd      	mov	sp, r7
 8001052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001056:	4770      	bx	lr
 8001058:	20000100 	.word	0x20000100
 800105c:	20000000 	.word	0x20000000

08001060 <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 8001066:	4b81      	ldr	r3, [pc, #516]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	7e1b      	ldrb	r3, [r3, #24]
 800106c:	3b01      	subs	r3, #1
 800106e:	2b03      	cmp	r3, #3
 8001070:	d80a      	bhi.n	8001088 <Modbus_Protocal_Worker+0x28>
 8001072:	a201      	add	r2, pc, #4	; (adr r2, 8001078 <Modbus_Protocal_Worker+0x18>)
 8001074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001078:	08001093 	.word	0x08001093
 800107c:	08001233 	.word	0x08001233
 8001080:	0800111f 	.word	0x0800111f
 8001084:	08001145 	.word	0x08001145
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 8001088:	4b78      	ldr	r3, [pc, #480]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	2201      	movs	r2, #1
 800108e:	761a      	strb	r2, [r3, #24]
		break;
 8001090:	e0e8      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 8001092:	4b76      	ldr	r3, [pc, #472]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800109a:	2b00      	cmp	r3, #0
 800109c:	d002      	beq.n	80010a4 <Modbus_Protocal_Worker+0x44>
		{
			Modbus_Emission();
 800109e:	f000 f9dd 	bl	800145c <Modbus_Emission>
 80010a2:	e01c      	b.n	80010de <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->Flag_URev)
 80010a4:	4b71      	ldr	r3, [pc, #452]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	7d9b      	ldrb	r3, [r3, #22]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d017      	beq.n	80010de <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 80010ae:	4b6f      	ldr	r3, [pc, #444]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2200      	movs	r2, #0
 80010b4:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 80010b6:	4b6d      	ldr	r3, [pc, #436]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2200      	movs	r2, #0
 80010bc:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 80010be:	4b6b      	ldr	r3, [pc, #428]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b68      	ldr	r3, [pc, #416]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	691b      	ldr	r3, [r3, #16]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f042 0201 	orr.w	r2, r2, #1
 80010d4:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 80010d6:	4b65      	ldr	r3, [pc, #404]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	2203      	movs	r2, #3
 80010dc:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 80010de:	4b63      	ldr	r3, [pc, #396]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80010e8:	b2db      	uxtb	r3, r3
 80010ea:	2b20      	cmp	r3, #32
 80010ec:	f040 80b3 	bne.w	8001256 <Modbus_Protocal_Worker+0x1f6>
		{
			hModbus->modbusUartStructure.RxTail =0;
 80010f0:	4b5e      	ldr	r3, [pc, #376]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2200      	movs	r2, #0
 80010f6:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80010fa:	4b5c      	ldr	r3, [pc, #368]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	68d8      	ldr	r0, [r3, #12]
 8001100:	4b5a      	ldr	r3, [pc, #360]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b59      	ldr	r3, [pc, #356]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800110c:	f503 731c 	add.w	r3, r3, #624	; 0x270
 8001110:	4413      	add	r3, r2
 8001112:	3302      	adds	r3, #2
 8001114:	2201      	movs	r2, #1
 8001116:	4619      	mov	r1, r3
 8001118:	f009 fe18 	bl	800ad4c <HAL_UART_Receive_IT>
		}
		break;
 800111c:	e09b      	b.n	8001256 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800111e:	4b53      	ldr	r3, [pc, #332]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	7d1b      	ldrb	r3, [r3, #20]
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 8098 	beq.w	800125a <Modbus_Protocal_Worker+0x1fa>
		{
			/*reset recived flag*/
			hModbus->Flag_URev =0;
 800112a:	4b50      	ldr	r3, [pc, #320]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2200      	movs	r2, #0
 8001130:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001132:	4b4e      	ldr	r3, [pc, #312]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	22fe      	movs	r2, #254	; 0xfe
 8001138:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 800113a:	4b4c      	ldr	r3, [pc, #304]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2204      	movs	r2, #4
 8001140:	761a      	strb	r2, [r3, #24]
		}
		break;
 8001142:	e08a      	b.n	800125a <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if(hModbus->Flag_URev)
 8001144:	4b49      	ldr	r3, [pc, #292]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	7d9b      	ldrb	r3, [r3, #22]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d009      	beq.n	8001162 <Modbus_Protocal_Worker+0x102>
		{

			if(!hModbus->RecvStatus)
 800114e:	4b47      	ldr	r3, [pc, #284]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f993 3017 	ldrsb.w	r3, [r3, #23]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d103      	bne.n	8001162 <Modbus_Protocal_Worker+0x102>
			{
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800115a:	4b44      	ldr	r3, [pc, #272]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	22ff      	movs	r2, #255	; 0xff
 8001160:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 8001162:	4b42      	ldr	r3, [pc, #264]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800116a:	f113 0f02 	cmn.w	r3, #2
 800116e:	d150      	bne.n	8001212 <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001170:	4b3e      	ldr	r3, [pc, #248]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2200      	movs	r2, #0
 8001176:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 8001178:	4b3c      	ldr	r3, [pc, #240]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001180:	4b3a      	ldr	r3, [pc, #232]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001188:	3b02      	subs	r3, #2
 800118a:	4619      	mov	r1, r3
 800118c:	4610      	mov	r0, r2
 800118e:	f7ff ff31 	bl	8000ff4 <CRC16>
 8001192:	4603      	mov	r3, r0
 8001194:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001196:	793a      	ldrb	r2, [r7, #4]
 8001198:	4b34      	ldr	r3, [pc, #208]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119a:	6819      	ldr	r1, [r3, #0]
 800119c:	4b33      	ldr	r3, [pc, #204]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011a4:	3b02      	subs	r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d10c      	bne.n	80011ca <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80011b0:	797a      	ldrb	r2, [r7, #5]
 80011b2:	4b2e      	ldr	r3, [pc, #184]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b4:	6819      	ldr	r1, [r3, #0]
 80011b6:	4b2d      	ldr	r3, [pc, #180]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80011be:	3b01      	subs	r3, #1
 80011c0:	440b      	add	r3, r1
 80011c2:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d004      	beq.n	80011d4 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 80011ca:	4b28      	ldr	r3, [pc, #160]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	22ff      	movs	r2, #255	; 0xff
 80011d0:	75da      	strb	r2, [r3, #23]
				break;
 80011d2:	e047      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 80011dc:	4b23      	ldr	r3, [pc, #140]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d113      	bne.n	800120e <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 80011e6:	4b21      	ldr	r3, [pc, #132]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f103 0019 	add.w	r0, r3, #25
					hModbus->modbusUartStructure.MessageBufferRx+1,
 80011ee:	4b1f      	ldr	r3, [pc, #124]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	f203 2372 	addw	r3, r3, #626	; 0x272
			memcpy(hModbus->Rxframe,
 80011f6:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 80011f8:	4b1c      	ldr	r3, [pc, #112]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001200:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 8001202:	461a      	mov	r2, r3
 8001204:	f00a ff64 	bl	800c0d0 <memcpy>

			//execute command
			Modbus_frame_response();
 8001208:	f000 f910 	bl	800142c <Modbus_frame_response>
 800120c:	e001      	b.n	8001212 <Modbus_Protocal_Worker+0x1b2>
				break;
 800120e:	bf00      	nop
					}
		break;


	}
}
 8001210:	e028      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		if(hModbus->Flag_T35TimeOut)
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	7d5b      	ldrb	r3, [r3, #21]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d020      	beq.n	800125e <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 800121c:	4b13      	ldr	r3, [pc, #76]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	2201      	movs	r2, #1
 8001222:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 8001224:	4b11      	ldr	r3, [pc, #68]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	4618      	mov	r0, r3
 800122c:	f009 fe3c 	bl	800aea8 <HAL_UART_AbortReceive>
		break;
 8001230:	e015      	b.n	800125e <Modbus_Protocal_Worker+0x1fe>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800123c:	b2db      	uxtb	r3, r3
 800123e:	2b20      	cmp	r3, #32
 8001240:	d10f      	bne.n	8001262 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount=0;
 8001242:	4b0a      	ldr	r3, [pc, #40]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2200      	movs	r2, #0
 8001248:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <Modbus_Protocal_Worker+0x20c>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	2201      	movs	r2, #1
 8001252:	761a      	strb	r2, [r3, #24]
		break;
 8001254:	e005      	b.n	8001262 <Modbus_Protocal_Worker+0x202>
		break;
 8001256:	bf00      	nop
 8001258:	e004      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125a:	bf00      	nop
 800125c:	e002      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 800125e:	bf00      	nop
 8001260:	e000      	b.n	8001264 <Modbus_Protocal_Worker+0x204>
		break;
 8001262:	bf00      	nop
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000314 	.word	0x20000314

08001270 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 8001276:	4b1e      	ldr	r3, [pc, #120]	; (80012f0 <modbusWrite1Register+0x80>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	7e9b      	ldrb	r3, [r3, #26]
 800127c:	b29b      	uxth	r3, r3
 800127e:	021b      	lsls	r3, r3, #8
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b1b      	ldr	r3, [pc, #108]	; (80012f0 <modbusWrite1Register+0x80>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	7edb      	ldrb	r3, [r3, #27]
 8001288:	b29b      	uxth	r3, r3
 800128a:	4413      	add	r3, r2
 800128c:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 800128e:	88fa      	ldrh	r2, [r7, #6]
 8001290:	4b17      	ldr	r3, [pc, #92]	; (80012f0 <modbusWrite1Register+0x80>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	689b      	ldr	r3, [r3, #8]
 8001296:	429a      	cmp	r2, r3
 8001298:	d903      	bls.n	80012a2 <modbusWrite1Register+0x32>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800129a:	2002      	movs	r0, #2
 800129c:	f000 f8a4 	bl	80013e8 <ModbusErrorReply>
			 return;
 80012a0:	e023      	b.n	80012ea <modbusWrite1Register+0x7a>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80012a2:	4b13      	ldr	r3, [pc, #76]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <modbusWrite1Register+0x80>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6859      	ldr	r1, [r3, #4]
 80012ac:	88fb      	ldrh	r3, [r7, #6]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	440b      	add	r3, r1
 80012b2:	7f12      	ldrb	r2, [r2, #28]
 80012b4:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <modbusWrite1Register+0x80>)
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	4b0d      	ldr	r3, [pc, #52]	; (80012f0 <modbusWrite1Register+0x80>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	6859      	ldr	r1, [r3, #4]
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	005b      	lsls	r3, r3, #1
 80012c4:	440b      	add	r3, r1
 80012c6:	7f52      	ldrb	r2, [r2, #29]
 80012c8:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <modbusWrite1Register+0x80>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f203 1045 	addw	r0, r3, #325	; 0x145
			hModbus->Rxframe,
 80012d2:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <modbusWrite1Register+0x80>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	3319      	adds	r3, #25
	memcpy(hModbus->Txframe,
 80012d8:	2208      	movs	r2, #8
 80012da:	4619      	mov	r1, r3
 80012dc:	f00a fef8 	bl	800c0d0 <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 80012e0:	4b03      	ldr	r3, [pc, #12]	; (80012f0 <modbusWrite1Register+0x80>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	2205      	movs	r2, #5
 80012e6:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271



}
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000314 	.word	0x20000314

080012f4 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80012f4:	b590      	push	{r4, r7, lr}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 80012fa:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <modbusRead1Register+0xf0>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	7f1b      	ldrb	r3, [r3, #28]
 8001300:	b29b      	uxth	r3, r3
 8001302:	021b      	lsls	r3, r3, #8
 8001304:	b29a      	uxth	r2, r3
 8001306:	4b37      	ldr	r3, [pc, #220]	; (80013e4 <modbusRead1Register+0xf0>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	7f5b      	ldrb	r3, [r3, #29]
 800130c:	b29b      	uxth	r3, r3
 800130e:	4413      	add	r3, r2
 8001310:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 8001312:	4b34      	ldr	r3, [pc, #208]	; (80013e4 <modbusRead1Register+0xf0>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	7e9b      	ldrb	r3, [r3, #26]
 8001318:	b29b      	uxth	r3, r3
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	b29a      	uxth	r2, r3
 800131e:	4b31      	ldr	r3, [pc, #196]	; (80013e4 <modbusRead1Register+0xf0>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	7edb      	ldrb	r3, [r3, #27]
 8001324:	b29b      	uxth	r3, r3
 8001326:	4413      	add	r3, r2
 8001328:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800132a:	88fb      	ldrh	r3, [r7, #6]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d002      	beq.n	8001336 <modbusRead1Register+0x42>
 8001330:	88fb      	ldrh	r3, [r7, #6]
 8001332:	2b7d      	cmp	r3, #125	; 0x7d
 8001334:	d903      	bls.n	800133e <modbusRead1Register+0x4a>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 8001336:	2003      	movs	r0, #3
 8001338:	f000 f856 	bl	80013e8 <ModbusErrorReply>
		 return;
 800133c:	e04e      	b.n	80013dc <modbusRead1Register+0xe8>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 800133e:	88ba      	ldrh	r2, [r7, #4]
 8001340:	4b28      	ldr	r3, [pc, #160]	; (80013e4 <modbusRead1Register+0xf0>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	689b      	ldr	r3, [r3, #8]
 8001346:	429a      	cmp	r2, r3
 8001348:	d808      	bhi.n	800135c <modbusRead1Register+0x68>
 800134a:	88ba      	ldrh	r2, [r7, #4]
 800134c:	88fb      	ldrh	r3, [r7, #6]
 800134e:	4413      	add	r3, r2
 8001350:	461a      	mov	r2, r3
 8001352:	4b24      	ldr	r3, [pc, #144]	; (80013e4 <modbusRead1Register+0xf0>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	429a      	cmp	r2, r3
 800135a:	d903      	bls.n	8001364 <modbusRead1Register+0x70>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800135c:	2002      	movs	r0, #2
 800135e:	f000 f843 	bl	80013e8 <ModbusErrorReply>
		 return;
 8001362:	e03b      	b.n	80013dc <modbusRead1Register+0xe8>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001364:	4b1f      	ldr	r3, [pc, #124]	; (80013e4 <modbusRead1Register+0xf0>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	2203      	movs	r2, #3
 800136a:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 800136e:	88fb      	ldrh	r3, [r7, #6]
 8001370:	b2da      	uxtb	r2, r3
 8001372:	4b1c      	ldr	r3, [pc, #112]	; (80013e4 <modbusRead1Register+0xf0>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	0052      	lsls	r2, r2, #1
 8001378:	b2d2      	uxtb	r2, r2
 800137a:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 800137e:	2400      	movs	r4, #0
 8001380:	e020      	b.n	80013c4 <modbusRead1Register+0xd0>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <modbusRead1Register+0xf0>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	685a      	ldr	r2, [r3, #4]
 8001388:	88bb      	ldrh	r3, [r7, #4]
 800138a:	4423      	add	r3, r4
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	18d1      	adds	r1, r2, r3
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <modbusRead1Register+0xf0>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	1c63      	adds	r3, r4, #1
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	7849      	ldrb	r1, [r1, #1]
 800139a:	4413      	add	r3, r2
 800139c:	460a      	mov	r2, r1
 800139e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80013a2:	4b10      	ldr	r3, [pc, #64]	; (80013e4 <modbusRead1Register+0xf0>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	685a      	ldr	r2, [r3, #4]
 80013a8:	88bb      	ldrh	r3, [r7, #4]
 80013aa:	4423      	add	r3, r4
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	18d1      	adds	r1, r2, r3
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <modbusRead1Register+0xf0>)
 80013b2:	681a      	ldr	r2, [r3, #0]
 80013b4:	0063      	lsls	r3, r4, #1
 80013b6:	3303      	adds	r3, #3
 80013b8:	7809      	ldrb	r1, [r1, #0]
 80013ba:	4413      	add	r3, r2
 80013bc:	460a      	mov	r2, r1
 80013be:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for(i=0; i<numberOfDataToRead;i++)
 80013c2:	3401      	adds	r4, #1
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	429c      	cmp	r4, r3
 80013c8:	dbdb      	blt.n	8001382 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80013ca:	88fb      	ldrh	r3, [r7, #6]
 80013cc:	3301      	adds	r3, #1
 80013ce:	b2da      	uxtb	r2, r3
 80013d0:	4b04      	ldr	r3, [pc, #16]	; (80013e4 <modbusRead1Register+0xf0>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	0052      	lsls	r2, r2, #1
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd90      	pop	{r4, r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000314 	.word	0x20000314

080013e8 <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80013f2:	4b0d      	ldr	r3, [pc, #52]	; (8001428 <ModbusErrorReply+0x40>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	7e5a      	ldrb	r2, [r3, #25]
 80013f8:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <ModbusErrorReply+0x40>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 8001406:	4b08      	ldr	r3, [pc, #32]	; (8001428 <ModbusErrorReply+0x40>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	79fa      	ldrb	r2, [r7, #7]
 800140c:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 8001410:	4b05      	ldr	r3, [pc, #20]	; (8001428 <ModbusErrorReply+0x40>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2202      	movs	r2, #2
 8001416:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 800141a:	bf00      	nop
 800141c:	370c      	adds	r7, #12
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	20000314 	.word	0x20000314

0800142c <Modbus_frame_response>:

void Modbus_frame_response()
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001430:	4b09      	ldr	r3, [pc, #36]	; (8001458 <Modbus_frame_response+0x2c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	7e5b      	ldrb	r3, [r3, #25]
 8001436:	2b03      	cmp	r3, #3
 8001438:	d004      	beq.n	8001444 <Modbus_frame_response+0x18>
 800143a:	2b06      	cmp	r3, #6
 800143c:	d105      	bne.n	800144a <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 800143e:	f7ff ff17 	bl	8001270 <modbusWrite1Register>
		break;
 8001442:	e006      	b.n	8001452 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001444:	f7ff ff56 	bl	80012f4 <modbusRead1Register>
		break;
 8001448:	e003      	b.n	8001452 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800144a:	2001      	movs	r0, #1
 800144c:	f7ff ffcc 	bl	80013e8 <ModbusErrorReply>
		break;
 8001450:	bf00      	nop

	}
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000314 	.word	0x20000314

0800145c <Modbus_Emission>:

void Modbus_Emission()
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b082      	sub	sp, #8
 8001460:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001462:	4b3d      	ldr	r3, [pc, #244]	; (8001558 <Modbus_Emission+0xfc>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	68db      	ldr	r3, [r3, #12]
 8001468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b20      	cmp	r3, #32
 8001470:	d15e      	bne.n	8001530 <Modbus_Emission+0xd4>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001472:	4b39      	ldr	r3, [pc, #228]	; (8001558 <Modbus_Emission+0xfc>)
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	4b38      	ldr	r3, [pc, #224]	; (8001558 <Modbus_Emission+0xfc>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	7812      	ldrb	r2, [r2, #0]
 800147c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 8001480:	4b35      	ldr	r3, [pc, #212]	; (8001558 <Modbus_Emission+0xfc>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
		memcpy
 8001488:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 800148a:	4b33      	ldr	r3, [pc, #204]	; (8001558 <Modbus_Emission+0xfc>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f203 1145 	addw	r1, r3, #325	; 0x145
				hModbus->TxCount
 8001492:	4b31      	ldr	r3, [pc, #196]	; (8001558 <Modbus_Emission+0xfc>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
		memcpy
 800149a:	461a      	mov	r2, r3
 800149c:	f00a fe18 	bl	800c0d0 <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80014a0:	4b2d      	ldr	r3, [pc, #180]	; (8001558 <Modbus_Emission+0xfc>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 80014a8:	b29a      	uxth	r2, r3
 80014aa:	4b2b      	ldr	r3, [pc, #172]	; (8001558 <Modbus_Emission+0xfc>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	3203      	adds	r2, #3
 80014b0:	b292      	uxth	r2, r2
 80014b2:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014b6:	4b28      	ldr	r3, [pc, #160]	; (8001558 <Modbus_Emission+0xfc>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80014be:	4b26      	ldr	r3, [pc, #152]	; (8001558 <Modbus_Emission+0xfc>)
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80014c6:	3b02      	subs	r3, #2
 80014c8:	4619      	mov	r1, r3
 80014ca:	4610      	mov	r0, r2
 80014cc:	f7ff fd92 	bl	8000ff4 <CRC16>
 80014d0:	4603      	mov	r3, r0
 80014d2:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80014d4:	4b20      	ldr	r3, [pc, #128]	; (8001558 <Modbus_Emission+0xfc>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <Modbus_Emission+0xfc>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014e0:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 80014e2:	7939      	ldrb	r1, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	460a      	mov	r2, r1
 80014e8:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 80014ec:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <Modbus_Emission+0xfc>)
 80014ee:	681a      	ldr	r2, [r3, #0]
 80014f0:	4b19      	ldr	r3, [pc, #100]	; (8001558 <Modbus_Emission+0xfc>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 80014f8:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 80014fa:	7979      	ldrb	r1, [r7, #5]
 80014fc:	4413      	add	r3, r2
 80014fe:	460a      	mov	r2, r1
 8001500:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001504:	4b14      	ldr	r3, [pc, #80]	; (8001558 <Modbus_Emission+0xfc>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	68db      	ldr	r3, [r3, #12]
 800150a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800150e:	b2db      	uxtb	r3, r3
 8001510:	2b20      	cmp	r3, #32
 8001512:	d10d      	bne.n	8001530 <Modbus_Emission+0xd4>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001514:	4b10      	ldr	r3, [pc, #64]	; (8001558 <Modbus_Emission+0xfc>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 800151a:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <Modbus_Emission+0xfc>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001522:	4b0d      	ldr	r3, [pc, #52]	; (8001558 <Modbus_Emission+0xfc>)
 8001524:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001526:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 800152a:	461a      	mov	r2, r3
 800152c:	f009 fc3e 	bl	800adac <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001530:	4b09      	ldr	r3, [pc, #36]	; (8001558 <Modbus_Emission+0xfc>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	2200      	movs	r2, #0
 8001536:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001538:	4b07      	ldr	r3, [pc, #28]	; (8001558 <Modbus_Emission+0xfc>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2200      	movs	r2, #0
 800153e:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev =0;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <Modbus_Emission+0xfc>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2200      	movs	r2, #0
 8001546:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus= Modbus_state_Emission;
 8001548:	4b03      	ldr	r3, [pc, #12]	; (8001558 <Modbus_Emission+0xfc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2202      	movs	r2, #2
 800154e:	761a      	strb	r2, [r3, #24]
}
 8001550:	bf00      	nop
 8001552:	3708      	adds	r7, #8
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}
 8001558:	20000314 	.word	0x20000314

0800155c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001562:	f003 f919 	bl	8004798 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001566:	f000 f8e3 	bl	8001730 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800156a:	f000 fbff 	bl	8001d6c <MX_GPIO_Init>
	MX_DMA_Init();
 800156e:	f000 fbc7 	bl	8001d00 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8001572:	f000 fb99 	bl	8001ca8 <MX_USART2_UART_Init>
	MX_TIM1_Init();
 8001576:	f000 f9d1 	bl	800191c <MX_TIM1_Init>
	MX_TIM5_Init();
 800157a:	f000 faed 	bl	8001b58 <MX_TIM5_Init>
	MX_TIM2_Init();
 800157e:	f000 fa51 	bl	8001a24 <MX_TIM2_Init>
	MX_ADC1_Init();
 8001582:	f000 f93d 	bl	8001800 <MX_ADC1_Init>
	MX_TIM3_Init();
 8001586:	f000 fa99 	bl	8001abc <MX_TIM3_Init>
	MX_TIM11_Init();
 800158a:	f000 fb39 	bl	8001c00 <MX_TIM11_Init>
	MX_I2C2_Init();
 800158e:	f000 f997 	bl	80018c0 <MX_I2C2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 8001592:	2104      	movs	r1, #4
 8001594:	4853      	ldr	r0, [pc, #332]	; (80016e4 <main+0x188>)
 8001596:	f008 f995 	bl	80098c4 <HAL_TIM_Encoder_Start>

	HAL_TIM_Base_Start(&htim1);
 800159a:	4853      	ldr	r0, [pc, #332]	; (80016e8 <main+0x18c>)
 800159c:	f007 fde2 	bl	8009164 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80015a0:	2100      	movs	r1, #0
 80015a2:	4851      	ldr	r0, [pc, #324]	; (80016e8 <main+0x18c>)
 80015a4:	f007 ff5c 	bl	8009460 <HAL_TIM_PWM_Start>

	HAL_TIM_Base_Start_IT(&htim2);
 80015a8:	4850      	ldr	r0, [pc, #320]	; (80016ec <main+0x190>)
 80015aa:	f007 fe35 	bl	8009218 <HAL_TIM_Base_Start_IT>

	HAL_ADC_Start_DMA(&hadc1, (uint16_t*) buffer, 20);
 80015ae:	2214      	movs	r2, #20
 80015b0:	494f      	ldr	r1, [pc, #316]	; (80016f0 <main+0x194>)
 80015b2:	4850      	ldr	r0, [pc, #320]	; (80016f4 <main+0x198>)
 80015b4:	f003 f9a6 	bl	8004904 <HAL_ADC_Start_DMA>

	hmodbus.huart = &huart2;
 80015b8:	4b4f      	ldr	r3, [pc, #316]	; (80016f8 <main+0x19c>)
 80015ba:	4a50      	ldr	r2, [pc, #320]	; (80016fc <main+0x1a0>)
 80015bc:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 80015be:	4b4e      	ldr	r3, [pc, #312]	; (80016f8 <main+0x19c>)
 80015c0:	4a4f      	ldr	r2, [pc, #316]	; (8001700 <main+0x1a4>)
 80015c2:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80015c4:	4b4c      	ldr	r3, [pc, #304]	; (80016f8 <main+0x19c>)
 80015c6:	2215      	movs	r2, #21
 80015c8:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70; // 70
 80015ca:	4b4b      	ldr	r3, [pc, #300]	; (80016f8 <main+0x19c>)
 80015cc:	2246      	movs	r2, #70	; 0x46
 80015ce:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, registerFrame);
 80015d0:	494c      	ldr	r1, [pc, #304]	; (8001704 <main+0x1a8>)
 80015d2:	4849      	ldr	r0, [pc, #292]	; (80016f8 <main+0x19c>)
 80015d4:	f7ff fcb8 	bl	8000f48 <Modbus_init>
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		Modbus_Protocal_Worker();
 80015d8:	f7ff fd42 	bl	8001060 <Modbus_Protocal_Worker>
		static uint32_t timestamp = 0;

		handleEmergency();
 80015dc:	f002 fc2e 	bl	8003e3c <handleEmergency>
		if (HAL_GetTick() >= timestamp) {
 80015e0:	f003 f940 	bl	8004864 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	4b48      	ldr	r3, [pc, #288]	; (8001708 <main+0x1ac>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	429a      	cmp	r2, r3
 80015ec:	d3f4      	bcc.n	80015d8 <main+0x7c>
			timestamp = HAL_GetTick() + 100;
 80015ee:	f003 f939 	bl	8004864 <HAL_GetTick>
 80015f2:	4603      	mov	r3, r0
 80015f4:	3364      	adds	r3, #100	; 0x64
 80015f6:	4a44      	ldr	r2, [pc, #272]	; (8001708 <main+0x1ac>)
 80015f8:	6013      	str	r3, [r2, #0]

			int16_t sentPos = mmActPos * 10;
 80015fa:	4b44      	ldr	r3, [pc, #272]	; (800170c <main+0x1b0>)
 80015fc:	edd3 7a00 	vldr	s15, [r3]
 8001600:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001608:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800160c:	ee17 3a90 	vmov	r3, s15
 8001610:	80fb      	strh	r3, [r7, #6]
			int16_t sentVel = mmActVel * 10;
 8001612:	4b3f      	ldr	r3, [pc, #252]	; (8001710 <main+0x1b4>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800161c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001620:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001624:	ee17 3a90 	vmov	r3, s15
 8001628:	80bb      	strh	r3, [r7, #4]
			int16_t sentAcc = mmActAcc * 10;
 800162a:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <main+0x1b8>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001634:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001638:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800163c:	ee17 3a90 	vmov	r3, s15
 8001640:	807b      	strh	r3, [r7, #2]
			registerFrame[0].U16 = 22881; // WRITE : Heartbeat Protocol
 8001642:	4b30      	ldr	r3, [pc, #192]	; (8001704 <main+0x1a8>)
 8001644:	f645 1261 	movw	r2, #22881	; 0x5961
 8001648:	801a      	strh	r2, [r3, #0]
			registerFrame[17].U16 = sentPos; // WRITE : y-axis Actual Position
 800164a:	88fa      	ldrh	r2, [r7, #6]
 800164c:	4b2d      	ldr	r3, [pc, #180]	; (8001704 <main+0x1a8>)
 800164e:	845a      	strh	r2, [r3, #34]	; 0x22
			registerFrame[18].U16 = sentVel; // WRITE : y-axis Actual Speed
 8001650:	88ba      	ldrh	r2, [r7, #4]
 8001652:	4b2c      	ldr	r3, [pc, #176]	; (8001704 <main+0x1a8>)
 8001654:	849a      	strh	r2, [r3, #36]	; 0x24
			registerFrame[19].U16 = sentAcc; // WRITE : y-axis Actual Acceleration
 8001656:	887a      	ldrh	r2, [r7, #2]
 8001658:	4b2a      	ldr	r3, [pc, #168]	; (8001704 <main+0x1a8>)
 800165a:	84da      	strh	r2, [r3, #38]	; 0x26

			if (x[0] && x2) {
 800165c:	4b2e      	ldr	r3, [pc, #184]	; (8001718 <main+0x1bc>)
 800165e:	781b      	ldrb	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d00c      	beq.n	800167e <main+0x122>
 8001664:	4b2d      	ldr	r3, [pc, #180]	; (800171c <main+0x1c0>)
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d008      	beq.n	800167e <main+0x122>
				//x[2] = 1;
				endEffectorControl(endEffector.status, 0);
 800166c:	4b2c      	ldr	r3, [pc, #176]	; (8001720 <main+0x1c4>)
 800166e:	795b      	ldrb	r3, [r3, #5]
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f002 fc18 	bl	8003ea8 <endEffectorControl>
				//HAL_Delay(10);
				endEffectorPick();
 8001678:	f000 fdba 	bl	80021f0 <endEffectorPick>
 800167c:	e00f      	b.n	800169e <main+0x142>
				//HAL_Delay(3000);
				//endEffectorPlace();
			} else if (x[1] && x2) {
 800167e:	4b26      	ldr	r3, [pc, #152]	; (8001718 <main+0x1bc>)
 8001680:	785b      	ldrb	r3, [r3, #1]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d00b      	beq.n	800169e <main+0x142>
 8001686:	4b25      	ldr	r3, [pc, #148]	; (800171c <main+0x1c0>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d007      	beq.n	800169e <main+0x142>
				endEffectorControl(endEffector.status, 0);
 800168e:	4b24      	ldr	r3, [pc, #144]	; (8001720 <main+0x1c4>)
 8001690:	795b      	ldrb	r3, [r3, #5]
 8001692:	2100      	movs	r1, #0
 8001694:	4618      	mov	r0, r3
 8001696:	f002 fc07 	bl	8003ea8 <endEffectorControl>
				//HAL_Delay(10);
				//endEffectorPick();
				endEffectorPlace();
 800169a:	f000 fe0b 	bl	80022b4 <endEffectorPlace>
				//HAL_Delay(3000);
			}

			endEffectorDataScan[1] = registerFrame[2].U16;
 800169e:	4b19      	ldr	r3, [pc, #100]	; (8001704 <main+0x1a8>)
 80016a0:	889b      	ldrh	r3, [r3, #4]
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	4b1f      	ldr	r3, [pc, #124]	; (8001724 <main+0x1c8>)
 80016a6:	705a      	strb	r2, [r3, #1]
			if (endEffectorDataScan[1] != endEffectorDataScan[0]) {
 80016a8:	4b1e      	ldr	r3, [pc, #120]	; (8001724 <main+0x1c8>)
 80016aa:	785a      	ldrb	r2, [r3, #1]
 80016ac:	4b1d      	ldr	r3, [pc, #116]	; (8001724 <main+0x1c8>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d008      	beq.n	80016c6 <main+0x16a>
				endEffectorStatusControl(registerFrame[2].U16);
 80016b4:	4b13      	ldr	r3, [pc, #76]	; (8001704 <main+0x1a8>)
 80016b6:	889b      	ldrh	r3, [r3, #4]
 80016b8:	4618      	mov	r0, r3
 80016ba:	f002 fcc5 	bl	8004048 <endEffectorStatusControl>
				endEffectorDataScan[0] = endEffectorDataScan[1];
 80016be:	4b19      	ldr	r3, [pc, #100]	; (8001724 <main+0x1c8>)
 80016c0:	785a      	ldrb	r2, [r3, #1]
 80016c2:	4b18      	ldr	r3, [pc, #96]	; (8001724 <main+0x1c8>)
 80016c4:	701a      	strb	r2, [r3, #0]

			}

			joyDisplayLED();
 80016c6:	f002 fa3f 	bl	8003b48 <joyDisplayLED>

			if (joyStart) {
 80016ca:	4b17      	ldr	r3, [pc, #92]	; (8001728 <main+0x1cc>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d082      	beq.n	80015d8 <main+0x7c>

				buttonInput(); // DETECT : Button Input
 80016d2:	f002 f873 	bl	80037bc <buttonInput>
				buttonLogic(joyLogic);
 80016d6:	4b15      	ldr	r3, [pc, #84]	; (800172c <main+0x1d0>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	4618      	mov	r0, r3
 80016de:	f002 f8d7 	bl	8003890 <buttonLogic>
	while (1) {
 80016e2:	e779      	b.n	80015d8 <main+0x7c>
 80016e4:	20000630 	.word	0x20000630
 80016e8:	20000414 	.word	0x20000414
 80016ec:	200004c8 	.word	0x200004c8
 80016f0:	20000dd8 	.word	0x20000dd8
 80016f4:	20000318 	.word	0x20000318
 80016f8:	2000086c 	.word	0x2000086c
 80016fc:	20000798 	.word	0x20000798
 8001700:	200006e4 	.word	0x200006e4
 8001704:	20000d44 	.word	0x20000d44
 8001708:	20000f5c 	.word	0x20000f5c
 800170c:	20000e18 	.word	0x20000e18
 8001710:	20000e20 	.word	0x20000e20
 8001714:	20000e24 	.word	0x20000e24
 8001718:	20000f50 	.word	0x20000f50
 800171c:	20000f54 	.word	0x20000f54
 8001720:	20000268 	.word	0x20000268
 8001724:	20000f40 	.word	0x20000f40
 8001728:	20000f4b 	.word	0x20000f4b
 800172c:	20000e04 	.word	0x20000e04

08001730 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001730:	b580      	push	{r7, lr}
 8001732:	b094      	sub	sp, #80	; 0x50
 8001734:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001736:	f107 0320 	add.w	r3, r7, #32
 800173a:	2230      	movs	r2, #48	; 0x30
 800173c:	2100      	movs	r1, #0
 800173e:	4618      	mov	r0, r3
 8001740:	f00a fcd4 	bl	800c0ec <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001744:	f107 030c 	add.w	r3, r7, #12
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
 8001752:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001754:	2300      	movs	r3, #0
 8001756:	60bb      	str	r3, [r7, #8]
 8001758:	4b27      	ldr	r3, [pc, #156]	; (80017f8 <SystemClock_Config+0xc8>)
 800175a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175c:	4a26      	ldr	r2, [pc, #152]	; (80017f8 <SystemClock_Config+0xc8>)
 800175e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001762:	6413      	str	r3, [r2, #64]	; 0x40
 8001764:	4b24      	ldr	r3, [pc, #144]	; (80017f8 <SystemClock_Config+0xc8>)
 8001766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001770:	2300      	movs	r3, #0
 8001772:	607b      	str	r3, [r7, #4]
 8001774:	4b21      	ldr	r3, [pc, #132]	; (80017fc <SystemClock_Config+0xcc>)
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a20      	ldr	r2, [pc, #128]	; (80017fc <SystemClock_Config+0xcc>)
 800177a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800177e:	6013      	str	r3, [r2, #0]
 8001780:	4b1e      	ldr	r3, [pc, #120]	; (80017fc <SystemClock_Config+0xcc>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800178c:	2302      	movs	r3, #2
 800178e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001790:	2301      	movs	r3, #1
 8001792:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001794:	2310      	movs	r3, #16
 8001796:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001798:	2302      	movs	r3, #2
 800179a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800179c:	2300      	movs	r3, #0
 800179e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 80017a0:	2308      	movs	r3, #8
 80017a2:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 80017a4:	2364      	movs	r3, #100	; 0x64
 80017a6:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017a8:	2302      	movs	r3, #2
 80017aa:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80017ac:	2304      	movs	r3, #4
 80017ae:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017b0:	f107 0320 	add.w	r3, r7, #32
 80017b4:	4618      	mov	r0, r3
 80017b6:	f006 ffe1 	bl	800877c <HAL_RCC_OscConfig>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d001      	beq.n	80017c4 <SystemClock_Config+0x94>
		Error_Handler();
 80017c0:	f002 fc94 	bl	80040ec <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80017c4:	230f      	movs	r3, #15
 80017c6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017c8:	2302      	movs	r3, #2
 80017ca:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017cc:	2300      	movs	r3, #0
 80017ce:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017d4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017d6:	2300      	movs	r3, #0
 80017d8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80017da:	f107 030c 	add.w	r3, r7, #12
 80017de:	2103      	movs	r1, #3
 80017e0:	4618      	mov	r0, r3
 80017e2:	f007 fa43 	bl	8008c6c <HAL_RCC_ClockConfig>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d001      	beq.n	80017f0 <SystemClock_Config+0xc0>
		Error_Handler();
 80017ec:	f002 fc7e 	bl	80040ec <Error_Handler>
	}
}
 80017f0:	bf00      	nop
 80017f2:	3750      	adds	r7, #80	; 0x50
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	40023800 	.word	0x40023800
 80017fc:	40007000 	.word	0x40007000

08001800 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001806:	463b      	mov	r3, r7
 8001808:	2200      	movs	r2, #0
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	605a      	str	r2, [r3, #4]
 800180e:	609a      	str	r2, [r3, #8]
 8001810:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 8001812:	4b28      	ldr	r3, [pc, #160]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001814:	4a28      	ldr	r2, [pc, #160]	; (80018b8 <MX_ADC1_Init+0xb8>)
 8001816:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001818:	4b26      	ldr	r3, [pc, #152]	; (80018b4 <MX_ADC1_Init+0xb4>)
 800181a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800181e:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001820:	4b24      	ldr	r3, [pc, #144]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001822:	2200      	movs	r2, #0
 8001824:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 8001826:	4b23      	ldr	r3, [pc, #140]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001828:	2201      	movs	r2, #1
 800182a:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = ENABLE;
 800182c:	4b21      	ldr	r3, [pc, #132]	; (80018b4 <MX_ADC1_Init+0xb4>)
 800182e:	2201      	movs	r2, #1
 8001830:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001832:	4b20      	ldr	r3, [pc, #128]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800183a:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <MX_ADC1_Init+0xb4>)
 800183c:	2200      	movs	r2, #0
 800183e:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001840:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001842:	4a1e      	ldr	r2, [pc, #120]	; (80018bc <MX_ADC1_Init+0xbc>)
 8001844:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001846:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001848:	2200      	movs	r2, #0
 800184a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 2;
 800184c:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <MX_ADC1_Init+0xb4>)
 800184e:	2202      	movs	r2, #2
 8001850:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = ENABLE;
 8001852:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001854:	2201      	movs	r2, #1
 8001856:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800185a:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <MX_ADC1_Init+0xb4>)
 800185c:	2201      	movs	r2, #1
 800185e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 8001860:	4814      	ldr	r0, [pc, #80]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001862:	f003 f80b 	bl	800487c <HAL_ADC_Init>
 8001866:	4603      	mov	r3, r0
 8001868:	2b00      	cmp	r3, #0
 800186a:	d001      	beq.n	8001870 <MX_ADC1_Init+0x70>
		Error_Handler();
 800186c:	f002 fc3e 	bl	80040ec <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_13;
 8001870:	230d      	movs	r3, #13
 8001872:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001874:	2301      	movs	r3, #1
 8001876:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8001878:	2303      	movs	r3, #3
 800187a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 800187c:	463b      	mov	r3, r7
 800187e:	4619      	mov	r1, r3
 8001880:	480c      	ldr	r0, [pc, #48]	; (80018b4 <MX_ADC1_Init+0xb4>)
 8001882:	f003 f94d 	bl	8004b20 <HAL_ADC_ConfigChannel>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d001      	beq.n	8001890 <MX_ADC1_Init+0x90>
		Error_Handler();
 800188c:	f002 fc2e 	bl	80040ec <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_10;
 8001890:	230a      	movs	r3, #10
 8001892:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001894:	2302      	movs	r3, #2
 8001896:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8001898:	463b      	mov	r3, r7
 800189a:	4619      	mov	r1, r3
 800189c:	4805      	ldr	r0, [pc, #20]	; (80018b4 <MX_ADC1_Init+0xb4>)
 800189e:	f003 f93f 	bl	8004b20 <HAL_ADC_ConfigChannel>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_ADC1_Init+0xac>
		Error_Handler();
 80018a8:	f002 fc20 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80018ac:	bf00      	nop
 80018ae:	3710      	adds	r7, #16
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20000318 	.word	0x20000318
 80018b8:	40012000 	.word	0x40012000
 80018bc:	0f000001 	.word	0x0f000001

080018c0 <MX_I2C2_Init>:
/**
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void) {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80018c4:	4b12      	ldr	r3, [pc, #72]	; (8001910 <MX_I2C2_Init+0x50>)
 80018c6:	4a13      	ldr	r2, [pc, #76]	; (8001914 <MX_I2C2_Init+0x54>)
 80018c8:	601a      	str	r2, [r3, #0]
	hi2c2.Init.ClockSpeed = 100000;
 80018ca:	4b11      	ldr	r3, [pc, #68]	; (8001910 <MX_I2C2_Init+0x50>)
 80018cc:	4a12      	ldr	r2, [pc, #72]	; (8001918 <MX_I2C2_Init+0x58>)
 80018ce:	605a      	str	r2, [r3, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018d0:	4b0f      	ldr	r3, [pc, #60]	; (8001910 <MX_I2C2_Init+0x50>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	609a      	str	r2, [r3, #8]
	hi2c2.Init.OwnAddress1 = 0;
 80018d6:	4b0e      	ldr	r3, [pc, #56]	; (8001910 <MX_I2C2_Init+0x50>)
 80018d8:	2200      	movs	r2, #0
 80018da:	60da      	str	r2, [r3, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <MX_I2C2_Init+0x50>)
 80018de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80018e2:	611a      	str	r2, [r3, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018e4:	4b0a      	ldr	r3, [pc, #40]	; (8001910 <MX_I2C2_Init+0x50>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2 = 0;
 80018ea:	4b09      	ldr	r3, [pc, #36]	; (8001910 <MX_I2C2_Init+0x50>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018f0:	4b07      	ldr	r3, [pc, #28]	; (8001910 <MX_I2C2_Init+0x50>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018f6:	4b06      	ldr	r3, [pc, #24]	; (8001910 <MX_I2C2_Init+0x50>)
 80018f8:	2200      	movs	r2, #0
 80018fa:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80018fc:	4804      	ldr	r0, [pc, #16]	; (8001910 <MX_I2C2_Init+0x50>)
 80018fe:	f004 fabd 	bl	8005e7c <HAL_I2C_Init>
 8001902:	4603      	mov	r3, r0
 8001904:	2b00      	cmp	r3, #0
 8001906:	d001      	beq.n	800190c <MX_I2C2_Init+0x4c>
		Error_Handler();
 8001908:	f002 fbf0 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 800190c:	bf00      	nop
 800190e:	bd80      	pop	{r7, pc}
 8001910:	200003c0 	.word	0x200003c0
 8001914:	40005800 	.word	0x40005800
 8001918:	000186a0 	.word	0x000186a0

0800191c <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 800191c:	b580      	push	{r7, lr}
 800191e:	b092      	sub	sp, #72	; 0x48
 8001920:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001922:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 800192c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
 800193c:	615a      	str	r2, [r3, #20]
 800193e:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001940:	1d3b      	adds	r3, r7, #4
 8001942:	2220      	movs	r2, #32
 8001944:	2100      	movs	r1, #0
 8001946:	4618      	mov	r0, r3
 8001948:	f00a fbd0 	bl	800c0ec <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 800194c:	4b33      	ldr	r3, [pc, #204]	; (8001a1c <MX_TIM1_Init+0x100>)
 800194e:	4a34      	ldr	r2, [pc, #208]	; (8001a20 <MX_TIM1_Init+0x104>)
 8001950:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 99;
 8001952:	4b32      	ldr	r3, [pc, #200]	; (8001a1c <MX_TIM1_Init+0x100>)
 8001954:	2263      	movs	r2, #99	; 0x63
 8001956:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001958:	4b30      	ldr	r3, [pc, #192]	; (8001a1c <MX_TIM1_Init+0x100>)
 800195a:	2200      	movs	r2, #0
 800195c:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 999;
 800195e:	4b2f      	ldr	r3, [pc, #188]	; (8001a1c <MX_TIM1_Init+0x100>)
 8001960:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001964:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001966:	4b2d      	ldr	r3, [pc, #180]	; (8001a1c <MX_TIM1_Init+0x100>)
 8001968:	2200      	movs	r2, #0
 800196a:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 800196c:	4b2b      	ldr	r3, [pc, #172]	; (8001a1c <MX_TIM1_Init+0x100>)
 800196e:	2200      	movs	r2, #0
 8001970:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001972:	4b2a      	ldr	r3, [pc, #168]	; (8001a1c <MX_TIM1_Init+0x100>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001978:	4828      	ldr	r0, [pc, #160]	; (8001a1c <MX_TIM1_Init+0x100>)
 800197a:	f007 fd15 	bl	80093a8 <HAL_TIM_PWM_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM1_Init+0x6c>
		Error_Handler();
 8001984:	f002 fbb2 	bl	80040ec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001988:	2300      	movs	r3, #0
 800198a:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800198c:	2300      	movs	r3, #0
 800198e:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001990:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001994:	4619      	mov	r1, r3
 8001996:	4821      	ldr	r0, [pc, #132]	; (8001a1c <MX_TIM1_Init+0x100>)
 8001998:	f008 fff8 	bl	800a98c <HAL_TIMEx_MasterConfigSynchronization>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d001      	beq.n	80019a6 <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 80019a2:	f002 fba3 	bl	80040ec <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019a6:	2360      	movs	r3, #96	; 0x60
 80019a8:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019ae:	2300      	movs	r3, #0
 80019b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80019b2:	2300      	movs	r3, #0
 80019b4:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019b6:	2300      	movs	r3, #0
 80019b8:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80019be:	2300      	movs	r3, #0
 80019c0:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1)
 80019c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019c6:	2200      	movs	r2, #0
 80019c8:	4619      	mov	r1, r3
 80019ca:	4814      	ldr	r0, [pc, #80]	; (8001a1c <MX_TIM1_Init+0x100>)
 80019cc:	f008 f98c 	bl	8009ce8 <HAL_TIM_PWM_ConfigChannel>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 80019d6:	f002 fb89 	bl	80040ec <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80019da:	2300      	movs	r3, #0
 80019dc:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80019e2:	2300      	movs	r3, #0
 80019e4:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 80019e6:	2300      	movs	r3, #0
 80019e8:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80019ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019f2:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 80019f8:	1d3b      	adds	r3, r7, #4
 80019fa:	4619      	mov	r1, r3
 80019fc:	4807      	ldr	r0, [pc, #28]	; (8001a1c <MX_TIM1_Init+0x100>)
 80019fe:	f009 f833 	bl	800aa68 <HAL_TIMEx_ConfigBreakDeadTime>
 8001a02:	4603      	mov	r3, r0
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d001      	beq.n	8001a0c <MX_TIM1_Init+0xf0>
			!= HAL_OK) {
		Error_Handler();
 8001a08:	f002 fb70 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001a0c:	4803      	ldr	r0, [pc, #12]	; (8001a1c <MX_TIM1_Init+0x100>)
 8001a0e:	f002 fd4d 	bl	80044ac <HAL_TIM_MspPostInit>

}
 8001a12:	bf00      	nop
 8001a14:	3748      	adds	r7, #72	; 0x48
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}
 8001a1a:	bf00      	nop
 8001a1c:	20000414 	.word	0x20000414
 8001a20:	40010000 	.word	0x40010000

08001a24 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001a2a:	f107 0308 	add.w	r3, r7, #8
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001a38:	463b      	mov	r3, r7
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001a40:	4b1d      	ldr	r3, [pc, #116]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a42:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a46:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9999;
 8001a48:	4b1b      	ldr	r3, [pc, #108]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a4a:	f242 720f 	movw	r2, #9999	; 0x270f
 8001a4e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a50:	4b19      	ldr	r3, [pc, #100]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8001a56:	4b18      	ldr	r3, [pc, #96]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a58:	2209      	movs	r2, #9
 8001a5a:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a5c:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a62:	4b15      	ldr	r3, [pc, #84]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001a68:	4813      	ldr	r0, [pc, #76]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a6a:	f007 fb1f 	bl	80090ac <HAL_TIM_Base_Init>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_TIM2_Init+0x54>
		Error_Handler();
 8001a74:	f002 fb3a 	bl	80040ec <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001a7e:	f107 0308 	add.w	r3, r7, #8
 8001a82:	4619      	mov	r1, r3
 8001a84:	480c      	ldr	r0, [pc, #48]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001a86:	f008 f9f1 	bl	8009e6c <HAL_TIM_ConfigClockSource>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d001      	beq.n	8001a94 <MX_TIM2_Init+0x70>
		Error_Handler();
 8001a90:	f002 fb2c 	bl	80040ec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a94:	2300      	movs	r3, #0
 8001a96:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001a9c:	463b      	mov	r3, r7
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4805      	ldr	r0, [pc, #20]	; (8001ab8 <MX_TIM2_Init+0x94>)
 8001aa2:	f008 ff73 	bl	800a98c <HAL_TIMEx_MasterConfigSynchronization>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8001aac:	f002 fb1e 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001ab0:	bf00      	nop
 8001ab2:	3718      	adds	r7, #24
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200004c8 	.word	0x200004c8

08001abc <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001ac2:	f107 0308 	add.w	r3, r7, #8
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	605a      	str	r2, [r3, #4]
 8001acc:	609a      	str	r2, [r3, #8]
 8001ace:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ad0:	463b      	mov	r3, r7
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001ad8:	4b1d      	ldr	r3, [pc, #116]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001ada:	4a1e      	ldr	r2, [pc, #120]	; (8001b54 <MX_TIM3_Init+0x98>)
 8001adc:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8001ade:	4b1c      	ldr	r3, [pc, #112]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae4:	4b1a      	ldr	r3, [pc, #104]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001aea:	4b19      	ldr	r3, [pc, #100]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001aec:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001af0:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001af2:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af8:	4b15      	ldr	r3, [pc, #84]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001afe:	4814      	ldr	r0, [pc, #80]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001b00:	f007 fad4 	bl	80090ac <HAL_TIM_Base_Init>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <MX_TIM3_Init+0x52>
		Error_Handler();
 8001b0a:	f002 faef 	bl	80040ec <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b0e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b12:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001b14:	f107 0308 	add.w	r3, r7, #8
 8001b18:	4619      	mov	r1, r3
 8001b1a:	480d      	ldr	r0, [pc, #52]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001b1c:	f008 f9a6 	bl	8009e6c <HAL_TIM_ConfigClockSource>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM3_Init+0x6e>
		Error_Handler();
 8001b26:	f002 fae1 	bl	80040ec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001b32:	463b      	mov	r3, r7
 8001b34:	4619      	mov	r1, r3
 8001b36:	4806      	ldr	r0, [pc, #24]	; (8001b50 <MX_TIM3_Init+0x94>)
 8001b38:	f008 ff28 	bl	800a98c <HAL_TIMEx_MasterConfigSynchronization>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d001      	beq.n	8001b46 <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001b42:	f002 fad3 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001b46:	bf00      	nop
 8001b48:	3718      	adds	r7, #24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	2000057c 	.word	0x2000057c
 8001b54:	40000400 	.word	0x40000400

08001b58 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08c      	sub	sp, #48	; 0x30
 8001b5c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001b5e:	f107 030c 	add.w	r3, r7, #12
 8001b62:	2224      	movs	r2, #36	; 0x24
 8001b64:	2100      	movs	r1, #0
 8001b66:	4618      	mov	r0, r3
 8001b68:	f00a fac0 	bl	800c0ec <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b6c:	1d3b      	adds	r3, r7, #4
 8001b6e:	2200      	movs	r2, #0
 8001b70:	601a      	str	r2, [r3, #0]
 8001b72:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001b74:	4b20      	ldr	r3, [pc, #128]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001b76:	4a21      	ldr	r2, [pc, #132]	; (8001bfc <MX_TIM5_Init+0xa4>)
 8001b78:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 0;
 8001b7a:	4b1f      	ldr	r3, [pc, #124]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b80:	4b1d      	ldr	r3, [pc, #116]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 4294967295;
 8001b86:	4b1c      	ldr	r3, [pc, #112]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001b88:	f04f 32ff 	mov.w	r2, #4294967295
 8001b8c:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001b90:	2200      	movs	r2, #0
 8001b92:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b94:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bb2:	2301      	movs	r3, #1
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 8001bbe:	f107 030c 	add.w	r3, r7, #12
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	480c      	ldr	r0, [pc, #48]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001bc6:	f007 fdc9 	bl	800975c <HAL_TIM_Encoder_Init>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d001      	beq.n	8001bd4 <MX_TIM5_Init+0x7c>
		Error_Handler();
 8001bd0:	f002 fa8c 	bl	80040ec <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 8001bdc:	1d3b      	adds	r3, r7, #4
 8001bde:	4619      	mov	r1, r3
 8001be0:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_TIM5_Init+0xa0>)
 8001be2:	f008 fed3 	bl	800a98c <HAL_TIMEx_MasterConfigSynchronization>
 8001be6:	4603      	mov	r3, r0
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d001      	beq.n	8001bf0 <MX_TIM5_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001bec:	f002 fa7e 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8001bf0:	bf00      	nop
 8001bf2:	3730      	adds	r7, #48	; 0x30
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20000630 	.word	0x20000630
 8001bfc:	40000c00 	.word	0x40000c00

08001c00 <MX_TIM11_Init>:
/**
 * @brief TIM11 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM11_Init(void) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM11_Init 0 */

	/* USER CODE END TIM11_Init 0 */

	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	2200      	movs	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	609a      	str	r2, [r3, #8]
 8001c10:	60da      	str	r2, [r3, #12]
 8001c12:	611a      	str	r2, [r3, #16]
 8001c14:	615a      	str	r2, [r3, #20]
 8001c16:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM11_Init 1 */

	/* USER CODE END TIM11_Init 1 */
	htim11.Instance = TIM11;
 8001c18:	4b21      	ldr	r3, [pc, #132]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c1a:	4a22      	ldr	r2, [pc, #136]	; (8001ca4 <MX_TIM11_Init+0xa4>)
 8001c1c:	601a      	str	r2, [r3, #0]
	htim11.Init.Prescaler = 99;
 8001c1e:	4b20      	ldr	r3, [pc, #128]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c20:	2263      	movs	r2, #99	; 0x63
 8001c22:	605a      	str	r2, [r3, #4]
	htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c24:	4b1e      	ldr	r3, [pc, #120]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	609a      	str	r2, [r3, #8]
	htim11.Init.Period = 2005;
 8001c2a:	4b1d      	ldr	r3, [pc, #116]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c2c:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8001c30:	60da      	str	r2, [r3, #12]
	htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c32:	4b1b      	ldr	r3, [pc, #108]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	611a      	str	r2, [r3, #16]
	htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c38:	4b19      	ldr	r3, [pc, #100]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim11) != HAL_OK) {
 8001c3e:	4818      	ldr	r0, [pc, #96]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c40:	f007 fa34 	bl	80090ac <HAL_TIM_Base_Init>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM11_Init+0x4e>
		Error_Handler();
 8001c4a:	f002 fa4f 	bl	80040ec <Error_Handler>
	}
	if (HAL_TIM_OC_Init(&htim11) != HAL_OK) {
 8001c4e:	4814      	ldr	r0, [pc, #80]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c50:	f007 fb44 	bl	80092dc <HAL_TIM_OC_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM11_Init+0x5e>
		Error_Handler();
 8001c5a:	f002 fa47 	bl	80040ec <Error_Handler>
	}
	if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK) {
 8001c5e:	2108      	movs	r1, #8
 8001c60:	480f      	ldr	r0, [pc, #60]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c62:	f007 fcad 	bl	80095c0 <HAL_TIM_OnePulse_Init>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <MX_TIM11_Init+0x70>
		Error_Handler();
 8001c6c:	f002 fa3e 	bl	80040ec <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001c70:	2310      	movs	r3, #16
 8001c72:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1433;
 8001c74:	f240 5399 	movw	r3, #1433	; 0x599
 8001c78:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1)
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	2200      	movs	r2, #0
 8001c86:	4619      	mov	r1, r3
 8001c88:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <MX_TIM11_Init+0xa0>)
 8001c8a:	f007 ffd1 	bl	8009c30 <HAL_TIM_OC_ConfigChannel>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_TIM11_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001c94:	f002 fa2a 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN TIM11_Init 2 */

	/* USER CODE END TIM11_Init 2 */

}
 8001c98:	bf00      	nop
 8001c9a:	3720      	adds	r7, #32
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	200006e4 	.word	0x200006e4
 8001ca4:	40014800 	.word	0x40014800

08001ca8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001cac:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cae:	4a13      	ldr	r2, [pc, #76]	; (8001cfc <MX_USART2_UART_Init+0x54>)
 8001cb0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 19200;
 8001cb2:	4b11      	ldr	r3, [pc, #68]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cb4:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8001cb8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cc0:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc2:	4b0d      	ldr	r3, [pc, #52]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_EVEN;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001cce:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001cd0:	4b09      	ldr	r3, [pc, #36]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cd6:	4b08      	ldr	r3, [pc, #32]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cdc:	4b06      	ldr	r3, [pc, #24]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001ce2:	4805      	ldr	r0, [pc, #20]	; (8001cf8 <MX_USART2_UART_Init+0x50>)
 8001ce4:	f008 ff30 	bl	800ab48 <HAL_UART_Init>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d001      	beq.n	8001cf2 <MX_USART2_UART_Init+0x4a>
		Error_Handler();
 8001cee:	f002 f9fd 	bl	80040ec <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000798 	.word	0x20000798
 8001cfc:	40004400 	.word	0x40004400

08001d00 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) {
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001d06:	2300      	movs	r3, #0
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	4b17      	ldr	r3, [pc, #92]	; (8001d68 <MX_DMA_Init+0x68>)
 8001d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0e:	4a16      	ldr	r2, [pc, #88]	; (8001d68 <MX_DMA_Init+0x68>)
 8001d10:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d14:	6313      	str	r3, [r2, #48]	; 0x30
 8001d16:	4b14      	ldr	r3, [pc, #80]	; (8001d68 <MX_DMA_Init+0x68>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d1e:	607b      	str	r3, [r7, #4]
 8001d20:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001d22:	2300      	movs	r3, #0
 8001d24:	603b      	str	r3, [r7, #0]
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <MX_DMA_Init+0x68>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	4a0f      	ldr	r2, [pc, #60]	; (8001d68 <MX_DMA_Init+0x68>)
 8001d2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d30:	6313      	str	r3, [r2, #48]	; 0x30
 8001d32:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <MX_DMA_Init+0x68>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d3a:	603b      	str	r3, [r7, #0]
 8001d3c:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001d3e:	2200      	movs	r2, #0
 8001d40:	2100      	movs	r1, #0
 8001d42:	2011      	movs	r0, #17
 8001d44:	f003 fa77 	bl	8005236 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d48:	2011      	movs	r0, #17
 8001d4a:	f003 fa90 	bl	800526e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001d4e:	2200      	movs	r2, #0
 8001d50:	2100      	movs	r1, #0
 8001d52:	2038      	movs	r0, #56	; 0x38
 8001d54:	f003 fa6f 	bl	8005236 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d58:	2038      	movs	r0, #56	; 0x38
 8001d5a:	f003 fa88 	bl	800526e <HAL_NVIC_EnableIRQ>

}
 8001d5e:	bf00      	nop
 8001d60:	3708      	adds	r7, #8
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
 8001d66:	bf00      	nop
 8001d68:	40023800 	.word	0x40023800

08001d6c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08a      	sub	sp, #40	; 0x28
 8001d70:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001d72:	f107 0314 	add.w	r3, r7, #20
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
 8001d80:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	4b62      	ldr	r3, [pc, #392]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4a61      	ldr	r2, [pc, #388]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001d8c:	f043 0304 	orr.w	r3, r3, #4
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4b5f      	ldr	r3, [pc, #380]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0304 	and.w	r3, r3, #4
 8001d9a:	613b      	str	r3, [r7, #16]
 8001d9c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	60fb      	str	r3, [r7, #12]
 8001da2:	4b5b      	ldr	r3, [pc, #364]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4a5a      	ldr	r2, [pc, #360]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001da8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4b58      	ldr	r3, [pc, #352]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60bb      	str	r3, [r7, #8]
 8001dbe:	4b54      	ldr	r3, [pc, #336]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4a53      	ldr	r2, [pc, #332]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001dc4:	f043 0301 	orr.w	r3, r3, #1
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4b51      	ldr	r3, [pc, #324]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0301 	and.w	r3, r3, #1
 8001dd2:	60bb      	str	r3, [r7, #8]
 8001dd4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	4b4d      	ldr	r3, [pc, #308]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4a4c      	ldr	r2, [pc, #304]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001de0:	f043 0302 	orr.w	r3, r3, #2
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b4a      	ldr	r3, [pc, #296]	; (8001f10 <MX_GPIO_Init+0x1a4>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0302 	and.w	r3, r3, #2
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12,
 8001df2:	2200      	movs	r2, #0
 8001df4:	f44f 51e1 	mov.w	r1, #7200	; 0x1c20
 8001df8:	4846      	ldr	r0, [pc, #280]	; (8001f14 <MX_GPIO_Init+0x1a8>)
 8001dfa:	f004 f80b 	bl	8005e14 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC,
 8001dfe:	2200      	movs	r2, #0
 8001e00:	f44f 51aa 	mov.w	r1, #5440	; 0x1540
 8001e04:	4844      	ldr	r0, [pc, #272]	; (8001f18 <MX_GPIO_Init+0x1ac>)
 8001e06:	f004 f805 	bl	8005e14 <HAL_GPIO_WritePin>
	GPIO_PIN_6 | GPIO_PIN_8 | GPIO_PIN_10 | GPIO_PIN_12, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2140      	movs	r1, #64	; 0x40
 8001e0e:	4843      	ldr	r0, [pc, #268]	; (8001f1c <MX_GPIO_Init+0x1b0>)
 8001e10:	f004 f800 	bl	8005e14 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001e14:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e18:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e1a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e1e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e20:	2300      	movs	r3, #0
 8001e22:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4619      	mov	r1, r3
 8001e2a:	483b      	ldr	r0, [pc, #236]	; (8001f18 <MX_GPIO_Init+0x1ac>)
 8001e2c:	f003 fe56 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pin : PC2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e30:	2304      	movs	r3, #4
 8001e32:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e34:	2300      	movs	r3, #0
 8001e36:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e3c:	f107 0314 	add.w	r3, r7, #20
 8001e40:	4619      	mov	r1, r3
 8001e42:	4835      	ldr	r0, [pc, #212]	; (8001f18 <MX_GPIO_Init+0x1ac>)
 8001e44:	f003 fe4a 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pin : PA4 */
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001e48:	2310      	movs	r3, #16
 8001e4a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e54:	f107 0314 	add.w	r3, r7, #20
 8001e58:	4619      	mov	r1, r3
 8001e5a:	482e      	ldr	r0, [pc, #184]	; (8001f14 <MX_GPIO_Init+0x1a8>)
 8001e5c:	f003 fe3e 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin PA10 PA11 PA12 */
	GPIO_InitStruct.Pin = LD2_Pin | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12;
 8001e60:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8001e64:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e66:	2301      	movs	r3, #1
 8001e68:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e72:	f107 0314 	add.w	r3, r7, #20
 8001e76:	4619      	mov	r1, r3
 8001e78:	4826      	ldr	r0, [pc, #152]	; (8001f14 <MX_GPIO_Init+0x1a8>)
 8001e7a:	f003 fe2f 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pin : PC5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e7e:	2320      	movs	r3, #32
 8001e80:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e82:	2300      	movs	r3, #0
 8001e84:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e86:	2301      	movs	r3, #1
 8001e88:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e8a:	f107 0314 	add.w	r3, r7, #20
 8001e8e:	4619      	mov	r1, r3
 8001e90:	4821      	ldr	r0, [pc, #132]	; (8001f18 <MX_GPIO_Init+0x1ac>)
 8001e92:	f003 fe23 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0 PB14 PB5 PB7
	 PB9 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_14 | GPIO_PIN_5 | GPIO_PIN_7
 8001e96:	f244 23a1 	movw	r3, #17057	; 0x42a1
 8001e9a:	617b      	str	r3, [r7, #20]
			| GPIO_PIN_9;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea4:	f107 0314 	add.w	r3, r7, #20
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	481c      	ldr	r0, [pc, #112]	; (8001f1c <MX_GPIO_Init+0x1b0>)
 8001eac:	f003 fe16 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pins : PC6 PC8 */
	GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_8;
 8001eb0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001eb4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ec2:	f107 0314 	add.w	r3, r7, #20
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4813      	ldr	r0, [pc, #76]	; (8001f18 <MX_GPIO_Init+0x1ac>)
 8001eca:	f003 fe07 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pins : PC10 PC12 */
	GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8001ece:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ed2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ed4:	2311      	movs	r3, #17
 8001ed6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001edc:	2300      	movs	r3, #0
 8001ede:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	480c      	ldr	r0, [pc, #48]	; (8001f18 <MX_GPIO_Init+0x1ac>)
 8001ee8:	f003 fdf8 	bl	8005adc <HAL_GPIO_Init>

	/*Configure GPIO pin : PB6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001eec:	2340      	movs	r3, #64	; 0x40
 8001eee:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001ef0:	2311      	movs	r3, #17
 8001ef2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	4619      	mov	r1, r3
 8001f02:	4806      	ldr	r0, [pc, #24]	; (8001f1c <MX_GPIO_Init+0x1b0>)
 8001f04:	f003 fdea 	bl	8005adc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001f08:	bf00      	nop
 8001f0a:	3728      	adds	r7, #40	; 0x28
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	40023800 	.word	0x40023800
 8001f14:	40020000 	.word	0x40020000
 8001f18:	40020800 	.word	0x40020800
 8001f1c:	40020400 	.word	0x40020400

08001f20 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	if (htim == &htim2 && x2 == 0) //
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a2f      	ldr	r2, [pc, #188]	; (8001fe8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d156      	bne.n	8001fde <HAL_TIM_PeriodElapsedCallback+0xbe>
 8001f30:	4b2e      	ldr	r3, [pc, #184]	; (8001fec <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d152      	bne.n	8001fde <HAL_TIM_PeriodElapsedCallback+0xbe>
			{
		photoDetect();
 8001f38:	f000 fdbe 	bl	8002ab8 <photoDetect>
		robotArmStateDataScan[1] = registerFrame[1].U16;
 8001f3c:	4b2c      	ldr	r3, [pc, #176]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f3e:	885b      	ldrh	r3, [r3, #2]
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	4b2c      	ldr	r3, [pc, #176]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001f44:	705a      	strb	r2, [r3, #1]
		if (robotArmStateDataScan[1] != robotArmStateDataScan[0]) {
 8001f46:	4b2b      	ldr	r3, [pc, #172]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001f48:	785a      	ldrb	r2, [r3, #1]
 8001f4a:	4b2a      	ldr	r3, [pc, #168]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	429a      	cmp	r2, r3
 8001f50:	d008      	beq.n	8001f64 <HAL_TIM_PeriodElapsedCallback+0x44>
			robotArmState(registerFrame[1].U16); // READ : Base System Status
 8001f52:	4b27      	ldr	r3, [pc, #156]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f54:	885b      	ldrh	r3, [r3, #2]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f001 fe3e 	bl	8003bd8 <robotArmState>
			robotArmStateDataScan[0] = robotArmStateDataScan[1];
 8001f5c:	4b25      	ldr	r3, [pc, #148]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001f5e:	785a      	ldrb	r2, [r3, #1]
 8001f60:	4b24      	ldr	r3, [pc, #144]	; (8001ff4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001f62:	701a      	strb	r2, [r3, #0]
		}

		readEncoder();
 8001f64:	f000 fa44 	bl	80023f0 <readEncoder>

		if (photoSig[0] || photoSig[2]) // SOFTWARE LIMIT : Motor/Encoder Photo Sensor
 8001f68:	4b23      	ldr	r3, [pc, #140]	; (8001ff8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001f6a:	781b      	ldrb	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d103      	bne.n	8001f78 <HAL_TIM_PeriodElapsedCallback+0x58>
 8001f70:	4b21      	ldr	r3, [pc, #132]	; (8001ff8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001f72:	789b      	ldrb	r3, [r3, #2]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_TIM_PeriodElapsedCallback+0x64>
				{
			duty = 0;
 8001f78:	4b20      	ldr	r3, [pc, #128]	; (8001ffc <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001f7a:	f04f 0200 	mov.w	r2, #0
 8001f7e:	601a      	str	r2, [r3, #0]
			setMotor();
 8001f80:	f000 fa10 	bl	80023a4 <setMotor>
		}

		if (startSetHome) {
 8001f84:	4b1e      	ldr	r3, [pc, #120]	; (8002000 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <HAL_TIM_PeriodElapsedCallback+0x70>
			setHome();
 8001f8c:	f000 fa4c 	bl	8002428 <setHome>
		}

		if (startPointModeY) {
 8001f90:	4b1c      	ldr	r3, [pc, #112]	; (8002004 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d01c      	beq.n	8001fd2 <HAL_TIM_PeriodElapsedCallback+0xb2>
			int16_t targetPosPointMode = registerFrame[49].U16; // READ : Goal Point y
 8001f98:	4b15      	ldr	r3, [pc, #84]	; (8001ff0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001f9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8001f9e:	81fb      	strh	r3, [r7, #14]
			onlyPositionControlPointMode(initPosY, targetPosPointMode / 10);
 8001fa0:	4b19      	ldr	r3, [pc, #100]	; (8002008 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	ee07 3a90 	vmov	s15, r3
 8001fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fac:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001fb0:	4a16      	ldr	r2, [pc, #88]	; (800200c <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001fb2:	fb82 1203 	smull	r1, r2, r2, r3
 8001fb6:	1092      	asrs	r2, r2, #2
 8001fb8:	17db      	asrs	r3, r3, #31
 8001fba:	1ad3      	subs	r3, r2, r3
 8001fbc:	b21b      	sxth	r3, r3
 8001fbe:	ee07 3a10 	vmov	s14, r3
 8001fc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8001fc6:	eef0 0a47 	vmov.f32	s1, s14
 8001fca:	eeb0 0a67 	vmov.f32	s0, s15
 8001fce:	f000 fbe7 	bl	80027a0 <onlyPositionControlPointMode>
		}

		if (startRunTray) {
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	; (8002010 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_TIM_PeriodElapsedCallback+0xbe>
			runTrayMode();
 8001fda:	f000 f81d 	bl	8002018 <runTrayMode>
		}

	}
}
 8001fde:	bf00      	nop
 8001fe0:	3710      	adds	r7, #16
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bd80      	pop	{r7, pc}
 8001fe6:	bf00      	nop
 8001fe8:	200004c8 	.word	0x200004c8
 8001fec:	20000f54 	.word	0x20000f54
 8001ff0:	20000d44 	.word	0x20000d44
 8001ff4:	20000f44 	.word	0x20000f44
 8001ff8:	20000e34 	.word	0x20000e34
 8001ffc:	20000e08 	.word	0x20000e08
 8002000:	20000264 	.word	0x20000264
 8002004:	20000f35 	.word	0x20000f35
 8002008:	20000f38 	.word	0x20000f38
 800200c:	66666667 	.word	0x66666667
 8002010:	20000f47 	.word	0x20000f47
 8002014:	00000000 	.word	0x00000000

08002018 <runTrayMode>:

void runTrayMode() {
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0

	switch (runTrayModeCase) {
 800201c:	4b68      	ldr	r3, [pc, #416]	; (80021c0 <runTrayMode+0x1a8>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	2b06      	cmp	r3, #6
 8002022:	f200 80c7 	bhi.w	80021b4 <runTrayMode+0x19c>
 8002026:	a201      	add	r2, pc, #4	; (adr r2, 800202c <runTrayMode+0x14>)
 8002028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800202c:	08002049 	.word	0x08002049
 8002030:	0800204f 	.word	0x0800204f
 8002034:	080020c7 	.word	0x080020c7
 8002038:	080020f1 	.word	0x080020f1
 800203c:	08002105 	.word	0x08002105
 8002040:	0800217d 	.word	0x0800217d
 8002044:	080021a7 	.word	0x080021a7
	// BEFORE START SET HOME FIRST
	case 0:
		setHome();
 8002048:	f000 f9ee 	bl	8002428 <setHome>
		break;
 800204c:	e0b2      	b.n	80021b4 <runTrayMode+0x19c>
	case 1: // GO PICK
		// X-Axis
		PIDCase = 0;
 800204e:	4b5d      	ldr	r3, [pc, #372]	; (80021c4 <runTrayMode+0x1ac>)
 8002050:	2200      	movs	r2, #0
 8002052:	701a      	strb	r2, [r3, #0]
		registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 8002054:	4b5c      	ldr	r3, [pc, #368]	; (80021c8 <runTrayMode+0x1b0>)
 8002056:	2202      	movs	r2, #2
 8002058:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[65].U16 = objPickPos[pathComplete].x; // SET : x-axis Target Position
 800205c:	4b5b      	ldr	r3, [pc, #364]	; (80021cc <runTrayMode+0x1b4>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4a5b      	ldr	r2, [pc, #364]	; (80021d0 <runTrayMode+0x1b8>)
 8002062:	00db      	lsls	r3, r3, #3
 8002064:	4413      	add	r3, r2
 8002066:	edd3 7a00 	vldr	s15, [r3]
 800206a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800206e:	ee17 3a90 	vmov	r3, s15
 8002072:	b29a      	uxth	r2, r3
 8002074:	4b54      	ldr	r3, [pc, #336]	; (80021c8 <runTrayMode+0x1b0>)
 8002076:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		registerFrame[66].U16 = 3000; // SET : x-axis Target Speed
 800207a:	4b53      	ldr	r3, [pc, #332]	; (80021c8 <runTrayMode+0x1b0>)
 800207c:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002080:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 1; // SET : x-axis Target Speed
 8002084:	4b50      	ldr	r3, [pc, #320]	; (80021c8 <runTrayMode+0x1b0>)
 8002086:	2201      	movs	r2, #1
 8002088:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

		// Y-Axis
		passInit = 0;
 800208c:	4b51      	ldr	r3, [pc, #324]	; (80021d4 <runTrayMode+0x1bc>)
 800208e:	2200      	movs	r2, #0
 8002090:	701a      	strb	r2, [r3, #0]

		registerFrame[16].U16 = 0b0000000000001000; // GO PICK : y-axis Moving Status
 8002092:	4b4d      	ldr	r3, [pc, #308]	; (80021c8 <runTrayMode+0x1b0>)
 8002094:	2208      	movs	r2, #8
 8002096:	841a      	strh	r2, [r3, #32]
		initPosY = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8002098:	4b4f      	ldr	r3, [pc, #316]	; (80021d8 <runTrayMode+0x1c0>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f7fe f9ed 	bl	800047c <__aeabi_i2d>
 80020a2:	a345      	add	r3, pc, #276	; (adr r3, 80021b8 <runTrayMode+0x1a0>)
 80020a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a8:	f7fe fa52 	bl	8000550 <__aeabi_dmul>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	4610      	mov	r0, r2
 80020b2:	4619      	mov	r1, r3
 80020b4:	f7fe fcfc 	bl	8000ab0 <__aeabi_d2iz>
 80020b8:	4603      	mov	r3, r0
 80020ba:	4a48      	ldr	r2, [pc, #288]	; (80021dc <runTrayMode+0x1c4>)
 80020bc:	6013      	str	r3, [r2, #0]

		runTrayModeCase = 2;
 80020be:	4b40      	ldr	r3, [pc, #256]	; (80021c0 <runTrayMode+0x1a8>)
 80020c0:	2202      	movs	r2, #2
 80020c2:	701a      	strb	r2, [r3, #0]
		break;
 80020c4:	e076      	b.n	80021b4 <runTrayMode+0x19c>
	case 2:
		onlyPositionControl(initPosY, objPickPos[pathComplete].y);
 80020c6:	4b45      	ldr	r3, [pc, #276]	; (80021dc <runTrayMode+0x1c4>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	ee07 3a90 	vmov	s15, r3
 80020ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020d2:	4b3e      	ldr	r3, [pc, #248]	; (80021cc <runTrayMode+0x1b4>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	4a3e      	ldr	r2, [pc, #248]	; (80021d0 <runTrayMode+0x1b8>)
 80020d8:	00db      	lsls	r3, r3, #3
 80020da:	4413      	add	r3, r2
 80020dc:	3304      	adds	r3, #4
 80020de:	ed93 7a00 	vldr	s14, [r3]
 80020e2:	eef0 0a47 	vmov.f32	s1, s14
 80020e6:	eeb0 0a67 	vmov.f32	s0, s15
 80020ea:	f000 fa09 	bl	8002500 <onlyPositionControl>
		break;
 80020ee:	e061      	b.n	80021b4 <runTrayMode+0x19c>
	case 3:
		// END EFFECTOR CONTROL
		checkGoPick = 5;
 80020f0:	4b3b      	ldr	r3, [pc, #236]	; (80021e0 <runTrayMode+0x1c8>)
 80020f2:	2205      	movs	r2, #5
 80020f4:	701a      	strb	r2, [r3, #0]
		//endEffectorControl(endEffector.status, 0);
		//HAL_Delay(10);
		//endEffectorPick();
		// endEffectorPicking = 1;
		x2 = 1;
 80020f6:	4b3b      	ldr	r3, [pc, #236]	; (80021e4 <runTrayMode+0x1cc>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	701a      	strb	r2, [r3, #0]
		x[0] = 1;
 80020fc:	4b3a      	ldr	r3, [pc, #232]	; (80021e8 <runTrayMode+0x1d0>)
 80020fe:	2201      	movs	r2, #1
 8002100:	701a      	strb	r2, [r3, #0]

		break;
 8002102:	e057      	b.n	80021b4 <runTrayMode+0x19c>
	case 4:  // GO PLACE
		PIDCase = 0;
 8002104:	4b2f      	ldr	r3, [pc, #188]	; (80021c4 <runTrayMode+0x1ac>)
 8002106:	2200      	movs	r2, #0
 8002108:	701a      	strb	r2, [r3, #0]
		//checkGoPick = 1;
		// X-Axis
		registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 800210a:	4b2f      	ldr	r3, [pc, #188]	; (80021c8 <runTrayMode+0x1b0>)
 800210c:	2202      	movs	r2, #2
 800210e:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[65].U16 = objPlacePos[pathComplete].x; // SET : x-axis Target Position
 8002112:	4b2e      	ldr	r3, [pc, #184]	; (80021cc <runTrayMode+0x1b4>)
 8002114:	781b      	ldrb	r3, [r3, #0]
 8002116:	4a35      	ldr	r2, [pc, #212]	; (80021ec <runTrayMode+0x1d4>)
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	4413      	add	r3, r2
 800211c:	edd3 7a00 	vldr	s15, [r3]
 8002120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002124:	ee17 3a90 	vmov	r3, s15
 8002128:	b29a      	uxth	r2, r3
 800212a:	4b27      	ldr	r3, [pc, #156]	; (80021c8 <runTrayMode+0x1b0>)
 800212c:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		registerFrame[66].U16 = 3000; // SET : x-axis Target Speed
 8002130:	4b25      	ldr	r3, [pc, #148]	; (80021c8 <runTrayMode+0x1b0>)
 8002132:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002136:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 1; // SET : x-axis Target Speed
 800213a:	4b23      	ldr	r3, [pc, #140]	; (80021c8 <runTrayMode+0x1b0>)
 800213c:	2201      	movs	r2, #1
 800213e:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

		// Y-Axis
		passInit = 0;
 8002142:	4b24      	ldr	r3, [pc, #144]	; (80021d4 <runTrayMode+0x1bc>)
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]

		registerFrame[16].U16 = 0b0000000000010000; // GO PLACE : y-axis Moving Status
 8002148:	4b1f      	ldr	r3, [pc, #124]	; (80021c8 <runTrayMode+0x1b0>)
 800214a:	2210      	movs	r2, #16
 800214c:	841a      	strh	r2, [r3, #32]

		initPosY = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 800214e:	4b22      	ldr	r3, [pc, #136]	; (80021d8 <runTrayMode+0x1c0>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f7fe f992 	bl	800047c <__aeabi_i2d>
 8002158:	a317      	add	r3, pc, #92	; (adr r3, 80021b8 <runTrayMode+0x1a0>)
 800215a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800215e:	f7fe f9f7 	bl	8000550 <__aeabi_dmul>
 8002162:	4602      	mov	r2, r0
 8002164:	460b      	mov	r3, r1
 8002166:	4610      	mov	r0, r2
 8002168:	4619      	mov	r1, r3
 800216a:	f7fe fca1 	bl	8000ab0 <__aeabi_d2iz>
 800216e:	4603      	mov	r3, r0
 8002170:	4a1a      	ldr	r2, [pc, #104]	; (80021dc <runTrayMode+0x1c4>)
 8002172:	6013      	str	r3, [r2, #0]
		runTrayModeCase = 5;
 8002174:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <runTrayMode+0x1a8>)
 8002176:	2205      	movs	r2, #5
 8002178:	701a      	strb	r2, [r3, #0]

		break;
 800217a:	e01b      	b.n	80021b4 <runTrayMode+0x19c>
	case 5:
		onlyPositionControl(initPosY, objPlacePos[pathComplete].y);
 800217c:	4b17      	ldr	r3, [pc, #92]	; (80021dc <runTrayMode+0x1c4>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	ee07 3a90 	vmov	s15, r3
 8002184:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002188:	4b10      	ldr	r3, [pc, #64]	; (80021cc <runTrayMode+0x1b4>)
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	4a17      	ldr	r2, [pc, #92]	; (80021ec <runTrayMode+0x1d4>)
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	4413      	add	r3, r2
 8002192:	3304      	adds	r3, #4
 8002194:	ed93 7a00 	vldr	s14, [r3]
 8002198:	eef0 0a47 	vmov.f32	s1, s14
 800219c:	eeb0 0a67 	vmov.f32	s0, s15
 80021a0:	f000 f9ae 	bl	8002500 <onlyPositionControl>
		break;
 80021a4:	e006      	b.n	80021b4 <runTrayMode+0x19c>
		// END EFFECTOR CONTROL
		//endEffectorControl(endEffector.status, 0);
		//HAL_Delay(10);
		//endEffectorPlace();
		// endEffectorPlacing = 1;
		x2 = 1;
 80021a6:	4b0f      	ldr	r3, [pc, #60]	; (80021e4 <runTrayMode+0x1cc>)
 80021a8:	2201      	movs	r2, #1
 80021aa:	701a      	strb	r2, [r3, #0]
		x[1] = 1;
 80021ac:	4b0e      	ldr	r3, [pc, #56]	; (80021e8 <runTrayMode+0x1d0>)
 80021ae:	2201      	movs	r2, #1
 80021b0:	705a      	strb	r2, [r3, #1]

		break;
 80021b2:	bf00      	nop
	}

}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	464f6faa 	.word	0x464f6faa
 80021bc:	3f8199cb 	.word	0x3f8199cb
 80021c0:	20000f49 	.word	0x20000f49
 80021c4:	20000f4e 	.word	0x20000f4e
 80021c8:	20000d44 	.word	0x20000d44
 80021cc:	20000f48 	.word	0x20000f48
 80021d0:	20000e38 	.word	0x20000e38
 80021d4:	20000f4c 	.word	0x20000f4c
 80021d8:	20000e10 	.word	0x20000e10
 80021dc:	20000f38 	.word	0x20000f38
 80021e0:	20000f4d 	.word	0x20000f4d
 80021e4:	20000f54 	.word	0x20000f54
 80021e8:	20000f50 	.word	0x20000f50
 80021ec:	20000e80 	.word	0x20000e80

080021f0 <endEffectorPick>:

void endEffectorPick() {
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0

	switch (endEffectorState) {
 80021f4:	4b28      	ldr	r3, [pc, #160]	; (8002298 <endEffectorPick+0xa8>)
 80021f6:	781b      	ldrb	r3, [r3, #0]
 80021f8:	2b03      	cmp	r3, #3
 80021fa:	d84a      	bhi.n	8002292 <endEffectorPick+0xa2>
 80021fc:	a201      	add	r2, pc, #4	; (adr r2, 8002204 <endEffectorPick+0x14>)
 80021fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002202:	bf00      	nop
 8002204:	08002215 	.word	0x08002215
 8002208:	08002231 	.word	0x08002231
 800220c:	0800224d 	.word	0x0800224d
 8002210:	08002269 	.word	0x08002269
	case 0:
		endEffectorControl(endEffector.gripperWork, 1); // GRIPPER ON
 8002214:	4b21      	ldr	r3, [pc, #132]	; (800229c <endEffectorPick+0xac>)
 8002216:	789b      	ldrb	r3, [r3, #2]
 8002218:	2101      	movs	r1, #1
 800221a:	4618      	mov	r0, r3
 800221c:	f001 fe44 	bl	8003ea8 <endEffectorControl>
		if (readStatus[0] == 0b100) {
 8002220:	4b1f      	ldr	r3, [pc, #124]	; (80022a0 <endEffectorPick+0xb0>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b04      	cmp	r3, #4
 8002226:	d12f      	bne.n	8002288 <endEffectorPick+0x98>
			endEffectorState = 1;
 8002228:	4b1b      	ldr	r3, [pc, #108]	; (8002298 <endEffectorPick+0xa8>)
 800222a:	2201      	movs	r2, #1
 800222c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800222e:	e02b      	b.n	8002288 <endEffectorPick+0x98>
	case 1:
		endEffectorControl(endEffector.gripperPickAndPlace, 1); // PICK UP
 8002230:	4b1a      	ldr	r3, [pc, #104]	; (800229c <endEffectorPick+0xac>)
 8002232:	78db      	ldrb	r3, [r3, #3]
 8002234:	2101      	movs	r1, #1
 8002236:	4618      	mov	r0, r3
 8002238:	f001 fe36 	bl	8003ea8 <endEffectorControl>
		if (readStatus[0] == 0b0111) {
 800223c:	4b18      	ldr	r3, [pc, #96]	; (80022a0 <endEffectorPick+0xb0>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	2b07      	cmp	r3, #7
 8002242:	d123      	bne.n	800228c <endEffectorPick+0x9c>
			endEffectorState = 2;
 8002244:	4b14      	ldr	r3, [pc, #80]	; (8002298 <endEffectorPick+0xa8>)
 8002246:	2202      	movs	r2, #2
 8002248:	701a      	strb	r2, [r3, #0]
		}
		break;
 800224a:	e01f      	b.n	800228c <endEffectorPick+0x9c>
	case 2:
		endEffectorControl(endEffector.gripperWork, 0); // GRIPPER OFF
 800224c:	4b13      	ldr	r3, [pc, #76]	; (800229c <endEffectorPick+0xac>)
 800224e:	789b      	ldrb	r3, [r3, #2]
 8002250:	2100      	movs	r1, #0
 8002252:	4618      	mov	r0, r3
 8002254:	f001 fe28 	bl	8003ea8 <endEffectorControl>
		if (readStatus[0] == 0b011) {
 8002258:	4b11      	ldr	r3, [pc, #68]	; (80022a0 <endEffectorPick+0xb0>)
 800225a:	781b      	ldrb	r3, [r3, #0]
 800225c:	2b03      	cmp	r3, #3
 800225e:	d117      	bne.n	8002290 <endEffectorPick+0xa0>
			endEffectorState = 3;
 8002260:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <endEffectorPick+0xa8>)
 8002262:	2203      	movs	r2, #3
 8002264:	701a      	strb	r2, [r3, #0]
		}
		break;
 8002266:	e013      	b.n	8002290 <endEffectorPick+0xa0>
	case 3:
		runTrayModeCase = 4;
 8002268:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <endEffectorPick+0xb4>)
 800226a:	2204      	movs	r2, #4
 800226c:	701a      	strb	r2, [r3, #0]
		endEffectorState = 0;
 800226e:	4b0a      	ldr	r3, [pc, #40]	; (8002298 <endEffectorPick+0xa8>)
 8002270:	2200      	movs	r2, #0
 8002272:	701a      	strb	r2, [r3, #0]
		endEffectorPicking = 0;
 8002274:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <endEffectorPick+0xb8>)
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]
		x[0] = 0;
 800227a:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <endEffectorPick+0xbc>)
 800227c:	2200      	movs	r2, #0
 800227e:	701a      	strb	r2, [r3, #0]
		x2 = 0;
 8002280:	4b0b      	ldr	r3, [pc, #44]	; (80022b0 <endEffectorPick+0xc0>)
 8002282:	2200      	movs	r2, #0
 8002284:	701a      	strb	r2, [r3, #0]
		break;
 8002286:	e004      	b.n	8002292 <endEffectorPick+0xa2>
		break;
 8002288:	bf00      	nop
 800228a:	e002      	b.n	8002292 <endEffectorPick+0xa2>
		break;
 800228c:	bf00      	nop
 800228e:	e000      	b.n	8002292 <endEffectorPick+0xa2>
		break;
 8002290:	bf00      	nop
	}
}
 8002292:	bf00      	nop
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	20000f46 	.word	0x20000f46
 800229c:	20000268 	.word	0x20000268
 80022a0:	20000f3c 	.word	0x20000f3c
 80022a4:	20000f49 	.word	0x20000f49
 80022a8:	20000f4a 	.word	0x20000f4a
 80022ac:	20000f50 	.word	0x20000f50
 80022b0:	20000f54 	.word	0x20000f54

080022b4 <endEffectorPlace>:

void endEffectorPlace() {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	af00      	add	r7, sp, #0
	switch (endEffectorState) {
 80022b8:	4b32      	ldr	r3, [pc, #200]	; (8002384 <endEffectorPlace+0xd0>)
 80022ba:	781b      	ldrb	r3, [r3, #0]
 80022bc:	2b03      	cmp	r3, #3
 80022be:	d85e      	bhi.n	800237e <endEffectorPlace+0xca>
 80022c0:	a201      	add	r2, pc, #4	; (adr r2, 80022c8 <endEffectorPlace+0x14>)
 80022c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022c6:	bf00      	nop
 80022c8:	080022d9 	.word	0x080022d9
 80022cc:	080022f5 	.word	0x080022f5
 80022d0:	08002311 	.word	0x08002311
 80022d4:	0800232d 	.word	0x0800232d
	case 0:
		endEffectorControl(endEffector.gripperWork, 1); // GRIPPER ON
 80022d8:	4b2b      	ldr	r3, [pc, #172]	; (8002388 <endEffectorPlace+0xd4>)
 80022da:	789b      	ldrb	r3, [r3, #2]
 80022dc:	2101      	movs	r1, #1
 80022de:	4618      	mov	r0, r3
 80022e0:	f001 fde2 	bl	8003ea8 <endEffectorControl>
		if (readStatus[0] == 0b111) {
 80022e4:	4b29      	ldr	r3, [pc, #164]	; (800238c <endEffectorPlace+0xd8>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b07      	cmp	r3, #7
 80022ea:	d141      	bne.n	8002370 <endEffectorPlace+0xbc>
			endEffectorState = 1;
 80022ec:	4b25      	ldr	r3, [pc, #148]	; (8002384 <endEffectorPlace+0xd0>)
 80022ee:	2201      	movs	r2, #1
 80022f0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80022f2:	e03d      	b.n	8002370 <endEffectorPlace+0xbc>
	case 1:
		endEffectorControl(endEffector.gripperPickAndPlace, 0); // PICK DOWN
 80022f4:	4b24      	ldr	r3, [pc, #144]	; (8002388 <endEffectorPlace+0xd4>)
 80022f6:	78db      	ldrb	r3, [r3, #3]
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f001 fdd4 	bl	8003ea8 <endEffectorControl>
		if (readStatus[0] == 0b0100) {
 8002300:	4b22      	ldr	r3, [pc, #136]	; (800238c <endEffectorPlace+0xd8>)
 8002302:	781b      	ldrb	r3, [r3, #0]
 8002304:	2b04      	cmp	r3, #4
 8002306:	d135      	bne.n	8002374 <endEffectorPlace+0xc0>
			endEffectorState = 2;
 8002308:	4b1e      	ldr	r3, [pc, #120]	; (8002384 <endEffectorPlace+0xd0>)
 800230a:	2202      	movs	r2, #2
 800230c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800230e:	e031      	b.n	8002374 <endEffectorPlace+0xc0>
	case 2:
		endEffectorControl(endEffector.gripperWork, 0); // GRIPPER OFF
 8002310:	4b1d      	ldr	r3, [pc, #116]	; (8002388 <endEffectorPlace+0xd4>)
 8002312:	789b      	ldrb	r3, [r3, #2]
 8002314:	2100      	movs	r1, #0
 8002316:	4618      	mov	r0, r3
 8002318:	f001 fdc6 	bl	8003ea8 <endEffectorControl>
		if (readStatus[0] == 0b0000) {
 800231c:	4b1b      	ldr	r3, [pc, #108]	; (800238c <endEffectorPlace+0xd8>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	2b00      	cmp	r3, #0
 8002322:	d129      	bne.n	8002378 <endEffectorPlace+0xc4>
			endEffectorState = 3;
 8002324:	4b17      	ldr	r3, [pc, #92]	; (8002384 <endEffectorPlace+0xd0>)
 8002326:	2203      	movs	r2, #3
 8002328:	701a      	strb	r2, [r3, #0]
		}
		break;
 800232a:	e025      	b.n	8002378 <endEffectorPlace+0xc4>
	case 3:
		runTrayModeCase = 1;
 800232c:	4b18      	ldr	r3, [pc, #96]	; (8002390 <endEffectorPlace+0xdc>)
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
		endEffectorState = 0;
 8002332:	4b14      	ldr	r3, [pc, #80]	; (8002384 <endEffectorPlace+0xd0>)
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
		endEffectorPicking = 0;
 8002338:	4b16      	ldr	r3, [pc, #88]	; (8002394 <endEffectorPlace+0xe0>)
 800233a:	2200      	movs	r2, #0
 800233c:	701a      	strb	r2, [r3, #0]
		pathComplete += 1;
 800233e:	4b16      	ldr	r3, [pc, #88]	; (8002398 <endEffectorPlace+0xe4>)
 8002340:	781b      	ldrb	r3, [r3, #0]
 8002342:	3301      	adds	r3, #1
 8002344:	b2da      	uxtb	r2, r3
 8002346:	4b14      	ldr	r3, [pc, #80]	; (8002398 <endEffectorPlace+0xe4>)
 8002348:	701a      	strb	r2, [r3, #0]
		x[1] = 0;
 800234a:	4b14      	ldr	r3, [pc, #80]	; (800239c <endEffectorPlace+0xe8>)
 800234c:	2200      	movs	r2, #0
 800234e:	705a      	strb	r2, [r3, #1]
		x2 = 0;
 8002350:	4b13      	ldr	r3, [pc, #76]	; (80023a0 <endEffectorPlace+0xec>)
 8002352:	2200      	movs	r2, #0
 8002354:	701a      	strb	r2, [r3, #0]
		if (pathComplete == 9) { // PUT IN SWITCH CASE
 8002356:	4b10      	ldr	r3, [pc, #64]	; (8002398 <endEffectorPlace+0xe4>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b09      	cmp	r3, #9
 800235c:	d10e      	bne.n	800237c <endEffectorPlace+0xc8>
			setHome();
 800235e:	f000 f863 	bl	8002428 <setHome>
			pathComplete = 0;
 8002362:	4b0d      	ldr	r3, [pc, #52]	; (8002398 <endEffectorPlace+0xe4>)
 8002364:	2200      	movs	r2, #0
 8002366:	701a      	strb	r2, [r3, #0]
			runTrayModeCase = 0;
 8002368:	4b09      	ldr	r3, [pc, #36]	; (8002390 <endEffectorPlace+0xdc>)
 800236a:	2200      	movs	r2, #0
 800236c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800236e:	e005      	b.n	800237c <endEffectorPlace+0xc8>
		break;
 8002370:	bf00      	nop
 8002372:	e004      	b.n	800237e <endEffectorPlace+0xca>
		break;
 8002374:	bf00      	nop
 8002376:	e002      	b.n	800237e <endEffectorPlace+0xca>
		break;
 8002378:	bf00      	nop
 800237a:	e000      	b.n	800237e <endEffectorPlace+0xca>
		break;
 800237c:	bf00      	nop
	}

}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20000f46 	.word	0x20000f46
 8002388:	20000268 	.word	0x20000268
 800238c:	20000f3c 	.word	0x20000f3c
 8002390:	20000f49 	.word	0x20000f49
 8002394:	20000f4a 	.word	0x20000f4a
 8002398:	20000f48 	.word	0x20000f48
 800239c:	20000f50 	.word	0x20000f50
 80023a0:	20000f54 	.word	0x20000f54

080023a4 <setMotor>:
void setMotor() {
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
	if (dirAxisY) {
 80023a8:	4b0d      	ldr	r3, [pc, #52]	; (80023e0 <setMotor+0x3c>)
 80023aa:	781b      	ldrb	r3, [r3, #0]
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <setMotor+0x18>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 80023b0:	2201      	movs	r2, #1
 80023b2:	2140      	movs	r1, #64	; 0x40
 80023b4:	480b      	ldr	r0, [pc, #44]	; (80023e4 <setMotor+0x40>)
 80023b6:	f003 fd2d 	bl	8005e14 <HAL_GPIO_WritePin>
 80023ba:	e004      	b.n	80023c6 <setMotor+0x22>
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80023bc:	2200      	movs	r2, #0
 80023be:	2140      	movs	r1, #64	; 0x40
 80023c0:	4808      	ldr	r0, [pc, #32]	; (80023e4 <setMotor+0x40>)
 80023c2:	f003 fd27 	bl	8005e14 <HAL_GPIO_WritePin>
	}
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty);
 80023c6:	4b08      	ldr	r3, [pc, #32]	; (80023e8 <setMotor+0x44>)
 80023c8:	edd3 7a00 	vldr	s15, [r3]
 80023cc:	4b07      	ldr	r3, [pc, #28]	; (80023ec <setMotor+0x48>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023d4:	ee17 2a90 	vmov	r2, s15
 80023d8:	635a      	str	r2, [r3, #52]	; 0x34
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000244 	.word	0x20000244
 80023e4:	40020800 	.word	0x40020800
 80023e8:	20000e08 	.word	0x20000e08
 80023ec:	20000414 	.word	0x20000414

080023f0 <readEncoder>:

void readEncoder() {
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
	QEIReadRaw = __HAL_TIM_GET_COUNTER(&htim5);
 80023f4:	4b08      	ldr	r3, [pc, #32]	; (8002418 <readEncoder+0x28>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fa:	461a      	mov	r2, r3
 80023fc:	4b07      	ldr	r3, [pc, #28]	; (800241c <readEncoder+0x2c>)
 80023fe:	601a      	str	r2, [r3, #0]
	QEIReadModified = QEIReadRaw - QEIHome;
 8002400:	4b06      	ldr	r3, [pc, #24]	; (800241c <readEncoder+0x2c>)
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	4b06      	ldr	r3, [pc, #24]	; (8002420 <readEncoder+0x30>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	4a06      	ldr	r2, [pc, #24]	; (8002424 <readEncoder+0x34>)
 800240c:	6013      	str	r3, [r2, #0]
}
 800240e:	bf00      	nop
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr
 8002418:	20000630 	.word	0x20000630
 800241c:	20000e0c 	.word	0x20000e0c
 8002420:	20000e14 	.word	0x20000e14
 8002424:	20000e10 	.word	0x20000e10

08002428 <setHome>:

void setHome() {
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0

	switch (myHomeState) {
 800242c:	4b29      	ldr	r3, [pc, #164]	; (80024d4 <setHome+0xac>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b02      	cmp	r3, #2
 8002432:	d02f      	beq.n	8002494 <setHome+0x6c>
 8002434:	2b02      	cmp	r3, #2
 8002436:	dc4b      	bgt.n	80024d0 <setHome+0xa8>
 8002438:	2b00      	cmp	r3, #0
 800243a:	d002      	beq.n	8002442 <setHome+0x1a>
 800243c:	2b01      	cmp	r3, #1
 800243e:	d014      	beq.n	800246a <setHome+0x42>
		}
		break;

	}

}
 8002440:	e046      	b.n	80024d0 <setHome+0xa8>
		if (photoSig[0]) // Motor Photo Sensor
 8002442:	4b25      	ldr	r3, [pc, #148]	; (80024d8 <setHome+0xb0>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d003      	beq.n	8002452 <setHome+0x2a>
			myHomeState = 1;
 800244a:	4b22      	ldr	r3, [pc, #136]	; (80024d4 <setHome+0xac>)
 800244c:	2201      	movs	r2, #1
 800244e:	701a      	strb	r2, [r3, #0]
		break;
 8002450:	e03e      	b.n	80024d0 <setHome+0xa8>
			dirAxisY = 0;
 8002452:	4b22      	ldr	r3, [pc, #136]	; (80024dc <setHome+0xb4>)
 8002454:	2200      	movs	r2, #0
 8002456:	701a      	strb	r2, [r3, #0]
			duty = 350;
 8002458:	4b21      	ldr	r3, [pc, #132]	; (80024e0 <setHome+0xb8>)
 800245a:	4a22      	ldr	r2, [pc, #136]	; (80024e4 <setHome+0xbc>)
 800245c:	601a      	str	r2, [r3, #0]
			setMotor();
 800245e:	f7ff ffa1 	bl	80023a4 <setMotor>
			myHomeState = 1;
 8002462:	4b1c      	ldr	r3, [pc, #112]	; (80024d4 <setHome+0xac>)
 8002464:	2201      	movs	r2, #1
 8002466:	701a      	strb	r2, [r3, #0]
		break;
 8002468:	e032      	b.n	80024d0 <setHome+0xa8>
		if (photoSig[0]) // Motor Photo Sensor
 800246a:	4b1b      	ldr	r3, [pc, #108]	; (80024d8 <setHome+0xb0>)
 800246c:	781b      	ldrb	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d008      	beq.n	8002484 <setHome+0x5c>
			dirAxisY = 1;
 8002472:	4b1a      	ldr	r3, [pc, #104]	; (80024dc <setHome+0xb4>)
 8002474:	2201      	movs	r2, #1
 8002476:	701a      	strb	r2, [r3, #0]
			duty = 350;
 8002478:	4b19      	ldr	r3, [pc, #100]	; (80024e0 <setHome+0xb8>)
 800247a:	4a1a      	ldr	r2, [pc, #104]	; (80024e4 <setHome+0xbc>)
 800247c:	601a      	str	r2, [r3, #0]
			setMotor();
 800247e:	f7ff ff91 	bl	80023a4 <setMotor>
		break;
 8002482:	e022      	b.n	80024ca <setHome+0xa2>
		} else if (photoSig[1]) // Center Photo Sensor
 8002484:	4b14      	ldr	r3, [pc, #80]	; (80024d8 <setHome+0xb0>)
 8002486:	785b      	ldrb	r3, [r3, #1]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d01e      	beq.n	80024ca <setHome+0xa2>
			myHomeState = 2;
 800248c:	4b11      	ldr	r3, [pc, #68]	; (80024d4 <setHome+0xac>)
 800248e:	2202      	movs	r2, #2
 8002490:	701a      	strb	r2, [r3, #0]
		break;
 8002492:	e01a      	b.n	80024ca <setHome+0xa2>
		duty = 0;
 8002494:	4b12      	ldr	r3, [pc, #72]	; (80024e0 <setHome+0xb8>)
 8002496:	f04f 0200 	mov.w	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
		setMotor();
 800249c:	f7ff ff82 	bl	80023a4 <setMotor>
		QEIHome = QEIReadRaw;
 80024a0:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <setHome+0xc0>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a11      	ldr	r2, [pc, #68]	; (80024ec <setHome+0xc4>)
 80024a6:	6013      	str	r3, [r2, #0]
		startSetHome = 0;
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <setHome+0xc8>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]
		myHomeState = 0;
 80024ae:	4b09      	ldr	r3, [pc, #36]	; (80024d4 <setHome+0xac>)
 80024b0:	2200      	movs	r2, #0
 80024b2:	701a      	strb	r2, [r3, #0]
		registerFrame[16].U16 = 0; // RESET : y-axis Moving Status
 80024b4:	4b0f      	ldr	r3, [pc, #60]	; (80024f4 <setHome+0xcc>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	841a      	strh	r2, [r3, #32]
		if (startRunTray) {
 80024ba:	4b0f      	ldr	r3, [pc, #60]	; (80024f8 <setHome+0xd0>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d005      	beq.n	80024ce <setHome+0xa6>
			runTrayModeCase = 1;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	; (80024fc <setHome+0xd4>)
 80024c4:	2201      	movs	r2, #1
 80024c6:	701a      	strb	r2, [r3, #0]
		break;
 80024c8:	e001      	b.n	80024ce <setHome+0xa6>
		break;
 80024ca:	bf00      	nop
 80024cc:	e000      	b.n	80024d0 <setHome+0xa8>
		break;
 80024ce:	bf00      	nop
}
 80024d0:	bf00      	nop
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	20000f34 	.word	0x20000f34
 80024d8:	20000e34 	.word	0x20000e34
 80024dc:	20000244 	.word	0x20000244
 80024e0:	20000e08 	.word	0x20000e08
 80024e4:	43af0000 	.word	0x43af0000
 80024e8:	20000e0c 	.word	0x20000e0c
 80024ec:	20000e14 	.word	0x20000e14
 80024f0:	20000264 	.word	0x20000264
 80024f4:	20000d44 	.word	0x20000d44
 80024f8:	20000f47 	.word	0x20000f47
 80024fc:	20000f49 	.word	0x20000f49

08002500 <onlyPositionControl>:
	}
	prePos = mmActPos;
	setMotor();
}

void onlyPositionControl(float initPos, float targetPos) {
 8002500:	b5b0      	push	{r4, r5, r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	ed87 0a01 	vstr	s0, [r7, #4]
 800250a:	edc7 0a00 	vstr	s1, [r7]
	calculationTraj result = trapezoidalTraj(initPos, targetPos);
 800250e:	f107 0308 	add.w	r3, r7, #8
 8002512:	edd7 0a00 	vldr	s1, [r7]
 8002516:	ed97 0a01 	vldr	s0, [r7, #4]
 800251a:	4618      	mov	r0, r3
 800251c:	f000 faf0 	bl	8002b00 <trapezoidalTraj>

	switch (PIDCase) {
 8002520:	4b8d      	ldr	r3, [pc, #564]	; (8002758 <onlyPositionControl+0x258>)
 8002522:	781b      	ldrb	r3, [r3, #0]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <onlyPositionControl+0x30>
 8002528:	2b01      	cmp	r3, #1
 800252a:	f000 80ea 	beq.w	8002702 <onlyPositionControl+0x202>

		}
		break;
	}

}
 800252e:	e104      	b.n	800273a <onlyPositionControl+0x23a>
		mmActPos = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8002530:	4b8a      	ldr	r3, [pc, #552]	; (800275c <onlyPositionControl+0x25c>)
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f7fd ffa1 	bl	800047c <__aeabi_i2d>
 800253a:	a383      	add	r3, pc, #524	; (adr r3, 8002748 <onlyPositionControl+0x248>)
 800253c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002540:	f7fe f806 	bl	8000550 <__aeabi_dmul>
 8002544:	4602      	mov	r2, r0
 8002546:	460b      	mov	r3, r1
 8002548:	4610      	mov	r0, r2
 800254a:	4619      	mov	r1, r3
 800254c:	f7fe fad8 	bl	8000b00 <__aeabi_d2f>
 8002550:	4603      	mov	r3, r0
 8002552:	4a83      	ldr	r2, [pc, #524]	; (8002760 <onlyPositionControl+0x260>)
 8002554:	6013      	str	r3, [r2, #0]
		mmActVel = (mmActPos - prePos) / 0.001;
 8002556:	4b82      	ldr	r3, [pc, #520]	; (8002760 <onlyPositionControl+0x260>)
 8002558:	ed93 7a00 	vldr	s14, [r3]
 800255c:	4b81      	ldr	r3, [pc, #516]	; (8002764 <onlyPositionControl+0x264>)
 800255e:	edd3 7a00 	vldr	s15, [r3]
 8002562:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002566:	ee17 0a90 	vmov	r0, s15
 800256a:	f7fd ff99 	bl	80004a0 <__aeabi_f2d>
 800256e:	a378      	add	r3, pc, #480	; (adr r3, 8002750 <onlyPositionControl+0x250>)
 8002570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002574:	f7fe f916 	bl	80007a4 <__aeabi_ddiv>
 8002578:	4602      	mov	r2, r0
 800257a:	460b      	mov	r3, r1
 800257c:	4610      	mov	r0, r2
 800257e:	4619      	mov	r1, r3
 8002580:	f7fe fabe 	bl	8000b00 <__aeabi_d2f>
 8002584:	4603      	mov	r3, r0
 8002586:	4a78      	ldr	r2, [pc, #480]	; (8002768 <onlyPositionControl+0x268>)
 8002588:	6013      	str	r3, [r2, #0]
		mmActAcc = (mmActVel - preVel) / 0.001;
 800258a:	4b77      	ldr	r3, [pc, #476]	; (8002768 <onlyPositionControl+0x268>)
 800258c:	ed93 7a00 	vldr	s14, [r3]
 8002590:	4b76      	ldr	r3, [pc, #472]	; (800276c <onlyPositionControl+0x26c>)
 8002592:	edd3 7a00 	vldr	s15, [r3]
 8002596:	ee77 7a67 	vsub.f32	s15, s14, s15
 800259a:	ee17 0a90 	vmov	r0, s15
 800259e:	f7fd ff7f 	bl	80004a0 <__aeabi_f2d>
 80025a2:	a36b      	add	r3, pc, #428	; (adr r3, 8002750 <onlyPositionControl+0x250>)
 80025a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025a8:	f7fe f8fc 	bl	80007a4 <__aeabi_ddiv>
 80025ac:	4602      	mov	r2, r0
 80025ae:	460b      	mov	r3, r1
 80025b0:	4610      	mov	r0, r2
 80025b2:	4619      	mov	r1, r3
 80025b4:	f7fe faa4 	bl	8000b00 <__aeabi_d2f>
 80025b8:	4603      	mov	r3, r0
 80025ba:	4a6d      	ldr	r2, [pc, #436]	; (8002770 <onlyPositionControl+0x270>)
 80025bc:	6013      	str	r3, [r2, #0]
		mmError = result.posTraj - mmActPos;
 80025be:	ed97 7a02 	vldr	s14, [r7, #8]
 80025c2:	4b67      	ldr	r3, [pc, #412]	; (8002760 <onlyPositionControl+0x260>)
 80025c4:	edd3 7a00 	vldr	s15, [r3]
 80025c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025cc:	4b69      	ldr	r3, [pc, #420]	; (8002774 <onlyPositionControl+0x274>)
 80025ce:	edc3 7a00 	vstr	s15, [r3]
		positionPID.eIntegral = positionPID.eIntegral + (mmError * 0.001);
 80025d2:	4b69      	ldr	r3, [pc, #420]	; (8002778 <onlyPositionControl+0x278>)
 80025d4:	68db      	ldr	r3, [r3, #12]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7fd ff62 	bl	80004a0 <__aeabi_f2d>
 80025dc:	4604      	mov	r4, r0
 80025de:	460d      	mov	r5, r1
 80025e0:	4b64      	ldr	r3, [pc, #400]	; (8002774 <onlyPositionControl+0x274>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	4618      	mov	r0, r3
 80025e6:	f7fd ff5b 	bl	80004a0 <__aeabi_f2d>
 80025ea:	a359      	add	r3, pc, #356	; (adr r3, 8002750 <onlyPositionControl+0x250>)
 80025ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f0:	f7fd ffae 	bl	8000550 <__aeabi_dmul>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	4620      	mov	r0, r4
 80025fa:	4629      	mov	r1, r5
 80025fc:	f7fd fdf2 	bl	80001e4 <__adddf3>
 8002600:	4602      	mov	r2, r0
 8002602:	460b      	mov	r3, r1
 8002604:	4610      	mov	r0, r2
 8002606:	4619      	mov	r1, r3
 8002608:	f7fe fa7a 	bl	8000b00 <__aeabi_d2f>
 800260c:	4603      	mov	r3, r0
 800260e:	4a5a      	ldr	r2, [pc, #360]	; (8002778 <onlyPositionControl+0x278>)
 8002610:	60d3      	str	r3, [r2, #12]
		duty = (positionPID.pTerm * mmError)
 8002612:	4b59      	ldr	r3, [pc, #356]	; (8002778 <onlyPositionControl+0x278>)
 8002614:	ed93 7a00 	vldr	s14, [r3]
 8002618:	4b56      	ldr	r3, [pc, #344]	; (8002774 <onlyPositionControl+0x274>)
 800261a:	edd3 7a00 	vldr	s15, [r3]
 800261e:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ (positionPID.iTerm * positionPID.eIntegral);
 8002622:	4b55      	ldr	r3, [pc, #340]	; (8002778 <onlyPositionControl+0x278>)
 8002624:	edd3 6a01 	vldr	s13, [r3, #4]
 8002628:	4b53      	ldr	r3, [pc, #332]	; (8002778 <onlyPositionControl+0x278>)
 800262a:	edd3 7a03 	vldr	s15, [r3, #12]
 800262e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002632:	ee77 7a27 	vadd.f32	s15, s14, s15
		duty = (positionPID.pTerm * mmError)
 8002636:	4b51      	ldr	r3, [pc, #324]	; (800277c <onlyPositionControl+0x27c>)
 8002638:	edc3 7a00 	vstr	s15, [r3]
		if (duty < 0) {
 800263c:	4b4f      	ldr	r3, [pc, #316]	; (800277c <onlyPositionControl+0x27c>)
 800263e:	edd3 7a00 	vldr	s15, [r3]
 8002642:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002646:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264a:	d50b      	bpl.n	8002664 <onlyPositionControl+0x164>
			dirAxisY = 0;
 800264c:	4b4c      	ldr	r3, [pc, #304]	; (8002780 <onlyPositionControl+0x280>)
 800264e:	2200      	movs	r2, #0
 8002650:	701a      	strb	r2, [r3, #0]
			duty = (-1) * duty;
 8002652:	4b4a      	ldr	r3, [pc, #296]	; (800277c <onlyPositionControl+0x27c>)
 8002654:	edd3 7a00 	vldr	s15, [r3]
 8002658:	eef1 7a67 	vneg.f32	s15, s15
 800265c:	4b47      	ldr	r3, [pc, #284]	; (800277c <onlyPositionControl+0x27c>)
 800265e:	edc3 7a00 	vstr	s15, [r3]
 8002662:	e002      	b.n	800266a <onlyPositionControl+0x16a>
			dirAxisY = 1;
 8002664:	4b46      	ldr	r3, [pc, #280]	; (8002780 <onlyPositionControl+0x280>)
 8002666:	2201      	movs	r2, #1
 8002668:	701a      	strb	r2, [r3, #0]
		if (duty > 1000) {
 800266a:	4b44      	ldr	r3, [pc, #272]	; (800277c <onlyPositionControl+0x27c>)
 800266c:	edd3 7a00 	vldr	s15, [r3]
 8002670:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8002784 <onlyPositionControl+0x284>
 8002674:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	dd03      	ble.n	8002686 <onlyPositionControl+0x186>
			duty = 1000;
 800267e:	4b3f      	ldr	r3, [pc, #252]	; (800277c <onlyPositionControl+0x27c>)
 8002680:	4a41      	ldr	r2, [pc, #260]	; (8002788 <onlyPositionControl+0x288>)
 8002682:	601a      	str	r2, [r3, #0]
 8002684:	e00d      	b.n	80026a2 <onlyPositionControl+0x1a2>
		} else if (duty <= 300) {
 8002686:	4b3d      	ldr	r3, [pc, #244]	; (800277c <onlyPositionControl+0x27c>)
 8002688:	edd3 7a00 	vldr	s15, [r3]
 800268c:	ed9f 7a3f 	vldr	s14, [pc, #252]	; 800278c <onlyPositionControl+0x28c>
 8002690:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002698:	d803      	bhi.n	80026a2 <onlyPositionControl+0x1a2>
			duty = 0;
 800269a:	4b38      	ldr	r3, [pc, #224]	; (800277c <onlyPositionControl+0x27c>)
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	601a      	str	r2, [r3, #0]
		setMotor();
 80026a2:	f7ff fe7f 	bl	80023a4 <setMotor>
		prePos = mmActPos;
 80026a6:	4b2e      	ldr	r3, [pc, #184]	; (8002760 <onlyPositionControl+0x260>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a2e      	ldr	r2, [pc, #184]	; (8002764 <onlyPositionControl+0x264>)
 80026ac:	6013      	str	r3, [r2, #0]
		preVel = mmActVel;
 80026ae:	4b2e      	ldr	r3, [pc, #184]	; (8002768 <onlyPositionControl+0x268>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4a2e      	ldr	r2, [pc, #184]	; (800276c <onlyPositionControl+0x26c>)
 80026b4:	6013      	str	r3, [r2, #0]
		finalPIDChecky = result.posTraj;
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	4a35      	ldr	r2, [pc, #212]	; (8002790 <onlyPositionControl+0x290>)
 80026ba:	6013      	str	r3, [r2, #0]
		if (fabs(mmError) <= 1.2 && passInit && result.velTraj == 0.0) {
 80026bc:	4b2d      	ldr	r3, [pc, #180]	; (8002774 <onlyPositionControl+0x274>)
 80026be:	edd3 7a00 	vldr	s15, [r3]
 80026c2:	eef0 7ae7 	vabs.f32	s15, s15
 80026c6:	ee17 0a90 	vmov	r0, s15
 80026ca:	f7fd fee9 	bl	80004a0 <__aeabi_f2d>
 80026ce:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 80026d2:	4b30      	ldr	r3, [pc, #192]	; (8002794 <onlyPositionControl+0x294>)
 80026d4:	f7fe f9b8 	bl	8000a48 <__aeabi_dcmple>
 80026d8:	4603      	mov	r3, r0
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d00d      	beq.n	80026fa <onlyPositionControl+0x1fa>
 80026de:	4b2e      	ldr	r3, [pc, #184]	; (8002798 <onlyPositionControl+0x298>)
 80026e0:	781b      	ldrb	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d009      	beq.n	80026fa <onlyPositionControl+0x1fa>
 80026e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80026ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80026ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f2:	d102      	bne.n	80026fa <onlyPositionControl+0x1fa>
			PIDCase = 1;
 80026f4:	4b18      	ldr	r3, [pc, #96]	; (8002758 <onlyPositionControl+0x258>)
 80026f6:	2201      	movs	r2, #1
 80026f8:	701a      	strb	r2, [r3, #0]
		passInit = 1;
 80026fa:	4b27      	ldr	r3, [pc, #156]	; (8002798 <onlyPositionControl+0x298>)
 80026fc:	2201      	movs	r2, #1
 80026fe:	701a      	strb	r2, [r3, #0]
		break;
 8002700:	e01b      	b.n	800273a <onlyPositionControl+0x23a>
		if (runTrayModeCase == 2) {
 8002702:	4b26      	ldr	r3, [pc, #152]	; (800279c <onlyPositionControl+0x29c>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b02      	cmp	r3, #2
 8002708:	d109      	bne.n	800271e <onlyPositionControl+0x21e>
			runTrayModeCase = 3;
 800270a:	4b24      	ldr	r3, [pc, #144]	; (800279c <onlyPositionControl+0x29c>)
 800270c:	2203      	movs	r2, #3
 800270e:	701a      	strb	r2, [r3, #0]
			passInit = 0;
 8002710:	4b21      	ldr	r3, [pc, #132]	; (8002798 <onlyPositionControl+0x298>)
 8002712:	2200      	movs	r2, #0
 8002714:	701a      	strb	r2, [r3, #0]
			PIDCase = 0;
 8002716:	4b10      	ldr	r3, [pc, #64]	; (8002758 <onlyPositionControl+0x258>)
 8002718:	2200      	movs	r2, #0
 800271a:	701a      	strb	r2, [r3, #0]
		break;
 800271c:	e00c      	b.n	8002738 <onlyPositionControl+0x238>
		} else if (runTrayModeCase == 5) {
 800271e:	4b1f      	ldr	r3, [pc, #124]	; (800279c <onlyPositionControl+0x29c>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	2b05      	cmp	r3, #5
 8002724:	d108      	bne.n	8002738 <onlyPositionControl+0x238>
			runTrayModeCase = 6;
 8002726:	4b1d      	ldr	r3, [pc, #116]	; (800279c <onlyPositionControl+0x29c>)
 8002728:	2206      	movs	r2, #6
 800272a:	701a      	strb	r2, [r3, #0]
			passInit = 0;
 800272c:	4b1a      	ldr	r3, [pc, #104]	; (8002798 <onlyPositionControl+0x298>)
 800272e:	2200      	movs	r2, #0
 8002730:	701a      	strb	r2, [r3, #0]
			PIDCase = 0;
 8002732:	4b09      	ldr	r3, [pc, #36]	; (8002758 <onlyPositionControl+0x258>)
 8002734:	2200      	movs	r2, #0
 8002736:	701a      	strb	r2, [r3, #0]
		break;
 8002738:	bf00      	nop
}
 800273a:	bf00      	nop
 800273c:	3718      	adds	r7, #24
 800273e:	46bd      	mov	sp, r7
 8002740:	bdb0      	pop	{r4, r5, r7, pc}
 8002742:	bf00      	nop
 8002744:	f3af 8000 	nop.w
 8002748:	464f6faa 	.word	0x464f6faa
 800274c:	3f8199cb 	.word	0x3f8199cb
 8002750:	d2f1a9fc 	.word	0xd2f1a9fc
 8002754:	3f50624d 	.word	0x3f50624d
 8002758:	20000f4e 	.word	0x20000f4e
 800275c:	20000e10 	.word	0x20000e10
 8002760:	20000e18 	.word	0x20000e18
 8002764:	20000e28 	.word	0x20000e28
 8002768:	20000e20 	.word	0x20000e20
 800276c:	20000e2c 	.word	0x20000e2c
 8002770:	20000e24 	.word	0x20000e24
 8002774:	20000e1c 	.word	0x20000e1c
 8002778:	20000248 	.word	0x20000248
 800277c:	20000e08 	.word	0x20000e08
 8002780:	20000244 	.word	0x20000244
 8002784:	447a0000 	.word	0x447a0000
 8002788:	447a0000 	.word	0x447a0000
 800278c:	43960000 	.word	0x43960000
 8002790:	20000f58 	.word	0x20000f58
 8002794:	3ff33333 	.word	0x3ff33333
 8002798:	20000f4c 	.word	0x20000f4c
 800279c:	20000f49 	.word	0x20000f49

080027a0 <onlyPositionControlPointMode>:

void onlyPositionControlPointMode(float initPos, float targetPos) {
 80027a0:	b5b0      	push	{r4, r5, r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	ed87 0a01 	vstr	s0, [r7, #4]
 80027aa:	edc7 0a00 	vstr	s1, [r7]
	calculationTraj result = trapezoidalTraj(initPos, targetPos);
 80027ae:	f107 0308 	add.w	r3, r7, #8
 80027b2:	edd7 0a00 	vldr	s1, [r7]
 80027b6:	ed97 0a01 	vldr	s0, [r7, #4]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f000 f9a0 	bl	8002b00 <trapezoidalTraj>

	mmActPos = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 80027c0:	4b69      	ldr	r3, [pc, #420]	; (8002968 <onlyPositionControlPointMode+0x1c8>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f7fd fe59 	bl	800047c <__aeabi_i2d>
 80027ca:	a363      	add	r3, pc, #396	; (adr r3, 8002958 <onlyPositionControlPointMode+0x1b8>)
 80027cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027d0:	f7fd febe 	bl	8000550 <__aeabi_dmul>
 80027d4:	4602      	mov	r2, r0
 80027d6:	460b      	mov	r3, r1
 80027d8:	4610      	mov	r0, r2
 80027da:	4619      	mov	r1, r3
 80027dc:	f7fe f990 	bl	8000b00 <__aeabi_d2f>
 80027e0:	4603      	mov	r3, r0
 80027e2:	4a62      	ldr	r2, [pc, #392]	; (800296c <onlyPositionControlPointMode+0x1cc>)
 80027e4:	6013      	str	r3, [r2, #0]
	mmActVel = (mmActPos - prePos) / 0.001;
 80027e6:	4b61      	ldr	r3, [pc, #388]	; (800296c <onlyPositionControlPointMode+0x1cc>)
 80027e8:	ed93 7a00 	vldr	s14, [r3]
 80027ec:	4b60      	ldr	r3, [pc, #384]	; (8002970 <onlyPositionControlPointMode+0x1d0>)
 80027ee:	edd3 7a00 	vldr	s15, [r3]
 80027f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027f6:	ee17 0a90 	vmov	r0, s15
 80027fa:	f7fd fe51 	bl	80004a0 <__aeabi_f2d>
 80027fe:	a358      	add	r3, pc, #352	; (adr r3, 8002960 <onlyPositionControlPointMode+0x1c0>)
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	f7fd ffce 	bl	80007a4 <__aeabi_ddiv>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4610      	mov	r0, r2
 800280e:	4619      	mov	r1, r3
 8002810:	f7fe f976 	bl	8000b00 <__aeabi_d2f>
 8002814:	4603      	mov	r3, r0
 8002816:	4a57      	ldr	r2, [pc, #348]	; (8002974 <onlyPositionControlPointMode+0x1d4>)
 8002818:	6013      	str	r3, [r2, #0]
	mmActAcc = (mmActVel - preVel) / 0.001;
 800281a:	4b56      	ldr	r3, [pc, #344]	; (8002974 <onlyPositionControlPointMode+0x1d4>)
 800281c:	ed93 7a00 	vldr	s14, [r3]
 8002820:	4b55      	ldr	r3, [pc, #340]	; (8002978 <onlyPositionControlPointMode+0x1d8>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ee77 7a67 	vsub.f32	s15, s14, s15
 800282a:	ee17 0a90 	vmov	r0, s15
 800282e:	f7fd fe37 	bl	80004a0 <__aeabi_f2d>
 8002832:	a34b      	add	r3, pc, #300	; (adr r3, 8002960 <onlyPositionControlPointMode+0x1c0>)
 8002834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002838:	f7fd ffb4 	bl	80007a4 <__aeabi_ddiv>
 800283c:	4602      	mov	r2, r0
 800283e:	460b      	mov	r3, r1
 8002840:	4610      	mov	r0, r2
 8002842:	4619      	mov	r1, r3
 8002844:	f7fe f95c 	bl	8000b00 <__aeabi_d2f>
 8002848:	4603      	mov	r3, r0
 800284a:	4a4c      	ldr	r2, [pc, #304]	; (800297c <onlyPositionControlPointMode+0x1dc>)
 800284c:	6013      	str	r3, [r2, #0]

	mmError = result.posTraj - mmActPos;
 800284e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002852:	4b46      	ldr	r3, [pc, #280]	; (800296c <onlyPositionControlPointMode+0x1cc>)
 8002854:	edd3 7a00 	vldr	s15, [r3]
 8002858:	ee77 7a67 	vsub.f32	s15, s14, s15
 800285c:	4b48      	ldr	r3, [pc, #288]	; (8002980 <onlyPositionControlPointMode+0x1e0>)
 800285e:	edc3 7a00 	vstr	s15, [r3]
	positionPID.eIntegral = positionPID.eIntegral + (mmError * 0.001);
 8002862:	4b48      	ldr	r3, [pc, #288]	; (8002984 <onlyPositionControlPointMode+0x1e4>)
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	4618      	mov	r0, r3
 8002868:	f7fd fe1a 	bl	80004a0 <__aeabi_f2d>
 800286c:	4604      	mov	r4, r0
 800286e:	460d      	mov	r5, r1
 8002870:	4b43      	ldr	r3, [pc, #268]	; (8002980 <onlyPositionControlPointMode+0x1e0>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4618      	mov	r0, r3
 8002876:	f7fd fe13 	bl	80004a0 <__aeabi_f2d>
 800287a:	a339      	add	r3, pc, #228	; (adr r3, 8002960 <onlyPositionControlPointMode+0x1c0>)
 800287c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002880:	f7fd fe66 	bl	8000550 <__aeabi_dmul>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4620      	mov	r0, r4
 800288a:	4629      	mov	r1, r5
 800288c:	f7fd fcaa 	bl	80001e4 <__adddf3>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4610      	mov	r0, r2
 8002896:	4619      	mov	r1, r3
 8002898:	f7fe f932 	bl	8000b00 <__aeabi_d2f>
 800289c:	4603      	mov	r3, r0
 800289e:	4a39      	ldr	r2, [pc, #228]	; (8002984 <onlyPositionControlPointMode+0x1e4>)
 80028a0:	60d3      	str	r3, [r2, #12]
	duty = (positionPID.pTerm * mmError)
 80028a2:	4b38      	ldr	r3, [pc, #224]	; (8002984 <onlyPositionControlPointMode+0x1e4>)
 80028a4:	ed93 7a00 	vldr	s14, [r3]
 80028a8:	4b35      	ldr	r3, [pc, #212]	; (8002980 <onlyPositionControlPointMode+0x1e0>)
 80028aa:	edd3 7a00 	vldr	s15, [r3]
 80028ae:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ (positionPID.iTerm * positionPID.eIntegral);
 80028b2:	4b34      	ldr	r3, [pc, #208]	; (8002984 <onlyPositionControlPointMode+0x1e4>)
 80028b4:	edd3 6a01 	vldr	s13, [r3, #4]
 80028b8:	4b32      	ldr	r3, [pc, #200]	; (8002984 <onlyPositionControlPointMode+0x1e4>)
 80028ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80028be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028c2:	ee77 7a27 	vadd.f32	s15, s14, s15
	duty = (positionPID.pTerm * mmError)
 80028c6:	4b30      	ldr	r3, [pc, #192]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 80028c8:	edc3 7a00 	vstr	s15, [r3]
	if (duty < 0) {
 80028cc:	4b2e      	ldr	r3, [pc, #184]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 80028ce:	edd3 7a00 	vldr	s15, [r3]
 80028d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028da:	d50b      	bpl.n	80028f4 <onlyPositionControlPointMode+0x154>
		dirAxisY = 0;
 80028dc:	4b2b      	ldr	r3, [pc, #172]	; (800298c <onlyPositionControlPointMode+0x1ec>)
 80028de:	2200      	movs	r2, #0
 80028e0:	701a      	strb	r2, [r3, #0]
		duty = (-1) * duty;
 80028e2:	4b29      	ldr	r3, [pc, #164]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 80028e4:	edd3 7a00 	vldr	s15, [r3]
 80028e8:	eef1 7a67 	vneg.f32	s15, s15
 80028ec:	4b26      	ldr	r3, [pc, #152]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 80028ee:	edc3 7a00 	vstr	s15, [r3]
 80028f2:	e002      	b.n	80028fa <onlyPositionControlPointMode+0x15a>
	} else {
		dirAxisY = 1;
 80028f4:	4b25      	ldr	r3, [pc, #148]	; (800298c <onlyPositionControlPointMode+0x1ec>)
 80028f6:	2201      	movs	r2, #1
 80028f8:	701a      	strb	r2, [r3, #0]
	}
	if (duty > 1000) {
 80028fa:	4b23      	ldr	r3, [pc, #140]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 80028fc:	edd3 7a00 	vldr	s15, [r3]
 8002900:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002990 <onlyPositionControlPointMode+0x1f0>
 8002904:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002908:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800290c:	dd03      	ble.n	8002916 <onlyPositionControlPointMode+0x176>
		duty = 1000;
 800290e:	4b1e      	ldr	r3, [pc, #120]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 8002910:	4a20      	ldr	r2, [pc, #128]	; (8002994 <onlyPositionControlPointMode+0x1f4>)
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	e00d      	b.n	8002932 <onlyPositionControlPointMode+0x192>
	} else if (duty <= 80) {
 8002916:	4b1c      	ldr	r3, [pc, #112]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 8002918:	edd3 7a00 	vldr	s15, [r3]
 800291c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002998 <onlyPositionControlPointMode+0x1f8>
 8002920:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002924:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002928:	d803      	bhi.n	8002932 <onlyPositionControlPointMode+0x192>
		duty = 0;
 800292a:	4b17      	ldr	r3, [pc, #92]	; (8002988 <onlyPositionControlPointMode+0x1e8>)
 800292c:	f04f 0200 	mov.w	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
	}

	setMotor();
 8002932:	f7ff fd37 	bl	80023a4 <setMotor>

	prePos = mmActPos;
 8002936:	4b0d      	ldr	r3, [pc, #52]	; (800296c <onlyPositionControlPointMode+0x1cc>)
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a0d      	ldr	r2, [pc, #52]	; (8002970 <onlyPositionControlPointMode+0x1d0>)
 800293c:	6013      	str	r3, [r2, #0]
	preVel = mmActVel;
 800293e:	4b0d      	ldr	r3, [pc, #52]	; (8002974 <onlyPositionControlPointMode+0x1d4>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a0d      	ldr	r2, [pc, #52]	; (8002978 <onlyPositionControlPointMode+0x1d8>)
 8002944:	6013      	str	r3, [r2, #0]
	finalPIDChecky = result.posTraj;
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	4a14      	ldr	r2, [pc, #80]	; (800299c <onlyPositionControlPointMode+0x1fc>)
 800294a:	6013      	str	r3, [r2, #0]

}
 800294c:	bf00      	nop
 800294e:	3718      	adds	r7, #24
 8002950:	46bd      	mov	sp, r7
 8002952:	bdb0      	pop	{r4, r5, r7, pc}
 8002954:	f3af 8000 	nop.w
 8002958:	464f6faa 	.word	0x464f6faa
 800295c:	3f8199cb 	.word	0x3f8199cb
 8002960:	d2f1a9fc 	.word	0xd2f1a9fc
 8002964:	3f50624d 	.word	0x3f50624d
 8002968:	20000e10 	.word	0x20000e10
 800296c:	20000e18 	.word	0x20000e18
 8002970:	20000e28 	.word	0x20000e28
 8002974:	20000e20 	.word	0x20000e20
 8002978:	20000e2c 	.word	0x20000e2c
 800297c:	20000e24 	.word	0x20000e24
 8002980:	20000e1c 	.word	0x20000e1c
 8002984:	20000248 	.word	0x20000248
 8002988:	20000e08 	.word	0x20000e08
 800298c:	20000244 	.word	0x20000244
 8002990:	447a0000 	.word	0x447a0000
 8002994:	447a0000 	.word	0x447a0000
 8002998:	42a00000 	.word	0x42a00000
 800299c:	20000f58 	.word	0x20000f58

080029a0 <jogAxisY>:
void jogAxisY() {
 80029a0:	b580      	push	{r7, lr}
 80029a2:	af00      	add	r7, sp, #0
	refYPos = buffer[0].subdata.yAxis;
 80029a4:	4b39      	ldr	r3, [pc, #228]	; (8002a8c <jogAxisY+0xec>)
 80029a6:	885b      	ldrh	r3, [r3, #2]
 80029a8:	ee07 3a90 	vmov	s15, r3
 80029ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029b0:	4b37      	ldr	r3, [pc, #220]	; (8002a90 <jogAxisY+0xf0>)
 80029b2:	edc3 7a00 	vstr	s15, [r3]
	if (refYPos > 2500) {
 80029b6:	4b36      	ldr	r3, [pc, #216]	; (8002a90 <jogAxisY+0xf0>)
 80029b8:	edd3 7a00 	vldr	s15, [r3]
 80029bc:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002a94 <jogAxisY+0xf4>
 80029c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c8:	dd03      	ble.n	80029d2 <jogAxisY+0x32>
		dirAxisY = 1;
 80029ca:	4b33      	ldr	r3, [pc, #204]	; (8002a98 <jogAxisY+0xf8>)
 80029cc:	2201      	movs	r2, #1
 80029ce:	701a      	strb	r2, [r3, #0]
 80029d0:	e00c      	b.n	80029ec <jogAxisY+0x4c>
	} else if (refYPos < 1500) {
 80029d2:	4b2f      	ldr	r3, [pc, #188]	; (8002a90 <jogAxisY+0xf0>)
 80029d4:	edd3 7a00 	vldr	s15, [r3]
 80029d8:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8002a9c <jogAxisY+0xfc>
 80029dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e4:	d502      	bpl.n	80029ec <jogAxisY+0x4c>
		dirAxisY = 0;
 80029e6:	4b2c      	ldr	r3, [pc, #176]	; (8002a98 <jogAxisY+0xf8>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	701a      	strb	r2, [r3, #0]
	}
	if (refYPos > 3600 || refYPos < 100) {
 80029ec:	4b28      	ldr	r3, [pc, #160]	; (8002a90 <jogAxisY+0xf0>)
 80029ee:	edd3 7a00 	vldr	s15, [r3]
 80029f2:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002aa0 <jogAxisY+0x100>
 80029f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029fe:	dc09      	bgt.n	8002a14 <jogAxisY+0x74>
 8002a00:	4b23      	ldr	r3, [pc, #140]	; (8002a90 <jogAxisY+0xf0>)
 8002a02:	edd3 7a00 	vldr	s15, [r3]
 8002a06:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002aa4 <jogAxisY+0x104>
 8002a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a12:	d503      	bpl.n	8002a1c <jogAxisY+0x7c>
		duty = 350;
 8002a14:	4b24      	ldr	r3, [pc, #144]	; (8002aa8 <jogAxisY+0x108>)
 8002a16:	4a25      	ldr	r2, [pc, #148]	; (8002aac <jogAxisY+0x10c>)
 8002a18:	601a      	str	r2, [r3, #0]
 8002a1a:	e033      	b.n	8002a84 <jogAxisY+0xe4>
	} else if (refYPos > 2500 && refYPos <= 3600) {
 8002a1c:	4b1c      	ldr	r3, [pc, #112]	; (8002a90 <jogAxisY+0xf0>)
 8002a1e:	edd3 7a00 	vldr	s15, [r3]
 8002a22:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8002a94 <jogAxisY+0xf4>
 8002a26:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a2e:	dd0d      	ble.n	8002a4c <jogAxisY+0xac>
 8002a30:	4b17      	ldr	r3, [pc, #92]	; (8002a90 <jogAxisY+0xf0>)
 8002a32:	edd3 7a00 	vldr	s15, [r3]
 8002a36:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002aa0 <jogAxisY+0x100>
 8002a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a42:	d803      	bhi.n	8002a4c <jogAxisY+0xac>
		duty = 300;
 8002a44:	4b18      	ldr	r3, [pc, #96]	; (8002aa8 <jogAxisY+0x108>)
 8002a46:	4a1a      	ldr	r2, [pc, #104]	; (8002ab0 <jogAxisY+0x110>)
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	e01b      	b.n	8002a84 <jogAxisY+0xe4>
	}

	else if (refYPos > 100 && refYPos <= 1500) {
 8002a4c:	4b10      	ldr	r3, [pc, #64]	; (8002a90 <jogAxisY+0xf0>)
 8002a4e:	edd3 7a00 	vldr	s15, [r3]
 8002a52:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8002aa4 <jogAxisY+0x104>
 8002a56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a5e:	dd0d      	ble.n	8002a7c <jogAxisY+0xdc>
 8002a60:	4b0b      	ldr	r3, [pc, #44]	; (8002a90 <jogAxisY+0xf0>)
 8002a62:	edd3 7a00 	vldr	s15, [r3]
 8002a66:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8002a9c <jogAxisY+0xfc>
 8002a6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a72:	d803      	bhi.n	8002a7c <jogAxisY+0xdc>
		duty = 200;
 8002a74:	4b0c      	ldr	r3, [pc, #48]	; (8002aa8 <jogAxisY+0x108>)
 8002a76:	4a0f      	ldr	r2, [pc, #60]	; (8002ab4 <jogAxisY+0x114>)
 8002a78:	601a      	str	r2, [r3, #0]
 8002a7a:	e003      	b.n	8002a84 <jogAxisY+0xe4>
	} else {
		duty = 0;
 8002a7c:	4b0a      	ldr	r3, [pc, #40]	; (8002aa8 <jogAxisY+0x108>)
 8002a7e:	f04f 0200 	mov.w	r2, #0
 8002a82:	601a      	str	r2, [r3, #0]
	}
	setMotor();
 8002a84:	f7ff fc8e 	bl	80023a4 <setMotor>

}
 8002a88:	bf00      	nop
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	20000dd8 	.word	0x20000dd8
 8002a90:	20000224 	.word	0x20000224
 8002a94:	451c4000 	.word	0x451c4000
 8002a98:	20000244 	.word	0x20000244
 8002a9c:	44bb8000 	.word	0x44bb8000
 8002aa0:	45610000 	.word	0x45610000
 8002aa4:	42c80000 	.word	0x42c80000
 8002aa8:	20000e08 	.word	0x20000e08
 8002aac:	43af0000 	.word	0x43af0000
 8002ab0:	43960000 	.word	0x43960000
 8002ab4:	43480000 	.word	0x43480000

08002ab8 <photoDetect>:
//	}
//	setMotor();
//
//}

void photoDetect() {
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	af00      	add	r7, sp, #0
	photoSig[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);  // MOTOR Photo Sensor
 8002abc:	2120      	movs	r1, #32
 8002abe:	480d      	ldr	r0, [pc, #52]	; (8002af4 <photoDetect+0x3c>)
 8002ac0:	f003 f990 	bl	8005de4 <HAL_GPIO_ReadPin>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	4b0b      	ldr	r3, [pc, #44]	; (8002af8 <photoDetect+0x40>)
 8002aca:	701a      	strb	r2, [r3, #0]
	photoSig[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14); // CENTER Photo Sensor
 8002acc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ad0:	4808      	ldr	r0, [pc, #32]	; (8002af4 <photoDetect+0x3c>)
 8002ad2:	f003 f987 	bl	8005de4 <HAL_GPIO_ReadPin>
 8002ad6:	4603      	mov	r3, r0
 8002ad8:	461a      	mov	r2, r3
 8002ada:	4b07      	ldr	r3, [pc, #28]	; (8002af8 <photoDetect+0x40>)
 8002adc:	705a      	strb	r2, [r3, #1]
	photoSig[2] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9);  // ENCODER Photo Sensor
 8002ade:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ae2:	4804      	ldr	r0, [pc, #16]	; (8002af4 <photoDetect+0x3c>)
 8002ae4:	f003 f97e 	bl	8005de4 <HAL_GPIO_ReadPin>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	461a      	mov	r2, r3
 8002aec:	4b02      	ldr	r3, [pc, #8]	; (8002af8 <photoDetect+0x40>)
 8002aee:	709a      	strb	r2, [r3, #2]
}
 8002af0:	bf00      	nop
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	40020400 	.word	0x40020400
 8002af8:	20000e34 	.word	0x20000e34
 8002afc:	00000000 	.word	0x00000000

08002b00 <trapezoidalTraj>:

calculationTraj trapezoidalTraj(float qi, float qf) {
 8002b00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b04:	b096      	sub	sp, #88	; 0x58
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	60f8      	str	r0, [r7, #12]
 8002b0a:	ed87 0a02 	vstr	s0, [r7, #8]
 8002b0e:	edc7 0a01 	vstr	s1, [r7, #4]
	calculationTraj result;

	float diffPos = abs(qf - qi);
 8002b12:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b16:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b1a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b22:	ee17 3a90 	vmov	r3, s15
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	bfb8      	it	lt
 8002b2a:	425b      	neglt	r3, r3
 8002b2c:	ee07 3a90 	vmov	s15, r3
 8002b30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b34:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
	int8_t handleMinus = (qf - qi) / diffPos;
 8002b38:	ed97 7a01 	vldr	s14, [r7, #4]
 8002b3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002b40:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002b44:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002b48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b4c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b50:	edc7 7a00 	vstr	s15, [r7]
 8002b54:	783b      	ldrb	r3, [r7, #0]
 8002b56:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
	float timeTrapSeg1 = qdm / qddm;
 8002b5a:	4bb3      	ldr	r3, [pc, #716]	; (8002e28 <trapezoidalTraj+0x328>)
 8002b5c:	edd3 6a00 	vldr	s13, [r3]
 8002b60:	4bb2      	ldr	r3, [pc, #712]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002b62:	ed93 7a00 	vldr	s14, [r3]
 8002b66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b6a:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	float timeTriSeg1 = pow((diffPos / qddm), 0.5);
 8002b6e:	4baf      	ldr	r3, [pc, #700]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002b70:	edd3 7a00 	vldr	s15, [r3]
 8002b74:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8002b78:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002b7c:	ee16 0a90 	vmov	r0, s13
 8002b80:	f7fd fc8e 	bl	80004a0 <__aeabi_f2d>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	ed9f 1ba5 	vldr	d1, [pc, #660]	; 8002e20 <trapezoidalTraj+0x320>
 8002b8c:	ec43 2b10 	vmov	d0, r2, r3
 8002b90:	f009 fb72 	bl	800c278 <pow>
 8002b94:	ec53 2b10 	vmov	r2, r3, d0
 8002b98:	4610      	mov	r0, r2
 8002b9a:	4619      	mov	r1, r3
 8002b9c:	f7fd ffb0 	bl	8000b00 <__aeabi_d2f>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	64bb      	str	r3, [r7, #72]	; 0x48

	if (timeTriSeg1 < timeTrapSeg1) // triangle shape
 8002ba4:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002ba8:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002bac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bb4:	f140 8140 	bpl.w	8002e38 <trapezoidalTraj+0x338>
			{
		float qTriSeg1 = 0.5 * qddm * timeTriSeg1 * timeTriSeg1;
 8002bb8:	4b9c      	ldr	r3, [pc, #624]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fd fc6f 	bl	80004a0 <__aeabi_f2d>
 8002bc2:	f04f 0200 	mov.w	r2, #0
 8002bc6:	4b9a      	ldr	r3, [pc, #616]	; (8002e30 <trapezoidalTraj+0x330>)
 8002bc8:	f7fd fcc2 	bl	8000550 <__aeabi_dmul>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	4614      	mov	r4, r2
 8002bd2:	461d      	mov	r5, r3
 8002bd4:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002bd6:	f7fd fc63 	bl	80004a0 <__aeabi_f2d>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4620      	mov	r0, r4
 8002be0:	4629      	mov	r1, r5
 8002be2:	f7fd fcb5 	bl	8000550 <__aeabi_dmul>
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	4614      	mov	r4, r2
 8002bec:	461d      	mov	r5, r3
 8002bee:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8002bf0:	f7fd fc56 	bl	80004a0 <__aeabi_f2d>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	4620      	mov	r0, r4
 8002bfa:	4629      	mov	r1, r5
 8002bfc:	f7fd fca8 	bl	8000550 <__aeabi_dmul>
 8002c00:	4602      	mov	r2, r0
 8002c02:	460b      	mov	r3, r1
 8002c04:	4610      	mov	r0, r2
 8002c06:	4619      	mov	r1, r3
 8002c08:	f7fd ff7a 	bl	8000b00 <__aeabi_d2f>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	62fb      	str	r3, [r7, #44]	; 0x2c
		float qdTriSeg1 = qddm * timeTriSeg1;
 8002c10:	4b86      	ldr	r3, [pc, #536]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002c12:	edd3 7a00 	vldr	s15, [r3]
 8002c16:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c1e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		if (actualTime <= timeTriSeg1) {
 8002c22:	4b84      	ldr	r3, [pc, #528]	; (8002e34 <trapezoidalTraj+0x334>)
 8002c24:	edd3 7a00 	vldr	s15, [r3]
 8002c28:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002c2c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c34:	db57      	blt.n	8002ce6 <trapezoidalTraj+0x1e6>
			result.posTraj = qi
					+ (0.5 * qddm * actualTime * actualTime) * handleMinus;
 8002c36:	68b8      	ldr	r0, [r7, #8]
 8002c38:	f7fd fc32 	bl	80004a0 <__aeabi_f2d>
 8002c3c:	4604      	mov	r4, r0
 8002c3e:	460d      	mov	r5, r1
 8002c40:	4b7a      	ldr	r3, [pc, #488]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7fd fc2b 	bl	80004a0 <__aeabi_f2d>
 8002c4a:	f04f 0200 	mov.w	r2, #0
 8002c4e:	4b78      	ldr	r3, [pc, #480]	; (8002e30 <trapezoidalTraj+0x330>)
 8002c50:	f7fd fc7e 	bl	8000550 <__aeabi_dmul>
 8002c54:	4602      	mov	r2, r0
 8002c56:	460b      	mov	r3, r1
 8002c58:	4690      	mov	r8, r2
 8002c5a:	4699      	mov	r9, r3
 8002c5c:	4b75      	ldr	r3, [pc, #468]	; (8002e34 <trapezoidalTraj+0x334>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fd fc1d 	bl	80004a0 <__aeabi_f2d>
 8002c66:	4602      	mov	r2, r0
 8002c68:	460b      	mov	r3, r1
 8002c6a:	4640      	mov	r0, r8
 8002c6c:	4649      	mov	r1, r9
 8002c6e:	f7fd fc6f 	bl	8000550 <__aeabi_dmul>
 8002c72:	4602      	mov	r2, r0
 8002c74:	460b      	mov	r3, r1
 8002c76:	4690      	mov	r8, r2
 8002c78:	4699      	mov	r9, r3
 8002c7a:	4b6e      	ldr	r3, [pc, #440]	; (8002e34 <trapezoidalTraj+0x334>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fd fc0e 	bl	80004a0 <__aeabi_f2d>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	4640      	mov	r0, r8
 8002c8a:	4649      	mov	r1, r9
 8002c8c:	f7fd fc60 	bl	8000550 <__aeabi_dmul>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4690      	mov	r8, r2
 8002c96:	4699      	mov	r9, r3
 8002c98:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7fd fbed 	bl	800047c <__aeabi_i2d>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	4640      	mov	r0, r8
 8002ca8:	4649      	mov	r1, r9
 8002caa:	f7fd fc51 	bl	8000550 <__aeabi_dmul>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	4620      	mov	r0, r4
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	f7fd fa95 	bl	80001e4 <__adddf3>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	4610      	mov	r0, r2
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	f7fd ff1d 	bl	8000b00 <__aeabi_d2f>
 8002cc6:	4603      	mov	r3, r0
			result.posTraj = qi
 8002cc8:	617b      	str	r3, [r7, #20]
			result.velTraj = qddm * actualTime;
 8002cca:	4b58      	ldr	r3, [pc, #352]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002ccc:	ed93 7a00 	vldr	s14, [r3]
 8002cd0:	4b58      	ldr	r3, [pc, #352]	; (8002e34 <trapezoidalTraj+0x334>)
 8002cd2:	edd3 7a00 	vldr	s15, [r3]
 8002cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002cda:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = qddm;
 8002cde:	4b53      	ldr	r3, [pc, #332]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	61fb      	str	r3, [r7, #28]
 8002ce4:	e282      	b.n	80031ec <trapezoidalTraj+0x6ec>
		}

		else if (actualTime > timeTriSeg1 && actualTime <= (timeTriSeg1 * 2)) {
 8002ce6:	4b53      	ldr	r3, [pc, #332]	; (8002e34 <trapezoidalTraj+0x334>)
 8002ce8:	edd3 7a00 	vldr	s15, [r3]
 8002cec:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002cf0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cf8:	f140 8086 	bpl.w	8002e08 <trapezoidalTraj+0x308>
 8002cfc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002d00:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002d04:	4b4b      	ldr	r3, [pc, #300]	; (8002e34 <trapezoidalTraj+0x334>)
 8002d06:	edd3 7a00 	vldr	s15, [r3]
 8002d0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002d0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d12:	db79      	blt.n	8002e08 <trapezoidalTraj+0x308>
			float actualTimeSeg2 = actualTime - timeTriSeg1;
 8002d14:	4b47      	ldr	r3, [pc, #284]	; (8002e34 <trapezoidalTraj+0x334>)
 8002d16:	ed93 7a00 	vldr	s14, [r3]
 8002d1a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002d1e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d22:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			result.posTraj = qi
					+ (qTriSeg1 + (qdTriSeg1 * actualTimeSeg2)
 8002d26:	68b8      	ldr	r0, [r7, #8]
 8002d28:	f7fd fbba 	bl	80004a0 <__aeabi_f2d>
 8002d2c:	4604      	mov	r4, r0
 8002d2e:	460d      	mov	r5, r1
 8002d30:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002d34:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002d38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002d3c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002d40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d44:	ee17 0a90 	vmov	r0, s15
 8002d48:	f7fd fbaa 	bl	80004a0 <__aeabi_f2d>
 8002d4c:	4680      	mov	r8, r0
 8002d4e:	4689      	mov	r9, r1
							- (0.5 * qddm * actualTimeSeg2 * actualTimeSeg2))
 8002d50:	4b36      	ldr	r3, [pc, #216]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7fd fba3 	bl	80004a0 <__aeabi_f2d>
 8002d5a:	f04f 0200 	mov.w	r2, #0
 8002d5e:	4b34      	ldr	r3, [pc, #208]	; (8002e30 <trapezoidalTraj+0x330>)
 8002d60:	f7fd fbf6 	bl	8000550 <__aeabi_dmul>
 8002d64:	4602      	mov	r2, r0
 8002d66:	460b      	mov	r3, r1
 8002d68:	4692      	mov	sl, r2
 8002d6a:	469b      	mov	fp, r3
 8002d6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d6e:	f7fd fb97 	bl	80004a0 <__aeabi_f2d>
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	4650      	mov	r0, sl
 8002d78:	4659      	mov	r1, fp
 8002d7a:	f7fd fbe9 	bl	8000550 <__aeabi_dmul>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	4692      	mov	sl, r2
 8002d84:	469b      	mov	fp, r3
 8002d86:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d88:	f7fd fb8a 	bl	80004a0 <__aeabi_f2d>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4650      	mov	r0, sl
 8002d92:	4659      	mov	r1, fp
 8002d94:	f7fd fbdc 	bl	8000550 <__aeabi_dmul>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	460b      	mov	r3, r1
 8002d9c:	4640      	mov	r0, r8
 8002d9e:	4649      	mov	r1, r9
 8002da0:	f7fd fa1e 	bl	80001e0 <__aeabi_dsub>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	4690      	mov	r8, r2
 8002daa:	4699      	mov	r9, r3
							* handleMinus;
 8002dac:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7fd fb63 	bl	800047c <__aeabi_i2d>
 8002db6:	4602      	mov	r2, r0
 8002db8:	460b      	mov	r3, r1
 8002dba:	4640      	mov	r0, r8
 8002dbc:	4649      	mov	r1, r9
 8002dbe:	f7fd fbc7 	bl	8000550 <__aeabi_dmul>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	460b      	mov	r3, r1
					+ (qTriSeg1 + (qdTriSeg1 * actualTimeSeg2)
 8002dc6:	4620      	mov	r0, r4
 8002dc8:	4629      	mov	r1, r5
 8002dca:	f7fd fa0b 	bl	80001e4 <__adddf3>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	4610      	mov	r0, r2
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	f7fd fe93 	bl	8000b00 <__aeabi_d2f>
 8002dda:	4603      	mov	r3, r0
			result.posTraj = qi
 8002ddc:	617b      	str	r3, [r7, #20]
			result.velTraj = qdTriSeg1 - (qddm * actualTimeSeg2);
 8002dde:	4b13      	ldr	r3, [pc, #76]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002de0:	ed93 7a00 	vldr	s14, [r3]
 8002de4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002de8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002dec:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8002df0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002df4:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = -qddm;
 8002df8:	4b0c      	ldr	r3, [pc, #48]	; (8002e2c <trapezoidalTraj+0x32c>)
 8002dfa:	edd3 7a00 	vldr	s15, [r3]
 8002dfe:	eef1 7a67 	vneg.f32	s15, s15
 8002e02:	edc7 7a07 	vstr	s15, [r7, #28]
		else if (actualTime > timeTriSeg1 && actualTime <= (timeTriSeg1 * 2)) {
 8002e06:	e1f1      	b.n	80031ec <trapezoidalTraj+0x6ec>
		}

		else {
			result.posTraj = qf;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	617b      	str	r3, [r7, #20]
			result.velTraj = 0;
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 8002e12:	f04f 0300 	mov.w	r3, #0
 8002e16:	61fb      	str	r3, [r7, #28]
 8002e18:	e1e8      	b.n	80031ec <trapezoidalTraj+0x6ec>
 8002e1a:	bf00      	nop
 8002e1c:	f3af 8000 	nop.w
 8002e20:	00000000 	.word	0x00000000
 8002e24:	3fe00000 	.word	0x3fe00000
 8002e28:	2000025c 	.word	0x2000025c
 8002e2c:	20000258 	.word	0x20000258
 8002e30:	3fe00000 	.word	0x3fe00000
 8002e34:	20000260 	.word	0x20000260
	}

	else // trapezoidal shape
	{
		float timeTrapSeg2 = (diffPos
				- (2 * 0.5 * qddm * (timeTrapSeg1) * (timeTrapSeg1))) / qdm;
 8002e38:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8002e3a:	f7fd fb31 	bl	80004a0 <__aeabi_f2d>
 8002e3e:	4604      	mov	r4, r0
 8002e40:	460d      	mov	r5, r1
 8002e42:	4b90      	ldr	r3, [pc, #576]	; (8003084 <trapezoidalTraj+0x584>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fd fb2a 	bl	80004a0 <__aeabi_f2d>
 8002e4c:	4680      	mov	r8, r0
 8002e4e:	4689      	mov	r9, r1
 8002e50:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002e52:	f7fd fb25 	bl	80004a0 <__aeabi_f2d>
 8002e56:	4602      	mov	r2, r0
 8002e58:	460b      	mov	r3, r1
 8002e5a:	4640      	mov	r0, r8
 8002e5c:	4649      	mov	r1, r9
 8002e5e:	f7fd fb77 	bl	8000550 <__aeabi_dmul>
 8002e62:	4602      	mov	r2, r0
 8002e64:	460b      	mov	r3, r1
 8002e66:	4690      	mov	r8, r2
 8002e68:	4699      	mov	r9, r3
 8002e6a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002e6c:	f7fd fb18 	bl	80004a0 <__aeabi_f2d>
 8002e70:	4602      	mov	r2, r0
 8002e72:	460b      	mov	r3, r1
 8002e74:	4640      	mov	r0, r8
 8002e76:	4649      	mov	r1, r9
 8002e78:	f7fd fb6a 	bl	8000550 <__aeabi_dmul>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	460b      	mov	r3, r1
 8002e80:	4620      	mov	r0, r4
 8002e82:	4629      	mov	r1, r5
 8002e84:	f7fd f9ac 	bl	80001e0 <__aeabi_dsub>
 8002e88:	4602      	mov	r2, r0
 8002e8a:	460b      	mov	r3, r1
 8002e8c:	4614      	mov	r4, r2
 8002e8e:	461d      	mov	r5, r3
 8002e90:	4b7d      	ldr	r3, [pc, #500]	; (8003088 <trapezoidalTraj+0x588>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7fd fb03 	bl	80004a0 <__aeabi_f2d>
 8002e9a:	4602      	mov	r2, r0
 8002e9c:	460b      	mov	r3, r1
 8002e9e:	4620      	mov	r0, r4
 8002ea0:	4629      	mov	r1, r5
 8002ea2:	f7fd fc7f 	bl	80007a4 <__aeabi_ddiv>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	460b      	mov	r3, r1
		float timeTrapSeg2 = (diffPos
 8002eaa:	4610      	mov	r0, r2
 8002eac:	4619      	mov	r1, r3
 8002eae:	f7fd fe27 	bl	8000b00 <__aeabi_d2f>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	647b      	str	r3, [r7, #68]	; 0x44
		float timeTrapSeg3 = qdm / qddm;
 8002eb6:	4b74      	ldr	r3, [pc, #464]	; (8003088 <trapezoidalTraj+0x588>)
 8002eb8:	edd3 6a00 	vldr	s13, [r3]
 8002ebc:	4b71      	ldr	r3, [pc, #452]	; (8003084 <trapezoidalTraj+0x584>)
 8002ebe:	ed93 7a00 	vldr	s14, [r3]
 8002ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ec6:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		float qTrapSeg1 = 0.5 * qddm * (timeTrapSeg1) * (timeTrapSeg1);
 8002eca:	4b6e      	ldr	r3, [pc, #440]	; (8003084 <trapezoidalTraj+0x584>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f7fd fae6 	bl	80004a0 <__aeabi_f2d>
 8002ed4:	f04f 0200 	mov.w	r2, #0
 8002ed8:	4b6c      	ldr	r3, [pc, #432]	; (800308c <trapezoidalTraj+0x58c>)
 8002eda:	f7fd fb39 	bl	8000550 <__aeabi_dmul>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	4614      	mov	r4, r2
 8002ee4:	461d      	mov	r5, r3
 8002ee6:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002ee8:	f7fd fada 	bl	80004a0 <__aeabi_f2d>
 8002eec:	4602      	mov	r2, r0
 8002eee:	460b      	mov	r3, r1
 8002ef0:	4620      	mov	r0, r4
 8002ef2:	4629      	mov	r1, r5
 8002ef4:	f7fd fb2c 	bl	8000550 <__aeabi_dmul>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	460b      	mov	r3, r1
 8002efc:	4614      	mov	r4, r2
 8002efe:	461d      	mov	r5, r3
 8002f00:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8002f02:	f7fd facd 	bl	80004a0 <__aeabi_f2d>
 8002f06:	4602      	mov	r2, r0
 8002f08:	460b      	mov	r3, r1
 8002f0a:	4620      	mov	r0, r4
 8002f0c:	4629      	mov	r1, r5
 8002f0e:	f7fd fb1f 	bl	8000550 <__aeabi_dmul>
 8002f12:	4602      	mov	r2, r0
 8002f14:	460b      	mov	r3, r1
 8002f16:	4610      	mov	r0, r2
 8002f18:	4619      	mov	r1, r3
 8002f1a:	f7fd fdf1 	bl	8000b00 <__aeabi_d2f>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	63fb      	str	r3, [r7, #60]	; 0x3c
		float qTrapSeg2 = qTrapSeg1 + (qdm * timeTrapSeg2);
 8002f22:	4b59      	ldr	r3, [pc, #356]	; (8003088 <trapezoidalTraj+0x588>)
 8002f24:	ed93 7a00 	vldr	s14, [r3]
 8002f28:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8002f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f30:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002f34:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f38:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		if (actualTime <= timeTrapSeg1) {
 8002f3c:	4b54      	ldr	r3, [pc, #336]	; (8003090 <trapezoidalTraj+0x590>)
 8002f3e:	edd3 7a00 	vldr	s15, [r3]
 8002f42:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8002f46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002f4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f4e:	db57      	blt.n	8003000 <trapezoidalTraj+0x500>
			result.posTraj = qi
					+ (0.5 * qddm * actualTime * actualTime) * handleMinus;
 8002f50:	68b8      	ldr	r0, [r7, #8]
 8002f52:	f7fd faa5 	bl	80004a0 <__aeabi_f2d>
 8002f56:	4604      	mov	r4, r0
 8002f58:	460d      	mov	r5, r1
 8002f5a:	4b4a      	ldr	r3, [pc, #296]	; (8003084 <trapezoidalTraj+0x584>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4618      	mov	r0, r3
 8002f60:	f7fd fa9e 	bl	80004a0 <__aeabi_f2d>
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	4b48      	ldr	r3, [pc, #288]	; (800308c <trapezoidalTraj+0x58c>)
 8002f6a:	f7fd faf1 	bl	8000550 <__aeabi_dmul>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	460b      	mov	r3, r1
 8002f72:	4690      	mov	r8, r2
 8002f74:	4699      	mov	r9, r3
 8002f76:	4b46      	ldr	r3, [pc, #280]	; (8003090 <trapezoidalTraj+0x590>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f7fd fa90 	bl	80004a0 <__aeabi_f2d>
 8002f80:	4602      	mov	r2, r0
 8002f82:	460b      	mov	r3, r1
 8002f84:	4640      	mov	r0, r8
 8002f86:	4649      	mov	r1, r9
 8002f88:	f7fd fae2 	bl	8000550 <__aeabi_dmul>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	4690      	mov	r8, r2
 8002f92:	4699      	mov	r9, r3
 8002f94:	4b3e      	ldr	r3, [pc, #248]	; (8003090 <trapezoidalTraj+0x590>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7fd fa81 	bl	80004a0 <__aeabi_f2d>
 8002f9e:	4602      	mov	r2, r0
 8002fa0:	460b      	mov	r3, r1
 8002fa2:	4640      	mov	r0, r8
 8002fa4:	4649      	mov	r1, r9
 8002fa6:	f7fd fad3 	bl	8000550 <__aeabi_dmul>
 8002faa:	4602      	mov	r2, r0
 8002fac:	460b      	mov	r3, r1
 8002fae:	4690      	mov	r8, r2
 8002fb0:	4699      	mov	r9, r3
 8002fb2:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	f7fd fa60 	bl	800047c <__aeabi_i2d>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	460b      	mov	r3, r1
 8002fc0:	4640      	mov	r0, r8
 8002fc2:	4649      	mov	r1, r9
 8002fc4:	f7fd fac4 	bl	8000550 <__aeabi_dmul>
 8002fc8:	4602      	mov	r2, r0
 8002fca:	460b      	mov	r3, r1
 8002fcc:	4620      	mov	r0, r4
 8002fce:	4629      	mov	r1, r5
 8002fd0:	f7fd f908 	bl	80001e4 <__adddf3>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	460b      	mov	r3, r1
 8002fd8:	4610      	mov	r0, r2
 8002fda:	4619      	mov	r1, r3
 8002fdc:	f7fd fd90 	bl	8000b00 <__aeabi_d2f>
 8002fe0:	4603      	mov	r3, r0
			result.posTraj = qi
 8002fe2:	617b      	str	r3, [r7, #20]
			result.velTraj = qddm * actualTime;
 8002fe4:	4b27      	ldr	r3, [pc, #156]	; (8003084 <trapezoidalTraj+0x584>)
 8002fe6:	ed93 7a00 	vldr	s14, [r3]
 8002fea:	4b29      	ldr	r3, [pc, #164]	; (8003090 <trapezoidalTraj+0x590>)
 8002fec:	edd3 7a00 	vldr	s15, [r3]
 8002ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff4:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = qddm;
 8002ff8:	4b22      	ldr	r3, [pc, #136]	; (8003084 <trapezoidalTraj+0x584>)
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	61fb      	str	r3, [r7, #28]
 8002ffe:	e0f5      	b.n	80031ec <trapezoidalTraj+0x6ec>
		} else if (actualTime > timeTrapSeg1
 8003000:	4b23      	ldr	r3, [pc, #140]	; (8003090 <trapezoidalTraj+0x590>)
 8003002:	edd3 7a00 	vldr	s15, [r3]
 8003006:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 800300a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800300e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003012:	d53f      	bpl.n	8003094 <trapezoidalTraj+0x594>
				&& actualTime <= timeTrapSeg2 + timeTrapSeg1) {
 8003014:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003018:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800301c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003020:	4b1b      	ldr	r3, [pc, #108]	; (8003090 <trapezoidalTraj+0x590>)
 8003022:	edd3 7a00 	vldr	s15, [r3]
 8003026:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800302a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800302e:	db31      	blt.n	8003094 <trapezoidalTraj+0x594>
			float t2 = actualTime - timeTrapSeg1;
 8003030:	4b17      	ldr	r3, [pc, #92]	; (8003090 <trapezoidalTraj+0x590>)
 8003032:	ed93 7a00 	vldr	s14, [r3]
 8003036:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800303a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800303e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			result.posTraj = qi + (qTrapSeg1 + qdm * (t2)) * handleMinus;
 8003042:	4b11      	ldr	r3, [pc, #68]	; (8003088 <trapezoidalTraj+0x588>)
 8003044:	ed93 7a00 	vldr	s14, [r3]
 8003048:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800304c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003050:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003054:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003058:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 800305c:	ee07 3a90 	vmov	s15, r3
 8003060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003064:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003068:	edd7 7a02 	vldr	s15, [r7, #8]
 800306c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003070:	edc7 7a05 	vstr	s15, [r7, #20]
			result.velTraj = qdm;
 8003074:	4b04      	ldr	r3, [pc, #16]	; (8003088 <trapezoidalTraj+0x588>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 800307a:	f04f 0300 	mov.w	r3, #0
 800307e:	61fb      	str	r3, [r7, #28]
				&& actualTime <= timeTrapSeg2 + timeTrapSeg1) {
 8003080:	e0b4      	b.n	80031ec <trapezoidalTraj+0x6ec>
 8003082:	bf00      	nop
 8003084:	20000258 	.word	0x20000258
 8003088:	2000025c 	.word	0x2000025c
 800308c:	3fe00000 	.word	0x3fe00000
 8003090:	20000260 	.word	0x20000260
		} else if (actualTime > timeTrapSeg2 + timeTrapSeg1
 8003094:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8003098:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800309c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030a0:	4b8d      	ldr	r3, [pc, #564]	; (80032d8 <trapezoidalTraj+0x7d8>)
 80030a2:	edd3 7a00 	vldr	s15, [r3]
 80030a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ae:	f140 8095 	bpl.w	80031dc <trapezoidalTraj+0x6dc>
				&& actualTime <= timeTrapSeg3 + timeTrapSeg2 + timeTrapSeg1) {
 80030b2:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80030b6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80030ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030be:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80030c2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80030c6:	4b84      	ldr	r3, [pc, #528]	; (80032d8 <trapezoidalTraj+0x7d8>)
 80030c8:	edd3 7a00 	vldr	s15, [r3]
 80030cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d4:	f2c0 8082 	blt.w	80031dc <trapezoidalTraj+0x6dc>
			float t3 = actualTime - timeTrapSeg2 - timeTrapSeg1;
 80030d8:	4b7f      	ldr	r3, [pc, #508]	; (80032d8 <trapezoidalTraj+0x7d8>)
 80030da:	ed93 7a00 	vldr	s14, [r3]
 80030de:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80030e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80030e6:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80030ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030ee:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
			result.posTraj = qi
					+ (qTrapSeg2 + (qdm * t3) - 0.5 * qddm * t3 * t3)
 80030f2:	68b8      	ldr	r0, [r7, #8]
 80030f4:	f7fd f9d4 	bl	80004a0 <__aeabi_f2d>
 80030f8:	4604      	mov	r4, r0
 80030fa:	460d      	mov	r5, r1
 80030fc:	4b77      	ldr	r3, [pc, #476]	; (80032dc <trapezoidalTraj+0x7dc>)
 80030fe:	ed93 7a00 	vldr	s14, [r3]
 8003102:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003106:	ee27 7a27 	vmul.f32	s14, s14, s15
 800310a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800310e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003112:	ee17 0a90 	vmov	r0, s15
 8003116:	f7fd f9c3 	bl	80004a0 <__aeabi_f2d>
 800311a:	4680      	mov	r8, r0
 800311c:	4689      	mov	r9, r1
 800311e:	4b70      	ldr	r3, [pc, #448]	; (80032e0 <trapezoidalTraj+0x7e0>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4618      	mov	r0, r3
 8003124:	f7fd f9bc 	bl	80004a0 <__aeabi_f2d>
 8003128:	f04f 0200 	mov.w	r2, #0
 800312c:	4b6d      	ldr	r3, [pc, #436]	; (80032e4 <trapezoidalTraj+0x7e4>)
 800312e:	f7fd fa0f 	bl	8000550 <__aeabi_dmul>
 8003132:	4602      	mov	r2, r0
 8003134:	460b      	mov	r3, r1
 8003136:	4692      	mov	sl, r2
 8003138:	469b      	mov	fp, r3
 800313a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800313c:	f7fd f9b0 	bl	80004a0 <__aeabi_f2d>
 8003140:	4602      	mov	r2, r0
 8003142:	460b      	mov	r3, r1
 8003144:	4650      	mov	r0, sl
 8003146:	4659      	mov	r1, fp
 8003148:	f7fd fa02 	bl	8000550 <__aeabi_dmul>
 800314c:	4602      	mov	r2, r0
 800314e:	460b      	mov	r3, r1
 8003150:	4692      	mov	sl, r2
 8003152:	469b      	mov	fp, r3
 8003154:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003156:	f7fd f9a3 	bl	80004a0 <__aeabi_f2d>
 800315a:	4602      	mov	r2, r0
 800315c:	460b      	mov	r3, r1
 800315e:	4650      	mov	r0, sl
 8003160:	4659      	mov	r1, fp
 8003162:	f7fd f9f5 	bl	8000550 <__aeabi_dmul>
 8003166:	4602      	mov	r2, r0
 8003168:	460b      	mov	r3, r1
 800316a:	4640      	mov	r0, r8
 800316c:	4649      	mov	r1, r9
 800316e:	f7fd f837 	bl	80001e0 <__aeabi_dsub>
 8003172:	4602      	mov	r2, r0
 8003174:	460b      	mov	r3, r1
 8003176:	4690      	mov	r8, r2
 8003178:	4699      	mov	r9, r3
							* handleMinus;
 800317a:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 800317e:	4618      	mov	r0, r3
 8003180:	f7fd f97c 	bl	800047c <__aeabi_i2d>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4640      	mov	r0, r8
 800318a:	4649      	mov	r1, r9
 800318c:	f7fd f9e0 	bl	8000550 <__aeabi_dmul>
 8003190:	4602      	mov	r2, r0
 8003192:	460b      	mov	r3, r1
					+ (qTrapSeg2 + (qdm * t3) - 0.5 * qddm * t3 * t3)
 8003194:	4620      	mov	r0, r4
 8003196:	4629      	mov	r1, r5
 8003198:	f7fd f824 	bl	80001e4 <__adddf3>
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4610      	mov	r0, r2
 80031a2:	4619      	mov	r1, r3
 80031a4:	f7fd fcac 	bl	8000b00 <__aeabi_d2f>
 80031a8:	4603      	mov	r3, r0
			result.posTraj = qi
 80031aa:	617b      	str	r3, [r7, #20]
			result.velTraj = -qddm * t3 + qdm;
 80031ac:	4b4c      	ldr	r3, [pc, #304]	; (80032e0 <trapezoidalTraj+0x7e0>)
 80031ae:	edd3 7a00 	vldr	s15, [r3]
 80031b2:	eeb1 7a67 	vneg.f32	s14, s15
 80031b6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80031ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80031be:	4b47      	ldr	r3, [pc, #284]	; (80032dc <trapezoidalTraj+0x7dc>)
 80031c0:	edd3 7a00 	vldr	s15, [r3]
 80031c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031c8:	edc7 7a06 	vstr	s15, [r7, #24]
			result.accTraj = -qddm;
 80031cc:	4b44      	ldr	r3, [pc, #272]	; (80032e0 <trapezoidalTraj+0x7e0>)
 80031ce:	edd3 7a00 	vldr	s15, [r3]
 80031d2:	eef1 7a67 	vneg.f32	s15, s15
 80031d6:	edc7 7a07 	vstr	s15, [r7, #28]
				&& actualTime <= timeTrapSeg3 + timeTrapSeg2 + timeTrapSeg1) {
 80031da:	e007      	b.n	80031ec <trapezoidalTraj+0x6ec>
		} else {
			result.posTraj = qf;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	617b      	str	r3, [r7, #20]
			result.velTraj = 0;
 80031e0:	f04f 0300 	mov.w	r3, #0
 80031e4:	61bb      	str	r3, [r7, #24]
			result.accTraj = 0;
 80031e6:	f04f 0300 	mov.w	r3, #0
 80031ea:	61fb      	str	r3, [r7, #28]

		}

	}

	checkPos = result.posTraj;
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	4a3e      	ldr	r2, [pc, #248]	; (80032e8 <trapezoidalTraj+0x7e8>)
 80031f0:	6013      	str	r3, [r2, #0]
	checkVel = result.velTraj;
 80031f2:	69bb      	ldr	r3, [r7, #24]
 80031f4:	4a3d      	ldr	r2, [pc, #244]	; (80032ec <trapezoidalTraj+0x7ec>)
 80031f6:	6013      	str	r3, [r2, #0]
	checkAcc = result.accTraj;
 80031f8:	69fb      	ldr	r3, [r7, #28]
 80031fa:	4a3d      	ldr	r2, [pc, #244]	; (80032f0 <trapezoidalTraj+0x7f0>)
 80031fc:	6013      	str	r3, [r2, #0]

	actualTime += 0.001;
 80031fe:	4b36      	ldr	r3, [pc, #216]	; (80032d8 <trapezoidalTraj+0x7d8>)
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	4618      	mov	r0, r3
 8003204:	f7fd f94c 	bl	80004a0 <__aeabi_f2d>
 8003208:	a331      	add	r3, pc, #196	; (adr r3, 80032d0 <trapezoidalTraj+0x7d0>)
 800320a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320e:	f7fc ffe9 	bl	80001e4 <__adddf3>
 8003212:	4602      	mov	r2, r0
 8003214:	460b      	mov	r3, r1
 8003216:	4610      	mov	r0, r2
 8003218:	4619      	mov	r1, r3
 800321a:	f7fd fc71 	bl	8000b00 <__aeabi_d2f>
 800321e:	4603      	mov	r3, r0
 8003220:	4a2d      	ldr	r2, [pc, #180]	; (80032d8 <trapezoidalTraj+0x7d8>)
 8003222:	6013      	str	r3, [r2, #0]

	// CHECK STATUS

	if (startPointModeY) 		// POINT MODE
 8003224:	4b33      	ldr	r3, [pc, #204]	; (80032f4 <trapezoidalTraj+0x7f4>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d021      	beq.n	8003270 <trapezoidalTraj+0x770>

	{

		if (result.posTraj == qf) {
 800322c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003230:	ed97 7a01 	vldr	s14, [r7, #4]
 8003234:	eeb4 7a67 	vcmp.f32	s14, s15
 8003238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323c:	d115      	bne.n	800326a <trapezoidalTraj+0x76a>
			result.reachTraj = 1;
 800323e:	2301      	movs	r3, #1
 8003240:	f887 3020 	strb.w	r3, [r7, #32]
			actualTime = 0.001;
 8003244:	4b24      	ldr	r3, [pc, #144]	; (80032d8 <trapezoidalTraj+0x7d8>)
 8003246:	4a2c      	ldr	r2, [pc, #176]	; (80032f8 <trapezoidalTraj+0x7f8>)
 8003248:	601a      	str	r2, [r3, #0]
			startPointModeY = 0;
 800324a:	4b2a      	ldr	r3, [pc, #168]	; (80032f4 <trapezoidalTraj+0x7f4>)
 800324c:	2200      	movs	r2, #0
 800324e:	701a      	strb	r2, [r3, #0]
			initPosY = mmActPos;
 8003250:	4b2a      	ldr	r3, [pc, #168]	; (80032fc <trapezoidalTraj+0x7fc>)
 8003252:	edd3 7a00 	vldr	s15, [r3]
 8003256:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800325a:	ee17 2a90 	vmov	r2, s15
 800325e:	4b28      	ldr	r3, [pc, #160]	; (8003300 <trapezoidalTraj+0x800>)
 8003260:	601a      	str	r2, [r3, #0]
			registerFrame[16].U16 = 0; // RESET : y-axis Moving Status
 8003262:	4b28      	ldr	r3, [pc, #160]	; (8003304 <trapezoidalTraj+0x804>)
 8003264:	2200      	movs	r2, #0
 8003266:	841a      	strh	r2, [r3, #32]
 8003268:	e002      	b.n	8003270 <trapezoidalTraj+0x770>
		} else {
			result.reachTraj = 0;
 800326a:	2300      	movs	r3, #0
 800326c:	f887 3020 	strb.w	r3, [r7, #32]
		}
	}

	if (startRunTray) {
 8003270:	4b25      	ldr	r3, [pc, #148]	; (8003308 <trapezoidalTraj+0x808>)
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01e      	beq.n	80032b6 <trapezoidalTraj+0x7b6>
		// RUN TRAY MODE

		if (result.posTraj == qf) {
 8003278:	edd7 7a05 	vldr	s15, [r7, #20]
 800327c:	ed97 7a01 	vldr	s14, [r7, #4]
 8003280:	eeb4 7a67 	vcmp.f32	s14, s15
 8003284:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003288:	d112      	bne.n	80032b0 <trapezoidalTraj+0x7b0>
			result.reachTraj = 1;
 800328a:	2301      	movs	r3, #1
 800328c:	f887 3020 	strb.w	r3, [r7, #32]
			actualTime = 0.001;
 8003290:	4b11      	ldr	r3, [pc, #68]	; (80032d8 <trapezoidalTraj+0x7d8>)
 8003292:	4a19      	ldr	r2, [pc, #100]	; (80032f8 <trapezoidalTraj+0x7f8>)
 8003294:	601a      	str	r2, [r3, #0]
			initPosY = mmActPos;
 8003296:	4b19      	ldr	r3, [pc, #100]	; (80032fc <trapezoidalTraj+0x7fc>)
 8003298:	edd3 7a00 	vldr	s15, [r3]
 800329c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80032a0:	ee17 2a90 	vmov	r2, s15
 80032a4:	4b16      	ldr	r3, [pc, #88]	; (8003300 <trapezoidalTraj+0x800>)
 80032a6:	601a      	str	r2, [r3, #0]
			registerFrame[16].U16 = 0; // RESET : y-axis Moving Status // ---------
 80032a8:	4b16      	ldr	r3, [pc, #88]	; (8003304 <trapezoidalTraj+0x804>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	841a      	strh	r2, [r3, #32]
 80032ae:	e002      	b.n	80032b6 <trapezoidalTraj+0x7b6>
		}

		else {
			result.reachTraj = 0;
 80032b0:	2300      	movs	r3, #0
 80032b2:	f887 3020 	strb.w	r3, [r7, #32]
		}
	}

	return result;
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	461c      	mov	r4, r3
 80032ba:	f107 0314 	add.w	r3, r7, #20
 80032be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80032c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 80032c4:	68f8      	ldr	r0, [r7, #12]
 80032c6:	3758      	adds	r7, #88	; 0x58
 80032c8:	46bd      	mov	sp, r7
 80032ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80032ce:	bf00      	nop
 80032d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80032d4:	3f50624d 	.word	0x3f50624d
 80032d8:	20000260 	.word	0x20000260
 80032dc:	2000025c 	.word	0x2000025c
 80032e0:	20000258 	.word	0x20000258
 80032e4:	3fe00000 	.word	0x3fe00000
 80032e8:	20000f28 	.word	0x20000f28
 80032ec:	20000f2c 	.word	0x20000f2c
 80032f0:	20000f30 	.word	0x20000f30
 80032f4:	20000f35 	.word	0x20000f35
 80032f8:	3a83126f 	.word	0x3a83126f
 80032fc:	20000e18 	.word	0x20000e18
 8003300:	20000f38 	.word	0x20000f38
 8003304:	20000d44 	.word	0x20000d44
 8003308:	20000f47 	.word	0x20000f47
 800330c:	00000000 	.word	0x00000000

08003310 <calibrateTray>:

void calibrateTray(trayPos trayX, trayPos trayY, Point *objPos) {
 8003310:	b084      	sub	sp, #16
 8003312:	b5b0      	push	{r4, r5, r7, lr}
 8003314:	b092      	sub	sp, #72	; 0x48
 8003316:	af00      	add	r7, sp, #0
 8003318:	f107 0458 	add.w	r4, r7, #88	; 0x58
 800331c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	float length1 = pow(
			pow(trayX.pos1 - trayX.pos2, 2) + pow(trayY.pos1 - trayY.pos2, 2),
 8003320:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8003324:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8003328:	ee77 7a67 	vsub.f32	s15, s14, s15
 800332c:	ee17 0a90 	vmov	r0, s15
 8003330:	f7fd f8b6 	bl	80004a0 <__aeabi_f2d>
 8003334:	4602      	mov	r2, r0
 8003336:	460b      	mov	r3, r1
 8003338:	ed9f 1bcd 	vldr	d1, [pc, #820]	; 8003670 <calibrateTray+0x360>
 800333c:	ec43 2b10 	vmov	d0, r2, r3
 8003340:	f008 ff9a 	bl	800c278 <pow>
 8003344:	ec55 4b10 	vmov	r4, r5, d0
 8003348:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800334c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003354:	ee17 0a90 	vmov	r0, s15
 8003358:	f7fd f8a2 	bl	80004a0 <__aeabi_f2d>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	ed9f 1bc3 	vldr	d1, [pc, #780]	; 8003670 <calibrateTray+0x360>
 8003364:	ec43 2b10 	vmov	d0, r2, r3
 8003368:	f008 ff86 	bl	800c278 <pow>
 800336c:	ec53 2b10 	vmov	r2, r3, d0
	float length1 = pow(
 8003370:	4620      	mov	r0, r4
 8003372:	4629      	mov	r1, r5
 8003374:	f7fc ff36 	bl	80001e4 <__adddf3>
 8003378:	4602      	mov	r2, r0
 800337a:	460b      	mov	r3, r1
 800337c:	ec43 2b17 	vmov	d7, r2, r3
 8003380:	ed9f 1bbd 	vldr	d1, [pc, #756]	; 8003678 <calibrateTray+0x368>
 8003384:	eeb0 0a47 	vmov.f32	s0, s14
 8003388:	eef0 0a67 	vmov.f32	s1, s15
 800338c:	f008 ff74 	bl	800c278 <pow>
 8003390:	ec53 2b10 	vmov	r2, r3, d0
 8003394:	4610      	mov	r0, r2
 8003396:	4619      	mov	r1, r3
 8003398:	f7fd fbb2 	bl	8000b00 <__aeabi_d2f>
 800339c:	4603      	mov	r3, r0
 800339e:	62fb      	str	r3, [r7, #44]	; 0x2c
			0.5);
	float length2 = pow(
			pow(trayX.pos2 - trayX.pos3, 2) + pow(trayY.pos2 - trayY.pos3, 2),
 80033a0:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80033a4:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80033a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033ac:	ee17 0a90 	vmov	r0, s15
 80033b0:	f7fd f876 	bl	80004a0 <__aeabi_f2d>
 80033b4:	4602      	mov	r2, r0
 80033b6:	460b      	mov	r3, r1
 80033b8:	ed9f 1bad 	vldr	d1, [pc, #692]	; 8003670 <calibrateTray+0x360>
 80033bc:	ec43 2b10 	vmov	d0, r2, r3
 80033c0:	f008 ff5a 	bl	800c278 <pow>
 80033c4:	ec55 4b10 	vmov	r4, r5, d0
 80033c8:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 80033cc:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80033d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033d4:	ee17 0a90 	vmov	r0, s15
 80033d8:	f7fd f862 	bl	80004a0 <__aeabi_f2d>
 80033dc:	4602      	mov	r2, r0
 80033de:	460b      	mov	r3, r1
 80033e0:	ed9f 1ba3 	vldr	d1, [pc, #652]	; 8003670 <calibrateTray+0x360>
 80033e4:	ec43 2b10 	vmov	d0, r2, r3
 80033e8:	f008 ff46 	bl	800c278 <pow>
 80033ec:	ec53 2b10 	vmov	r2, r3, d0
	float length2 = pow(
 80033f0:	4620      	mov	r0, r4
 80033f2:	4629      	mov	r1, r5
 80033f4:	f7fc fef6 	bl	80001e4 <__adddf3>
 80033f8:	4602      	mov	r2, r0
 80033fa:	460b      	mov	r3, r1
 80033fc:	ec43 2b17 	vmov	d7, r2, r3
 8003400:	ed9f 1b9d 	vldr	d1, [pc, #628]	; 8003678 <calibrateTray+0x368>
 8003404:	eeb0 0a47 	vmov.f32	s0, s14
 8003408:	eef0 0a67 	vmov.f32	s1, s15
 800340c:	f008 ff34 	bl	800c278 <pow>
 8003410:	ec53 2b10 	vmov	r2, r3, d0
 8003414:	4610      	mov	r0, r2
 8003416:	4619      	mov	r1, r3
 8003418:	f7fd fb72 	bl	8000b00 <__aeabi_d2f>
 800341c:	4603      	mov	r3, r0
 800341e:	62bb      	str	r3, [r7, #40]	; 0x28
			0.5);
	uint8_t k = 50;
 8003420:	2332      	movs	r3, #50	; 0x32
 8003422:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (length1 > length2) {
 8003426:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800342a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800342e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003436:	dd02      	ble.n	800343e <calibrateTray+0x12e>
		k = 60;
 8003438:	233c      	movs	r3, #60	; 0x3c
 800343a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}

	float length3 = trayY.pos1 - trayY.pos2;
 800343e:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8003442:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8003446:	ee77 7a67 	vsub.f32	s15, s14, s15
 800344a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	float radians = acos(length3 / k);
 800344e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003452:	ee07 3a90 	vmov	s15, r3
 8003456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800345a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800345e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003462:	ee16 0a90 	vmov	r0, s13
 8003466:	f7fd f81b 	bl	80004a0 <__aeabi_f2d>
 800346a:	4602      	mov	r2, r0
 800346c:	460b      	mov	r3, r1
 800346e:	ec43 2b10 	vmov	d0, r2, r3
 8003472:	f008 fecd 	bl	800c210 <acos>
 8003476:	ec53 2b10 	vmov	r2, r3, d0
 800347a:	4610      	mov	r0, r2
 800347c:	4619      	mov	r1, r3
 800347e:	f7fd fb3f 	bl	8000b00 <__aeabi_d2f>
 8003482:	4603      	mov	r3, r0
 8003484:	643b      	str	r3, [r7, #64]	; 0x40

	float TrayOriginX = trayX.pos2;
 8003486:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003488:	63fb      	str	r3, [r7, #60]	; 0x3c
	float TrayOriginY = trayY.pos2;
 800348a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800348c:	63bb      	str	r3, [r7, #56]	; 0x38
	int16_t writeDeg = 36000 - (radians * (180 / M_PI) * 100);
 800348e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003490:	f7fd f806 	bl	80004a0 <__aeabi_f2d>
 8003494:	a37c      	add	r3, pc, #496	; (adr r3, 8003688 <calibrateTray+0x378>)
 8003496:	e9d3 2300 	ldrd	r2, r3, [r3]
 800349a:	f7fd f859 	bl	8000550 <__aeabi_dmul>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	4610      	mov	r0, r2
 80034a4:	4619      	mov	r1, r3
 80034a6:	f04f 0200 	mov.w	r2, #0
 80034aa:	4b7d      	ldr	r3, [pc, #500]	; (80036a0 <calibrateTray+0x390>)
 80034ac:	f7fd f850 	bl	8000550 <__aeabi_dmul>
 80034b0:	4602      	mov	r2, r0
 80034b2:	460b      	mov	r3, r1
 80034b4:	a172      	add	r1, pc, #456	; (adr r1, 8003680 <calibrateTray+0x370>)
 80034b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80034ba:	f7fc fe91 	bl	80001e0 <__aeabi_dsub>
 80034be:	4602      	mov	r2, r0
 80034c0:	460b      	mov	r3, r1
 80034c2:	4610      	mov	r0, r2
 80034c4:	4619      	mov	r1, r3
 80034c6:	f7fd faf3 	bl	8000ab0 <__aeabi_d2iz>
 80034ca:	4603      	mov	r3, r0
 80034cc:	86fb      	strh	r3, [r7, #54]	; 0x36
	if (k == 60) {
 80034ce:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80034d2:	2b3c      	cmp	r3, #60	; 0x3c
 80034d4:	d133      	bne.n	800353e <calibrateTray+0x22e>

		TrayOriginX = trayX.pos3;
 80034d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034d8:	63fb      	str	r3, [r7, #60]	; 0x3c
		TrayOriginY = trayY.pos3;
 80034da:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80034dc:	63bb      	str	r3, [r7, #56]	; 0x38
		writeDeg = 27000 - (radians * (180 / M_PI) * 100);
 80034de:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80034e0:	f7fc ffde 	bl	80004a0 <__aeabi_f2d>
 80034e4:	a368      	add	r3, pc, #416	; (adr r3, 8003688 <calibrateTray+0x378>)
 80034e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034ea:	f7fd f831 	bl	8000550 <__aeabi_dmul>
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4610      	mov	r0, r2
 80034f4:	4619      	mov	r1, r3
 80034f6:	f04f 0200 	mov.w	r2, #0
 80034fa:	4b69      	ldr	r3, [pc, #420]	; (80036a0 <calibrateTray+0x390>)
 80034fc:	f7fd f828 	bl	8000550 <__aeabi_dmul>
 8003500:	4602      	mov	r2, r0
 8003502:	460b      	mov	r3, r1
 8003504:	a162      	add	r1, pc, #392	; (adr r1, 8003690 <calibrateTray+0x380>)
 8003506:	e9d1 0100 	ldrd	r0, r1, [r1]
 800350a:	f7fc fe69 	bl	80001e0 <__aeabi_dsub>
 800350e:	4602      	mov	r2, r0
 8003510:	460b      	mov	r3, r1
 8003512:	4610      	mov	r0, r2
 8003514:	4619      	mov	r1, r3
 8003516:	f7fd facb 	bl	8000ab0 <__aeabi_d2iz>
 800351a:	4603      	mov	r3, r0
 800351c:	86fb      	strh	r3, [r7, #54]	; 0x36
		radians -= (1.5 * M_PI);
 800351e:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8003520:	f7fc ffbe 	bl	80004a0 <__aeabi_f2d>
 8003524:	a35c      	add	r3, pc, #368	; (adr r3, 8003698 <calibrateTray+0x388>)
 8003526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352a:	f7fc fe59 	bl	80001e0 <__aeabi_dsub>
 800352e:	4602      	mov	r2, r0
 8003530:	460b      	mov	r3, r1
 8003532:	4610      	mov	r0, r2
 8003534:	4619      	mov	r1, r3
 8003536:	f7fd fae3 	bl	8000b00 <__aeabi_d2f>
 800353a:	4603      	mov	r3, r0
 800353c:	643b      	str	r3, [r7, #64]	; 0x40
	}

	float a[3] = { 10.0f, 30.0f, 50.0f };
 800353e:	4a59      	ldr	r2, [pc, #356]	; (80036a4 <calibrateTray+0x394>)
 8003540:	f107 0310 	add.w	r3, r7, #16
 8003544:	ca07      	ldmia	r2, {r0, r1, r2}
 8003546:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float b[3] = { 40.0f, 25.0f, 10.0f };
 800354a:	4a57      	ldr	r2, [pc, #348]	; (80036a8 <calibrateTray+0x398>)
 800354c:	1d3b      	adds	r3, r7, #4
 800354e:	ca07      	ldmia	r2, {r0, r1, r2}
 8003550:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	for (int i = 0; i < 9; i++) {
 8003554:	2300      	movs	r3, #0
 8003556:	633b      	str	r3, [r7, #48]	; 0x30
 8003558:	e060      	b.n	800361c <calibrateTray+0x30c>
		uint8_t index = i % 3;
 800355a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800355c:	4b53      	ldr	r3, [pc, #332]	; (80036ac <calibrateTray+0x39c>)
 800355e:	fb83 3102 	smull	r3, r1, r3, r2
 8003562:	17d3      	asrs	r3, r2, #31
 8003564:	1ac9      	subs	r1, r1, r3
 8003566:	460b      	mov	r3, r1
 8003568:	005b      	lsls	r3, r3, #1
 800356a:	440b      	add	r3, r1
 800356c:	1ad1      	subs	r1, r2, r3
 800356e:	460b      	mov	r3, r1
 8003570:	77fb      	strb	r3, [r7, #31]
		objPos[i].x = TrayOriginX + a[index];
 8003572:	7ffb      	ldrb	r3, [r7, #31]
 8003574:	009b      	lsls	r3, r3, #2
 8003576:	3348      	adds	r3, #72	; 0x48
 8003578:	443b      	add	r3, r7
 800357a:	3b38      	subs	r3, #56	; 0x38
 800357c:	ed93 7a00 	vldr	s14, [r3]
 8003580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8003588:	4413      	add	r3, r2
 800358a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800358e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003592:	edc3 7a00 	vstr	s15, [r3]

		uint8_t row = i / 3;
 8003596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003598:	4a44      	ldr	r2, [pc, #272]	; (80036ac <calibrateTray+0x39c>)
 800359a:	fb82 1203 	smull	r1, r2, r2, r3
 800359e:	17db      	asrs	r3, r3, #31
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	77bb      	strb	r3, [r7, #30]
		objPos[i].y = TrayOriginY + b[row];
 80035a4:	7fbb      	ldrb	r3, [r7, #30]
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	3348      	adds	r3, #72	; 0x48
 80035aa:	443b      	add	r3, r7
 80035ac:	3b44      	subs	r3, #68	; 0x44
 80035ae:	ed93 7a00 	vldr	s14, [r3]
 80035b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b4:	00db      	lsls	r3, r3, #3
 80035b6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80035ba:	4413      	add	r3, r2
 80035bc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80035c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80035c4:	edc3 7a01 	vstr	s15, [r3, #4]
		objPos[i] = rotatePoint(objPos[i].x, objPos[i].y, TrayOriginX,
 80035c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ca:	00db      	lsls	r3, r3, #3
 80035cc:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80035d0:	4413      	add	r3, r2
 80035d2:	edd3 7a00 	vldr	s15, [r3]
 80035d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80035de:	4413      	add	r3, r2
 80035e0:	ed93 7a01 	vldr	s14, [r3, #4]
 80035e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e6:	00db      	lsls	r3, r3, #3
 80035e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80035ec:	18d4      	adds	r4, r2, r3
 80035ee:	ed97 2a10 	vldr	s4, [r7, #64]	; 0x40
 80035f2:	edd7 1a0e 	vldr	s3, [r7, #56]	; 0x38
 80035f6:	ed97 1a0f 	vldr	s2, [r7, #60]	; 0x3c
 80035fa:	eef0 0a47 	vmov.f32	s1, s14
 80035fe:	eeb0 0a67 	vmov.f32	s0, s15
 8003602:	f000 f875 	bl	80036f0 <rotatePoint>
 8003606:	eeb0 7a40 	vmov.f32	s14, s0
 800360a:	eef0 7a60 	vmov.f32	s15, s1
 800360e:	ed84 7a00 	vstr	s14, [r4]
 8003612:	edc4 7a01 	vstr	s15, [r4, #4]
	for (int i = 0; i < 9; i++) {
 8003616:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003618:	3301      	adds	r3, #1
 800361a:	633b      	str	r3, [r7, #48]	; 0x30
 800361c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800361e:	2b08      	cmp	r3, #8
 8003620:	dd9b      	ble.n	800355a <calibrateTray+0x24a>
				TrayOriginY, radians);
	}

	int16_t writeTrayOriginX = TrayOriginX * 10; // CHANGE DATA TYPE
 8003622:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003626:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800362a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800362e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003632:	ee17 3a90 	vmov	r3, s15
 8003636:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t writeTrayOriginY = TrayOriginY * 10; // CHANGE DATA TYPE
 8003638:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800363c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003640:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003644:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003648:	ee17 3a90 	vmov	r3, s15
 800364c:	843b      	strh	r3, [r7, #32]
	if (calibrateTrayInput == 1) {
 800364e:	4b18      	ldr	r3, [pc, #96]	; (80036b0 <calibrateTray+0x3a0>)
 8003650:	781b      	ldrb	r3, [r3, #0]
 8003652:	2b01      	cmp	r3, #1
 8003654:	d130      	bne.n	80036b8 <calibrateTray+0x3a8>
		registerFrame[32].U16 = writeTrayOriginX; // WRTTE : Pick Tray Origin x
 8003656:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8003658:	4b16      	ldr	r3, [pc, #88]	; (80036b4 <calibrateTray+0x3a4>)
 800365a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
		registerFrame[33].U16 = writeTrayOriginY; // WRTTE : Pick Tray Origin y
 800365e:	8c3a      	ldrh	r2, [r7, #32]
 8003660:	4b14      	ldr	r3, [pc, #80]	; (80036b4 <calibrateTray+0x3a4>)
 8003662:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
		registerFrame[34].U16 = writeDeg; // WRTTE : Pick Tray Orientation
 8003666:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003668:	4b12      	ldr	r3, [pc, #72]	; (80036b4 <calibrateTray+0x3a4>)
 800366a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		registerFrame[35].U16 = writeTrayOriginX; //  WRTTE : Place Tray Origin x
		registerFrame[36].U16 = writeTrayOriginY; // WRTTE : Place Tray Origin y
		registerFrame[37].U16 = writeDeg; // WRTTE : Place Tray Orientation
	}

}
 800366e:	e033      	b.n	80036d8 <calibrateTray+0x3c8>
 8003670:	00000000 	.word	0x00000000
 8003674:	40000000 	.word	0x40000000
 8003678:	00000000 	.word	0x00000000
 800367c:	3fe00000 	.word	0x3fe00000
 8003680:	00000000 	.word	0x00000000
 8003684:	40e19400 	.word	0x40e19400
 8003688:	1a63c1f8 	.word	0x1a63c1f8
 800368c:	404ca5dc 	.word	0x404ca5dc
 8003690:	00000000 	.word	0x00000000
 8003694:	40da5e00 	.word	0x40da5e00
 8003698:	7f3321d2 	.word	0x7f3321d2
 800369c:	4012d97c 	.word	0x4012d97c
 80036a0:	40590000 	.word	0x40590000
 80036a4:	0800dfc8 	.word	0x0800dfc8
 80036a8:	0800dfd4 	.word	0x0800dfd4
 80036ac:	55555556 	.word	0x55555556
 80036b0:	20000e30 	.word	0x20000e30
 80036b4:	20000d44 	.word	0x20000d44
	} else if (calibrateTrayInput == 2) {
 80036b8:	4b0b      	ldr	r3, [pc, #44]	; (80036e8 <calibrateTray+0x3d8>)
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	2b02      	cmp	r3, #2
 80036be:	d10b      	bne.n	80036d8 <calibrateTray+0x3c8>
		registerFrame[35].U16 = writeTrayOriginX; //  WRTTE : Place Tray Origin x
 80036c0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80036c2:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <calibrateTray+0x3dc>)
 80036c4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
		registerFrame[36].U16 = writeTrayOriginY; // WRTTE : Place Tray Origin y
 80036c8:	8c3a      	ldrh	r2, [r7, #32]
 80036ca:	4b08      	ldr	r3, [pc, #32]	; (80036ec <calibrateTray+0x3dc>)
 80036cc:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
		registerFrame[37].U16 = writeDeg; // WRTTE : Place Tray Orientation
 80036d0:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 80036d2:	4b06      	ldr	r3, [pc, #24]	; (80036ec <calibrateTray+0x3dc>)
 80036d4:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
}
 80036d8:	bf00      	nop
 80036da:	3748      	adds	r7, #72	; 0x48
 80036dc:	46bd      	mov	sp, r7
 80036de:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80036e2:	b004      	add	sp, #16
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	20000e30 	.word	0x20000e30
 80036ec:	20000d44 	.word	0x20000d44

080036f0 <rotatePoint>:

Point rotatePoint(float p1, float p2, float centerX, float centerY,
		float radians) {
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b090      	sub	sp, #64	; 0x40
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	ed87 0a07 	vstr	s0, [r7, #28]
 80036fa:	edc7 0a06 	vstr	s1, [r7, #24]
 80036fe:	ed87 1a05 	vstr	s2, [r7, #20]
 8003702:	edc7 1a04 	vstr	s3, [r7, #16]
 8003706:	ed87 2a03 	vstr	s4, [r7, #12]
// ROTATION MATRIX
	float cosTheta = cosf(radians);
 800370a:	ed97 0a03 	vldr	s0, [r7, #12]
 800370e:	f008 fcf5 	bl	800c0fc <cosf>
 8003712:	ed87 0a0f 	vstr	s0, [r7, #60]	; 0x3c
	float sinTheta = sinf(radians);
 8003716:	ed97 0a03 	vldr	s0, [r7, #12]
 800371a:	f008 fd33 	bl	800c184 <sinf>
 800371e:	ed87 0a0e 	vstr	s0, [r7, #56]	; 0x38

	float translatedX = p1 - centerX;
 8003722:	ed97 7a07 	vldr	s14, [r7, #28]
 8003726:	edd7 7a05 	vldr	s15, [r7, #20]
 800372a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800372e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	float translatedY = p2 - centerY;
 8003732:	ed97 7a06 	vldr	s14, [r7, #24]
 8003736:	edd7 7a04 	vldr	s15, [r7, #16]
 800373a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800373e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

	Point rotatedPoint;
	rotatedPoint.x = (translatedX * cosTheta) - (translatedY * sinTheta)
 8003742:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003746:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800374a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800374e:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8003752:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003756:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800375a:	ee37 7a67 	vsub.f32	s14, s14, s15
			+ centerX;
 800375e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003762:	ee77 7a27 	vadd.f32	s15, s14, s15
	rotatedPoint.x = (translatedX * cosTheta) - (translatedY * sinTheta)
 8003766:	edc7 7a08 	vstr	s15, [r7, #32]
	rotatedPoint.y = (translatedX * sinTheta) + (translatedY * cosTheta)
 800376a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 800376e:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8003772:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003776:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 800377a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800377e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003782:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ centerY;
 8003786:	edd7 7a04 	vldr	s15, [r7, #16]
 800378a:	ee77 7a27 	vadd.f32	s15, s14, s15
	rotatedPoint.y = (translatedX * sinTheta) + (translatedY * cosTheta)
 800378e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	return rotatedPoint;
 8003792:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003796:	f107 0220 	add.w	r2, r7, #32
 800379a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800379e:	e883 0003 	stmia.w	r3, {r0, r1}
 80037a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a6:	ee07 2a10 	vmov	s14, r2
 80037aa:	ee07 3a90 	vmov	s15, r3
}
 80037ae:	eeb0 0a47 	vmov.f32	s0, s14
 80037b2:	eef0 0a67 	vmov.f32	s1, s15
 80037b6:	3740      	adds	r7, #64	; 0x40
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}

080037bc <buttonInput>:

void buttonInput() {
 80037bc:	b598      	push	{r3, r4, r7, lr}
 80037be:	af00      	add	r7, sp, #0
	register int i;
	for (i = 0; i < 4; i++) {
 80037c0:	2400      	movs	r4, #0
 80037c2:	e051      	b.n	8003868 <buttonInput+0xac>
		Button1[i].Current = HAL_GPIO_ReadPin(joyPin[i].PORT, joyPin[i].PIN);
 80037c4:	4b2b      	ldr	r3, [pc, #172]	; (8003874 <buttonInput+0xb8>)
 80037c6:	f853 2034 	ldr.w	r2, [r3, r4, lsl #3]
 80037ca:	492a      	ldr	r1, [pc, #168]	; (8003874 <buttonInput+0xb8>)
 80037cc:	00e3      	lsls	r3, r4, #3
 80037ce:	440b      	add	r3, r1
 80037d0:	889b      	ldrh	r3, [r3, #4]
 80037d2:	4619      	mov	r1, r3
 80037d4:	4610      	mov	r0, r2
 80037d6:	f002 fb05 	bl	8005de4 <HAL_GPIO_ReadPin>
 80037da:	4603      	mov	r3, r0
 80037dc:	461a      	mov	r2, r3
 80037de:	4b26      	ldr	r3, [pc, #152]	; (8003878 <buttonInput+0xbc>)
 80037e0:	f803 2014 	strb.w	r2, [r3, r4, lsl #1]
		if (Button1[i].Last == 0 && Button1[i].Current == 1) {
 80037e4:	4a24      	ldr	r2, [pc, #144]	; (8003878 <buttonInput+0xbc>)
 80037e6:	0063      	lsls	r3, r4, #1
 80037e8:	4413      	add	r3, r2
 80037ea:	785b      	ldrb	r3, [r3, #1]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d132      	bne.n	8003856 <buttonInput+0x9a>
 80037f0:	4b21      	ldr	r3, [pc, #132]	; (8003878 <buttonInput+0xbc>)
 80037f2:	f813 3014 	ldrb.w	r3, [r3, r4, lsl #1]
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d12d      	bne.n	8003856 <buttonInput+0x9a>
			if (i == 0) {
 80037fa:	2c00      	cmp	r4, #0
 80037fc:	d105      	bne.n	800380a <buttonInput+0x4e>
				countTopB += 1;
 80037fe:	4b1f      	ldr	r3, [pc, #124]	; (800387c <buttonInput+0xc0>)
 8003800:	781b      	ldrb	r3, [r3, #0]
 8003802:	3301      	adds	r3, #1
 8003804:	b2da      	uxtb	r2, r3
 8003806:	4b1d      	ldr	r3, [pc, #116]	; (800387c <buttonInput+0xc0>)
 8003808:	701a      	strb	r2, [r3, #0]
			}
			if (i == 1) {
 800380a:	2c01      	cmp	r4, #1
 800380c:	d108      	bne.n	8003820 <buttonInput+0x64>
				countRightB += 1;
 800380e:	4b1c      	ldr	r3, [pc, #112]	; (8003880 <buttonInput+0xc4>)
 8003810:	f993 3000 	ldrsb.w	r3, [r3]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	3301      	adds	r3, #1
 8003818:	b2db      	uxtb	r3, r3
 800381a:	b25a      	sxtb	r2, r3
 800381c:	4b18      	ldr	r3, [pc, #96]	; (8003880 <buttonInput+0xc4>)
 800381e:	701a      	strb	r2, [r3, #0]
			}
			if (i == 2) {
 8003820:	2c02      	cmp	r4, #2
 8003822:	d105      	bne.n	8003830 <buttonInput+0x74>
				countBottomB += 1;
 8003824:	4b17      	ldr	r3, [pc, #92]	; (8003884 <buttonInput+0xc8>)
 8003826:	781b      	ldrb	r3, [r3, #0]
 8003828:	3301      	adds	r3, #1
 800382a:	b2da      	uxtb	r2, r3
 800382c:	4b15      	ldr	r3, [pc, #84]	; (8003884 <buttonInput+0xc8>)
 800382e:	701a      	strb	r2, [r3, #0]
			}
			if (i == 3) {
 8003830:	2c03      	cmp	r4, #3
 8003832:	d105      	bne.n	8003840 <buttonInput+0x84>
				countLeftB += 1;
 8003834:	4b14      	ldr	r3, [pc, #80]	; (8003888 <buttonInput+0xcc>)
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	3301      	adds	r3, #1
 800383a:	b2da      	uxtb	r2, r3
 800383c:	4b12      	ldr	r3, [pc, #72]	; (8003888 <buttonInput+0xcc>)
 800383e:	701a      	strb	r2, [r3, #0]

			}
			Button1[i].Last = Button1[i].Current;
 8003840:	4b0d      	ldr	r3, [pc, #52]	; (8003878 <buttonInput+0xbc>)
 8003842:	f813 1014 	ldrb.w	r1, [r3, r4, lsl #1]
 8003846:	4a0c      	ldr	r2, [pc, #48]	; (8003878 <buttonInput+0xbc>)
 8003848:	0063      	lsls	r3, r4, #1
 800384a:	4413      	add	r3, r2
 800384c:	460a      	mov	r2, r1
 800384e:	705a      	strb	r2, [r3, #1]
			joyLogic = i;
 8003850:	b2e2      	uxtb	r2, r4
 8003852:	4b0e      	ldr	r3, [pc, #56]	; (800388c <buttonInput+0xd0>)
 8003854:	701a      	strb	r2, [r3, #0]
		}
		Button1[i].Last = Button1[i].Current;
 8003856:	4b08      	ldr	r3, [pc, #32]	; (8003878 <buttonInput+0xbc>)
 8003858:	f813 1014 	ldrb.w	r1, [r3, r4, lsl #1]
 800385c:	4a06      	ldr	r2, [pc, #24]	; (8003878 <buttonInput+0xbc>)
 800385e:	0063      	lsls	r3, r4, #1
 8003860:	4413      	add	r3, r2
 8003862:	460a      	mov	r2, r1
 8003864:	705a      	strb	r2, [r3, #1]
	for (i = 0; i < 4; i++) {
 8003866:	3401      	adds	r4, #1
 8003868:	2c03      	cmp	r4, #3
 800386a:	ddab      	ble.n	80037c4 <buttonInput+0x8>
	}
}
 800386c:	bf00      	nop
 800386e:	bf00      	nop
 8003870:	bd98      	pop	{r3, r4, r7, pc}
 8003872:	bf00      	nop
 8003874:	20000200 	.word	0x20000200
 8003878:	20000dd0 	.word	0x20000dd0
 800387c:	20000e01 	.word	0x20000e01
 8003880:	20000e02 	.word	0x20000e02
 8003884:	20000e00 	.word	0x20000e00
 8003888:	20000e03 	.word	0x20000e03
 800388c:	20000e04 	.word	0x20000e04

08003890 <buttonLogic>:

void buttonLogic(uint16_t state) {
 8003890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003892:	b08d      	sub	sp, #52	; 0x34
 8003894:	af0a      	add	r7, sp, #40	; 0x28
 8003896:	4603      	mov	r3, r0
 8003898:	80fb      	strh	r3, [r7, #6]
	if (countTopB % 2 == 1) {
 800389a:	4b9c      	ldr	r3, [pc, #624]	; (8003b0c <buttonLogic+0x27c>)
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	f003 0301 	and.w	r3, r3, #1
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d03d      	beq.n	8003924 <buttonLogic+0x94>
		switch (state) {
 80038a8:	88fb      	ldrh	r3, [r7, #6]
 80038aa:	2b03      	cmp	r3, #3
 80038ac:	d83b      	bhi.n	8003926 <buttonLogic+0x96>
 80038ae:	a201      	add	r2, pc, #4	; (adr r2, 80038b4 <buttonLogic+0x24>)
 80038b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038b4:	080038c5 	.word	0x080038c5
 80038b8:	080038df 	.word	0x080038df
 80038bc:	080038f3 	.word	0x080038f3
 80038c0:	08003911 	.word	0x08003911
		case 0: // ENTER JOG MODE
			joyLogicLED = 1;
 80038c4:	4b92      	ldr	r3, [pc, #584]	; (8003b10 <buttonLogic+0x280>)
 80038c6:	2201      	movs	r2, #1
 80038c8:	701a      	strb	r2, [r3, #0]
			if (switchAxis) {
 80038ca:	4b92      	ldr	r3, [pc, #584]	; (8003b14 <buttonLogic+0x284>)
 80038cc:	781b      	ldrb	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d002      	beq.n	80038d8 <buttonLogic+0x48>
				jogAxisY();
 80038d2:	f7ff f865 	bl	80029a0 <jogAxisY>
			} else {
				jogAxisX();
			}

			// handleJogAxisY(myJoyState);
			break;
 80038d6:	e026      	b.n	8003926 <buttonLogic+0x96>
				jogAxisX();
 80038d8:	f000 fa6c 	bl	8003db4 <jogAxisX>
			break;
 80038dc:	e023      	b.n	8003926 <buttonLogic+0x96>
		case 1: // RIGHT
			myJoyState += 1;
 80038de:	4b8e      	ldr	r3, [pc, #568]	; (8003b18 <buttonLogic+0x288>)
 80038e0:	781b      	ldrb	r3, [r3, #0]
 80038e2:	3301      	adds	r3, #1
 80038e4:	b2da      	uxtb	r2, r3
 80038e6:	4b8c      	ldr	r3, [pc, #560]	; (8003b18 <buttonLogic+0x288>)
 80038e8:	701a      	strb	r2, [r3, #0]

			joyLogic = 0;
 80038ea:	4b8c      	ldr	r3, [pc, #560]	; (8003b1c <buttonLogic+0x28c>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	701a      	strb	r2, [r3, #0]
			break;
 80038f0:	e019      	b.n	8003926 <buttonLogic+0x96>
		case 2: // CHANGE AXIS X/Y
			if (switchAxis) {
 80038f2:	4b88      	ldr	r3, [pc, #544]	; (8003b14 <buttonLogic+0x284>)
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <buttonLogic+0x72>
				switchAxis = 0;
 80038fa:	4b86      	ldr	r3, [pc, #536]	; (8003b14 <buttonLogic+0x284>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	701a      	strb	r2, [r3, #0]
 8003900:	e002      	b.n	8003908 <buttonLogic+0x78>
			} else {
				switchAxis = 1;
 8003902:	4b84      	ldr	r3, [pc, #528]	; (8003b14 <buttonLogic+0x284>)
 8003904:	2201      	movs	r2, #1
 8003906:	701a      	strb	r2, [r3, #0]
			}
			joyLogic = 0;
 8003908:	4b84      	ldr	r3, [pc, #528]	; (8003b1c <buttonLogic+0x28c>)
 800390a:	2200      	movs	r2, #0
 800390c:	701a      	strb	r2, [r3, #0]
			break;
 800390e:	e00a      	b.n	8003926 <buttonLogic+0x96>
		case 3: // LEFT
			joyLogic = 0;
 8003910:	4b82      	ldr	r3, [pc, #520]	; (8003b1c <buttonLogic+0x28c>)
 8003912:	2200      	movs	r2, #0
 8003914:	701a      	strb	r2, [r3, #0]
			myJoyState -= 1;
 8003916:	4b80      	ldr	r3, [pc, #512]	; (8003b18 <buttonLogic+0x288>)
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	3b01      	subs	r3, #1
 800391c:	b2da      	uxtb	r2, r3
 800391e:	4b7e      	ldr	r3, [pc, #504]	; (8003b18 <buttonLogic+0x288>)
 8003920:	701a      	strb	r2, [r3, #0]
			break;
 8003922:	e000      	b.n	8003926 <buttonLogic+0x96>
		}
	}
 8003924:	bf00      	nop
	if (countTopB % 2 == 0) {
 8003926:	4b79      	ldr	r3, [pc, #484]	; (8003b0c <buttonLogic+0x27c>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	b2db      	uxtb	r3, r3
 8003930:	2b00      	cmp	r3, #0
 8003932:	f040 80e5 	bne.w	8003b00 <buttonLogic+0x270>
		switch (state) {
 8003936:	88fb      	ldrh	r3, [r7, #6]
 8003938:	2b03      	cmp	r3, #3
 800393a:	f200 80e2 	bhi.w	8003b02 <buttonLogic+0x272>
 800393e:	a201      	add	r2, pc, #4	; (adr r2, 8003944 <buttonLogic+0xb4>)
 8003940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003944:	08003955 	.word	0x08003955
 8003948:	08003981 	.word	0x08003981
 800394c:	08003aeb 	.word	0x08003aeb
 8003950:	08003af3 	.word	0x08003af3
		case 0: // ENTER CALIBRATE MODE
			if (countRightB == 4) {
 8003954:	4b72      	ldr	r3, [pc, #456]	; (8003b20 <buttonLogic+0x290>)
 8003956:	f993 3000 	ldrsb.w	r3, [r3]
 800395a:	2b04      	cmp	r3, #4
 800395c:	d103      	bne.n	8003966 <buttonLogic+0xd6>
				joyLogicLED = 3;
 800395e:	4b6c      	ldr	r3, [pc, #432]	; (8003b10 <buttonLogic+0x280>)
 8003960:	2203      	movs	r2, #3
 8003962:	701a      	strb	r2, [r3, #0]
				joyLogicLED = 4;
			} else {
				joyLogicLED = 2;
			}

			break;
 8003964:	e0cd      	b.n	8003b02 <buttonLogic+0x272>
			} else if (countRightB == 7) {
 8003966:	4b6e      	ldr	r3, [pc, #440]	; (8003b20 <buttonLogic+0x290>)
 8003968:	f993 3000 	ldrsb.w	r3, [r3]
 800396c:	2b07      	cmp	r3, #7
 800396e:	d103      	bne.n	8003978 <buttonLogic+0xe8>
				joyLogicLED = 4;
 8003970:	4b67      	ldr	r3, [pc, #412]	; (8003b10 <buttonLogic+0x280>)
 8003972:	2204      	movs	r2, #4
 8003974:	701a      	strb	r2, [r3, #0]
			break;
 8003976:	e0c4      	b.n	8003b02 <buttonLogic+0x272>
				joyLogicLED = 2;
 8003978:	4b65      	ldr	r3, [pc, #404]	; (8003b10 <buttonLogic+0x280>)
 800397a:	2202      	movs	r2, #2
 800397c:	701a      	strb	r2, [r3, #0]
			break;
 800397e:	e0c0      	b.n	8003b02 <buttonLogic+0x272>
		case 1: // MARK POSITION
			if (countRightB == 2) {
 8003980:	4b67      	ldr	r3, [pc, #412]	; (8003b20 <buttonLogic+0x290>)
 8003982:	f993 3000 	ldrsb.w	r3, [r3]
 8003986:	2b02      	cmp	r3, #2
 8003988:	d10e      	bne.n	80039a8 <buttonLogic+0x118>
				trayPickX.pos1 = registerFrame[68].U16; // READ : x-axis Actual Position
 800398a:	4b66      	ldr	r3, [pc, #408]	; (8003b24 <buttonLogic+0x294>)
 800398c:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003990:	ee07 3a90 	vmov	s15, r3
 8003994:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003998:	4b63      	ldr	r3, [pc, #396]	; (8003b28 <buttonLogic+0x298>)
 800399a:	edc3 7a00 	vstr	s15, [r3]
				trayPickY.pos1 = mmActPos;
 800399e:	4b63      	ldr	r3, [pc, #396]	; (8003b2c <buttonLogic+0x29c>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a63      	ldr	r2, [pc, #396]	; (8003b30 <buttonLogic+0x2a0>)
 80039a4:	6013      	str	r3, [r2, #0]
 80039a6:	e09c      	b.n	8003ae2 <buttonLogic+0x252>
			} else if (countRightB == 3) {
 80039a8:	4b5d      	ldr	r3, [pc, #372]	; (8003b20 <buttonLogic+0x290>)
 80039aa:	f993 3000 	ldrsb.w	r3, [r3]
 80039ae:	2b03      	cmp	r3, #3
 80039b0:	d10e      	bne.n	80039d0 <buttonLogic+0x140>
				trayPickX.pos2 = registerFrame[68].U16; // READ : x-axis Actual Position
 80039b2:	4b5c      	ldr	r3, [pc, #368]	; (8003b24 <buttonLogic+0x294>)
 80039b4:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80039b8:	ee07 3a90 	vmov	s15, r3
 80039bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039c0:	4b59      	ldr	r3, [pc, #356]	; (8003b28 <buttonLogic+0x298>)
 80039c2:	edc3 7a01 	vstr	s15, [r3, #4]
				trayPickY.pos2 = mmActPos;
 80039c6:	4b59      	ldr	r3, [pc, #356]	; (8003b2c <buttonLogic+0x29c>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4a59      	ldr	r2, [pc, #356]	; (8003b30 <buttonLogic+0x2a0>)
 80039cc:	6053      	str	r3, [r2, #4]
 80039ce:	e088      	b.n	8003ae2 <buttonLogic+0x252>
			} else if (countRightB == 4) {
 80039d0:	4b53      	ldr	r3, [pc, #332]	; (8003b20 <buttonLogic+0x290>)
 80039d2:	f993 3000 	ldrsb.w	r3, [r3]
 80039d6:	2b04      	cmp	r3, #4
 80039d8:	d12b      	bne.n	8003a32 <buttonLogic+0x1a2>
				registerFrame[16].U16 = 0;
 80039da:	4b52      	ldr	r3, [pc, #328]	; (8003b24 <buttonLogic+0x294>)
 80039dc:	2200      	movs	r2, #0
 80039de:	841a      	strh	r2, [r3, #32]
				trayPickX.pos3 = registerFrame[68].U16; // READ : x-axis Actual Position
 80039e0:	4b50      	ldr	r3, [pc, #320]	; (8003b24 <buttonLogic+0x294>)
 80039e2:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 80039e6:	ee07 3a90 	vmov	s15, r3
 80039ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ee:	4b4e      	ldr	r3, [pc, #312]	; (8003b28 <buttonLogic+0x298>)
 80039f0:	edc3 7a02 	vstr	s15, [r3, #8]
				trayPickY.pos3 = mmActPos;
 80039f4:	4b4d      	ldr	r3, [pc, #308]	; (8003b2c <buttonLogic+0x29c>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a4d      	ldr	r2, [pc, #308]	; (8003b30 <buttonLogic+0x2a0>)
 80039fa:	6093      	str	r3, [r2, #8]
				calibrateTrayInput = 1;
 80039fc:	4b4d      	ldr	r3, [pc, #308]	; (8003b34 <buttonLogic+0x2a4>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	701a      	strb	r2, [r3, #0]
				calibrateTray(trayPickX, trayPickY, objPickPos);
 8003a02:	4e49      	ldr	r6, [pc, #292]	; (8003b28 <buttonLogic+0x298>)
 8003a04:	4b4c      	ldr	r3, [pc, #304]	; (8003b38 <buttonLogic+0x2a8>)
 8003a06:	9308      	str	r3, [sp, #32]
 8003a08:	4b49      	ldr	r3, [pc, #292]	; (8003b30 <buttonLogic+0x2a0>)
 8003a0a:	ac02      	add	r4, sp, #8
 8003a0c:	461d      	mov	r5, r3
 8003a0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003a10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003a12:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003a16:	e884 0003 	stmia.w	r4, {r0, r1}
 8003a1a:	466a      	mov	r2, sp
 8003a1c:	f106 0310 	add.w	r3, r6, #16
 8003a20:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003a24:	e882 0003 	stmia.w	r2, {r0, r1}
 8003a28:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003a2c:	f7ff fc70 	bl	8003310 <calibrateTray>
 8003a30:	e057      	b.n	8003ae2 <buttonLogic+0x252>
			} else if (countRightB == 5) {
 8003a32:	4b3b      	ldr	r3, [pc, #236]	; (8003b20 <buttonLogic+0x290>)
 8003a34:	f993 3000 	ldrsb.w	r3, [r3]
 8003a38:	2b05      	cmp	r3, #5
 8003a3a:	d10e      	bne.n	8003a5a <buttonLogic+0x1ca>
				trayPlaceX.pos1 = registerFrame[68].U16; // READ : x-axis Actual Position
 8003a3c:	4b39      	ldr	r3, [pc, #228]	; (8003b24 <buttonLogic+0x294>)
 8003a3e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003a42:	ee07 3a90 	vmov	s15, r3
 8003a46:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a4a:	4b3c      	ldr	r3, [pc, #240]	; (8003b3c <buttonLogic+0x2ac>)
 8003a4c:	edc3 7a00 	vstr	s15, [r3]
				trayPlaceY.pos1 = mmActPos;
 8003a50:	4b36      	ldr	r3, [pc, #216]	; (8003b2c <buttonLogic+0x29c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a3a      	ldr	r2, [pc, #232]	; (8003b40 <buttonLogic+0x2b0>)
 8003a56:	6013      	str	r3, [r2, #0]
 8003a58:	e043      	b.n	8003ae2 <buttonLogic+0x252>
			} else if (countRightB == 6) {
 8003a5a:	4b31      	ldr	r3, [pc, #196]	; (8003b20 <buttonLogic+0x290>)
 8003a5c:	f993 3000 	ldrsb.w	r3, [r3]
 8003a60:	2b06      	cmp	r3, #6
 8003a62:	d10e      	bne.n	8003a82 <buttonLogic+0x1f2>
				trayPlaceX.pos2 = registerFrame[68].U16; // READ : x-axis Actual Position
 8003a64:	4b2f      	ldr	r3, [pc, #188]	; (8003b24 <buttonLogic+0x294>)
 8003a66:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003a6a:	ee07 3a90 	vmov	s15, r3
 8003a6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a72:	4b32      	ldr	r3, [pc, #200]	; (8003b3c <buttonLogic+0x2ac>)
 8003a74:	edc3 7a01 	vstr	s15, [r3, #4]
				trayPlaceY.pos2 = mmActPos;
 8003a78:	4b2c      	ldr	r3, [pc, #176]	; (8003b2c <buttonLogic+0x29c>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a30      	ldr	r2, [pc, #192]	; (8003b40 <buttonLogic+0x2b0>)
 8003a7e:	6053      	str	r3, [r2, #4]
 8003a80:	e02f      	b.n	8003ae2 <buttonLogic+0x252>
			} else if (countRightB == 7) {
 8003a82:	4b27      	ldr	r3, [pc, #156]	; (8003b20 <buttonLogic+0x290>)
 8003a84:	f993 3000 	ldrsb.w	r3, [r3]
 8003a88:	2b07      	cmp	r3, #7
 8003a8a:	d12a      	bne.n	8003ae2 <buttonLogic+0x252>
				registerFrame[16].U16 = 0;
 8003a8c:	4b25      	ldr	r3, [pc, #148]	; (8003b24 <buttonLogic+0x294>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	841a      	strh	r2, [r3, #32]
				trayPlaceX.pos3 = registerFrame[68].U16; // READ : x-axis Actual Position
 8003a92:	4b24      	ldr	r3, [pc, #144]	; (8003b24 <buttonLogic+0x294>)
 8003a94:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8003a98:	ee07 3a90 	vmov	s15, r3
 8003a9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aa0:	4b26      	ldr	r3, [pc, #152]	; (8003b3c <buttonLogic+0x2ac>)
 8003aa2:	edc3 7a02 	vstr	s15, [r3, #8]
				trayPlaceY.pos3 = mmActPos;
 8003aa6:	4b21      	ldr	r3, [pc, #132]	; (8003b2c <buttonLogic+0x29c>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	4a25      	ldr	r2, [pc, #148]	; (8003b40 <buttonLogic+0x2b0>)
 8003aac:	6093      	str	r3, [r2, #8]
				calibrateTrayInput = 2;
 8003aae:	4b21      	ldr	r3, [pc, #132]	; (8003b34 <buttonLogic+0x2a4>)
 8003ab0:	2202      	movs	r2, #2
 8003ab2:	701a      	strb	r2, [r3, #0]
				calibrateTray(trayPlaceX, trayPlaceY, objPlacePos);
 8003ab4:	4e21      	ldr	r6, [pc, #132]	; (8003b3c <buttonLogic+0x2ac>)
 8003ab6:	4b23      	ldr	r3, [pc, #140]	; (8003b44 <buttonLogic+0x2b4>)
 8003ab8:	9308      	str	r3, [sp, #32]
 8003aba:	4b21      	ldr	r3, [pc, #132]	; (8003b40 <buttonLogic+0x2b0>)
 8003abc:	ac02      	add	r4, sp, #8
 8003abe:	461d      	mov	r5, r3
 8003ac0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ac2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ac4:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003ac8:	e884 0003 	stmia.w	r4, {r0, r1}
 8003acc:	466a      	mov	r2, sp
 8003ace:	f106 0310 	add.w	r3, r6, #16
 8003ad2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003ad6:	e882 0003 	stmia.w	r2, {r0, r1}
 8003ada:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003ade:	f7ff fc17 	bl	8003310 <calibrateTray>
			}
			joyLogic = 0;
 8003ae2:	4b0e      	ldr	r3, [pc, #56]	; (8003b1c <buttonLogic+0x28c>)
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
			break;
 8003ae8:	e00b      	b.n	8003b02 <buttonLogic+0x272>
		case 2: // OPEN LASER
			joyLogic = 0;
 8003aea:	4b0c      	ldr	r3, [pc, #48]	; (8003b1c <buttonLogic+0x28c>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	701a      	strb	r2, [r3, #0]

			break;
 8003af0:	e007      	b.n	8003b02 <buttonLogic+0x272>
		case 3: //  DELETE
			countRightB = 0;
 8003af2:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <buttonLogic+0x290>)
 8003af4:	2200      	movs	r2, #0
 8003af6:	701a      	strb	r2, [r3, #0]
			joyLogic = 0;
 8003af8:	4b08      	ldr	r3, [pc, #32]	; (8003b1c <buttonLogic+0x28c>)
 8003afa:	2200      	movs	r2, #0
 8003afc:	701a      	strb	r2, [r3, #0]
			break;
 8003afe:	e000      	b.n	8003b02 <buttonLogic+0x272>
		}
	}
 8003b00:	bf00      	nop

}
 8003b02:	bf00      	nop
 8003b04:	370c      	adds	r7, #12
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	20000e01 	.word	0x20000e01
 8003b10:	20000229 	.word	0x20000229
 8003b14:	20000228 	.word	0x20000228
 8003b18:	2000026e 	.word	0x2000026e
 8003b1c:	20000e04 	.word	0x20000e04
 8003b20:	20000e02 	.word	0x20000e02
 8003b24:	20000d44 	.word	0x20000d44
 8003b28:	20000ec8 	.word	0x20000ec8
 8003b2c:	20000e18 	.word	0x20000e18
 8003b30:	20000ee0 	.word	0x20000ee0
 8003b34:	20000e30 	.word	0x20000e30
 8003b38:	20000e38 	.word	0x20000e38
 8003b3c:	20000ef8 	.word	0x20000ef8
 8003b40:	20000f10 	.word	0x20000f10
 8003b44:	20000e80 	.word	0x20000e80

08003b48 <joyDisplayLED>:

void joyDisplayLED() {
 8003b48:	b580      	push	{r7, lr}
 8003b4a:	af00      	add	r7, sp, #0
	if (joyLogicLED == 1) {
 8003b4c:	4b20      	ldr	r3, [pc, #128]	; (8003bd0 <joyDisplayLED+0x88>)
 8003b4e:	781b      	ldrb	r3, [r3, #0]
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d10c      	bne.n	8003b6e <joyDisplayLED+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8003b54:	2201      	movs	r2, #1
 8003b56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b5a:	481e      	ldr	r0, [pc, #120]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003b5c:	f002 f95a 	bl	8005e14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_RESET);
 8003b60:	2200      	movs	r2, #0
 8003b62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b66:	481b      	ldr	r0, [pc, #108]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003b68:	f002 f954 	bl	8005e14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
	} else if (joyLogicLED == 4) {
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
	}
}
 8003b6c:	e02e      	b.n	8003bcc <joyDisplayLED+0x84>
	} else if (joyLogicLED == 2) {
 8003b6e:	4b18      	ldr	r3, [pc, #96]	; (8003bd0 <joyDisplayLED+0x88>)
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	2b02      	cmp	r3, #2
 8003b74:	d10c      	bne.n	8003b90 <joyDisplayLED+0x48>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8003b76:	2200      	movs	r2, #0
 8003b78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b7c:	4815      	ldr	r0, [pc, #84]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003b7e:	f002 f949 	bl	8005e14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8003b82:	2201      	movs	r2, #1
 8003b84:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b88:	4812      	ldr	r0, [pc, #72]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003b8a:	f002 f943 	bl	8005e14 <HAL_GPIO_WritePin>
}
 8003b8e:	e01d      	b.n	8003bcc <joyDisplayLED+0x84>
	} else if (joyLogicLED == 3) {
 8003b90:	4b0f      	ldr	r3, [pc, #60]	; (8003bd0 <joyDisplayLED+0x88>)
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	2b03      	cmp	r3, #3
 8003b96:	d10b      	bne.n	8003bb0 <joyDisplayLED+0x68>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 8003b98:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b9c:	480d      	ldr	r0, [pc, #52]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003b9e:	f002 f952 	bl	8005e46 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_12, GPIO_PIN_SET);
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003ba8:	480a      	ldr	r0, [pc, #40]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003baa:	f002 f933 	bl	8005e14 <HAL_GPIO_WritePin>
}
 8003bae:	e00d      	b.n	8003bcc <joyDisplayLED+0x84>
	} else if (joyLogicLED == 4) {
 8003bb0:	4b07      	ldr	r3, [pc, #28]	; (8003bd0 <joyDisplayLED+0x88>)
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d109      	bne.n	8003bcc <joyDisplayLED+0x84>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
 8003bb8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003bbc:	4805      	ldr	r0, [pc, #20]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003bbe:	f002 f942 	bl	8005e46 <HAL_GPIO_TogglePin>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_12);
 8003bc2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003bc6:	4803      	ldr	r0, [pc, #12]	; (8003bd4 <joyDisplayLED+0x8c>)
 8003bc8:	f002 f93d 	bl	8005e46 <HAL_GPIO_TogglePin>
}
 8003bcc:	bf00      	nop
 8003bce:	bd80      	pop	{r7, pc}
 8003bd0:	20000229 	.word	0x20000229
 8003bd4:	40020800 	.word	0x40020800

08003bd8 <robotArmState>:

void robotArmState(uint16_t state) {
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	4603      	mov	r3, r0
 8003be0:	80fb      	strh	r3, [r7, #6]

	switch (state) {
 8003be2:	88fb      	ldrh	r3, [r7, #6]
 8003be4:	3b01      	subs	r3, #1
 8003be6:	2b0f      	cmp	r3, #15
 8003be8:	f200 80cb 	bhi.w	8003d82 <robotArmState+0x1aa>
 8003bec:	a201      	add	r2, pc, #4	; (adr r2, 8003bf4 <robotArmState+0x1c>)
 8003bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf2:	bf00      	nop
 8003bf4:	08003c35 	.word	0x08003c35
 8003bf8:	08003c6d 	.word	0x08003c6d
 8003bfc:	08003d83 	.word	0x08003d83
 8003c00:	08003ca5 	.word	0x08003ca5
 8003c04:	08003d83 	.word	0x08003d83
 8003c08:	08003d83 	.word	0x08003d83
 8003c0c:	08003d83 	.word	0x08003d83
 8003c10:	08003cdf 	.word	0x08003cdf
 8003c14:	08003d83 	.word	0x08003d83
 8003c18:	08003d83 	.word	0x08003d83
 8003c1c:	08003d83 	.word	0x08003d83
 8003c20:	08003d83 	.word	0x08003d83
 8003c24:	08003d83 	.word	0x08003d83
 8003c28:	08003d83 	.word	0x08003d83
 8003c2c:	08003d83 	.word	0x08003d83
 8003c30:	08003d05 	.word	0x08003d05
	case 0b0000000000000001: // SET PICK TRAY
		registerFrame[16].U16 = 0b0000000000000001; // Jog Pick : y-axis Moving Status
 8003c34:	4b58      	ldr	r3, [pc, #352]	; (8003d98 <robotArmState+0x1c0>)
 8003c36:	2201      	movs	r2, #1
 8003c38:	841a      	strh	r2, [r3, #32]

		joyStart = 1;
 8003c3a:	4b58      	ldr	r3, [pc, #352]	; (8003d9c <robotArmState+0x1c4>)
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	701a      	strb	r2, [r3, #0]
		registerFrame[66].U16 = 300; // SET : x-axis Target Speed
 8003c40:	4b55      	ldr	r3, [pc, #340]	; (8003d98 <robotArmState+0x1c0>)
 8003c42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c46:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 3; // SET : x-axis Target Speed
 8003c4a:	4b53      	ldr	r3, [pc, #332]	; (8003d98 <robotArmState+0x1c0>)
 8003c4c:	2203      	movs	r2, #3
 8003c4e:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8003c52:	2100      	movs	r1, #0
 8003c54:	2000      	movs	r0, #0
 8003c56:	f000 f90b 	bl	8003e70 <pilotLamp>
		pilotLamp(1, 1); // ON : PILOT LAMP CENTER
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	f000 f907 	bl	8003e70 <pilotLamp>
		pilotLamp(2, 0); // OFF : PILOT LAMP RIGHT
 8003c62:	2100      	movs	r1, #0
 8003c64:	2002      	movs	r0, #2
 8003c66:	f000 f903 	bl	8003e70 <pilotLamp>

		break;
 8003c6a:	e08a      	b.n	8003d82 <robotArmState+0x1aa>
	case 0b0000000000000010: // SET PLACE TRAY
		registerFrame[16].U16 = 0b0000000000000010; // Jog Place : y-axis Moving Status
 8003c6c:	4b4a      	ldr	r3, [pc, #296]	; (8003d98 <robotArmState+0x1c0>)
 8003c6e:	2202      	movs	r2, #2
 8003c70:	841a      	strh	r2, [r3, #32]

		joyStart = 1;
 8003c72:	4b4a      	ldr	r3, [pc, #296]	; (8003d9c <robotArmState+0x1c4>)
 8003c74:	2201      	movs	r2, #1
 8003c76:	701a      	strb	r2, [r3, #0]
		registerFrame[66].U16 = 300; // SET : x-axis Target Speed
 8003c78:	4b47      	ldr	r3, [pc, #284]	; (8003d98 <robotArmState+0x1c0>)
 8003c7a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c7e:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 3; // SET : x-axis Target Speed
 8003c82:	4b45      	ldr	r3, [pc, #276]	; (8003d98 <robotArmState+0x1c0>)
 8003c84:	2203      	movs	r2, #3
 8003c86:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8003c8a:	2100      	movs	r1, #0
 8003c8c:	2000      	movs	r0, #0
 8003c8e:	f000 f8ef 	bl	8003e70 <pilotLamp>
		pilotLamp(1, 1); // ON : PILOT LAMP CENTER
 8003c92:	2101      	movs	r1, #1
 8003c94:	2001      	movs	r0, #1
 8003c96:	f000 f8eb 	bl	8003e70 <pilotLamp>
		pilotLamp(2, 0);  // OFF : PILOT LAMP RIGHT
 8003c9a:	2100      	movs	r1, #0
 8003c9c:	2002      	movs	r0, #2
 8003c9e:	f000 f8e7 	bl	8003e70 <pilotLamp>

		break;
 8003ca2:	e06e      	b.n	8003d82 <robotArmState+0x1aa>
	case 0b0000000000000100: // HOME
		joyStart = 0;
 8003ca4:	4b3d      	ldr	r3, [pc, #244]	; (8003d9c <robotArmState+0x1c4>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
		registerFrame[16].U16 = 0b0000000000000100; // HOME : y-axis Moving Status
 8003caa:	4b3b      	ldr	r3, [pc, #236]	; (8003d98 <robotArmState+0x1c0>)
 8003cac:	2204      	movs	r2, #4
 8003cae:	841a      	strh	r2, [r3, #32]
		registerFrame[64].U16 = 0b0000000000000001; // HOME : x-axis Moving Status
 8003cb0:	4b39      	ldr	r3, [pc, #228]	; (8003d98 <robotArmState+0x1c0>)
 8003cb2:	2201      	movs	r2, #1
 8003cb4:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[1].U16 = 0; // RESET : Base System Status
 8003cb8:	4b37      	ldr	r3, [pc, #220]	; (8003d98 <robotArmState+0x1c0>)
 8003cba:	2200      	movs	r2, #0
 8003cbc:	805a      	strh	r2, [r3, #2]

		startSetHome = 1; // START HOME -> Function
 8003cbe:	4b38      	ldr	r3, [pc, #224]	; (8003da0 <robotArmState+0x1c8>)
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	701a      	strb	r2, [r3, #0]

		pilotLamp(0, 1); // ON : PILOT LAMP LEFT
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	f000 f8d2 	bl	8003e70 <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 8003ccc:	2100      	movs	r1, #0
 8003cce:	2001      	movs	r0, #1
 8003cd0:	f000 f8ce 	bl	8003e70 <pilotLamp>
		pilotLamp(2, 0); // OFF : PILOT LAMP RIGHT
 8003cd4:	2100      	movs	r1, #0
 8003cd6:	2002      	movs	r0, #2
 8003cd8:	f000 f8ca 	bl	8003e70 <pilotLamp>

		break;
 8003cdc:	e051      	b.n	8003d82 <robotArmState+0x1aa>
	case 0b0000000000001000: // RUN TRAY MODE 18 PATH
		joyStart = 0;
 8003cde:	4b2f      	ldr	r3, [pc, #188]	; (8003d9c <robotArmState+0x1c4>)
 8003ce0:	2200      	movs	r2, #0
 8003ce2:	701a      	strb	r2, [r3, #0]

		startRunTray = 1; // START RUN TRAY -> Function
 8003ce4:	4b2f      	ldr	r3, [pc, #188]	; (8003da4 <robotArmState+0x1cc>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	701a      	strb	r2, [r3, #0]

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8003cea:	2100      	movs	r1, #0
 8003cec:	2000      	movs	r0, #0
 8003cee:	f000 f8bf 	bl	8003e70 <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	2001      	movs	r0, #1
 8003cf6:	f000 f8bb 	bl	8003e70 <pilotLamp>
		pilotLamp(2, 1); // ON : PILOT LAMP RIGHT
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	2002      	movs	r0, #2
 8003cfe:	f000 f8b7 	bl	8003e70 <pilotLamp>
		break;
 8003d02:	e03e      	b.n	8003d82 <robotArmState+0x1aa>
	case 0b0000000000010000: // RUN POINT MODE
		joyStart = 0;
 8003d04:	4b25      	ldr	r3, [pc, #148]	; (8003d9c <robotArmState+0x1c4>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	701a      	strb	r2, [r3, #0]

		pilotLamp(0, 0); // OFF : PILOT LAMP LEFT
 8003d0a:	2100      	movs	r1, #0
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	f000 f8af 	bl	8003e70 <pilotLamp>
		pilotLamp(1, 0); // OFF : PILOT LAMP CENTER
 8003d12:	2100      	movs	r1, #0
 8003d14:	2001      	movs	r0, #1
 8003d16:	f000 f8ab 	bl	8003e70 <pilotLamp>
		pilotLamp(2, 1); // ON : PILOT LAMP RIGHT
 8003d1a:	2101      	movs	r1, #1
 8003d1c:	2002      	movs	r0, #2
 8003d1e:	f000 f8a7 	bl	8003e70 <pilotLamp>

		// X-Axis
		registerFrame[64].U16 = 0b0000000000000010; // RUN : x-axis Moving Status
 8003d22:	4b1d      	ldr	r3, [pc, #116]	; (8003d98 <robotArmState+0x1c0>)
 8003d24:	2202      	movs	r2, #2
 8003d26:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		registerFrame[65].U16 = registerFrame[48].U16; // SET : x-axis Target Position = Read : Goal Point x
 8003d2a:	4b1b      	ldr	r3, [pc, #108]	; (8003d98 <robotArmState+0x1c0>)
 8003d2c:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8003d30:	4b19      	ldr	r3, [pc, #100]	; (8003d98 <robotArmState+0x1c0>)
 8003d32:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
		registerFrame[66].U16 = 3000; // SET : x-axis Target Speed
 8003d36:	4b18      	ldr	r3, [pc, #96]	; (8003d98 <robotArmState+0x1c0>)
 8003d38:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003d3c:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		registerFrame[67].U16 = 1; // SET : x-axis Target Speed
 8003d40:	4b15      	ldr	r3, [pc, #84]	; (8003d98 <robotArmState+0x1c0>)
 8003d42:	2201      	movs	r2, #1
 8003d44:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

		// Y-Axis
		startPointModeY = 1; // START POINT MODE -> OnlyPositionControl Function
 8003d48:	4b17      	ldr	r3, [pc, #92]	; (8003da8 <robotArmState+0x1d0>)
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	701a      	strb	r2, [r3, #0]
		initPosY = QEIReadModified * (2 * 3.14159 * 11.205 / 8192);
 8003d4e:	4b17      	ldr	r3, [pc, #92]	; (8003dac <robotArmState+0x1d4>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fc fb92 	bl	800047c <__aeabi_i2d>
 8003d58:	a30d      	add	r3, pc, #52	; (adr r3, 8003d90 <robotArmState+0x1b8>)
 8003d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d5e:	f7fc fbf7 	bl	8000550 <__aeabi_dmul>
 8003d62:	4602      	mov	r2, r0
 8003d64:	460b      	mov	r3, r1
 8003d66:	4610      	mov	r0, r2
 8003d68:	4619      	mov	r1, r3
 8003d6a:	f7fc fea1 	bl	8000ab0 <__aeabi_d2iz>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	4a0f      	ldr	r2, [pc, #60]	; (8003db0 <robotArmState+0x1d8>)
 8003d72:	6013      	str	r3, [r2, #0]

		registerFrame[16].U16 = 0b0000000000100000; // Go Point : y-axis Moving Status
 8003d74:	4b08      	ldr	r3, [pc, #32]	; (8003d98 <robotArmState+0x1c0>)
 8003d76:	2220      	movs	r2, #32
 8003d78:	841a      	strh	r2, [r3, #32]

		registerFrame[1].U16 = 0; // RESET: Base System Status
 8003d7a:	4b07      	ldr	r3, [pc, #28]	; (8003d98 <robotArmState+0x1c0>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	805a      	strh	r2, [r3, #2]

		break;
 8003d80:	bf00      	nop
	}
}
 8003d82:	bf00      	nop
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	f3af 8000 	nop.w
 8003d90:	464f6faa 	.word	0x464f6faa
 8003d94:	3f8199cb 	.word	0x3f8199cb
 8003d98:	20000d44 	.word	0x20000d44
 8003d9c:	20000f4b 	.word	0x20000f4b
 8003da0:	20000264 	.word	0x20000264
 8003da4:	20000f47 	.word	0x20000f47
 8003da8:	20000f35 	.word	0x20000f35
 8003dac:	20000e10 	.word	0x20000e10
 8003db0:	20000f38 	.word	0x20000f38

08003db4 <jogAxisX>:

void jogAxisX() {
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
	refXPos = buffer[0].subdata.xAxis;
 8003db8:	4b1a      	ldr	r3, [pc, #104]	; (8003e24 <jogAxisX+0x70>)
 8003dba:	881b      	ldrh	r3, [r3, #0]
 8003dbc:	ee07 3a90 	vmov	s15, r3
 8003dc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003dc4:	4b18      	ldr	r3, [pc, #96]	; (8003e28 <jogAxisX+0x74>)
 8003dc6:	edc3 7a00 	vstr	s15, [r3]
	if (refXPos > 2500) {
 8003dca:	4b17      	ldr	r3, [pc, #92]	; (8003e28 <jogAxisX+0x74>)
 8003dcc:	edd3 7a00 	vldr	s15, [r3]
 8003dd0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8003e2c <jogAxisX+0x78>
 8003dd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ddc:	dd07      	ble.n	8003dee <jogAxisX+0x3a>
		dirAxisX = 1;
 8003dde:	4b14      	ldr	r3, [pc, #80]	; (8003e30 <jogAxisX+0x7c>)
 8003de0:	2201      	movs	r2, #1
 8003de2:	701a      	strb	r2, [r3, #0]
		registerFrame[64].U16 = 0b0000000000000100; // JOG RIGHT : x-axis Moving Status
 8003de4:	4b13      	ldr	r3, [pc, #76]	; (8003e34 <jogAxisX+0x80>)
 8003de6:	2204      	movs	r2, #4
 8003de8:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
	} else {
		registerFrame[64].U16 = 0; // RESET : x-axis Moving Status

	}

}
 8003dec:	e015      	b.n	8003e1a <jogAxisX+0x66>
	} else if (refXPos < 1500) {
 8003dee:	4b0e      	ldr	r3, [pc, #56]	; (8003e28 <jogAxisX+0x74>)
 8003df0:	edd3 7a00 	vldr	s15, [r3]
 8003df4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003e38 <jogAxisX+0x84>
 8003df8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e00:	d507      	bpl.n	8003e12 <jogAxisX+0x5e>
		dirAxisX = 0;
 8003e02:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <jogAxisX+0x7c>)
 8003e04:	2200      	movs	r2, #0
 8003e06:	701a      	strb	r2, [r3, #0]
		registerFrame[64].U16 = 0b0000000000001000; // JOG LEFT : x-axis Moving Status
 8003e08:	4b0a      	ldr	r3, [pc, #40]	; (8003e34 <jogAxisX+0x80>)
 8003e0a:	2208      	movs	r2, #8
 8003e0c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
}
 8003e10:	e003      	b.n	8003e1a <jogAxisX+0x66>
		registerFrame[64].U16 = 0; // RESET : x-axis Moving Status
 8003e12:	4b08      	ldr	r3, [pc, #32]	; (8003e34 <jogAxisX+0x80>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
}
 8003e1a:	bf00      	nop
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr
 8003e24:	20000dd8 	.word	0x20000dd8
 8003e28:	20000220 	.word	0x20000220
 8003e2c:	451c4000 	.word	0x451c4000
 8003e30:	20000245 	.word	0x20000245
 8003e34:	20000d44 	.word	0x20000d44
 8003e38:	44bb8000 	.word	0x44bb8000

08003e3c <handleEmergency>:

void HAL_ADC_ConvCallback(ADC_HandleTypeDef *hadc) {

}

void handleEmergency() {
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == 0) {
 8003e40:	2120      	movs	r1, #32
 8003e42:	480a      	ldr	r0, [pc, #40]	; (8003e6c <handleEmergency+0x30>)
 8003e44:	f001 ffce 	bl	8005de4 <HAL_GPIO_ReadPin>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d106      	bne.n	8003e5c <handleEmergency+0x20>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 1);
 8003e4e:	2201      	movs	r2, #1
 8003e50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e54:	4805      	ldr	r0, [pc, #20]	; (8003e6c <handleEmergency+0x30>)
 8003e56:	f001 ffdd 	bl	8005e14 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
	}
}
 8003e5a:	e005      	b.n	8003e68 <handleEmergency+0x2c>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, 0);
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003e62:	4802      	ldr	r0, [pc, #8]	; (8003e6c <handleEmergency+0x30>)
 8003e64:	f001 ffd6 	bl	8005e14 <HAL_GPIO_WritePin>
}
 8003e68:	bf00      	nop
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40020800 	.word	0x40020800

08003e70 <pilotLamp>:
void pilotLamp(uint8_t id, uint8_t status) {
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b082      	sub	sp, #8
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	4603      	mov	r3, r0
 8003e78:	460a      	mov	r2, r1
 8003e7a:	71fb      	strb	r3, [r7, #7]
 8003e7c:	4613      	mov	r3, r2
 8003e7e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(pilotLampPin[id].PORT, pilotLampPin[id].PIN, status);
 8003e80:	79fb      	ldrb	r3, [r7, #7]
 8003e82:	4a08      	ldr	r2, [pc, #32]	; (8003ea4 <pilotLamp+0x34>)
 8003e84:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8003e88:	79fb      	ldrb	r3, [r7, #7]
 8003e8a:	4a06      	ldr	r2, [pc, #24]	; (8003ea4 <pilotLamp+0x34>)
 8003e8c:	00db      	lsls	r3, r3, #3
 8003e8e:	4413      	add	r3, r2
 8003e90:	889b      	ldrh	r3, [r3, #4]
 8003e92:	79ba      	ldrb	r2, [r7, #6]
 8003e94:	4619      	mov	r1, r3
 8003e96:	f001 ffbd 	bl	8005e14 <HAL_GPIO_WritePin>

}
 8003e9a:	bf00      	nop
 8003e9c:	3708      	adds	r7, #8
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	2000022c 	.word	0x2000022c

08003ea8 <endEffectorControl>:

void endEffectorControl(uint8_t mode, uint8_t status) {
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b086      	sub	sp, #24
 8003eac:	af04      	add	r7, sp, #16
 8003eae:	4603      	mov	r3, r0
 8003eb0:	460a      	mov	r2, r1
 8003eb2:	71fb      	strb	r3, [r7, #7]
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	71bb      	strb	r3, [r7, #6]
	switch (mode) {
 8003eb8:	79fb      	ldrb	r3, [r7, #7]
 8003eba:	2b05      	cmp	r3, #5
 8003ebc:	f200 80ad 	bhi.w	800401a <endEffectorControl+0x172>
 8003ec0:	a201      	add	r2, pc, #4	; (adr r2, 8003ec8 <endEffectorControl+0x20>)
 8003ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec6:	bf00      	nop
 8003ec8:	08003ee1 	.word	0x08003ee1
 8003ecc:	08003f1b 	.word	0x08003f1b
 8003ed0:	08003f61 	.word	0x08003f61
 8003ed4:	08003f8b 	.word	0x08003f8b
 8003ed8:	08003fb5 	.word	0x08003fb5
 8003edc:	08003fe7 	.word	0x08003fe7
	case 0: // LED ON-Off
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003ee0:	4b50      	ldr	r3, [pc, #320]	; (8004024 <endEffectorControl+0x17c>)
 8003ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee6:	b2db      	uxtb	r3, r3
 8003ee8:	2b20      	cmp	r3, #32
 8003eea:	f040 808b 	bne.w	8004004 <endEffectorControl+0x15c>
			x[2] += 1;
 8003eee:	4b4e      	ldr	r3, [pc, #312]	; (8004028 <endEffectorControl+0x180>)
 8003ef0:	789b      	ldrb	r3, [r3, #2]
 8003ef2:	3301      	adds	r3, #1
 8003ef4:	b2da      	uxtb	r2, r3
 8003ef6:	4b4c      	ldr	r3, [pc, #304]	; (8004028 <endEffectorControl+0x180>)
 8003ef8:	709a      	strb	r2, [r3, #2]
			static uint8_t data[2][2] = { { 0x00 }, { 0x01 } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x01,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 8003efa:	79bb      	ldrb	r3, [r7, #6]
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	4a4b      	ldr	r2, [pc, #300]	; (800402c <endEffectorControl+0x184>)
 8003f00:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x01,
 8003f02:	2264      	movs	r2, #100	; 0x64
 8003f04:	9202      	str	r2, [sp, #8]
 8003f06:	2201      	movs	r2, #1
 8003f08:	9201      	str	r2, [sp, #4]
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	2201      	movs	r2, #1
 8003f10:	212a      	movs	r1, #42	; 0x2a
 8003f12:	4844      	ldr	r0, [pc, #272]	; (8004024 <endEffectorControl+0x17c>)
 8003f14:	f002 fb1c 	bl	8006550 <HAL_I2C_Mem_Write>
//			HAL_I2C_Master_Transmit(&hi2c2, endEffector_ADDR << 1, data[status],
//					2, 100);
		}
		break;
 8003f18:	e074      	b.n	8004004 <endEffectorControl+0x15c>

	case 1: //  Emergency Mode
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003f1a:	4b42      	ldr	r3, [pc, #264]	; (8004024 <endEffectorControl+0x17c>)
 8003f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b20      	cmp	r3, #32
 8003f24:	d170      	bne.n	8004008 <endEffectorControl+0x160>
			if (status == 1) {
 8003f26:	79bb      	ldrb	r3, [r7, #6]
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d10c      	bne.n	8003f46 <endEffectorControl+0x9e>
				static uint8_t data[3] = { 0x7A, 0xFF, 0x81 };
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xE5,
 8003f2c:	2364      	movs	r3, #100	; 0x64
 8003f2e:	9302      	str	r3, [sp, #8]
 8003f30:	2303      	movs	r3, #3
 8003f32:	9301      	str	r3, [sp, #4]
 8003f34:	4b3e      	ldr	r3, [pc, #248]	; (8004030 <endEffectorControl+0x188>)
 8003f36:	9300      	str	r3, [sp, #0]
 8003f38:	2301      	movs	r3, #1
 8003f3a:	22e5      	movs	r2, #229	; 0xe5
 8003f3c:	212a      	movs	r1, #42	; 0x2a
 8003f3e:	4839      	ldr	r0, [pc, #228]	; (8004024 <endEffectorControl+0x17c>)
 8003f40:	f002 fb06 	bl	8006550 <HAL_I2C_Mem_Write>
				static uint8_t data[1] = { 0xF0 };
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xF0,
				I2C_MEMADD_SIZE_8BIT, data, 0, 100);
			}
		}
		break;
 8003f44:	e060      	b.n	8004008 <endEffectorControl+0x160>
				HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0xF0,
 8003f46:	2364      	movs	r3, #100	; 0x64
 8003f48:	9302      	str	r3, [sp, #8]
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	9301      	str	r3, [sp, #4]
 8003f4e:	4b39      	ldr	r3, [pc, #228]	; (8004034 <endEffectorControl+0x18c>)
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	2301      	movs	r3, #1
 8003f54:	22f0      	movs	r2, #240	; 0xf0
 8003f56:	212a      	movs	r1, #42	; 0x2a
 8003f58:	4832      	ldr	r0, [pc, #200]	; (8004024 <endEffectorControl+0x17c>)
 8003f5a:	f002 faf9 	bl	8006550 <HAL_I2C_Mem_Write>
		break;
 8003f5e:	e053      	b.n	8004008 <endEffectorControl+0x160>

	case 2: // Gripper Working and Gripper Stops Working
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003f60:	4b30      	ldr	r3, [pc, #192]	; (8004024 <endEffectorControl+0x17c>)
 8003f62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f66:	b2db      	uxtb	r3, r3
 8003f68:	2b20      	cmp	r3, #32
 8003f6a:	d14f      	bne.n	800400c <endEffectorControl+0x164>
			static uint8_t data[2][1] = { { 0x8C }, { 0x13 } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 8003f6c:	79bb      	ldrb	r3, [r7, #6]
 8003f6e:	4a32      	ldr	r2, [pc, #200]	; (8004038 <endEffectorControl+0x190>)
 8003f70:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
 8003f72:	2264      	movs	r2, #100	; 0x64
 8003f74:	9202      	str	r2, [sp, #8]
 8003f76:	2201      	movs	r2, #1
 8003f78:	9201      	str	r2, [sp, #4]
 8003f7a:	9300      	str	r3, [sp, #0]
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	2210      	movs	r2, #16
 8003f80:	212a      	movs	r1, #42	; 0x2a
 8003f82:	4828      	ldr	r0, [pc, #160]	; (8004024 <endEffectorControl+0x17c>)
 8003f84:	f002 fae4 	bl	8006550 <HAL_I2C_Mem_Write>
		}
		break;
 8003f88:	e040      	b.n	800400c <endEffectorControl+0x164>

	case 3: // Gripper Pick Up and Gripper Place down
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003f8a:	4b26      	ldr	r3, [pc, #152]	; (8004024 <endEffectorControl+0x17c>)
 8003f8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f90:	b2db      	uxtb	r3, r3
 8003f92:	2b20      	cmp	r3, #32
 8003f94:	d13c      	bne.n	8004010 <endEffectorControl+0x168>
			static uint8_t data[2][1] = { { 0x69 }, { 0x5A } };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
			I2C_MEMADD_SIZE_8BIT, data[status], 1, 100);
 8003f96:	79bb      	ldrb	r3, [r7, #6]
 8003f98:	4a28      	ldr	r2, [pc, #160]	; (800403c <endEffectorControl+0x194>)
 8003f9a:	4413      	add	r3, r2
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x10,
 8003f9c:	2264      	movs	r2, #100	; 0x64
 8003f9e:	9202      	str	r2, [sp, #8]
 8003fa0:	2201      	movs	r2, #1
 8003fa2:	9201      	str	r2, [sp, #4]
 8003fa4:	9300      	str	r3, [sp, #0]
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	2210      	movs	r2, #16
 8003faa:	212a      	movs	r1, #42	; 0x2a
 8003fac:	481d      	ldr	r0, [pc, #116]	; (8004024 <endEffectorControl+0x17c>)
 8003fae:	f002 facf 	bl	8006550 <HAL_I2C_Mem_Write>
		}
		break;
 8003fb2:	e02d      	b.n	8004010 <endEffectorControl+0x168>

	case 4: // Soft reset
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003fb4:	4b1b      	ldr	r3, [pc, #108]	; (8004024 <endEffectorControl+0x17c>)
 8003fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	2b20      	cmp	r3, #32
 8003fbe:	d129      	bne.n	8004014 <endEffectorControl+0x16c>
			x[2] += 1;
 8003fc0:	4b19      	ldr	r3, [pc, #100]	; (8004028 <endEffectorControl+0x180>)
 8003fc2:	789b      	ldrb	r3, [r3, #2]
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	b2da      	uxtb	r2, r3
 8003fc8:	4b17      	ldr	r3, [pc, #92]	; (8004028 <endEffectorControl+0x180>)
 8003fca:	709a      	strb	r2, [r3, #2]
			static uint8_t data[3] = { 0xFF, 0x55, 0xAA };
			HAL_I2C_Mem_Write(&hi2c2, endEffector_ADDR << 1, 0x00,
 8003fcc:	2364      	movs	r3, #100	; 0x64
 8003fce:	9302      	str	r3, [sp, #8]
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	9301      	str	r3, [sp, #4]
 8003fd4:	4b1a      	ldr	r3, [pc, #104]	; (8004040 <endEffectorControl+0x198>)
 8003fd6:	9300      	str	r3, [sp, #0]
 8003fd8:	2301      	movs	r3, #1
 8003fda:	2200      	movs	r2, #0
 8003fdc:	212a      	movs	r1, #42	; 0x2a
 8003fde:	4811      	ldr	r0, [pc, #68]	; (8004024 <endEffectorControl+0x17c>)
 8003fe0:	f002 fab6 	bl	8006550 <HAL_I2C_Mem_Write>
			I2C_MEMADD_SIZE_8BIT, data, 3, 100);
		}
		break;
 8003fe4:	e016      	b.n	8004014 <endEffectorControl+0x16c>

	case 5: // Current status
		if (hi2c2.State == HAL_I2C_STATE_READY) {
 8003fe6:	4b0f      	ldr	r3, [pc, #60]	; (8004024 <endEffectorControl+0x17c>)
 8003fe8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	2b20      	cmp	r3, #32
 8003ff0:	d112      	bne.n	8004018 <endEffectorControl+0x170>
			HAL_I2C_Master_Receive(&hi2c2, endEffector_ADDR << 1, readStatus, 1,
 8003ff2:	2364      	movs	r3, #100	; 0x64
 8003ff4:	9300      	str	r3, [sp, #0]
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	4a12      	ldr	r2, [pc, #72]	; (8004044 <endEffectorControl+0x19c>)
 8003ffa:	212a      	movs	r1, #42	; 0x2a
 8003ffc:	4809      	ldr	r0, [pc, #36]	; (8004024 <endEffectorControl+0x17c>)
 8003ffe:	f002 f881 	bl	8006104 <HAL_I2C_Master_Receive>
					100);
		}
		break;
 8004002:	e009      	b.n	8004018 <endEffectorControl+0x170>
		break;
 8004004:	bf00      	nop
 8004006:	e008      	b.n	800401a <endEffectorControl+0x172>
		break;
 8004008:	bf00      	nop
 800400a:	e006      	b.n	800401a <endEffectorControl+0x172>
		break;
 800400c:	bf00      	nop
 800400e:	e004      	b.n	800401a <endEffectorControl+0x172>
		break;
 8004010:	bf00      	nop
 8004012:	e002      	b.n	800401a <endEffectorControl+0x172>
		break;
 8004014:	bf00      	nop
 8004016:	e000      	b.n	800401a <endEffectorControl+0x172>
		break;
 8004018:	bf00      	nop
	}
}
 800401a:	bf00      	nop
 800401c:	3708      	adds	r7, #8
 800401e:	46bd      	mov	sp, r7
 8004020:	bd80      	pop	{r7, pc}
 8004022:	bf00      	nop
 8004024:	200003c0 	.word	0x200003c0
 8004028:	20000f50 	.word	0x20000f50
 800402c:	20000270 	.word	0x20000270
 8004030:	20000274 	.word	0x20000274
 8004034:	20000278 	.word	0x20000278
 8004038:	2000027c 	.word	0x2000027c
 800403c:	20000280 	.word	0x20000280
 8004040:	20000284 	.word	0x20000284
 8004044:	20000f3c 	.word	0x20000f3c

08004048 <endEffectorStatusControl>:

void endEffectorStatusControl(uint16_t regisFrame) // PUT REGISTOR
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b082      	sub	sp, #8
 800404c:	af00      	add	r7, sp, #0
 800404e:	4603      	mov	r3, r0
 8004050:	80fb      	strh	r3, [r7, #6]

	switch (regisFrame) {
 8004052:	88fb      	ldrh	r3, [r7, #6]
 8004054:	2b0a      	cmp	r3, #10
 8004056:	d842      	bhi.n	80040de <endEffectorStatusControl+0x96>
 8004058:	a201      	add	r2, pc, #4	; (adr r2, 8004060 <endEffectorStatusControl+0x18>)
 800405a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800405e:	bf00      	nop
 8004060:	0800408d 	.word	0x0800408d
 8004064:	0800409b 	.word	0x0800409b
 8004068:	080040a9 	.word	0x080040a9
 800406c:	080040df 	.word	0x080040df
 8004070:	080040df 	.word	0x080040df
 8004074:	080040df 	.word	0x080040df
 8004078:	080040c3 	.word	0x080040c3
 800407c:	080040df 	.word	0x080040df
 8004080:	080040df 	.word	0x080040df
 8004084:	080040df 	.word	0x080040df
 8004088:	080040d1 	.word	0x080040d1
	case 0b0000000000000000: // LASER OFF
		//x[2]=0;
		//endEffectorControl(endEffector.gripperWork, 0);
		//HAL_Delay(10);
		endEffectorControl(endEffector.testMode, 0);
 800408c:	4b16      	ldr	r3, [pc, #88]	; (80040e8 <endEffectorStatusControl+0xa0>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	2100      	movs	r1, #0
 8004092:	4618      	mov	r0, r3
 8004094:	f7ff ff08 	bl	8003ea8 <endEffectorControl>
		break;
 8004098:	e021      	b.n	80040de <endEffectorStatusControl+0x96>
	case 0b0000000000000001: // LASER ON
		//x[2]+=1;
		//endEffectorControl(endEffector.gripperWork, 0);
		//HAL_Delay(10);
		endEffectorControl(endEffector.testMode, 1);
 800409a:	4b13      	ldr	r3, [pc, #76]	; (80040e8 <endEffectorStatusControl+0xa0>)
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	2101      	movs	r1, #1
 80040a0:	4618      	mov	r0, r3
 80040a2:	f7ff ff01 	bl	8003ea8 <endEffectorControl>
		break;
 80040a6:	e01a      	b.n	80040de <endEffectorStatusControl+0x96>
	case 0b0000000000000010: // GRIPPER POWER

		endEffectorControl(endEffector.testMode, 0);
 80040a8:	4b0f      	ldr	r3, [pc, #60]	; (80040e8 <endEffectorStatusControl+0xa0>)
 80040aa:	781b      	ldrb	r3, [r3, #0]
 80040ac:	2100      	movs	r1, #0
 80040ae:	4618      	mov	r0, r3
 80040b0:	f7ff fefa 	bl	8003ea8 <endEffectorControl>
		//HAL_Delay(10);
		endEffectorControl(endEffector.gripperWork, 1);
 80040b4:	4b0c      	ldr	r3, [pc, #48]	; (80040e8 <endEffectorStatusControl+0xa0>)
 80040b6:	789b      	ldrb	r3, [r3, #2]
 80040b8:	2101      	movs	r1, #1
 80040ba:	4618      	mov	r0, r3
 80040bc:	f7ff fef4 	bl	8003ea8 <endEffectorControl>
		break;
 80040c0:	e00d      	b.n	80040de <endEffectorStatusControl+0x96>
	case 0b0000000000000110: // GRIPPER PICK

		endEffectorControl(endEffector.gripperPickAndPlace, 1); // 1 -> PICK
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <endEffectorStatusControl+0xa0>)
 80040c4:	78db      	ldrb	r3, [r3, #3]
 80040c6:	2101      	movs	r1, #1
 80040c8:	4618      	mov	r0, r3
 80040ca:	f7ff feed 	bl	8003ea8 <endEffectorControl>
		break;
 80040ce:	e006      	b.n	80040de <endEffectorStatusControl+0x96>
	case 0b0000000000001010: // GRIPPER PLACE
		endEffectorControl(endEffector.gripperPickAndPlace, 0); // 1 -> PLACE
 80040d0:	4b05      	ldr	r3, [pc, #20]	; (80040e8 <endEffectorStatusControl+0xa0>)
 80040d2:	78db      	ldrb	r3, [r3, #3]
 80040d4:	2100      	movs	r1, #0
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7ff fee6 	bl	8003ea8 <endEffectorControl>
		break;
 80040dc:	bf00      	nop
	}

}
 80040de:	bf00      	nop
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
 80040e6:	bf00      	nop
 80040e8:	20000268 	.word	0x20000268

080040ec <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80040f0:	b672      	cpsid	i
}
 80040f2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80040f4:	e7fe      	b.n	80040f4 <Error_Handler+0x8>
	...

080040f8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b082      	sub	sp, #8
 80040fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040fe:	2300      	movs	r3, #0
 8004100:	607b      	str	r3, [r7, #4]
 8004102:	4b10      	ldr	r3, [pc, #64]	; (8004144 <HAL_MspInit+0x4c>)
 8004104:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004106:	4a0f      	ldr	r2, [pc, #60]	; (8004144 <HAL_MspInit+0x4c>)
 8004108:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800410c:	6453      	str	r3, [r2, #68]	; 0x44
 800410e:	4b0d      	ldr	r3, [pc, #52]	; (8004144 <HAL_MspInit+0x4c>)
 8004110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004112:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004116:	607b      	str	r3, [r7, #4]
 8004118:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800411a:	2300      	movs	r3, #0
 800411c:	603b      	str	r3, [r7, #0]
 800411e:	4b09      	ldr	r3, [pc, #36]	; (8004144 <HAL_MspInit+0x4c>)
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	4a08      	ldr	r2, [pc, #32]	; (8004144 <HAL_MspInit+0x4c>)
 8004124:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004128:	6413      	str	r3, [r2, #64]	; 0x40
 800412a:	4b06      	ldr	r3, [pc, #24]	; (8004144 <HAL_MspInit+0x4c>)
 800412c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800412e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004132:	603b      	str	r3, [r7, #0]
 8004134:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004136:	2007      	movs	r0, #7
 8004138:	f001 f872 	bl	8005220 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800413c:	bf00      	nop
 800413e:	3708      	adds	r7, #8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40023800 	.word	0x40023800

08004148 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b08a      	sub	sp, #40	; 0x28
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004150:	f107 0314 	add.w	r3, r7, #20
 8004154:	2200      	movs	r2, #0
 8004156:	601a      	str	r2, [r3, #0]
 8004158:	605a      	str	r2, [r3, #4]
 800415a:	609a      	str	r2, [r3, #8]
 800415c:	60da      	str	r2, [r3, #12]
 800415e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4a2f      	ldr	r2, [pc, #188]	; (8004224 <HAL_ADC_MspInit+0xdc>)
 8004166:	4293      	cmp	r3, r2
 8004168:	d157      	bne.n	800421a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800416a:	2300      	movs	r3, #0
 800416c:	613b      	str	r3, [r7, #16]
 800416e:	4b2e      	ldr	r3, [pc, #184]	; (8004228 <HAL_ADC_MspInit+0xe0>)
 8004170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004172:	4a2d      	ldr	r2, [pc, #180]	; (8004228 <HAL_ADC_MspInit+0xe0>)
 8004174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004178:	6453      	str	r3, [r2, #68]	; 0x44
 800417a:	4b2b      	ldr	r3, [pc, #172]	; (8004228 <HAL_ADC_MspInit+0xe0>)
 800417c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004182:	613b      	str	r3, [r7, #16]
 8004184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004186:	2300      	movs	r3, #0
 8004188:	60fb      	str	r3, [r7, #12]
 800418a:	4b27      	ldr	r3, [pc, #156]	; (8004228 <HAL_ADC_MspInit+0xe0>)
 800418c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418e:	4a26      	ldr	r2, [pc, #152]	; (8004228 <HAL_ADC_MspInit+0xe0>)
 8004190:	f043 0304 	orr.w	r3, r3, #4
 8004194:	6313      	str	r3, [r2, #48]	; 0x30
 8004196:	4b24      	ldr	r3, [pc, #144]	; (8004228 <HAL_ADC_MspInit+0xe0>)
 8004198:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800419a:	f003 0304 	and.w	r3, r3, #4
 800419e:	60fb      	str	r3, [r7, #12]
 80041a0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80041a2:	2309      	movs	r3, #9
 80041a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80041a6:	2303      	movs	r3, #3
 80041a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041aa:	2300      	movs	r3, #0
 80041ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80041ae:	f107 0314 	add.w	r3, r7, #20
 80041b2:	4619      	mov	r1, r3
 80041b4:	481d      	ldr	r0, [pc, #116]	; (800422c <HAL_ADC_MspInit+0xe4>)
 80041b6:	f001 fc91 	bl	8005adc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 80041ba:	4b1d      	ldr	r3, [pc, #116]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041bc:	4a1d      	ldr	r2, [pc, #116]	; (8004234 <HAL_ADC_MspInit+0xec>)
 80041be:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80041c0:	4b1b      	ldr	r3, [pc, #108]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80041c6:	4b1a      	ldr	r3, [pc, #104]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80041cc:	4b18      	ldr	r3, [pc, #96]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041ce:	2200      	movs	r2, #0
 80041d0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80041d2:	4b17      	ldr	r3, [pc, #92]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041d8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80041da:	4b15      	ldr	r3, [pc, #84]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80041e0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80041e2:	4b13      	ldr	r3, [pc, #76]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041e4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80041e8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80041ea:	4b11      	ldr	r3, [pc, #68]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041f0:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80041f2:	4b0f      	ldr	r3, [pc, #60]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041f4:	2200      	movs	r2, #0
 80041f6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041f8:	4b0d      	ldr	r3, [pc, #52]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 80041fa:	2200      	movs	r2, #0
 80041fc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80041fe:	480c      	ldr	r0, [pc, #48]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 8004200:	f001 f850 	bl	80052a4 <HAL_DMA_Init>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800420a:	f7ff ff6f 	bl	80040ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a07      	ldr	r2, [pc, #28]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 8004212:	639a      	str	r2, [r3, #56]	; 0x38
 8004214:	4a06      	ldr	r2, [pc, #24]	; (8004230 <HAL_ADC_MspInit+0xe8>)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800421a:	bf00      	nop
 800421c:	3728      	adds	r7, #40	; 0x28
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	40012000 	.word	0x40012000
 8004228:	40023800 	.word	0x40023800
 800422c:	40020800 	.word	0x40020800
 8004230:	20000360 	.word	0x20000360
 8004234:	40026410 	.word	0x40026410

08004238 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08a      	sub	sp, #40	; 0x28
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004240:	f107 0314 	add.w	r3, r7, #20
 8004244:	2200      	movs	r2, #0
 8004246:	601a      	str	r2, [r3, #0]
 8004248:	605a      	str	r2, [r3, #4]
 800424a:	609a      	str	r2, [r3, #8]
 800424c:	60da      	str	r2, [r3, #12]
 800424e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4a29      	ldr	r2, [pc, #164]	; (80042fc <HAL_I2C_MspInit+0xc4>)
 8004256:	4293      	cmp	r3, r2
 8004258:	d14c      	bne.n	80042f4 <HAL_I2C_MspInit+0xbc>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800425a:	2300      	movs	r3, #0
 800425c:	613b      	str	r3, [r7, #16]
 800425e:	4b28      	ldr	r3, [pc, #160]	; (8004300 <HAL_I2C_MspInit+0xc8>)
 8004260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004262:	4a27      	ldr	r2, [pc, #156]	; (8004300 <HAL_I2C_MspInit+0xc8>)
 8004264:	f043 0302 	orr.w	r3, r3, #2
 8004268:	6313      	str	r3, [r2, #48]	; 0x30
 800426a:	4b25      	ldr	r3, [pc, #148]	; (8004300 <HAL_I2C_MspInit+0xc8>)
 800426c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800426e:	f003 0302 	and.w	r3, r3, #2
 8004272:	613b      	str	r3, [r7, #16]
 8004274:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB3     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004276:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800427a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800427c:	2312      	movs	r3, #18
 800427e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004280:	2300      	movs	r3, #0
 8004282:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004284:	2303      	movs	r3, #3
 8004286:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004288:	2304      	movs	r3, #4
 800428a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800428c:	f107 0314 	add.w	r3, r7, #20
 8004290:	4619      	mov	r1, r3
 8004292:	481c      	ldr	r0, [pc, #112]	; (8004304 <HAL_I2C_MspInit+0xcc>)
 8004294:	f001 fc22 	bl	8005adc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004298:	2308      	movs	r3, #8
 800429a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800429c:	2312      	movs	r3, #18
 800429e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a0:	2300      	movs	r3, #0
 80042a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042a4:	2303      	movs	r3, #3
 80042a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 80042a8:	2309      	movs	r3, #9
 80042aa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042ac:	f107 0314 	add.w	r3, r7, #20
 80042b0:	4619      	mov	r1, r3
 80042b2:	4814      	ldr	r0, [pc, #80]	; (8004304 <HAL_I2C_MspInit+0xcc>)
 80042b4:	f001 fc12 	bl	8005adc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80042b8:	2300      	movs	r3, #0
 80042ba:	60fb      	str	r3, [r7, #12]
 80042bc:	4b10      	ldr	r3, [pc, #64]	; (8004300 <HAL_I2C_MspInit+0xc8>)
 80042be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c0:	4a0f      	ldr	r2, [pc, #60]	; (8004300 <HAL_I2C_MspInit+0xc8>)
 80042c2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80042c6:	6413      	str	r3, [r2, #64]	; 0x40
 80042c8:	4b0d      	ldr	r3, [pc, #52]	; (8004300 <HAL_I2C_MspInit+0xc8>)
 80042ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042d0:	60fb      	str	r3, [r7, #12]
 80042d2:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 80042d4:	2200      	movs	r2, #0
 80042d6:	2100      	movs	r1, #0
 80042d8:	2021      	movs	r0, #33	; 0x21
 80042da:	f000 ffac 	bl	8005236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80042de:	2021      	movs	r0, #33	; 0x21
 80042e0:	f000 ffc5 	bl	800526e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 80042e4:	2200      	movs	r2, #0
 80042e6:	2100      	movs	r1, #0
 80042e8:	2022      	movs	r0, #34	; 0x22
 80042ea:	f000 ffa4 	bl	8005236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 80042ee:	2022      	movs	r0, #34	; 0x22
 80042f0:	f000 ffbd 	bl	800526e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80042f4:	bf00      	nop
 80042f6:	3728      	adds	r7, #40	; 0x28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}
 80042fc:	40005800 	.word	0x40005800
 8004300:	40023800 	.word	0x40023800
 8004304:	40020400 	.word	0x40020400

08004308 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b084      	sub	sp, #16
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a0e      	ldr	r2, [pc, #56]	; (8004350 <HAL_TIM_PWM_MspInit+0x48>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d115      	bne.n	8004346 <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800431a:	2300      	movs	r3, #0
 800431c:	60fb      	str	r3, [r7, #12]
 800431e:	4b0d      	ldr	r3, [pc, #52]	; (8004354 <HAL_TIM_PWM_MspInit+0x4c>)
 8004320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004322:	4a0c      	ldr	r2, [pc, #48]	; (8004354 <HAL_TIM_PWM_MspInit+0x4c>)
 8004324:	f043 0301 	orr.w	r3, r3, #1
 8004328:	6453      	str	r3, [r2, #68]	; 0x44
 800432a:	4b0a      	ldr	r3, [pc, #40]	; (8004354 <HAL_TIM_PWM_MspInit+0x4c>)
 800432c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800432e:	f003 0301 	and.w	r3, r3, #1
 8004332:	60fb      	str	r3, [r7, #12]
 8004334:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8004336:	2200      	movs	r2, #0
 8004338:	2100      	movs	r1, #0
 800433a:	201a      	movs	r0, #26
 800433c:	f000 ff7b 	bl	8005236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004340:	201a      	movs	r0, #26
 8004342:	f000 ff94 	bl	800526e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004346:	bf00      	nop
 8004348:	3710      	adds	r7, #16
 800434a:	46bd      	mov	sp, r7
 800434c:	bd80      	pop	{r7, pc}
 800434e:	bf00      	nop
 8004350:	40010000 	.word	0x40010000
 8004354:	40023800 	.word	0x40023800

08004358 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b086      	sub	sp, #24
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004368:	d116      	bne.n	8004398 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800436a:	2300      	movs	r3, #0
 800436c:	617b      	str	r3, [r7, #20]
 800436e:	4b28      	ldr	r3, [pc, #160]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 8004370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004372:	4a27      	ldr	r2, [pc, #156]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 8004374:	f043 0301 	orr.w	r3, r3, #1
 8004378:	6413      	str	r3, [r2, #64]	; 0x40
 800437a:	4b25      	ldr	r3, [pc, #148]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 800437c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437e:	f003 0301 	and.w	r3, r3, #1
 8004382:	617b      	str	r3, [r7, #20]
 8004384:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004386:	2200      	movs	r2, #0
 8004388:	2100      	movs	r1, #0
 800438a:	201c      	movs	r0, #28
 800438c:	f000 ff53 	bl	8005236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004390:	201c      	movs	r0, #28
 8004392:	f000 ff6c 	bl	800526e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8004396:	e036      	b.n	8004406 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a1d      	ldr	r2, [pc, #116]	; (8004414 <HAL_TIM_Base_MspInit+0xbc>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d116      	bne.n	80043d0 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80043a2:	2300      	movs	r3, #0
 80043a4:	613b      	str	r3, [r7, #16]
 80043a6:	4b1a      	ldr	r3, [pc, #104]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 80043a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043aa:	4a19      	ldr	r2, [pc, #100]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 80043ac:	f043 0302 	orr.w	r3, r3, #2
 80043b0:	6413      	str	r3, [r2, #64]	; 0x40
 80043b2:	4b17      	ldr	r3, [pc, #92]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 80043b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	613b      	str	r3, [r7, #16]
 80043bc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80043be:	2200      	movs	r2, #0
 80043c0:	2100      	movs	r1, #0
 80043c2:	201d      	movs	r0, #29
 80043c4:	f000 ff37 	bl	8005236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80043c8:	201d      	movs	r0, #29
 80043ca:	f000 ff50 	bl	800526e <HAL_NVIC_EnableIRQ>
}
 80043ce:	e01a      	b.n	8004406 <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM11)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a10      	ldr	r2, [pc, #64]	; (8004418 <HAL_TIM_Base_MspInit+0xc0>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d115      	bne.n	8004406 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80043da:	2300      	movs	r3, #0
 80043dc:	60fb      	str	r3, [r7, #12]
 80043de:	4b0c      	ldr	r3, [pc, #48]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 80043e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043e2:	4a0b      	ldr	r2, [pc, #44]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 80043e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043e8:	6453      	str	r3, [r2, #68]	; 0x44
 80043ea:	4b09      	ldr	r3, [pc, #36]	; (8004410 <HAL_TIM_Base_MspInit+0xb8>)
 80043ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043f2:	60fb      	str	r3, [r7, #12]
 80043f4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80043f6:	2200      	movs	r2, #0
 80043f8:	2100      	movs	r1, #0
 80043fa:	201a      	movs	r0, #26
 80043fc:	f000 ff1b 	bl	8005236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004400:	201a      	movs	r0, #26
 8004402:	f000 ff34 	bl	800526e <HAL_NVIC_EnableIRQ>
}
 8004406:	bf00      	nop
 8004408:	3718      	adds	r7, #24
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	40023800 	.word	0x40023800
 8004414:	40000400 	.word	0x40000400
 8004418:	40014800 	.word	0x40014800

0800441c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b08a      	sub	sp, #40	; 0x28
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004424:	f107 0314 	add.w	r3, r7, #20
 8004428:	2200      	movs	r2, #0
 800442a:	601a      	str	r2, [r3, #0]
 800442c:	605a      	str	r2, [r3, #4]
 800442e:	609a      	str	r2, [r3, #8]
 8004430:	60da      	str	r2, [r3, #12]
 8004432:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM5)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	4a19      	ldr	r2, [pc, #100]	; (80044a0 <HAL_TIM_Encoder_MspInit+0x84>)
 800443a:	4293      	cmp	r3, r2
 800443c:	d12b      	bne.n	8004496 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800443e:	2300      	movs	r3, #0
 8004440:	613b      	str	r3, [r7, #16]
 8004442:	4b18      	ldr	r3, [pc, #96]	; (80044a4 <HAL_TIM_Encoder_MspInit+0x88>)
 8004444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004446:	4a17      	ldr	r2, [pc, #92]	; (80044a4 <HAL_TIM_Encoder_MspInit+0x88>)
 8004448:	f043 0308 	orr.w	r3, r3, #8
 800444c:	6413      	str	r3, [r2, #64]	; 0x40
 800444e:	4b15      	ldr	r3, [pc, #84]	; (80044a4 <HAL_TIM_Encoder_MspInit+0x88>)
 8004450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004452:	f003 0308 	and.w	r3, r3, #8
 8004456:	613b      	str	r3, [r7, #16]
 8004458:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800445a:	2300      	movs	r3, #0
 800445c:	60fb      	str	r3, [r7, #12]
 800445e:	4b11      	ldr	r3, [pc, #68]	; (80044a4 <HAL_TIM_Encoder_MspInit+0x88>)
 8004460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004462:	4a10      	ldr	r2, [pc, #64]	; (80044a4 <HAL_TIM_Encoder_MspInit+0x88>)
 8004464:	f043 0301 	orr.w	r3, r3, #1
 8004468:	6313      	str	r3, [r2, #48]	; 0x30
 800446a:	4b0e      	ldr	r3, [pc, #56]	; (80044a4 <HAL_TIM_Encoder_MspInit+0x88>)
 800446c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446e:	f003 0301 	and.w	r3, r3, #1
 8004472:	60fb      	str	r3, [r7, #12]
 8004474:	68fb      	ldr	r3, [r7, #12]
    /**TIM5 GPIO Configuration
    PA0-WKUP     ------> TIM5_CH1
    PA1     ------> TIM5_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004476:	2303      	movs	r3, #3
 8004478:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800447a:	2302      	movs	r3, #2
 800447c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800447e:	2301      	movs	r3, #1
 8004480:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004482:	2300      	movs	r3, #0
 8004484:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004486:	2302      	movs	r3, #2
 8004488:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800448a:	f107 0314 	add.w	r3, r7, #20
 800448e:	4619      	mov	r1, r3
 8004490:	4805      	ldr	r0, [pc, #20]	; (80044a8 <HAL_TIM_Encoder_MspInit+0x8c>)
 8004492:	f001 fb23 	bl	8005adc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8004496:	bf00      	nop
 8004498:	3728      	adds	r7, #40	; 0x28
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	40000c00 	.word	0x40000c00
 80044a4:	40023800 	.word	0x40023800
 80044a8:	40020000 	.word	0x40020000

080044ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b088      	sub	sp, #32
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044b4:	f107 030c 	add.w	r3, r7, #12
 80044b8:	2200      	movs	r2, #0
 80044ba:	601a      	str	r2, [r3, #0]
 80044bc:	605a      	str	r2, [r3, #4]
 80044be:	609a      	str	r2, [r3, #8]
 80044c0:	60da      	str	r2, [r3, #12]
 80044c2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a12      	ldr	r2, [pc, #72]	; (8004514 <HAL_TIM_MspPostInit+0x68>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d11e      	bne.n	800450c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80044ce:	2300      	movs	r3, #0
 80044d0:	60bb      	str	r3, [r7, #8]
 80044d2:	4b11      	ldr	r3, [pc, #68]	; (8004518 <HAL_TIM_MspPostInit+0x6c>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	4a10      	ldr	r2, [pc, #64]	; (8004518 <HAL_TIM_MspPostInit+0x6c>)
 80044d8:	f043 0301 	orr.w	r3, r3, #1
 80044dc:	6313      	str	r3, [r2, #48]	; 0x30
 80044de:	4b0e      	ldr	r3, [pc, #56]	; (8004518 <HAL_TIM_MspPostInit+0x6c>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	60bb      	str	r3, [r7, #8]
 80044e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80044ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80044ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044f0:	2302      	movs	r3, #2
 80044f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044f4:	2300      	movs	r3, #0
 80044f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044f8:	2300      	movs	r3, #0
 80044fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80044fc:	2301      	movs	r3, #1
 80044fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004500:	f107 030c 	add.w	r3, r7, #12
 8004504:	4619      	mov	r1, r3
 8004506:	4805      	ldr	r0, [pc, #20]	; (800451c <HAL_TIM_MspPostInit+0x70>)
 8004508:	f001 fae8 	bl	8005adc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800450c:	bf00      	nop
 800450e:	3720      	adds	r7, #32
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}
 8004514:	40010000 	.word	0x40010000
 8004518:	40023800 	.word	0x40023800
 800451c:	40020000 	.word	0x40020000

08004520 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08a      	sub	sp, #40	; 0x28
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004528:	f107 0314 	add.w	r3, r7, #20
 800452c:	2200      	movs	r2, #0
 800452e:	601a      	str	r2, [r3, #0]
 8004530:	605a      	str	r2, [r3, #4]
 8004532:	609a      	str	r2, [r3, #8]
 8004534:	60da      	str	r2, [r3, #12]
 8004536:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a34      	ldr	r2, [pc, #208]	; (8004610 <HAL_UART_MspInit+0xf0>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d161      	bne.n	8004606 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	613b      	str	r3, [r7, #16]
 8004546:	4b33      	ldr	r3, [pc, #204]	; (8004614 <HAL_UART_MspInit+0xf4>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454a:	4a32      	ldr	r2, [pc, #200]	; (8004614 <HAL_UART_MspInit+0xf4>)
 800454c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004550:	6413      	str	r3, [r2, #64]	; 0x40
 8004552:	4b30      	ldr	r3, [pc, #192]	; (8004614 <HAL_UART_MspInit+0xf4>)
 8004554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800455a:	613b      	str	r3, [r7, #16]
 800455c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]
 8004562:	4b2c      	ldr	r3, [pc, #176]	; (8004614 <HAL_UART_MspInit+0xf4>)
 8004564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004566:	4a2b      	ldr	r2, [pc, #172]	; (8004614 <HAL_UART_MspInit+0xf4>)
 8004568:	f043 0301 	orr.w	r3, r3, #1
 800456c:	6313      	str	r3, [r2, #48]	; 0x30
 800456e:	4b29      	ldr	r3, [pc, #164]	; (8004614 <HAL_UART_MspInit+0xf4>)
 8004570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004572:	f003 0301 	and.w	r3, r3, #1
 8004576:	60fb      	str	r3, [r7, #12]
 8004578:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800457a:	230c      	movs	r3, #12
 800457c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800457e:	2302      	movs	r3, #2
 8004580:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004582:	2300      	movs	r3, #0
 8004584:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004586:	2303      	movs	r3, #3
 8004588:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800458a:	2307      	movs	r3, #7
 800458c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800458e:	f107 0314 	add.w	r3, r7, #20
 8004592:	4619      	mov	r1, r3
 8004594:	4820      	ldr	r0, [pc, #128]	; (8004618 <HAL_UART_MspInit+0xf8>)
 8004596:	f001 faa1 	bl	8005adc <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800459a:	4b20      	ldr	r3, [pc, #128]	; (800461c <HAL_UART_MspInit+0xfc>)
 800459c:	4a20      	ldr	r2, [pc, #128]	; (8004620 <HAL_UART_MspInit+0x100>)
 800459e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80045a0:	4b1e      	ldr	r3, [pc, #120]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80045a6:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80045a8:	4b1c      	ldr	r3, [pc, #112]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045aa:	2240      	movs	r2, #64	; 0x40
 80045ac:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80045ae:	4b1b      	ldr	r3, [pc, #108]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80045b4:	4b19      	ldr	r3, [pc, #100]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80045ba:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80045bc:	4b17      	ldr	r3, [pc, #92]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045be:	2200      	movs	r2, #0
 80045c0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80045c2:	4b16      	ldr	r3, [pc, #88]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80045c8:	4b14      	ldr	r3, [pc, #80]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045ca:	2200      	movs	r2, #0
 80045cc:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80045ce:	4b13      	ldr	r3, [pc, #76]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80045d4:	4b11      	ldr	r3, [pc, #68]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80045da:	4810      	ldr	r0, [pc, #64]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045dc:	f000 fe62 	bl	80052a4 <HAL_DMA_Init>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80045e6:	f7ff fd81 	bl	80040ec <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a0b      	ldr	r2, [pc, #44]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045ee:	635a      	str	r2, [r3, #52]	; 0x34
 80045f0:	4a0a      	ldr	r2, [pc, #40]	; (800461c <HAL_UART_MspInit+0xfc>)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80045f6:	2200      	movs	r2, #0
 80045f8:	2100      	movs	r1, #0
 80045fa:	2026      	movs	r0, #38	; 0x26
 80045fc:	f000 fe1b 	bl	8005236 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004600:	2026      	movs	r0, #38	; 0x26
 8004602:	f000 fe34 	bl	800526e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004606:	bf00      	nop
 8004608:	3728      	adds	r7, #40	; 0x28
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}
 800460e:	bf00      	nop
 8004610:	40004400 	.word	0x40004400
 8004614:	40023800 	.word	0x40023800
 8004618:	40020000 	.word	0x40020000
 800461c:	2000080c 	.word	0x2000080c
 8004620:	400260a0 	.word	0x400260a0

08004624 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004624:	b480      	push	{r7}
 8004626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004628:	e7fe      	b.n	8004628 <NMI_Handler+0x4>

0800462a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800462a:	b480      	push	{r7}
 800462c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800462e:	e7fe      	b.n	800462e <HardFault_Handler+0x4>

08004630 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004634:	e7fe      	b.n	8004634 <MemManage_Handler+0x4>

08004636 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004636:	b480      	push	{r7}
 8004638:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800463a:	e7fe      	b.n	800463a <BusFault_Handler+0x4>

0800463c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800463c:	b480      	push	{r7}
 800463e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004640:	e7fe      	b.n	8004640 <UsageFault_Handler+0x4>

08004642 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004642:	b480      	push	{r7}
 8004644:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004646:	bf00      	nop
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004654:	bf00      	nop
 8004656:	46bd      	mov	sp, r7
 8004658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465c:	4770      	bx	lr

0800465e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800465e:	b480      	push	{r7}
 8004660:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004662:	bf00      	nop
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004670:	f000 f8e4 	bl	800483c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004674:	bf00      	nop
 8004676:	bd80      	pop	{r7, pc}

08004678 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800467c:	4802      	ldr	r0, [pc, #8]	; (8004688 <DMA1_Stream6_IRQHandler+0x10>)
 800467e:	f000 ffa9 	bl	80055d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004682:	bf00      	nop
 8004684:	bd80      	pop	{r7, pc}
 8004686:	bf00      	nop
 8004688:	2000080c 	.word	0x2000080c

0800468c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004690:	4803      	ldr	r0, [pc, #12]	; (80046a0 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8004692:	f005 f9a5 	bl	80099e0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8004696:	4803      	ldr	r0, [pc, #12]	; (80046a4 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8004698:	f005 f9a2 	bl	80099e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800469c:	bf00      	nop
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	20000414 	.word	0x20000414
 80046a4:	200006e4 	.word	0x200006e4

080046a8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046ac:	4802      	ldr	r0, [pc, #8]	; (80046b8 <TIM2_IRQHandler+0x10>)
 80046ae:	f005 f997 	bl	80099e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
 80046b6:	bf00      	nop
 80046b8:	200004c8 	.word	0x200004c8

080046bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80046c0:	4802      	ldr	r0, [pc, #8]	; (80046cc <TIM3_IRQHandler+0x10>)
 80046c2:	f005 f98d 	bl	80099e0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80046c6:	bf00      	nop
 80046c8:	bd80      	pop	{r7, pc}
 80046ca:	bf00      	nop
 80046cc:	2000057c 	.word	0x2000057c

080046d0 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80046d4:	4802      	ldr	r0, [pc, #8]	; (80046e0 <I2C2_EV_IRQHandler+0x10>)
 80046d6:	f002 f835 	bl	8006744 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	200003c0 	.word	0x200003c0

080046e4 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 80046e8:	4802      	ldr	r0, [pc, #8]	; (80046f4 <I2C2_ER_IRQHandler+0x10>)
 80046ea:	f002 f99c 	bl	8006a26 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 80046ee:	bf00      	nop
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	200003c0 	.word	0x200003c0

080046f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80046fc:	4802      	ldr	r0, [pc, #8]	; (8004708 <USART2_IRQHandler+0x10>)
 80046fe:	f006 fc77 	bl	800aff0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004702:	bf00      	nop
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	20000798 	.word	0x20000798

0800470c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004710:	4802      	ldr	r0, [pc, #8]	; (800471c <DMA2_Stream0_IRQHandler+0x10>)
 8004712:	f000 ff5f 	bl	80055d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004716:	bf00      	nop
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	20000360 	.word	0x20000360

08004720 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004724:	4b06      	ldr	r3, [pc, #24]	; (8004740 <SystemInit+0x20>)
 8004726:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800472a:	4a05      	ldr	r2, [pc, #20]	; (8004740 <SystemInit+0x20>)
 800472c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004730:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004734:	bf00      	nop
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	e000ed00 	.word	0xe000ed00

08004744 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004744:	f8df d034 	ldr.w	sp, [pc, #52]	; 800477c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004748:	480d      	ldr	r0, [pc, #52]	; (8004780 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800474a:	490e      	ldr	r1, [pc, #56]	; (8004784 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800474c:	4a0e      	ldr	r2, [pc, #56]	; (8004788 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800474e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004750:	e002      	b.n	8004758 <LoopCopyDataInit>

08004752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004756:	3304      	adds	r3, #4

08004758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800475a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800475c:	d3f9      	bcc.n	8004752 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800475e:	4a0b      	ldr	r2, [pc, #44]	; (800478c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004760:	4c0b      	ldr	r4, [pc, #44]	; (8004790 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004764:	e001      	b.n	800476a <LoopFillZerobss>

08004766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004768:	3204      	adds	r2, #4

0800476a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800476a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800476c:	d3fb      	bcc.n	8004766 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800476e:	f7ff ffd7 	bl	8004720 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004772:	f007 fc89 	bl	800c088 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004776:	f7fc fef1 	bl	800155c <main>
  bx  lr    
 800477a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800477c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004780:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004784:	200002f8 	.word	0x200002f8
  ldr r2, =_sidata
 8004788:	0800e418 	.word	0x0800e418
  ldr r2, =_sbss
 800478c:	200002f8 	.word	0x200002f8
  ldr r4, =_ebss
 8004790:	20000f64 	.word	0x20000f64

08004794 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004794:	e7fe      	b.n	8004794 <ADC_IRQHandler>
	...

08004798 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800479c:	4b0e      	ldr	r3, [pc, #56]	; (80047d8 <HAL_Init+0x40>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	4a0d      	ldr	r2, [pc, #52]	; (80047d8 <HAL_Init+0x40>)
 80047a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047a6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80047a8:	4b0b      	ldr	r3, [pc, #44]	; (80047d8 <HAL_Init+0x40>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a0a      	ldr	r2, [pc, #40]	; (80047d8 <HAL_Init+0x40>)
 80047ae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047b2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047b4:	4b08      	ldr	r3, [pc, #32]	; (80047d8 <HAL_Init+0x40>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a07      	ldr	r2, [pc, #28]	; (80047d8 <HAL_Init+0x40>)
 80047ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047be:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047c0:	2003      	movs	r0, #3
 80047c2:	f000 fd2d 	bl	8005220 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047c6:	2000      	movs	r0, #0
 80047c8:	f000 f808 	bl	80047dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047cc:	f7ff fc94 	bl	80040f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047d0:	2300      	movs	r3, #0
}
 80047d2:	4618      	mov	r0, r3
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	40023c00 	.word	0x40023c00

080047dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b082      	sub	sp, #8
 80047e0:	af00      	add	r7, sp, #0
 80047e2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80047e4:	4b12      	ldr	r3, [pc, #72]	; (8004830 <HAL_InitTick+0x54>)
 80047e6:	681a      	ldr	r2, [r3, #0]
 80047e8:	4b12      	ldr	r3, [pc, #72]	; (8004834 <HAL_InitTick+0x58>)
 80047ea:	781b      	ldrb	r3, [r3, #0]
 80047ec:	4619      	mov	r1, r3
 80047ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80047f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80047f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047fa:	4618      	mov	r0, r3
 80047fc:	f000 fd45 	bl	800528a <HAL_SYSTICK_Config>
 8004800:	4603      	mov	r3, r0
 8004802:	2b00      	cmp	r3, #0
 8004804:	d001      	beq.n	800480a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004806:	2301      	movs	r3, #1
 8004808:	e00e      	b.n	8004828 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b0f      	cmp	r3, #15
 800480e:	d80a      	bhi.n	8004826 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004810:	2200      	movs	r2, #0
 8004812:	6879      	ldr	r1, [r7, #4]
 8004814:	f04f 30ff 	mov.w	r0, #4294967295
 8004818:	f000 fd0d 	bl	8005236 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800481c:	4a06      	ldr	r2, [pc, #24]	; (8004838 <HAL_InitTick+0x5c>)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004822:	2300      	movs	r3, #0
 8004824:	e000      	b.n	8004828 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004826:	2301      	movs	r3, #1
}
 8004828:	4618      	mov	r0, r3
 800482a:	3708      	adds	r7, #8
 800482c:	46bd      	mov	sp, r7
 800482e:	bd80      	pop	{r7, pc}
 8004830:	20000288 	.word	0x20000288
 8004834:	20000290 	.word	0x20000290
 8004838:	2000028c 	.word	0x2000028c

0800483c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004840:	4b06      	ldr	r3, [pc, #24]	; (800485c <HAL_IncTick+0x20>)
 8004842:	781b      	ldrb	r3, [r3, #0]
 8004844:	461a      	mov	r2, r3
 8004846:	4b06      	ldr	r3, [pc, #24]	; (8004860 <HAL_IncTick+0x24>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4413      	add	r3, r2
 800484c:	4a04      	ldr	r2, [pc, #16]	; (8004860 <HAL_IncTick+0x24>)
 800484e:	6013      	str	r3, [r2, #0]
}
 8004850:	bf00      	nop
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	20000290 	.word	0x20000290
 8004860:	20000f60 	.word	0x20000f60

08004864 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004864:	b480      	push	{r7}
 8004866:	af00      	add	r7, sp, #0
  return uwTick;
 8004868:	4b03      	ldr	r3, [pc, #12]	; (8004878 <HAL_GetTick+0x14>)
 800486a:	681b      	ldr	r3, [r3, #0]
}
 800486c:	4618      	mov	r0, r3
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	20000f60 	.word	0x20000f60

0800487c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b084      	sub	sp, #16
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004884:	2300      	movs	r3, #0
 8004886:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d101      	bne.n	8004892 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e033      	b.n	80048fa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004896:	2b00      	cmp	r3, #0
 8004898:	d109      	bne.n	80048ae <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f7ff fc54 	bl	8004148 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b2:	f003 0310 	and.w	r3, r3, #16
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d118      	bne.n	80048ec <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048be:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80048c2:	f023 0302 	bic.w	r3, r3, #2
 80048c6:	f043 0202 	orr.w	r2, r3, #2
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fa58 	bl	8004d84 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048de:	f023 0303 	bic.w	r3, r3, #3
 80048e2:	f043 0201 	orr.w	r2, r3, #1
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	641a      	str	r2, [r3, #64]	; 0x40
 80048ea:	e001      	b.n	80048f0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
	...

08004904 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b086      	sub	sp, #24
 8004908:	af00      	add	r7, sp, #0
 800490a:	60f8      	str	r0, [r7, #12]
 800490c:	60b9      	str	r1, [r7, #8]
 800490e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004910:	2300      	movs	r3, #0
 8004912:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800491a:	2b01      	cmp	r3, #1
 800491c:	d101      	bne.n	8004922 <HAL_ADC_Start_DMA+0x1e>
 800491e:	2302      	movs	r3, #2
 8004920:	e0ce      	b.n	8004ac0 <HAL_ADC_Start_DMA+0x1bc>
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	689b      	ldr	r3, [r3, #8]
 8004930:	f003 0301 	and.w	r3, r3, #1
 8004934:	2b01      	cmp	r3, #1
 8004936:	d018      	beq.n	800496a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689a      	ldr	r2, [r3, #8]
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f042 0201 	orr.w	r2, r2, #1
 8004946:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004948:	4b5f      	ldr	r3, [pc, #380]	; (8004ac8 <HAL_ADC_Start_DMA+0x1c4>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	4a5f      	ldr	r2, [pc, #380]	; (8004acc <HAL_ADC_Start_DMA+0x1c8>)
 800494e:	fba2 2303 	umull	r2, r3, r2, r3
 8004952:	0c9a      	lsrs	r2, r3, #18
 8004954:	4613      	mov	r3, r2
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	4413      	add	r3, r2
 800495a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 800495c:	e002      	b.n	8004964 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	3b01      	subs	r3, #1
 8004962:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f9      	bne.n	800495e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004974:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004978:	d107      	bne.n	800498a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689a      	ldr	r2, [r3, #8]
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004988:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	f003 0301 	and.w	r3, r3, #1
 8004994:	2b01      	cmp	r3, #1
 8004996:	f040 8086 	bne.w	8004aa6 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80049a2:	f023 0301 	bic.w	r3, r3, #1
 80049a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d007      	beq.n	80049cc <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049c0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80049c4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049d8:	d106      	bne.n	80049e8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049de:	f023 0206 	bic.w	r2, r3, #6
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	645a      	str	r2, [r3, #68]	; 0x44
 80049e6:	e002      	b.n	80049ee <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80049f6:	4b36      	ldr	r3, [pc, #216]	; (8004ad0 <HAL_ADC_Start_DMA+0x1cc>)
 80049f8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fe:	4a35      	ldr	r2, [pc, #212]	; (8004ad4 <HAL_ADC_Start_DMA+0x1d0>)
 8004a00:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a06:	4a34      	ldr	r2, [pc, #208]	; (8004ad8 <HAL_ADC_Start_DMA+0x1d4>)
 8004a08:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a0e:	4a33      	ldr	r2, [pc, #204]	; (8004adc <HAL_ADC_Start_DMA+0x1d8>)
 8004a10:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004a1a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004a2a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a3a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	334c      	adds	r3, #76	; 0x4c
 8004a46:	4619      	mov	r1, r3
 8004a48:	68ba      	ldr	r2, [r7, #8]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f000 fcd8 	bl	8005400 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f003 031f 	and.w	r3, r3, #31
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d10f      	bne.n	8004a7c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	689b      	ldr	r3, [r3, #8]
 8004a62:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d129      	bne.n	8004abe <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689a      	ldr	r2, [r3, #8]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004a78:	609a      	str	r2, [r3, #8]
 8004a7a:	e020      	b.n	8004abe <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a17      	ldr	r2, [pc, #92]	; (8004ae0 <HAL_ADC_Start_DMA+0x1dc>)
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d11b      	bne.n	8004abe <HAL_ADC_Start_DMA+0x1ba>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d114      	bne.n	8004abe <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689a      	ldr	r2, [r3, #8]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004aa2:	609a      	str	r2, [r3, #8]
 8004aa4:	e00b      	b.n	8004abe <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aaa:	f043 0210 	orr.w	r2, r3, #16
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ab6:	f043 0201 	orr.w	r2, r3, #1
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004abe:	2300      	movs	r3, #0
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	20000288 	.word	0x20000288
 8004acc:	431bde83 	.word	0x431bde83
 8004ad0:	40012300 	.word	0x40012300
 8004ad4:	08004f7d 	.word	0x08004f7d
 8004ad8:	08005037 	.word	0x08005037
 8004adc:	08005053 	.word	0x08005053
 8004ae0:	40012000 	.word	0x40012000

08004ae4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b083      	sub	sp, #12
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8004b14:	bf00      	nop
 8004b16:	370c      	adds	r7, #12
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1e:	4770      	bx	lr

08004b20 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b085      	sub	sp, #20
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
 8004b28:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d101      	bne.n	8004b3c <HAL_ADC_ConfigChannel+0x1c>
 8004b38:	2302      	movs	r3, #2
 8004b3a:	e113      	b.n	8004d64 <HAL_ADC_ConfigChannel+0x244>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2b09      	cmp	r3, #9
 8004b4a:	d925      	bls.n	8004b98 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68d9      	ldr	r1, [r3, #12]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	461a      	mov	r2, r3
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	005b      	lsls	r3, r3, #1
 8004b5e:	4413      	add	r3, r2
 8004b60:	3b1e      	subs	r3, #30
 8004b62:	2207      	movs	r2, #7
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	43da      	mvns	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	400a      	ands	r2, r1
 8004b70:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68d9      	ldr	r1, [r3, #12]
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	689a      	ldr	r2, [r3, #8]
 8004b7c:	683b      	ldr	r3, [r7, #0]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	b29b      	uxth	r3, r3
 8004b82:	4618      	mov	r0, r3
 8004b84:	4603      	mov	r3, r0
 8004b86:	005b      	lsls	r3, r3, #1
 8004b88:	4403      	add	r3, r0
 8004b8a:	3b1e      	subs	r3, #30
 8004b8c:	409a      	lsls	r2, r3
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	60da      	str	r2, [r3, #12]
 8004b96:	e022      	b.n	8004bde <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	6919      	ldr	r1, [r3, #16]
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	b29b      	uxth	r3, r3
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	4613      	mov	r3, r2
 8004ba8:	005b      	lsls	r3, r3, #1
 8004baa:	4413      	add	r3, r2
 8004bac:	2207      	movs	r2, #7
 8004bae:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb2:	43da      	mvns	r2, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	400a      	ands	r2, r1
 8004bba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	6919      	ldr	r1, [r3, #16]
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	689a      	ldr	r2, [r3, #8]
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	b29b      	uxth	r3, r3
 8004bcc:	4618      	mov	r0, r3
 8004bce:	4603      	mov	r3, r0
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	4403      	add	r3, r0
 8004bd4:	409a      	lsls	r2, r3
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	430a      	orrs	r2, r1
 8004bdc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	2b06      	cmp	r3, #6
 8004be4:	d824      	bhi.n	8004c30 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	685a      	ldr	r2, [r3, #4]
 8004bf0:	4613      	mov	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4413      	add	r3, r2
 8004bf6:	3b05      	subs	r3, #5
 8004bf8:	221f      	movs	r2, #31
 8004bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8004bfe:	43da      	mvns	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	400a      	ands	r2, r1
 8004c06:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	4618      	mov	r0, r3
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	009b      	lsls	r3, r3, #2
 8004c1e:	4413      	add	r3, r2
 8004c20:	3b05      	subs	r3, #5
 8004c22:	fa00 f203 	lsl.w	r2, r0, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	635a      	str	r2, [r3, #52]	; 0x34
 8004c2e:	e04c      	b.n	8004cca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	2b0c      	cmp	r3, #12
 8004c36:	d824      	bhi.n	8004c82 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	685a      	ldr	r2, [r3, #4]
 8004c42:	4613      	mov	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4413      	add	r3, r2
 8004c48:	3b23      	subs	r3, #35	; 0x23
 8004c4a:	221f      	movs	r2, #31
 8004c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004c50:	43da      	mvns	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	400a      	ands	r2, r1
 8004c58:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	4618      	mov	r0, r3
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	009b      	lsls	r3, r3, #2
 8004c70:	4413      	add	r3, r2
 8004c72:	3b23      	subs	r3, #35	; 0x23
 8004c74:	fa00 f203 	lsl.w	r2, r0, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	631a      	str	r2, [r3, #48]	; 0x30
 8004c80:	e023      	b.n	8004cca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	4613      	mov	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4413      	add	r3, r2
 8004c92:	3b41      	subs	r3, #65	; 0x41
 8004c94:	221f      	movs	r2, #31
 8004c96:	fa02 f303 	lsl.w	r3, r2, r3
 8004c9a:	43da      	mvns	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	400a      	ands	r2, r1
 8004ca2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	4613      	mov	r3, r2
 8004cb8:	009b      	lsls	r3, r3, #2
 8004cba:	4413      	add	r3, r2
 8004cbc:	3b41      	subs	r3, #65	; 0x41
 8004cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004cca:	4b29      	ldr	r3, [pc, #164]	; (8004d70 <HAL_ADC_ConfigChannel+0x250>)
 8004ccc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4a28      	ldr	r2, [pc, #160]	; (8004d74 <HAL_ADC_ConfigChannel+0x254>)
 8004cd4:	4293      	cmp	r3, r2
 8004cd6:	d10f      	bne.n	8004cf8 <HAL_ADC_ConfigChannel+0x1d8>
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2b12      	cmp	r3, #18
 8004cde:	d10b      	bne.n	8004cf8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a1d      	ldr	r2, [pc, #116]	; (8004d74 <HAL_ADC_ConfigChannel+0x254>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d12b      	bne.n	8004d5a <HAL_ADC_ConfigChannel+0x23a>
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a1c      	ldr	r2, [pc, #112]	; (8004d78 <HAL_ADC_ConfigChannel+0x258>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d003      	beq.n	8004d14 <HAL_ADC_ConfigChannel+0x1f4>
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b11      	cmp	r3, #17
 8004d12:	d122      	bne.n	8004d5a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a11      	ldr	r2, [pc, #68]	; (8004d78 <HAL_ADC_ConfigChannel+0x258>)
 8004d32:	4293      	cmp	r3, r2
 8004d34:	d111      	bne.n	8004d5a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004d36:	4b11      	ldr	r3, [pc, #68]	; (8004d7c <HAL_ADC_ConfigChannel+0x25c>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a11      	ldr	r2, [pc, #68]	; (8004d80 <HAL_ADC_ConfigChannel+0x260>)
 8004d3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d40:	0c9a      	lsrs	r2, r3, #18
 8004d42:	4613      	mov	r3, r2
 8004d44:	009b      	lsls	r3, r3, #2
 8004d46:	4413      	add	r3, r2
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004d4c:	e002      	b.n	8004d54 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	3b01      	subs	r3, #1
 8004d52:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004d54:	68bb      	ldr	r3, [r7, #8]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1f9      	bne.n	8004d4e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004d62:	2300      	movs	r3, #0
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3714      	adds	r7, #20
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6e:	4770      	bx	lr
 8004d70:	40012300 	.word	0x40012300
 8004d74:	40012000 	.word	0x40012000
 8004d78:	10000012 	.word	0x10000012
 8004d7c:	20000288 	.word	0x20000288
 8004d80:	431bde83 	.word	0x431bde83

08004d84 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004d8c:	4b79      	ldr	r3, [pc, #484]	; (8004f74 <ADC_Init+0x1f0>)
 8004d8e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	685b      	ldr	r3, [r3, #4]
 8004d94:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	431a      	orrs	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004db8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	6859      	ldr	r1, [r3, #4]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	021a      	lsls	r2, r3, #8
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	685a      	ldr	r2, [r3, #4]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004ddc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6859      	ldr	r1, [r3, #4]
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	430a      	orrs	r2, r1
 8004dee:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	689a      	ldr	r2, [r3, #8]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dfe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	6899      	ldr	r1, [r3, #8]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	68da      	ldr	r2, [r3, #12]
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	430a      	orrs	r2, r1
 8004e10:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e16:	4a58      	ldr	r2, [pc, #352]	; (8004f78 <ADC_Init+0x1f4>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d022      	beq.n	8004e62 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	689a      	ldr	r2, [r3, #8]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e2a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6899      	ldr	r1, [r3, #8]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004e4c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	6899      	ldr	r1, [r3, #8]
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	430a      	orrs	r2, r1
 8004e5e:	609a      	str	r2, [r3, #8]
 8004e60:	e00f      	b.n	8004e82 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	689a      	ldr	r2, [r3, #8]
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004e70:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689a      	ldr	r2, [r3, #8]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004e80:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	689a      	ldr	r2, [r3, #8]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0202 	bic.w	r2, r2, #2
 8004e90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	6899      	ldr	r1, [r3, #8]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	7e1b      	ldrb	r3, [r3, #24]
 8004e9c:	005a      	lsls	r2, r3, #1
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	430a      	orrs	r2, r1
 8004ea4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d01b      	beq.n	8004ee8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	685a      	ldr	r2, [r3, #4]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ebe:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004ece:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	6859      	ldr	r1, [r3, #4]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eda:	3b01      	subs	r3, #1
 8004edc:	035a      	lsls	r2, r3, #13
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	605a      	str	r2, [r3, #4]
 8004ee6:	e007      	b.n	8004ef8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ef6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004f06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	3b01      	subs	r3, #1
 8004f14:	051a      	lsls	r2, r3, #20
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	430a      	orrs	r2, r1
 8004f1c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	689a      	ldr	r2, [r3, #8]
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004f2c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	6899      	ldr	r1, [r3, #8]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004f3a:	025a      	lsls	r2, r3, #9
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	689a      	ldr	r2, [r3, #8]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f52:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6899      	ldr	r1, [r3, #8]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	695b      	ldr	r3, [r3, #20]
 8004f5e:	029a      	lsls	r2, r3, #10
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	609a      	str	r2, [r3, #8]
}
 8004f68:	bf00      	nop
 8004f6a:	3714      	adds	r7, #20
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr
 8004f74:	40012300 	.word	0x40012300
 8004f78:	0f000001 	.word	0x0f000001

08004f7c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f88:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d13c      	bne.n	8005010 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d12b      	bne.n	8005008 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d127      	bne.n	8005008 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fbe:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d006      	beq.n	8004fd4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d119      	bne.n	8005008 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	685a      	ldr	r2, [r3, #4]
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 0220 	bic.w	r2, r2, #32
 8004fe2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d105      	bne.n	8005008 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005000:	f043 0201 	orr.w	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005008:	68f8      	ldr	r0, [r7, #12]
 800500a:	f7ff fd6b 	bl	8004ae4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800500e:	e00e      	b.n	800502e <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005014:	f003 0310 	and.w	r3, r3, #16
 8005018:	2b00      	cmp	r3, #0
 800501a:	d003      	beq.n	8005024 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f7ff fd75 	bl	8004b0c <HAL_ADC_ErrorCallback>
}
 8005022:	e004      	b.n	800502e <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	4798      	blx	r3
}
 800502e:	bf00      	nop
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b084      	sub	sp, #16
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005042:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005044:	68f8      	ldr	r0, [r7, #12]
 8005046:	f7ff fd57 	bl	8004af8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800504a:	bf00      	nop
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b084      	sub	sp, #16
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800505e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	2240      	movs	r2, #64	; 0x40
 8005064:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800506a:	f043 0204 	orr.w	r2, r3, #4
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005072:	68f8      	ldr	r0, [r7, #12]
 8005074:	f7ff fd4a 	bl	8004b0c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005078:	bf00      	nop
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005080:	b480      	push	{r7}
 8005082:	b085      	sub	sp, #20
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f003 0307 	and.w	r3, r3, #7
 800508e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005090:	4b0c      	ldr	r3, [pc, #48]	; (80050c4 <__NVIC_SetPriorityGrouping+0x44>)
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005096:	68ba      	ldr	r2, [r7, #8]
 8005098:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800509c:	4013      	ands	r3, r2
 800509e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80050a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80050ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80050b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050b2:	4a04      	ldr	r2, [pc, #16]	; (80050c4 <__NVIC_SetPriorityGrouping+0x44>)
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	60d3      	str	r3, [r2, #12]
}
 80050b8:	bf00      	nop
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr
 80050c4:	e000ed00 	.word	0xe000ed00

080050c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050c8:	b480      	push	{r7}
 80050ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050cc:	4b04      	ldr	r3, [pc, #16]	; (80050e0 <__NVIC_GetPriorityGrouping+0x18>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	0a1b      	lsrs	r3, r3, #8
 80050d2:	f003 0307 	and.w	r3, r3, #7
}
 80050d6:	4618      	mov	r0, r3
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr
 80050e0:	e000ed00 	.word	0xe000ed00

080050e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	4603      	mov	r3, r0
 80050ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	db0b      	blt.n	800510e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050f6:	79fb      	ldrb	r3, [r7, #7]
 80050f8:	f003 021f 	and.w	r2, r3, #31
 80050fc:	4907      	ldr	r1, [pc, #28]	; (800511c <__NVIC_EnableIRQ+0x38>)
 80050fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005102:	095b      	lsrs	r3, r3, #5
 8005104:	2001      	movs	r0, #1
 8005106:	fa00 f202 	lsl.w	r2, r0, r2
 800510a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800510e:	bf00      	nop
 8005110:	370c      	adds	r7, #12
 8005112:	46bd      	mov	sp, r7
 8005114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005118:	4770      	bx	lr
 800511a:	bf00      	nop
 800511c:	e000e100 	.word	0xe000e100

08005120 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005120:	b480      	push	{r7}
 8005122:	b083      	sub	sp, #12
 8005124:	af00      	add	r7, sp, #0
 8005126:	4603      	mov	r3, r0
 8005128:	6039      	str	r1, [r7, #0]
 800512a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800512c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005130:	2b00      	cmp	r3, #0
 8005132:	db0a      	blt.n	800514a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	b2da      	uxtb	r2, r3
 8005138:	490c      	ldr	r1, [pc, #48]	; (800516c <__NVIC_SetPriority+0x4c>)
 800513a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800513e:	0112      	lsls	r2, r2, #4
 8005140:	b2d2      	uxtb	r2, r2
 8005142:	440b      	add	r3, r1
 8005144:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005148:	e00a      	b.n	8005160 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	b2da      	uxtb	r2, r3
 800514e:	4908      	ldr	r1, [pc, #32]	; (8005170 <__NVIC_SetPriority+0x50>)
 8005150:	79fb      	ldrb	r3, [r7, #7]
 8005152:	f003 030f 	and.w	r3, r3, #15
 8005156:	3b04      	subs	r3, #4
 8005158:	0112      	lsls	r2, r2, #4
 800515a:	b2d2      	uxtb	r2, r2
 800515c:	440b      	add	r3, r1
 800515e:	761a      	strb	r2, [r3, #24]
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800516a:	4770      	bx	lr
 800516c:	e000e100 	.word	0xe000e100
 8005170:	e000ed00 	.word	0xe000ed00

08005174 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005174:	b480      	push	{r7}
 8005176:	b089      	sub	sp, #36	; 0x24
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f003 0307 	and.w	r3, r3, #7
 8005186:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005188:	69fb      	ldr	r3, [r7, #28]
 800518a:	f1c3 0307 	rsb	r3, r3, #7
 800518e:	2b04      	cmp	r3, #4
 8005190:	bf28      	it	cs
 8005192:	2304      	movcs	r3, #4
 8005194:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005196:	69fb      	ldr	r3, [r7, #28]
 8005198:	3304      	adds	r3, #4
 800519a:	2b06      	cmp	r3, #6
 800519c:	d902      	bls.n	80051a4 <NVIC_EncodePriority+0x30>
 800519e:	69fb      	ldr	r3, [r7, #28]
 80051a0:	3b03      	subs	r3, #3
 80051a2:	e000      	b.n	80051a6 <NVIC_EncodePriority+0x32>
 80051a4:	2300      	movs	r3, #0
 80051a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051a8:	f04f 32ff 	mov.w	r2, #4294967295
 80051ac:	69bb      	ldr	r3, [r7, #24]
 80051ae:	fa02 f303 	lsl.w	r3, r2, r3
 80051b2:	43da      	mvns	r2, r3
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	401a      	ands	r2, r3
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051bc:	f04f 31ff 	mov.w	r1, #4294967295
 80051c0:	697b      	ldr	r3, [r7, #20]
 80051c2:	fa01 f303 	lsl.w	r3, r1, r3
 80051c6:	43d9      	mvns	r1, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051cc:	4313      	orrs	r3, r2
         );
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3724      	adds	r7, #36	; 0x24
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
	...

080051dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b082      	sub	sp, #8
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051ec:	d301      	bcc.n	80051f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051ee:	2301      	movs	r3, #1
 80051f0:	e00f      	b.n	8005212 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051f2:	4a0a      	ldr	r2, [pc, #40]	; (800521c <SysTick_Config+0x40>)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	3b01      	subs	r3, #1
 80051f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051fa:	210f      	movs	r1, #15
 80051fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005200:	f7ff ff8e 	bl	8005120 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005204:	4b05      	ldr	r3, [pc, #20]	; (800521c <SysTick_Config+0x40>)
 8005206:	2200      	movs	r2, #0
 8005208:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800520a:	4b04      	ldr	r3, [pc, #16]	; (800521c <SysTick_Config+0x40>)
 800520c:	2207      	movs	r2, #7
 800520e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	e000e010 	.word	0xe000e010

08005220 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b082      	sub	sp, #8
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f7ff ff29 	bl	8005080 <__NVIC_SetPriorityGrouping>
}
 800522e:	bf00      	nop
 8005230:	3708      	adds	r7, #8
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}

08005236 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005236:	b580      	push	{r7, lr}
 8005238:	b086      	sub	sp, #24
 800523a:	af00      	add	r7, sp, #0
 800523c:	4603      	mov	r3, r0
 800523e:	60b9      	str	r1, [r7, #8]
 8005240:	607a      	str	r2, [r7, #4]
 8005242:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005244:	2300      	movs	r3, #0
 8005246:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005248:	f7ff ff3e 	bl	80050c8 <__NVIC_GetPriorityGrouping>
 800524c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800524e:	687a      	ldr	r2, [r7, #4]
 8005250:	68b9      	ldr	r1, [r7, #8]
 8005252:	6978      	ldr	r0, [r7, #20]
 8005254:	f7ff ff8e 	bl	8005174 <NVIC_EncodePriority>
 8005258:	4602      	mov	r2, r0
 800525a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800525e:	4611      	mov	r1, r2
 8005260:	4618      	mov	r0, r3
 8005262:	f7ff ff5d 	bl	8005120 <__NVIC_SetPriority>
}
 8005266:	bf00      	nop
 8005268:	3718      	adds	r7, #24
 800526a:	46bd      	mov	sp, r7
 800526c:	bd80      	pop	{r7, pc}

0800526e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800526e:	b580      	push	{r7, lr}
 8005270:	b082      	sub	sp, #8
 8005272:	af00      	add	r7, sp, #0
 8005274:	4603      	mov	r3, r0
 8005276:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800527c:	4618      	mov	r0, r3
 800527e:	f7ff ff31 	bl	80050e4 <__NVIC_EnableIRQ>
}
 8005282:	bf00      	nop
 8005284:	3708      	adds	r7, #8
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b082      	sub	sp, #8
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f7ff ffa2 	bl	80051dc <SysTick_Config>
 8005298:	4603      	mov	r3, r0
}
 800529a:	4618      	mov	r0, r3
 800529c:	3708      	adds	r7, #8
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
	...

080052a4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80052ac:	2300      	movs	r3, #0
 80052ae:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80052b0:	f7ff fad8 	bl	8004864 <HAL_GetTick>
 80052b4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d101      	bne.n	80052c0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e099      	b.n	80053f4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	681a      	ldr	r2, [r3, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f022 0201 	bic.w	r2, r2, #1
 80052de:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80052e0:	e00f      	b.n	8005302 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80052e2:	f7ff fabf 	bl	8004864 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	2b05      	cmp	r3, #5
 80052ee:	d908      	bls.n	8005302 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2220      	movs	r2, #32
 80052f4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2203      	movs	r2, #3
 80052fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e078      	b.n	80053f4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d1e8      	bne.n	80052e2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005318:	697a      	ldr	r2, [r7, #20]
 800531a:	4b38      	ldr	r3, [pc, #224]	; (80053fc <HAL_DMA_Init+0x158>)
 800531c:	4013      	ands	r3, r2
 800531e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685a      	ldr	r2, [r3, #4]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	689b      	ldr	r3, [r3, #8]
 8005328:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800532e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	691b      	ldr	r3, [r3, #16]
 8005334:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800533a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	699b      	ldr	r3, [r3, #24]
 8005340:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005346:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a1b      	ldr	r3, [r3, #32]
 800534c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	4313      	orrs	r3, r2
 8005352:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005358:	2b04      	cmp	r3, #4
 800535a:	d107      	bne.n	800536c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005364:	4313      	orrs	r3, r2
 8005366:	697a      	ldr	r2, [r7, #20]
 8005368:	4313      	orrs	r3, r2
 800536a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	695b      	ldr	r3, [r3, #20]
 800537a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	f023 0307 	bic.w	r3, r3, #7
 8005382:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005388:	697a      	ldr	r2, [r7, #20]
 800538a:	4313      	orrs	r3, r2
 800538c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005392:	2b04      	cmp	r3, #4
 8005394:	d117      	bne.n	80053c6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800539a:	697a      	ldr	r2, [r7, #20]
 800539c:	4313      	orrs	r3, r2
 800539e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d00e      	beq.n	80053c6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 fb1b 	bl	80059e4 <DMA_CheckFifoParam>
 80053ae:	4603      	mov	r3, r0
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d008      	beq.n	80053c6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2240      	movs	r2, #64	; 0x40
 80053b8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2201      	movs	r2, #1
 80053be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80053c2:	2301      	movs	r3, #1
 80053c4:	e016      	b.n	80053f4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	697a      	ldr	r2, [r7, #20]
 80053cc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f000 fad2 	bl	8005978 <DMA_CalcBaseAndBitshift>
 80053d4:	4603      	mov	r3, r0
 80053d6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80053dc:	223f      	movs	r2, #63	; 0x3f
 80053de:	409a      	lsls	r2, r3
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2200      	movs	r2, #0
 80053e8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	2201      	movs	r2, #1
 80053ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80053f2:	2300      	movs	r3, #0
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3718      	adds	r7, #24
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	f010803f 	.word	0xf010803f

08005400 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b086      	sub	sp, #24
 8005404:	af00      	add	r7, sp, #0
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	60b9      	str	r1, [r7, #8]
 800540a:	607a      	str	r2, [r7, #4]
 800540c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005416:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800541e:	2b01      	cmp	r3, #1
 8005420:	d101      	bne.n	8005426 <HAL_DMA_Start_IT+0x26>
 8005422:	2302      	movs	r3, #2
 8005424:	e040      	b.n	80054a8 <HAL_DMA_Start_IT+0xa8>
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	2201      	movs	r2, #1
 800542a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005434:	b2db      	uxtb	r3, r3
 8005436:	2b01      	cmp	r3, #1
 8005438:	d12f      	bne.n	800549a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	2202      	movs	r2, #2
 800543e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2200      	movs	r2, #0
 8005446:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	68b9      	ldr	r1, [r7, #8]
 800544e:	68f8      	ldr	r0, [r7, #12]
 8005450:	f000 fa64 	bl	800591c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005458:	223f      	movs	r2, #63	; 0x3f
 800545a:	409a      	lsls	r2, r3
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f042 0216 	orr.w	r2, r2, #22
 800546e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005474:	2b00      	cmp	r3, #0
 8005476:	d007      	beq.n	8005488 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f042 0208 	orr.w	r2, r2, #8
 8005486:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f042 0201 	orr.w	r2, r2, #1
 8005496:	601a      	str	r2, [r3, #0]
 8005498:	e005      	b.n	80054a6 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80054a2:	2302      	movs	r3, #2
 80054a4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80054a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}

080054b0 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054bc:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80054be:	f7ff f9d1 	bl	8004864 <HAL_GetTick>
 80054c2:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80054ca:	b2db      	uxtb	r3, r3
 80054cc:	2b02      	cmp	r3, #2
 80054ce:	d008      	beq.n	80054e2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2280      	movs	r2, #128	; 0x80
 80054d4:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2200      	movs	r2, #0
 80054da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e052      	b.n	8005588 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f022 0216 	bic.w	r2, r2, #22
 80054f0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	695a      	ldr	r2, [r3, #20]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005500:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005506:	2b00      	cmp	r3, #0
 8005508:	d103      	bne.n	8005512 <HAL_DMA_Abort+0x62>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800550e:	2b00      	cmp	r3, #0
 8005510:	d007      	beq.n	8005522 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f022 0208 	bic.w	r2, r2, #8
 8005520:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f022 0201 	bic.w	r2, r2, #1
 8005530:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005532:	e013      	b.n	800555c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005534:	f7ff f996 	bl	8004864 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	2b05      	cmp	r3, #5
 8005540:	d90c      	bls.n	800555c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2220      	movs	r2, #32
 8005546:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2203      	movs	r2, #3
 800554c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e015      	b.n	8005588 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f003 0301 	and.w	r3, r3, #1
 8005566:	2b00      	cmp	r3, #0
 8005568:	d1e4      	bne.n	8005534 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800556e:	223f      	movs	r2, #63	; 0x3f
 8005570:	409a      	lsls	r2, r3
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2201      	movs	r2, #1
 800557a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005586:	2300      	movs	r3, #0
}
 8005588:	4618      	mov	r0, r3
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}

08005590 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800559e:	b2db      	uxtb	r3, r3
 80055a0:	2b02      	cmp	r3, #2
 80055a2:	d004      	beq.n	80055ae <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2280      	movs	r2, #128	; 0x80
 80055a8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	e00c      	b.n	80055c8 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	2205      	movs	r2, #5
 80055b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	681a      	ldr	r2, [r3, #0]
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f022 0201 	bic.w	r2, r2, #1
 80055c4:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	370c      	adds	r7, #12
 80055cc:	46bd      	mov	sp, r7
 80055ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d2:	4770      	bx	lr

080055d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80055dc:	2300      	movs	r3, #0
 80055de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80055e0:	4b8e      	ldr	r3, [pc, #568]	; (800581c <HAL_DMA_IRQHandler+0x248>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a8e      	ldr	r2, [pc, #568]	; (8005820 <HAL_DMA_IRQHandler+0x24c>)
 80055e6:	fba2 2303 	umull	r2, r3, r2, r3
 80055ea:	0a9b      	lsrs	r3, r3, #10
 80055ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055fe:	2208      	movs	r2, #8
 8005600:	409a      	lsls	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	4013      	ands	r3, r2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d01a      	beq.n	8005640 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b00      	cmp	r3, #0
 8005616:	d013      	beq.n	8005640 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f022 0204 	bic.w	r2, r2, #4
 8005626:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800562c:	2208      	movs	r2, #8
 800562e:	409a      	lsls	r2, r3
 8005630:	693b      	ldr	r3, [r7, #16]
 8005632:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005638:	f043 0201 	orr.w	r2, r3, #1
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005644:	2201      	movs	r2, #1
 8005646:	409a      	lsls	r2, r3
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	4013      	ands	r3, r2
 800564c:	2b00      	cmp	r3, #0
 800564e:	d012      	beq.n	8005676 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	695b      	ldr	r3, [r3, #20]
 8005656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00b      	beq.n	8005676 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005662:	2201      	movs	r2, #1
 8005664:	409a      	lsls	r2, r3
 8005666:	693b      	ldr	r3, [r7, #16]
 8005668:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800566e:	f043 0202 	orr.w	r2, r3, #2
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800567a:	2204      	movs	r2, #4
 800567c:	409a      	lsls	r2, r3
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	4013      	ands	r3, r2
 8005682:	2b00      	cmp	r3, #0
 8005684:	d012      	beq.n	80056ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f003 0302 	and.w	r3, r3, #2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d00b      	beq.n	80056ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005698:	2204      	movs	r2, #4
 800569a:	409a      	lsls	r2, r3
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056a4:	f043 0204 	orr.w	r2, r3, #4
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056b0:	2210      	movs	r2, #16
 80056b2:	409a      	lsls	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	4013      	ands	r3, r2
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d043      	beq.n	8005744 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f003 0308 	and.w	r3, r3, #8
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d03c      	beq.n	8005744 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80056ce:	2210      	movs	r2, #16
 80056d0:	409a      	lsls	r2, r3
 80056d2:	693b      	ldr	r3, [r7, #16]
 80056d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d018      	beq.n	8005716 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d108      	bne.n	8005704 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d024      	beq.n	8005744 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	4798      	blx	r3
 8005702:	e01f      	b.n	8005744 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005708:	2b00      	cmp	r3, #0
 800570a:	d01b      	beq.n	8005744 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	4798      	blx	r3
 8005714:	e016      	b.n	8005744 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005720:	2b00      	cmp	r3, #0
 8005722:	d107      	bne.n	8005734 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681a      	ldr	r2, [r3, #0]
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f022 0208 	bic.w	r2, r2, #8
 8005732:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005738:	2b00      	cmp	r3, #0
 800573a:	d003      	beq.n	8005744 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005740:	6878      	ldr	r0, [r7, #4]
 8005742:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005748:	2220      	movs	r2, #32
 800574a:	409a      	lsls	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	4013      	ands	r3, r2
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 808f 	beq.w	8005874 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0310 	and.w	r3, r3, #16
 8005760:	2b00      	cmp	r3, #0
 8005762:	f000 8087 	beq.w	8005874 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800576a:	2220      	movs	r2, #32
 800576c:	409a      	lsls	r2, r3
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005778:	b2db      	uxtb	r3, r3
 800577a:	2b05      	cmp	r3, #5
 800577c:	d136      	bne.n	80057ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681a      	ldr	r2, [r3, #0]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f022 0216 	bic.w	r2, r2, #22
 800578c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	695a      	ldr	r2, [r3, #20]
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800579c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d103      	bne.n	80057ae <HAL_DMA_IRQHandler+0x1da>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d007      	beq.n	80057be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f022 0208 	bic.w	r2, r2, #8
 80057bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057c2:	223f      	movs	r2, #63	; 0x3f
 80057c4:	409a      	lsls	r2, r3
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d07e      	beq.n	80058e0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	4798      	blx	r3
        }
        return;
 80057ea:	e079      	b.n	80058e0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d01d      	beq.n	8005836 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005804:	2b00      	cmp	r3, #0
 8005806:	d10d      	bne.n	8005824 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800580c:	2b00      	cmp	r3, #0
 800580e:	d031      	beq.n	8005874 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	4798      	blx	r3
 8005818:	e02c      	b.n	8005874 <HAL_DMA_IRQHandler+0x2a0>
 800581a:	bf00      	nop
 800581c:	20000288 	.word	0x20000288
 8005820:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005828:	2b00      	cmp	r3, #0
 800582a:	d023      	beq.n	8005874 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005830:	6878      	ldr	r0, [r7, #4]
 8005832:	4798      	blx	r3
 8005834:	e01e      	b.n	8005874 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005840:	2b00      	cmp	r3, #0
 8005842:	d10f      	bne.n	8005864 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0210 	bic.w	r2, r2, #16
 8005852:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2200      	movs	r2, #0
 8005860:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005868:	2b00      	cmp	r3, #0
 800586a:	d003      	beq.n	8005874 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005878:	2b00      	cmp	r3, #0
 800587a:	d032      	beq.n	80058e2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005880:	f003 0301 	and.w	r3, r3, #1
 8005884:	2b00      	cmp	r3, #0
 8005886:	d022      	beq.n	80058ce <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2205      	movs	r2, #5
 800588c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0201 	bic.w	r2, r2, #1
 800589e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	3301      	adds	r3, #1
 80058a4:	60bb      	str	r3, [r7, #8]
 80058a6:	697a      	ldr	r2, [r7, #20]
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d307      	bcc.n	80058bc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0301 	and.w	r3, r3, #1
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d1f2      	bne.n	80058a0 <HAL_DMA_IRQHandler+0x2cc>
 80058ba:	e000      	b.n	80058be <HAL_DMA_IRQHandler+0x2ea>
          break;
 80058bc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2201      	movs	r2, #1
 80058c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d005      	beq.n	80058e2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	4798      	blx	r3
 80058de:	e000      	b.n	80058e2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80058e0:	bf00      	nop
    }
  }
}
 80058e2:	3718      	adds	r7, #24
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80058f6:	b2db      	uxtb	r3, r3
}
 80058f8:	4618      	mov	r0, r3
 80058fa:	370c      	adds	r7, #12
 80058fc:	46bd      	mov	sp, r7
 80058fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005902:	4770      	bx	lr

08005904 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005904:	b480      	push	{r7}
 8005906:	b083      	sub	sp, #12
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8005910:	4618      	mov	r0, r3
 8005912:	370c      	adds	r7, #12
 8005914:	46bd      	mov	sp, r7
 8005916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591a:	4770      	bx	lr

0800591c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800591c:	b480      	push	{r7}
 800591e:	b085      	sub	sp, #20
 8005920:	af00      	add	r7, sp, #0
 8005922:	60f8      	str	r0, [r7, #12]
 8005924:	60b9      	str	r1, [r7, #8]
 8005926:	607a      	str	r2, [r7, #4]
 8005928:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	681a      	ldr	r2, [r3, #0]
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005938:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	689b      	ldr	r3, [r3, #8]
 8005946:	2b40      	cmp	r3, #64	; 0x40
 8005948:	d108      	bne.n	800595c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	68ba      	ldr	r2, [r7, #8]
 8005958:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800595a:	e007      	b.n	800596c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	68ba      	ldr	r2, [r7, #8]
 8005962:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	687a      	ldr	r2, [r7, #4]
 800596a:	60da      	str	r2, [r3, #12]
}
 800596c:	bf00      	nop
 800596e:	3714      	adds	r7, #20
 8005970:	46bd      	mov	sp, r7
 8005972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005976:	4770      	bx	lr

08005978 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	b2db      	uxtb	r3, r3
 8005986:	3b10      	subs	r3, #16
 8005988:	4a14      	ldr	r2, [pc, #80]	; (80059dc <DMA_CalcBaseAndBitshift+0x64>)
 800598a:	fba2 2303 	umull	r2, r3, r2, r3
 800598e:	091b      	lsrs	r3, r3, #4
 8005990:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005992:	4a13      	ldr	r2, [pc, #76]	; (80059e0 <DMA_CalcBaseAndBitshift+0x68>)
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	4413      	add	r3, r2
 8005998:	781b      	ldrb	r3, [r3, #0]
 800599a:	461a      	mov	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2b03      	cmp	r3, #3
 80059a4:	d909      	bls.n	80059ba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80059ae:	f023 0303 	bic.w	r3, r3, #3
 80059b2:	1d1a      	adds	r2, r3, #4
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	659a      	str	r2, [r3, #88]	; 0x58
 80059b8:	e007      	b.n	80059ca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80059c2:	f023 0303 	bic.w	r3, r3, #3
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	aaaaaaab 	.word	0xaaaaaaab
 80059e0:	0800dff8 	.word	0x0800dff8

080059e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80059e4:	b480      	push	{r7}
 80059e6:	b085      	sub	sp, #20
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80059ec:	2300      	movs	r3, #0
 80059ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d11f      	bne.n	8005a3e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	2b03      	cmp	r3, #3
 8005a02:	d856      	bhi.n	8005ab2 <DMA_CheckFifoParam+0xce>
 8005a04:	a201      	add	r2, pc, #4	; (adr r2, 8005a0c <DMA_CheckFifoParam+0x28>)
 8005a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a0a:	bf00      	nop
 8005a0c:	08005a1d 	.word	0x08005a1d
 8005a10:	08005a2f 	.word	0x08005a2f
 8005a14:	08005a1d 	.word	0x08005a1d
 8005a18:	08005ab3 	.word	0x08005ab3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a20:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d046      	beq.n	8005ab6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a2c:	e043      	b.n	8005ab6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a32:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005a36:	d140      	bne.n	8005aba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a3c:	e03d      	b.n	8005aba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a46:	d121      	bne.n	8005a8c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	2b03      	cmp	r3, #3
 8005a4c:	d837      	bhi.n	8005abe <DMA_CheckFifoParam+0xda>
 8005a4e:	a201      	add	r2, pc, #4	; (adr r2, 8005a54 <DMA_CheckFifoParam+0x70>)
 8005a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a54:	08005a65 	.word	0x08005a65
 8005a58:	08005a6b 	.word	0x08005a6b
 8005a5c:	08005a65 	.word	0x08005a65
 8005a60:	08005a7d 	.word	0x08005a7d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005a64:	2301      	movs	r3, #1
 8005a66:	73fb      	strb	r3, [r7, #15]
      break;
 8005a68:	e030      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d025      	beq.n	8005ac2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a7a:	e022      	b.n	8005ac2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a80:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005a84:	d11f      	bne.n	8005ac6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005a8a:	e01c      	b.n	8005ac6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d903      	bls.n	8005a9a <DMA_CheckFifoParam+0xb6>
 8005a92:	68bb      	ldr	r3, [r7, #8]
 8005a94:	2b03      	cmp	r3, #3
 8005a96:	d003      	beq.n	8005aa0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005a98:	e018      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005a9a:	2301      	movs	r3, #1
 8005a9c:	73fb      	strb	r3, [r7, #15]
      break;
 8005a9e:	e015      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aa4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d00e      	beq.n	8005aca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	73fb      	strb	r3, [r7, #15]
      break;
 8005ab0:	e00b      	b.n	8005aca <DMA_CheckFifoParam+0xe6>
      break;
 8005ab2:	bf00      	nop
 8005ab4:	e00a      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      break;
 8005ab6:	bf00      	nop
 8005ab8:	e008      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      break;
 8005aba:	bf00      	nop
 8005abc:	e006      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      break;
 8005abe:	bf00      	nop
 8005ac0:	e004      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      break;
 8005ac2:	bf00      	nop
 8005ac4:	e002      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      break;   
 8005ac6:	bf00      	nop
 8005ac8:	e000      	b.n	8005acc <DMA_CheckFifoParam+0xe8>
      break;
 8005aca:	bf00      	nop
    }
  } 
  
  return status; 
 8005acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3714      	adds	r7, #20
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad8:	4770      	bx	lr
 8005ada:	bf00      	nop

08005adc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b089      	sub	sp, #36	; 0x24
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
 8005ae4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005aee:	2300      	movs	r3, #0
 8005af0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005af2:	2300      	movs	r3, #0
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	e159      	b.n	8005dac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005af8:	2201      	movs	r2, #1
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	fa02 f303 	lsl.w	r3, r2, r3
 8005b00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	4013      	ands	r3, r2
 8005b0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005b0c:	693a      	ldr	r2, [r7, #16]
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	429a      	cmp	r2, r3
 8005b12:	f040 8148 	bne.w	8005da6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b16:	683b      	ldr	r3, [r7, #0]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	f003 0303 	and.w	r3, r3, #3
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d005      	beq.n	8005b2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d130      	bne.n	8005b90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	005b      	lsls	r3, r3, #1
 8005b38:	2203      	movs	r2, #3
 8005b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b3e:	43db      	mvns	r3, r3
 8005b40:	69ba      	ldr	r2, [r7, #24]
 8005b42:	4013      	ands	r3, r2
 8005b44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	68da      	ldr	r2, [r3, #12]
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	005b      	lsls	r3, r3, #1
 8005b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b52:	69ba      	ldr	r2, [r7, #24]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	69ba      	ldr	r2, [r7, #24]
 8005b5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005b64:	2201      	movs	r2, #1
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	fa02 f303 	lsl.w	r3, r2, r3
 8005b6c:	43db      	mvns	r3, r3
 8005b6e:	69ba      	ldr	r2, [r7, #24]
 8005b70:	4013      	ands	r3, r2
 8005b72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	091b      	lsrs	r3, r3, #4
 8005b7a:	f003 0201 	and.w	r2, r3, #1
 8005b7e:	69fb      	ldr	r3, [r7, #28]
 8005b80:	fa02 f303 	lsl.w	r3, r2, r3
 8005b84:	69ba      	ldr	r2, [r7, #24]
 8005b86:	4313      	orrs	r3, r2
 8005b88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	69ba      	ldr	r2, [r7, #24]
 8005b8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f003 0303 	and.w	r3, r3, #3
 8005b98:	2b03      	cmp	r3, #3
 8005b9a:	d017      	beq.n	8005bcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	68db      	ldr	r3, [r3, #12]
 8005ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005ba2:	69fb      	ldr	r3, [r7, #28]
 8005ba4:	005b      	lsls	r3, r3, #1
 8005ba6:	2203      	movs	r2, #3
 8005ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bac:	43db      	mvns	r3, r3
 8005bae:	69ba      	ldr	r2, [r7, #24]
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	689a      	ldr	r2, [r3, #8]
 8005bb8:	69fb      	ldr	r3, [r7, #28]
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bc0:	69ba      	ldr	r2, [r7, #24]
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	69ba      	ldr	r2, [r7, #24]
 8005bca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	f003 0303 	and.w	r3, r3, #3
 8005bd4:	2b02      	cmp	r3, #2
 8005bd6:	d123      	bne.n	8005c20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005bd8:	69fb      	ldr	r3, [r7, #28]
 8005bda:	08da      	lsrs	r2, r3, #3
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	3208      	adds	r2, #8
 8005be0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005be4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	f003 0307 	and.w	r3, r3, #7
 8005bec:	009b      	lsls	r3, r3, #2
 8005bee:	220f      	movs	r2, #15
 8005bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf4:	43db      	mvns	r3, r3
 8005bf6:	69ba      	ldr	r2, [r7, #24]
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	691a      	ldr	r2, [r3, #16]
 8005c00:	69fb      	ldr	r3, [r7, #28]
 8005c02:	f003 0307 	and.w	r3, r3, #7
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0c:	69ba      	ldr	r2, [r7, #24]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	08da      	lsrs	r2, r3, #3
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	3208      	adds	r2, #8
 8005c1a:	69b9      	ldr	r1, [r7, #24]
 8005c1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005c26:	69fb      	ldr	r3, [r7, #28]
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	2203      	movs	r2, #3
 8005c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c30:	43db      	mvns	r3, r3
 8005c32:	69ba      	ldr	r2, [r7, #24]
 8005c34:	4013      	ands	r3, r2
 8005c36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f003 0203 	and.w	r2, r3, #3
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	005b      	lsls	r3, r3, #1
 8005c44:	fa02 f303 	lsl.w	r3, r2, r3
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	69ba      	ldr	r2, [r7, #24]
 8005c52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005c54:	683b      	ldr	r3, [r7, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	f000 80a2 	beq.w	8005da6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005c62:	2300      	movs	r3, #0
 8005c64:	60fb      	str	r3, [r7, #12]
 8005c66:	4b57      	ldr	r3, [pc, #348]	; (8005dc4 <HAL_GPIO_Init+0x2e8>)
 8005c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c6a:	4a56      	ldr	r2, [pc, #344]	; (8005dc4 <HAL_GPIO_Init+0x2e8>)
 8005c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c70:	6453      	str	r3, [r2, #68]	; 0x44
 8005c72:	4b54      	ldr	r3, [pc, #336]	; (8005dc4 <HAL_GPIO_Init+0x2e8>)
 8005c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005c7a:	60fb      	str	r3, [r7, #12]
 8005c7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005c7e:	4a52      	ldr	r2, [pc, #328]	; (8005dc8 <HAL_GPIO_Init+0x2ec>)
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	089b      	lsrs	r3, r3, #2
 8005c84:	3302      	adds	r3, #2
 8005c86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f003 0303 	and.w	r3, r3, #3
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	220f      	movs	r2, #15
 8005c96:	fa02 f303 	lsl.w	r3, r2, r3
 8005c9a:	43db      	mvns	r3, r3
 8005c9c:	69ba      	ldr	r2, [r7, #24]
 8005c9e:	4013      	ands	r3, r2
 8005ca0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a49      	ldr	r2, [pc, #292]	; (8005dcc <HAL_GPIO_Init+0x2f0>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d019      	beq.n	8005cde <HAL_GPIO_Init+0x202>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a48      	ldr	r2, [pc, #288]	; (8005dd0 <HAL_GPIO_Init+0x2f4>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d013      	beq.n	8005cda <HAL_GPIO_Init+0x1fe>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a47      	ldr	r2, [pc, #284]	; (8005dd4 <HAL_GPIO_Init+0x2f8>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d00d      	beq.n	8005cd6 <HAL_GPIO_Init+0x1fa>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a46      	ldr	r2, [pc, #280]	; (8005dd8 <HAL_GPIO_Init+0x2fc>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d007      	beq.n	8005cd2 <HAL_GPIO_Init+0x1f6>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a45      	ldr	r2, [pc, #276]	; (8005ddc <HAL_GPIO_Init+0x300>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d101      	bne.n	8005cce <HAL_GPIO_Init+0x1f2>
 8005cca:	2304      	movs	r3, #4
 8005ccc:	e008      	b.n	8005ce0 <HAL_GPIO_Init+0x204>
 8005cce:	2307      	movs	r3, #7
 8005cd0:	e006      	b.n	8005ce0 <HAL_GPIO_Init+0x204>
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e004      	b.n	8005ce0 <HAL_GPIO_Init+0x204>
 8005cd6:	2302      	movs	r3, #2
 8005cd8:	e002      	b.n	8005ce0 <HAL_GPIO_Init+0x204>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e000      	b.n	8005ce0 <HAL_GPIO_Init+0x204>
 8005cde:	2300      	movs	r3, #0
 8005ce0:	69fa      	ldr	r2, [r7, #28]
 8005ce2:	f002 0203 	and.w	r2, r2, #3
 8005ce6:	0092      	lsls	r2, r2, #2
 8005ce8:	4093      	lsls	r3, r2
 8005cea:	69ba      	ldr	r2, [r7, #24]
 8005cec:	4313      	orrs	r3, r2
 8005cee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005cf0:	4935      	ldr	r1, [pc, #212]	; (8005dc8 <HAL_GPIO_Init+0x2ec>)
 8005cf2:	69fb      	ldr	r3, [r7, #28]
 8005cf4:	089b      	lsrs	r3, r3, #2
 8005cf6:	3302      	adds	r3, #2
 8005cf8:	69ba      	ldr	r2, [r7, #24]
 8005cfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005cfe:	4b38      	ldr	r3, [pc, #224]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	43db      	mvns	r3, r3
 8005d08:	69ba      	ldr	r2, [r7, #24]
 8005d0a:	4013      	ands	r3, r2
 8005d0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d003      	beq.n	8005d22 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8005d1a:	69ba      	ldr	r2, [r7, #24]
 8005d1c:	693b      	ldr	r3, [r7, #16]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005d22:	4a2f      	ldr	r2, [pc, #188]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005d28:	4b2d      	ldr	r3, [pc, #180]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	43db      	mvns	r3, r3
 8005d32:	69ba      	ldr	r2, [r7, #24]
 8005d34:	4013      	ands	r3, r2
 8005d36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	685b      	ldr	r3, [r3, #4]
 8005d3c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d003      	beq.n	8005d4c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005d44:	69ba      	ldr	r2, [r7, #24]
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005d4c:	4a24      	ldr	r2, [pc, #144]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005d4e:	69bb      	ldr	r3, [r7, #24]
 8005d50:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005d52:	4b23      	ldr	r3, [pc, #140]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	43db      	mvns	r3, r3
 8005d5c:	69ba      	ldr	r2, [r7, #24]
 8005d5e:	4013      	ands	r3, r2
 8005d60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	685b      	ldr	r3, [r3, #4]
 8005d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d003      	beq.n	8005d76 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8005d6e:	69ba      	ldr	r2, [r7, #24]
 8005d70:	693b      	ldr	r3, [r7, #16]
 8005d72:	4313      	orrs	r3, r2
 8005d74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005d76:	4a1a      	ldr	r2, [pc, #104]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005d7c:	4b18      	ldr	r3, [pc, #96]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	43db      	mvns	r3, r3
 8005d86:	69ba      	ldr	r2, [r7, #24]
 8005d88:	4013      	ands	r3, r2
 8005d8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d003      	beq.n	8005da0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005da0:	4a0f      	ldr	r2, [pc, #60]	; (8005de0 <HAL_GPIO_Init+0x304>)
 8005da2:	69bb      	ldr	r3, [r7, #24]
 8005da4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	3301      	adds	r3, #1
 8005daa:	61fb      	str	r3, [r7, #28]
 8005dac:	69fb      	ldr	r3, [r7, #28]
 8005dae:	2b0f      	cmp	r3, #15
 8005db0:	f67f aea2 	bls.w	8005af8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop
 8005db8:	3724      	adds	r7, #36	; 0x24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop
 8005dc4:	40023800 	.word	0x40023800
 8005dc8:	40013800 	.word	0x40013800
 8005dcc:	40020000 	.word	0x40020000
 8005dd0:	40020400 	.word	0x40020400
 8005dd4:	40020800 	.word	0x40020800
 8005dd8:	40020c00 	.word	0x40020c00
 8005ddc:	40021000 	.word	0x40021000
 8005de0:	40013c00 	.word	0x40013c00

08005de4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005de4:	b480      	push	{r7}
 8005de6:	b085      	sub	sp, #20
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	460b      	mov	r3, r1
 8005dee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	691a      	ldr	r2, [r3, #16]
 8005df4:	887b      	ldrh	r3, [r7, #2]
 8005df6:	4013      	ands	r3, r2
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d002      	beq.n	8005e02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	73fb      	strb	r3, [r7, #15]
 8005e00:	e001      	b.n	8005e06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005e02:	2300      	movs	r3, #0
 8005e04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3714      	adds	r7, #20
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
 8005e1c:	460b      	mov	r3, r1
 8005e1e:	807b      	strh	r3, [r7, #2]
 8005e20:	4613      	mov	r3, r2
 8005e22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005e24:	787b      	ldrb	r3, [r7, #1]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d003      	beq.n	8005e32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005e2a:	887a      	ldrh	r2, [r7, #2]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005e30:	e003      	b.n	8005e3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005e32:	887b      	ldrh	r3, [r7, #2]
 8005e34:	041a      	lsls	r2, r3, #16
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	619a      	str	r2, [r3, #24]
}
 8005e3a:	bf00      	nop
 8005e3c:	370c      	adds	r7, #12
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e44:	4770      	bx	lr

08005e46 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e46:	b480      	push	{r7}
 8005e48:	b085      	sub	sp, #20
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
 8005e4e:	460b      	mov	r3, r1
 8005e50:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	695b      	ldr	r3, [r3, #20]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005e58:	887a      	ldrh	r2, [r7, #2]
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	4013      	ands	r3, r2
 8005e5e:	041a      	lsls	r2, r3, #16
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	43d9      	mvns	r1, r3
 8005e64:	887b      	ldrh	r3, [r7, #2]
 8005e66:	400b      	ands	r3, r1
 8005e68:	431a      	orrs	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	619a      	str	r2, [r3, #24]
}
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
	...

08005e7c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e12b      	b.n	80060e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d106      	bne.n	8005ea8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f7fe f9c8 	bl	8004238 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	2224      	movs	r2, #36	; 0x24
 8005eac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	681a      	ldr	r2, [r3, #0]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f022 0201 	bic.w	r2, r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005ece:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	681a      	ldr	r2, [r3, #0]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ede:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005ee0:	f003 f8bc 	bl	800905c <HAL_RCC_GetPCLK1Freq>
 8005ee4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	4a81      	ldr	r2, [pc, #516]	; (80060f0 <HAL_I2C_Init+0x274>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d807      	bhi.n	8005f00 <HAL_I2C_Init+0x84>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4a80      	ldr	r2, [pc, #512]	; (80060f4 <HAL_I2C_Init+0x278>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	bf94      	ite	ls
 8005ef8:	2301      	movls	r3, #1
 8005efa:	2300      	movhi	r3, #0
 8005efc:	b2db      	uxtb	r3, r3
 8005efe:	e006      	b.n	8005f0e <HAL_I2C_Init+0x92>
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	4a7d      	ldr	r2, [pc, #500]	; (80060f8 <HAL_I2C_Init+0x27c>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	bf94      	ite	ls
 8005f08:	2301      	movls	r3, #1
 8005f0a:	2300      	movhi	r3, #0
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d001      	beq.n	8005f16 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e0e7      	b.n	80060e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	4a78      	ldr	r2, [pc, #480]	; (80060fc <HAL_I2C_Init+0x280>)
 8005f1a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f1e:	0c9b      	lsrs	r3, r3, #18
 8005f20:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68ba      	ldr	r2, [r7, #8]
 8005f32:	430a      	orrs	r2, r1
 8005f34:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	6a1b      	ldr	r3, [r3, #32]
 8005f3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	4a6a      	ldr	r2, [pc, #424]	; (80060f0 <HAL_I2C_Init+0x274>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d802      	bhi.n	8005f50 <HAL_I2C_Init+0xd4>
 8005f4a:	68bb      	ldr	r3, [r7, #8]
 8005f4c:	3301      	adds	r3, #1
 8005f4e:	e009      	b.n	8005f64 <HAL_I2C_Init+0xe8>
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005f56:	fb02 f303 	mul.w	r3, r2, r3
 8005f5a:	4a69      	ldr	r2, [pc, #420]	; (8006100 <HAL_I2C_Init+0x284>)
 8005f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f60:	099b      	lsrs	r3, r3, #6
 8005f62:	3301      	adds	r3, #1
 8005f64:	687a      	ldr	r2, [r7, #4]
 8005f66:	6812      	ldr	r2, [r2, #0]
 8005f68:	430b      	orrs	r3, r1
 8005f6a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005f76:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	495c      	ldr	r1, [pc, #368]	; (80060f0 <HAL_I2C_Init+0x274>)
 8005f80:	428b      	cmp	r3, r1
 8005f82:	d819      	bhi.n	8005fb8 <HAL_I2C_Init+0x13c>
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	1e59      	subs	r1, r3, #1
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	685b      	ldr	r3, [r3, #4]
 8005f8c:	005b      	lsls	r3, r3, #1
 8005f8e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005f92:	1c59      	adds	r1, r3, #1
 8005f94:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005f98:	400b      	ands	r3, r1
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d00a      	beq.n	8005fb4 <HAL_I2C_Init+0x138>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	1e59      	subs	r1, r3, #1
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	005b      	lsls	r3, r3, #1
 8005fa8:	fbb1 f3f3 	udiv	r3, r1, r3
 8005fac:	3301      	adds	r3, #1
 8005fae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fb2:	e051      	b.n	8006058 <HAL_I2C_Init+0x1dc>
 8005fb4:	2304      	movs	r3, #4
 8005fb6:	e04f      	b.n	8006058 <HAL_I2C_Init+0x1dc>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	689b      	ldr	r3, [r3, #8]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d111      	bne.n	8005fe4 <HAL_I2C_Init+0x168>
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	1e58      	subs	r0, r3, #1
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6859      	ldr	r1, [r3, #4]
 8005fc8:	460b      	mov	r3, r1
 8005fca:	005b      	lsls	r3, r3, #1
 8005fcc:	440b      	add	r3, r1
 8005fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	bf0c      	ite	eq
 8005fdc:	2301      	moveq	r3, #1
 8005fde:	2300      	movne	r3, #0
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	e012      	b.n	800600a <HAL_I2C_Init+0x18e>
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	1e58      	subs	r0, r3, #1
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6859      	ldr	r1, [r3, #4]
 8005fec:	460b      	mov	r3, r1
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	440b      	add	r3, r1
 8005ff2:	0099      	lsls	r1, r3, #2
 8005ff4:	440b      	add	r3, r1
 8005ff6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ffa:	3301      	adds	r3, #1
 8005ffc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006000:	2b00      	cmp	r3, #0
 8006002:	bf0c      	ite	eq
 8006004:	2301      	moveq	r3, #1
 8006006:	2300      	movne	r3, #0
 8006008:	b2db      	uxtb	r3, r3
 800600a:	2b00      	cmp	r3, #0
 800600c:	d001      	beq.n	8006012 <HAL_I2C_Init+0x196>
 800600e:	2301      	movs	r3, #1
 8006010:	e022      	b.n	8006058 <HAL_I2C_Init+0x1dc>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10e      	bne.n	8006038 <HAL_I2C_Init+0x1bc>
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	1e58      	subs	r0, r3, #1
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6859      	ldr	r1, [r3, #4]
 8006022:	460b      	mov	r3, r1
 8006024:	005b      	lsls	r3, r3, #1
 8006026:	440b      	add	r3, r1
 8006028:	fbb0 f3f3 	udiv	r3, r0, r3
 800602c:	3301      	adds	r3, #1
 800602e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006032:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006036:	e00f      	b.n	8006058 <HAL_I2C_Init+0x1dc>
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	1e58      	subs	r0, r3, #1
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6859      	ldr	r1, [r3, #4]
 8006040:	460b      	mov	r3, r1
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	440b      	add	r3, r1
 8006046:	0099      	lsls	r1, r3, #2
 8006048:	440b      	add	r3, r1
 800604a:	fbb0 f3f3 	udiv	r3, r0, r3
 800604e:	3301      	adds	r3, #1
 8006050:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006054:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006058:	6879      	ldr	r1, [r7, #4]
 800605a:	6809      	ldr	r1, [r1, #0]
 800605c:	4313      	orrs	r3, r2
 800605e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	69da      	ldr	r2, [r3, #28]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	431a      	orrs	r2, r3
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	430a      	orrs	r2, r1
 800607a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006086:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800608a:	687a      	ldr	r2, [r7, #4]
 800608c:	6911      	ldr	r1, [r2, #16]
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	68d2      	ldr	r2, [r2, #12]
 8006092:	4311      	orrs	r1, r2
 8006094:	687a      	ldr	r2, [r7, #4]
 8006096:	6812      	ldr	r2, [r2, #0]
 8006098:	430b      	orrs	r3, r1
 800609a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	695a      	ldr	r2, [r3, #20]
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	431a      	orrs	r2, r3
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	430a      	orrs	r2, r1
 80060b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0201 	orr.w	r2, r2, #1
 80060c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2200      	movs	r2, #0
 80060cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80060e4:	2300      	movs	r3, #0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	000186a0 	.word	0x000186a0
 80060f4:	001e847f 	.word	0x001e847f
 80060f8:	003d08ff 	.word	0x003d08ff
 80060fc:	431bde83 	.word	0x431bde83
 8006100:	10624dd3 	.word	0x10624dd3

08006104 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b08c      	sub	sp, #48	; 0x30
 8006108:	af02      	add	r7, sp, #8
 800610a:	60f8      	str	r0, [r7, #12]
 800610c:	607a      	str	r2, [r7, #4]
 800610e:	461a      	mov	r2, r3
 8006110:	460b      	mov	r3, r1
 8006112:	817b      	strh	r3, [r7, #10]
 8006114:	4613      	mov	r3, r2
 8006116:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006118:	f7fe fba4 	bl	8004864 <HAL_GetTick>
 800611c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006124:	b2db      	uxtb	r3, r3
 8006126:	2b20      	cmp	r3, #32
 8006128:	f040 820b 	bne.w	8006542 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800612c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800612e:	9300      	str	r3, [sp, #0]
 8006130:	2319      	movs	r3, #25
 8006132:	2201      	movs	r2, #1
 8006134:	497c      	ldr	r1, [pc, #496]	; (8006328 <HAL_I2C_Master_Receive+0x224>)
 8006136:	68f8      	ldr	r0, [r7, #12]
 8006138:	f002 f8f6 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 800613c:	4603      	mov	r3, r0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006142:	2302      	movs	r3, #2
 8006144:	e1fe      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800614c:	2b01      	cmp	r3, #1
 800614e:	d101      	bne.n	8006154 <HAL_I2C_Master_Receive+0x50>
 8006150:	2302      	movs	r3, #2
 8006152:	e1f7      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b01      	cmp	r3, #1
 8006168:	d007      	beq.n	800617a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f042 0201 	orr.w	r2, r2, #1
 8006178:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006188:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2222      	movs	r2, #34	; 0x22
 800618e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2210      	movs	r2, #16
 8006196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	893a      	ldrh	r2, [r7, #8]
 80061aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061b0:	b29a      	uxth	r2, r3
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	4a5c      	ldr	r2, [pc, #368]	; (800632c <HAL_I2C_Master_Receive+0x228>)
 80061ba:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80061bc:	8979      	ldrh	r1, [r7, #10]
 80061be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061c0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80061c2:	68f8      	ldr	r0, [r7, #12]
 80061c4:	f001 fea4 	bl	8007f10 <I2C_MasterRequestRead>
 80061c8:	4603      	mov	r3, r0
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e1b8      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d113      	bne.n	8006202 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061da:	2300      	movs	r3, #0
 80061dc:	623b      	str	r3, [r7, #32]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	623b      	str	r3, [r7, #32]
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	623b      	str	r3, [r7, #32]
 80061ee:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061fe:	601a      	str	r2, [r3, #0]
 8006200:	e18c      	b.n	800651c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006206:	2b01      	cmp	r3, #1
 8006208:	d11b      	bne.n	8006242 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	681a      	ldr	r2, [r3, #0]
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006218:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800621a:	2300      	movs	r3, #0
 800621c:	61fb      	str	r3, [r7, #28]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	695b      	ldr	r3, [r3, #20]
 8006224:	61fb      	str	r3, [r7, #28]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	61fb      	str	r3, [r7, #28]
 800622e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800623e:	601a      	str	r2, [r3, #0]
 8006240:	e16c      	b.n	800651c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006246:	2b02      	cmp	r3, #2
 8006248:	d11b      	bne.n	8006282 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	681a      	ldr	r2, [r3, #0]
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006258:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	681a      	ldr	r2, [r3, #0]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006268:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800626a:	2300      	movs	r3, #0
 800626c:	61bb      	str	r3, [r7, #24]
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	695b      	ldr	r3, [r3, #20]
 8006274:	61bb      	str	r3, [r7, #24]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	61bb      	str	r3, [r7, #24]
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	e14c      	b.n	800651c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	681a      	ldr	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006290:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006292:	2300      	movs	r3, #0
 8006294:	617b      	str	r3, [r7, #20]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	695b      	ldr	r3, [r3, #20]
 800629c:	617b      	str	r3, [r7, #20]
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	617b      	str	r3, [r7, #20]
 80062a6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80062a8:	e138      	b.n	800651c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ae:	2b03      	cmp	r3, #3
 80062b0:	f200 80f1 	bhi.w	8006496 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d123      	bne.n	8006304 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80062c0:	68f8      	ldr	r0, [r7, #12]
 80062c2:	f002 f9bb 	bl	800863c <I2C_WaitOnRXNEFlagUntilTimeout>
 80062c6:	4603      	mov	r3, r0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d001      	beq.n	80062d0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	e139      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	691a      	ldr	r2, [r3, #16]
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062da:	b2d2      	uxtb	r2, r2
 80062dc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062e2:	1c5a      	adds	r2, r3, #1
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062ec:	3b01      	subs	r3, #1
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f8:	b29b      	uxth	r3, r3
 80062fa:	3b01      	subs	r3, #1
 80062fc:	b29a      	uxth	r2, r3
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006302:	e10b      	b.n	800651c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006308:	2b02      	cmp	r3, #2
 800630a:	d14e      	bne.n	80063aa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800630c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630e:	9300      	str	r3, [sp, #0]
 8006310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006312:	2200      	movs	r2, #0
 8006314:	4906      	ldr	r1, [pc, #24]	; (8006330 <HAL_I2C_Master_Receive+0x22c>)
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f002 f806 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d008      	beq.n	8006334 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e10e      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
 8006326:	bf00      	nop
 8006328:	00100002 	.word	0x00100002
 800632c:	ffff0000 	.word	0xffff0000
 8006330:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006342:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691a      	ldr	r2, [r3, #16]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634e:	b2d2      	uxtb	r2, r2
 8006350:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006356:	1c5a      	adds	r2, r3, #1
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006360:	3b01      	subs	r3, #1
 8006362:	b29a      	uxth	r2, r3
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800636c:	b29b      	uxth	r3, r3
 800636e:	3b01      	subs	r3, #1
 8006370:	b29a      	uxth	r2, r3
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	691a      	ldr	r2, [r3, #16]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006380:	b2d2      	uxtb	r2, r2
 8006382:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006388:	1c5a      	adds	r2, r3, #1
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006392:	3b01      	subs	r3, #1
 8006394:	b29a      	uxth	r2, r3
 8006396:	68fb      	ldr	r3, [r7, #12]
 8006398:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800639e:	b29b      	uxth	r3, r3
 80063a0:	3b01      	subs	r3, #1
 80063a2:	b29a      	uxth	r2, r3
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80063a8:	e0b8      	b.n	800651c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80063aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063b0:	2200      	movs	r2, #0
 80063b2:	4966      	ldr	r1, [pc, #408]	; (800654c <HAL_I2C_Master_Receive+0x448>)
 80063b4:	68f8      	ldr	r0, [r7, #12]
 80063b6:	f001 ffb7 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d001      	beq.n	80063c4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e0bf      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	691a      	ldr	r2, [r3, #16]
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e6:	1c5a      	adds	r2, r3, #1
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063f0:	3b01      	subs	r3, #1
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	3b01      	subs	r3, #1
 8006400:	b29a      	uxth	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006408:	9300      	str	r3, [sp, #0]
 800640a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640c:	2200      	movs	r2, #0
 800640e:	494f      	ldr	r1, [pc, #316]	; (800654c <HAL_I2C_Master_Receive+0x448>)
 8006410:	68f8      	ldr	r0, [r7, #12]
 8006412:	f001 ff89 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d001      	beq.n	8006420 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800641c:	2301      	movs	r3, #1
 800641e:	e091      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	681a      	ldr	r2, [r3, #0]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800642e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	691a      	ldr	r2, [r3, #16]
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643a:	b2d2      	uxtb	r2, r2
 800643c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	1c5a      	adds	r2, r3, #1
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800644c:	3b01      	subs	r3, #1
 800644e:	b29a      	uxth	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006458:	b29b      	uxth	r3, r3
 800645a:	3b01      	subs	r3, #1
 800645c:	b29a      	uxth	r2, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	691a      	ldr	r2, [r3, #16]
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800646c:	b2d2      	uxtb	r2, r2
 800646e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006474:	1c5a      	adds	r2, r3, #1
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800647e:	3b01      	subs	r3, #1
 8006480:	b29a      	uxth	r2, r3
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800648a:	b29b      	uxth	r3, r3
 800648c:	3b01      	subs	r3, #1
 800648e:	b29a      	uxth	r2, r3
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006494:	e042      	b.n	800651c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006496:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006498:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f002 f8ce 	bl	800863c <I2C_WaitOnRXNEFlagUntilTimeout>
 80064a0:	4603      	mov	r3, r0
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80064a6:	2301      	movs	r3, #1
 80064a8:	e04c      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	691a      	ldr	r2, [r3, #16]
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064b4:	b2d2      	uxtb	r2, r2
 80064b6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064bc:	1c5a      	adds	r2, r3, #1
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064c6:	3b01      	subs	r3, #1
 80064c8:	b29a      	uxth	r2, r3
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064d2:	b29b      	uxth	r3, r3
 80064d4:	3b01      	subs	r3, #1
 80064d6:	b29a      	uxth	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	695b      	ldr	r3, [r3, #20]
 80064e2:	f003 0304 	and.w	r3, r3, #4
 80064e6:	2b04      	cmp	r3, #4
 80064e8:	d118      	bne.n	800651c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	691a      	ldr	r2, [r3, #16]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064f4:	b2d2      	uxtb	r2, r2
 80064f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064fc:	1c5a      	adds	r2, r3, #1
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006506:	3b01      	subs	r3, #1
 8006508:	b29a      	uxth	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006512:	b29b      	uxth	r3, r3
 8006514:	3b01      	subs	r3, #1
 8006516:	b29a      	uxth	r2, r3
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006520:	2b00      	cmp	r3, #0
 8006522:	f47f aec2 	bne.w	80062aa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	2220      	movs	r2, #32
 800652a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800653e:	2300      	movs	r3, #0
 8006540:	e000      	b.n	8006544 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8006542:	2302      	movs	r3, #2
  }
}
 8006544:	4618      	mov	r0, r3
 8006546:	3728      	adds	r7, #40	; 0x28
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	00010004 	.word	0x00010004

08006550 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b088      	sub	sp, #32
 8006554:	af02      	add	r7, sp, #8
 8006556:	60f8      	str	r0, [r7, #12]
 8006558:	4608      	mov	r0, r1
 800655a:	4611      	mov	r1, r2
 800655c:	461a      	mov	r2, r3
 800655e:	4603      	mov	r3, r0
 8006560:	817b      	strh	r3, [r7, #10]
 8006562:	460b      	mov	r3, r1
 8006564:	813b      	strh	r3, [r7, #8]
 8006566:	4613      	mov	r3, r2
 8006568:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800656a:	f7fe f97b 	bl	8004864 <HAL_GetTick>
 800656e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006576:	b2db      	uxtb	r3, r3
 8006578:	2b20      	cmp	r3, #32
 800657a:	f040 80d9 	bne.w	8006730 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	9300      	str	r3, [sp, #0]
 8006582:	2319      	movs	r3, #25
 8006584:	2201      	movs	r2, #1
 8006586:	496d      	ldr	r1, [pc, #436]	; (800673c <HAL_I2C_Mem_Write+0x1ec>)
 8006588:	68f8      	ldr	r0, [r7, #12]
 800658a:	f001 fecd 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 800658e:	4603      	mov	r3, r0
 8006590:	2b00      	cmp	r3, #0
 8006592:	d001      	beq.n	8006598 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006594:	2302      	movs	r3, #2
 8006596:	e0cc      	b.n	8006732 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800659e:	2b01      	cmp	r3, #1
 80065a0:	d101      	bne.n	80065a6 <HAL_I2C_Mem_Write+0x56>
 80065a2:	2302      	movs	r3, #2
 80065a4:	e0c5      	b.n	8006732 <HAL_I2C_Mem_Write+0x1e2>
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2201      	movs	r2, #1
 80065aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d007      	beq.n	80065cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f042 0201 	orr.w	r2, r2, #1
 80065ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2221      	movs	r2, #33	; 0x21
 80065e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2240      	movs	r2, #64	; 0x40
 80065e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2200      	movs	r2, #0
 80065f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6a3a      	ldr	r2, [r7, #32]
 80065f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006602:	b29a      	uxth	r2, r3
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	4a4d      	ldr	r2, [pc, #308]	; (8006740 <HAL_I2C_Mem_Write+0x1f0>)
 800660c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800660e:	88f8      	ldrh	r0, [r7, #6]
 8006610:	893a      	ldrh	r2, [r7, #8]
 8006612:	8979      	ldrh	r1, [r7, #10]
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	9301      	str	r3, [sp, #4]
 8006618:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800661a:	9300      	str	r3, [sp, #0]
 800661c:	4603      	mov	r3, r0
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f001 fd44 	bl	80080ac <I2C_RequestMemoryWrite>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d052      	beq.n	80066d0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800662a:	2301      	movs	r3, #1
 800662c:	e081      	b.n	8006732 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006632:	68f8      	ldr	r0, [r7, #12]
 8006634:	f001 ff4e 	bl	80084d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8006638:	4603      	mov	r3, r0
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00d      	beq.n	800665a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006642:	2b04      	cmp	r3, #4
 8006644:	d107      	bne.n	8006656 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	681a      	ldr	r2, [r3, #0]
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006654:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006656:	2301      	movs	r3, #1
 8006658:	e06b      	b.n	8006732 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	781a      	ldrb	r2, [r3, #0]
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800666a:	1c5a      	adds	r2, r3, #1
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006674:	3b01      	subs	r3, #1
 8006676:	b29a      	uxth	r2, r3
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006680:	b29b      	uxth	r3, r3
 8006682:	3b01      	subs	r3, #1
 8006684:	b29a      	uxth	r2, r3
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	695b      	ldr	r3, [r3, #20]
 8006690:	f003 0304 	and.w	r3, r3, #4
 8006694:	2b04      	cmp	r3, #4
 8006696:	d11b      	bne.n	80066d0 <HAL_I2C_Mem_Write+0x180>
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800669c:	2b00      	cmp	r3, #0
 800669e:	d017      	beq.n	80066d0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	781a      	ldrb	r2, [r3, #0]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b0:	1c5a      	adds	r2, r3, #1
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066ba:	3b01      	subs	r3, #1
 80066bc:	b29a      	uxth	r2, r3
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	3b01      	subs	r3, #1
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d1aa      	bne.n	800662e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f001 ff3a 	bl	8008556 <I2C_WaitOnBTFFlagUntilTimeout>
 80066e2:	4603      	mov	r3, r0
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d00d      	beq.n	8006704 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ec:	2b04      	cmp	r3, #4
 80066ee:	d107      	bne.n	8006700 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	681a      	ldr	r2, [r3, #0]
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006700:	2301      	movs	r3, #1
 8006702:	e016      	b.n	8006732 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	2220      	movs	r2, #32
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	2200      	movs	r2, #0
 8006728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800672c:	2300      	movs	r3, #0
 800672e:	e000      	b.n	8006732 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006730:	2302      	movs	r3, #2
  }
}
 8006732:	4618      	mov	r0, r3
 8006734:	3718      	adds	r7, #24
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	00100002 	.word	0x00100002
 8006740:	ffff0000 	.word	0xffff0000

08006744 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b088      	sub	sp, #32
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800674c:	2300      	movs	r3, #0
 800674e:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800675c:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006764:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800676c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800676e:	7bfb      	ldrb	r3, [r7, #15]
 8006770:	2b10      	cmp	r3, #16
 8006772:	d003      	beq.n	800677c <HAL_I2C_EV_IRQHandler+0x38>
 8006774:	7bfb      	ldrb	r3, [r7, #15]
 8006776:	2b40      	cmp	r3, #64	; 0x40
 8006778:	f040 80c1 	bne.w	80068fe <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	f003 0301 	and.w	r3, r3, #1
 8006792:	2b00      	cmp	r3, #0
 8006794:	d10d      	bne.n	80067b2 <HAL_I2C_EV_IRQHandler+0x6e>
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 800679c:	d003      	beq.n	80067a6 <HAL_I2C_EV_IRQHandler+0x62>
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80067a4:	d101      	bne.n	80067aa <HAL_I2C_EV_IRQHandler+0x66>
 80067a6:	2301      	movs	r3, #1
 80067a8:	e000      	b.n	80067ac <HAL_I2C_EV_IRQHandler+0x68>
 80067aa:	2300      	movs	r3, #0
 80067ac:	2b01      	cmp	r3, #1
 80067ae:	f000 8132 	beq.w	8006a16 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067b2:	69fb      	ldr	r3, [r7, #28]
 80067b4:	f003 0301 	and.w	r3, r3, #1
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d00c      	beq.n	80067d6 <HAL_I2C_EV_IRQHandler+0x92>
 80067bc:	697b      	ldr	r3, [r7, #20]
 80067be:	0a5b      	lsrs	r3, r3, #9
 80067c0:	f003 0301 	and.w	r3, r3, #1
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d006      	beq.n	80067d6 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f001 ffbc 	bl	8008746 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 fd83 	bl	80072da <I2C_Master_SB>
 80067d4:	e092      	b.n	80068fc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067d6:	69fb      	ldr	r3, [r7, #28]
 80067d8:	08db      	lsrs	r3, r3, #3
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d009      	beq.n	80067f6 <HAL_I2C_EV_IRQHandler+0xb2>
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	0a5b      	lsrs	r3, r3, #9
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d003      	beq.n	80067f6 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 fdf9 	bl	80073e6 <I2C_Master_ADD10>
 80067f4:	e082      	b.n	80068fc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	085b      	lsrs	r3, r3, #1
 80067fa:	f003 0301 	and.w	r3, r3, #1
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d009      	beq.n	8006816 <HAL_I2C_EV_IRQHandler+0xd2>
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	0a5b      	lsrs	r3, r3, #9
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b00      	cmp	r3, #0
 800680c:	d003      	beq.n	8006816 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 fe13 	bl	800743a <I2C_Master_ADDR>
 8006814:	e072      	b.n	80068fc <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006816:	69bb      	ldr	r3, [r7, #24]
 8006818:	089b      	lsrs	r3, r3, #2
 800681a:	f003 0301 	and.w	r3, r3, #1
 800681e:	2b00      	cmp	r3, #0
 8006820:	d03b      	beq.n	800689a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800682c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006830:	f000 80f3 	beq.w	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006834:	69fb      	ldr	r3, [r7, #28]
 8006836:	09db      	lsrs	r3, r3, #7
 8006838:	f003 0301 	and.w	r3, r3, #1
 800683c:	2b00      	cmp	r3, #0
 800683e:	d00f      	beq.n	8006860 <HAL_I2C_EV_IRQHandler+0x11c>
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	0a9b      	lsrs	r3, r3, #10
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d009      	beq.n	8006860 <HAL_I2C_EV_IRQHandler+0x11c>
 800684c:	69fb      	ldr	r3, [r7, #28]
 800684e:	089b      	lsrs	r3, r3, #2
 8006850:	f003 0301 	and.w	r3, r3, #1
 8006854:	2b00      	cmp	r3, #0
 8006856:	d103      	bne.n	8006860 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 f9f3 	bl	8006c44 <I2C_MasterTransmit_TXE>
 800685e:	e04d      	b.n	80068fc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	089b      	lsrs	r3, r3, #2
 8006864:	f003 0301 	and.w	r3, r3, #1
 8006868:	2b00      	cmp	r3, #0
 800686a:	f000 80d6 	beq.w	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	0a5b      	lsrs	r3, r3, #9
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	f000 80cf 	beq.w	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800687c:	7bbb      	ldrb	r3, [r7, #14]
 800687e:	2b21      	cmp	r3, #33	; 0x21
 8006880:	d103      	bne.n	800688a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006882:	6878      	ldr	r0, [r7, #4]
 8006884:	f000 fa7a 	bl	8006d7c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006888:	e0c7      	b.n	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800688a:	7bfb      	ldrb	r3, [r7, #15]
 800688c:	2b40      	cmp	r3, #64	; 0x40
 800688e:	f040 80c4 	bne.w	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006892:	6878      	ldr	r0, [r7, #4]
 8006894:	f000 fae8 	bl	8006e68 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006898:	e0bf      	b.n	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068a8:	f000 80b7 	beq.w	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80068ac:	69fb      	ldr	r3, [r7, #28]
 80068ae:	099b      	lsrs	r3, r3, #6
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d00f      	beq.n	80068d8 <HAL_I2C_EV_IRQHandler+0x194>
 80068b8:	697b      	ldr	r3, [r7, #20]
 80068ba:	0a9b      	lsrs	r3, r3, #10
 80068bc:	f003 0301 	and.w	r3, r3, #1
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d009      	beq.n	80068d8 <HAL_I2C_EV_IRQHandler+0x194>
 80068c4:	69fb      	ldr	r3, [r7, #28]
 80068c6:	089b      	lsrs	r3, r3, #2
 80068c8:	f003 0301 	and.w	r3, r3, #1
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d103      	bne.n	80068d8 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 fb5d 	bl	8006f90 <I2C_MasterReceive_RXNE>
 80068d6:	e011      	b.n	80068fc <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	089b      	lsrs	r3, r3, #2
 80068dc:	f003 0301 	and.w	r3, r3, #1
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	f000 809a 	beq.w	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
 80068e6:	697b      	ldr	r3, [r7, #20]
 80068e8:	0a5b      	lsrs	r3, r3, #9
 80068ea:	f003 0301 	and.w	r3, r3, #1
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f000 8093 	beq.w	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f000 fc06 	bl	8007106 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80068fa:	e08e      	b.n	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
 80068fc:	e08d      	b.n	8006a1a <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006902:	2b00      	cmp	r3, #0
 8006904:	d004      	beq.n	8006910 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	61fb      	str	r3, [r7, #28]
 800690e:	e007      	b.n	8006920 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	699b      	ldr	r3, [r3, #24]
 8006916:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	695b      	ldr	r3, [r3, #20]
 800691e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006920:	69fb      	ldr	r3, [r7, #28]
 8006922:	085b      	lsrs	r3, r3, #1
 8006924:	f003 0301 	and.w	r3, r3, #1
 8006928:	2b00      	cmp	r3, #0
 800692a:	d012      	beq.n	8006952 <HAL_I2C_EV_IRQHandler+0x20e>
 800692c:	697b      	ldr	r3, [r7, #20]
 800692e:	0a5b      	lsrs	r3, r3, #9
 8006930:	f003 0301 	and.w	r3, r3, #1
 8006934:	2b00      	cmp	r3, #0
 8006936:	d00c      	beq.n	8006952 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800693c:	2b00      	cmp	r3, #0
 800693e:	d003      	beq.n	8006948 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	699b      	ldr	r3, [r3, #24]
 8006946:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8006948:	69b9      	ldr	r1, [r7, #24]
 800694a:	6878      	ldr	r0, [r7, #4]
 800694c:	f000 ffc4 	bl	80078d8 <I2C_Slave_ADDR>
 8006950:	e066      	b.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006952:	69fb      	ldr	r3, [r7, #28]
 8006954:	091b      	lsrs	r3, r3, #4
 8006956:	f003 0301 	and.w	r3, r3, #1
 800695a:	2b00      	cmp	r3, #0
 800695c:	d009      	beq.n	8006972 <HAL_I2C_EV_IRQHandler+0x22e>
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	0a5b      	lsrs	r3, r3, #9
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d003      	beq.n	8006972 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 fffe 	bl	800796c <I2C_Slave_STOPF>
 8006970:	e056      	b.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006972:	7bbb      	ldrb	r3, [r7, #14]
 8006974:	2b21      	cmp	r3, #33	; 0x21
 8006976:	d002      	beq.n	800697e <HAL_I2C_EV_IRQHandler+0x23a>
 8006978:	7bbb      	ldrb	r3, [r7, #14]
 800697a:	2b29      	cmp	r3, #41	; 0x29
 800697c:	d125      	bne.n	80069ca <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800697e:	69fb      	ldr	r3, [r7, #28]
 8006980:	09db      	lsrs	r3, r3, #7
 8006982:	f003 0301 	and.w	r3, r3, #1
 8006986:	2b00      	cmp	r3, #0
 8006988:	d00f      	beq.n	80069aa <HAL_I2C_EV_IRQHandler+0x266>
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	0a9b      	lsrs	r3, r3, #10
 800698e:	f003 0301 	and.w	r3, r3, #1
 8006992:	2b00      	cmp	r3, #0
 8006994:	d009      	beq.n	80069aa <HAL_I2C_EV_IRQHandler+0x266>
 8006996:	69fb      	ldr	r3, [r7, #28]
 8006998:	089b      	lsrs	r3, r3, #2
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d103      	bne.n	80069aa <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 feda 	bl	800775c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069a8:	e039      	b.n	8006a1e <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069aa:	69fb      	ldr	r3, [r7, #28]
 80069ac:	089b      	lsrs	r3, r3, #2
 80069ae:	f003 0301 	and.w	r3, r3, #1
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d033      	beq.n	8006a1e <HAL_I2C_EV_IRQHandler+0x2da>
 80069b6:	697b      	ldr	r3, [r7, #20]
 80069b8:	0a5b      	lsrs	r3, r3, #9
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d02d      	beq.n	8006a1e <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 ff07 	bl	80077d6 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069c8:	e029      	b.n	8006a1e <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80069ca:	69fb      	ldr	r3, [r7, #28]
 80069cc:	099b      	lsrs	r3, r3, #6
 80069ce:	f003 0301 	and.w	r3, r3, #1
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d00f      	beq.n	80069f6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	0a9b      	lsrs	r3, r3, #10
 80069da:	f003 0301 	and.w	r3, r3, #1
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d009      	beq.n	80069f6 <HAL_I2C_EV_IRQHandler+0x2b2>
 80069e2:	69fb      	ldr	r3, [r7, #28]
 80069e4:	089b      	lsrs	r3, r3, #2
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d103      	bne.n	80069f6 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 ff12 	bl	8007818 <I2C_SlaveReceive_RXNE>
 80069f4:	e014      	b.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80069f6:	69fb      	ldr	r3, [r7, #28]
 80069f8:	089b      	lsrs	r3, r3, #2
 80069fa:	f003 0301 	and.w	r3, r3, #1
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00e      	beq.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	0a5b      	lsrs	r3, r3, #9
 8006a06:	f003 0301 	and.w	r3, r3, #1
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d008      	beq.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 ff40 	bl	8007894 <I2C_SlaveReceive_BTF>
 8006a14:	e004      	b.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8006a16:	bf00      	nop
 8006a18:	e002      	b.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006a1a:	bf00      	nop
 8006a1c:	e000      	b.n	8006a20 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006a1e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8006a20:	3720      	adds	r7, #32
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}

08006a26 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006a26:	b580      	push	{r7, lr}
 8006a28:	b08a      	sub	sp, #40	; 0x28
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	685b      	ldr	r3, [r3, #4]
 8006a3c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a48:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a4a:	6a3b      	ldr	r3, [r7, #32]
 8006a4c:	0a1b      	lsrs	r3, r3, #8
 8006a4e:	f003 0301 	and.w	r3, r3, #1
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00e      	beq.n	8006a74 <HAL_I2C_ER_IRQHandler+0x4e>
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	0a1b      	lsrs	r3, r3, #8
 8006a5a:	f003 0301 	and.w	r3, r3, #1
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d008      	beq.n	8006a74 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a64:	f043 0301 	orr.w	r3, r3, #1
 8006a68:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006a72:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a74:	6a3b      	ldr	r3, [r7, #32]
 8006a76:	0a5b      	lsrs	r3, r3, #9
 8006a78:	f003 0301 	and.w	r3, r3, #1
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00e      	beq.n	8006a9e <HAL_I2C_ER_IRQHandler+0x78>
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	0a1b      	lsrs	r3, r3, #8
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d008      	beq.n	8006a9e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a8e:	f043 0302 	orr.w	r3, r3, #2
 8006a92:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006a9c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006a9e:	6a3b      	ldr	r3, [r7, #32]
 8006aa0:	0a9b      	lsrs	r3, r3, #10
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d03f      	beq.n	8006b2a <HAL_I2C_ER_IRQHandler+0x104>
 8006aaa:	69fb      	ldr	r3, [r7, #28]
 8006aac:	0a1b      	lsrs	r3, r3, #8
 8006aae:	f003 0301 	and.w	r3, r3, #1
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d039      	beq.n	8006b2a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8006ab6:	7efb      	ldrb	r3, [r7, #27]
 8006ab8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ac8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ace:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006ad0:	7ebb      	ldrb	r3, [r7, #26]
 8006ad2:	2b20      	cmp	r3, #32
 8006ad4:	d112      	bne.n	8006afc <HAL_I2C_ER_IRQHandler+0xd6>
 8006ad6:	697b      	ldr	r3, [r7, #20]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d10f      	bne.n	8006afc <HAL_I2C_ER_IRQHandler+0xd6>
 8006adc:	7cfb      	ldrb	r3, [r7, #19]
 8006ade:	2b21      	cmp	r3, #33	; 0x21
 8006ae0:	d008      	beq.n	8006af4 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006ae2:	7cfb      	ldrb	r3, [r7, #19]
 8006ae4:	2b29      	cmp	r3, #41	; 0x29
 8006ae6:	d005      	beq.n	8006af4 <HAL_I2C_ER_IRQHandler+0xce>
 8006ae8:	7cfb      	ldrb	r3, [r7, #19]
 8006aea:	2b28      	cmp	r3, #40	; 0x28
 8006aec:	d106      	bne.n	8006afc <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2b21      	cmp	r3, #33	; 0x21
 8006af2:	d103      	bne.n	8006afc <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f001 f869 	bl	8007bcc <I2C_Slave_AF>
 8006afa:	e016      	b.n	8006b2a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006b04:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8006b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b08:	f043 0304 	orr.w	r3, r3, #4
 8006b0c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006b0e:	7efb      	ldrb	r3, [r7, #27]
 8006b10:	2b10      	cmp	r3, #16
 8006b12:	d002      	beq.n	8006b1a <HAL_I2C_ER_IRQHandler+0xf4>
 8006b14:	7efb      	ldrb	r3, [r7, #27]
 8006b16:	2b40      	cmp	r3, #64	; 0x40
 8006b18:	d107      	bne.n	8006b2a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	681a      	ldr	r2, [r3, #0]
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b28:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006b2a:	6a3b      	ldr	r3, [r7, #32]
 8006b2c:	0adb      	lsrs	r3, r3, #11
 8006b2e:	f003 0301 	and.w	r3, r3, #1
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d00e      	beq.n	8006b54 <HAL_I2C_ER_IRQHandler+0x12e>
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	0a1b      	lsrs	r3, r3, #8
 8006b3a:	f003 0301 	and.w	r3, r3, #1
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d008      	beq.n	8006b54 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8006b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b44:	f043 0308 	orr.w	r3, r3, #8
 8006b48:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006b52:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d008      	beq.n	8006b6c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b60:	431a      	orrs	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8006b66:	6878      	ldr	r0, [r7, #4]
 8006b68:	f001 f8a0 	bl	8007cac <I2C_ITError>
  }
}
 8006b6c:	bf00      	nop
 8006b6e:	3728      	adds	r7, #40	; 0x28
 8006b70:	46bd      	mov	sp, r7
 8006b72:	bd80      	pop	{r7, pc}

08006b74 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006b7c:	bf00      	nop
 8006b7e:	370c      	adds	r7, #12
 8006b80:	46bd      	mov	sp, r7
 8006b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b86:	4770      	bx	lr

08006b88 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	b083      	sub	sp, #12
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006bb8:	bf00      	nop
 8006bba:	370c      	adds	r7, #12
 8006bbc:	46bd      	mov	sp, r7
 8006bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc2:	4770      	bx	lr

08006bc4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006bc4:	b480      	push	{r7}
 8006bc6:	b083      	sub	sp, #12
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	460b      	mov	r3, r1
 8006bce:	70fb      	strb	r3, [r7, #3]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006bd4:	bf00      	nop
 8006bd6:	370c      	adds	r7, #12
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bde:	4770      	bx	lr

08006be0 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006be0:	b480      	push	{r7}
 8006be2:	b083      	sub	sp, #12
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b083      	sub	sp, #12
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006bfc:	bf00      	nop
 8006bfe:	370c      	adds	r7, #12
 8006c00:	46bd      	mov	sp, r7
 8006c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c06:	4770      	bx	lr

08006c08 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b083      	sub	sp, #12
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006c10:	bf00      	nop
 8006c12:	370c      	adds	r7, #12
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b083      	sub	sp, #12
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8006c24:	bf00      	nop
 8006c26:	370c      	adds	r7, #12
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr

08006c30 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006c44:	b580      	push	{r7, lr}
 8006c46:	b084      	sub	sp, #16
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c52:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006c5a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c60:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d150      	bne.n	8006d0c <I2C_MasterTransmit_TXE+0xc8>
 8006c6a:	7bfb      	ldrb	r3, [r7, #15]
 8006c6c:	2b21      	cmp	r3, #33	; 0x21
 8006c6e:	d14d      	bne.n	8006d0c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2b08      	cmp	r3, #8
 8006c74:	d01d      	beq.n	8006cb2 <I2C_MasterTransmit_TXE+0x6e>
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	2b20      	cmp	r3, #32
 8006c7a:	d01a      	beq.n	8006cb2 <I2C_MasterTransmit_TXE+0x6e>
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006c82:	d016      	beq.n	8006cb2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	685a      	ldr	r2, [r3, #4]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006c92:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2211      	movs	r2, #17
 8006c98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2220      	movs	r2, #32
 8006ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7ff ff62 	bl	8006b74 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006cb0:	e060      	b.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	685a      	ldr	r2, [r3, #4]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006cc0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cd0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2220      	movs	r2, #32
 8006cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	2b40      	cmp	r3, #64	; 0x40
 8006cea:	d107      	bne.n	8006cfc <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2200      	movs	r2, #0
 8006cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f7ff ff7d 	bl	8006bf4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006cfa:	e03b      	b.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7ff ff35 	bl	8006b74 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006d0a:	e033      	b.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006d0c:	7bfb      	ldrb	r3, [r7, #15]
 8006d0e:	2b21      	cmp	r3, #33	; 0x21
 8006d10:	d005      	beq.n	8006d1e <I2C_MasterTransmit_TXE+0xda>
 8006d12:	7bbb      	ldrb	r3, [r7, #14]
 8006d14:	2b40      	cmp	r3, #64	; 0x40
 8006d16:	d12d      	bne.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8006d18:	7bfb      	ldrb	r3, [r7, #15]
 8006d1a:	2b22      	cmp	r3, #34	; 0x22
 8006d1c:	d12a      	bne.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d108      	bne.n	8006d3a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d36:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8006d38:	e01c      	b.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b40      	cmp	r3, #64	; 0x40
 8006d44:	d103      	bne.n	8006d4e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f000 f88e 	bl	8006e68 <I2C_MemoryTransmit_TXE_BTF>
}
 8006d4c:	e012      	b.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d52:	781a      	ldrb	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006d5e:	1c5a      	adds	r2, r3, #1
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d68:	b29b      	uxth	r3, r3
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	b29a      	uxth	r2, r3
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006d72:	e7ff      	b.n	8006d74 <I2C_MasterTransmit_TXE+0x130>
 8006d74:	bf00      	nop
 8006d76:	3710      	adds	r7, #16
 8006d78:	46bd      	mov	sp, r7
 8006d7a:	bd80      	pop	{r7, pc}

08006d7c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d88:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b21      	cmp	r3, #33	; 0x21
 8006d94:	d164      	bne.n	8006e60 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d9a:	b29b      	uxth	r3, r3
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d012      	beq.n	8006dc6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006da4:	781a      	ldrb	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db0:	1c5a      	adds	r2, r3, #1
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006dc4:	e04c      	b.n	8006e60 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d01d      	beq.n	8006e08 <I2C_MasterTransmit_BTF+0x8c>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	2b20      	cmp	r3, #32
 8006dd0:	d01a      	beq.n	8006e08 <I2C_MasterTransmit_BTF+0x8c>
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006dd8:	d016      	beq.n	8006e08 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	685a      	ldr	r2, [r3, #4]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006de8:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2211      	movs	r2, #17
 8006dee:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2200      	movs	r2, #0
 8006df4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2220      	movs	r2, #32
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f7ff feb7 	bl	8006b74 <HAL_I2C_MasterTxCpltCallback>
}
 8006e06:	e02b      	b.n	8006e60 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	685a      	ldr	r2, [r3, #4]
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006e16:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	681a      	ldr	r2, [r3, #0]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e26:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2220      	movs	r2, #32
 8006e32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b40      	cmp	r3, #64	; 0x40
 8006e40:	d107      	bne.n	8006e52 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f7ff fed2 	bl	8006bf4 <HAL_I2C_MemTxCpltCallback>
}
 8006e50:	e006      	b.n	8006e60 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f7ff fe8a 	bl	8006b74 <HAL_I2C_MasterTxCpltCallback>
}
 8006e60:	bf00      	nop
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b084      	sub	sp, #16
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e76:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d11d      	bne.n	8006ebc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d10b      	bne.n	8006ea0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e8c:	b2da      	uxtb	r2, r3
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e98:	1c9a      	adds	r2, r3, #2
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006e9e:	e073      	b.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	121b      	asrs	r3, r3, #8
 8006ea8:	b2da      	uxtb	r2, r3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eb4:	1c5a      	adds	r2, r3, #1
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006eba:	e065      	b.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ec0:	2b01      	cmp	r3, #1
 8006ec2:	d10b      	bne.n	8006edc <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ec8:	b2da      	uxtb	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ed4:	1c5a      	adds	r2, r3, #1
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006eda:	e055      	b.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d151      	bne.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
 8006ee6:	2b22      	cmp	r3, #34	; 0x22
 8006ee8:	d10d      	bne.n	8006f06 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	681a      	ldr	r2, [r3, #0]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ef8:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006efe:	1c5a      	adds	r2, r3, #1
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	651a      	str	r2, [r3, #80]	; 0x50
}
 8006f04:	e040      	b.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f0a:	b29b      	uxth	r3, r3
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d015      	beq.n	8006f3c <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006f10:	7bfb      	ldrb	r3, [r7, #15]
 8006f12:	2b21      	cmp	r3, #33	; 0x21
 8006f14:	d112      	bne.n	8006f3c <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1a:	781a      	ldrb	r2, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f26:	1c5a      	adds	r2, r3, #1
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	3b01      	subs	r3, #1
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006f3a:	e025      	b.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f40:	b29b      	uxth	r3, r3
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d120      	bne.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8006f46:	7bfb      	ldrb	r3, [r7, #15]
 8006f48:	2b21      	cmp	r3, #33	; 0x21
 8006f4a:	d11d      	bne.n	8006f88 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	685a      	ldr	r2, [r3, #4]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006f5a:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681a      	ldr	r2, [r3, #0]
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f6a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2220      	movs	r2, #32
 8006f76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006f82:	6878      	ldr	r0, [r7, #4]
 8006f84:	f7ff fe36 	bl	8006bf4 <HAL_I2C_MemTxCpltCallback>
}
 8006f88:	bf00      	nop
 8006f8a:	3710      	adds	r7, #16
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}

08006f90 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006f90:	b580      	push	{r7, lr}
 8006f92:	b084      	sub	sp, #16
 8006f94:	af00      	add	r7, sp, #0
 8006f96:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f9e:	b2db      	uxtb	r3, r3
 8006fa0:	2b22      	cmp	r3, #34	; 0x22
 8006fa2:	f040 80ac 	bne.w	80070fe <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2b03      	cmp	r3, #3
 8006fb2:	d921      	bls.n	8006ff8 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	691a      	ldr	r2, [r3, #16]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fbe:	b2d2      	uxtb	r2, r2
 8006fc0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fc6:	1c5a      	adds	r2, r3, #1
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fd0:	b29b      	uxth	r3, r3
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	b29a      	uxth	r2, r3
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fde:	b29b      	uxth	r3, r3
 8006fe0:	2b03      	cmp	r3, #3
 8006fe2:	f040 808c 	bne.w	80070fe <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	685a      	ldr	r2, [r3, #4]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ff4:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8006ff6:	e082      	b.n	80070fe <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	d075      	beq.n	80070ec <I2C_MasterReceive_RXNE+0x15c>
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2b01      	cmp	r3, #1
 8007004:	d002      	beq.n	800700c <I2C_MasterReceive_RXNE+0x7c>
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d16f      	bne.n	80070ec <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800700c:	6878      	ldr	r0, [r7, #4]
 800700e:	f001 fae3 	bl	80085d8 <I2C_WaitOnSTOPRequestThroughIT>
 8007012:	4603      	mov	r3, r0
 8007014:	2b00      	cmp	r3, #0
 8007016:	d142      	bne.n	800709e <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	681a      	ldr	r2, [r3, #0]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007026:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	685a      	ldr	r2, [r3, #4]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007036:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	691a      	ldr	r2, [r3, #16]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007042:	b2d2      	uxtb	r2, r2
 8007044:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800704a:	1c5a      	adds	r2, r3, #1
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007054:	b29b      	uxth	r3, r3
 8007056:	3b01      	subs	r3, #1
 8007058:	b29a      	uxth	r2, r3
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	2220      	movs	r2, #32
 8007062:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800706c:	b2db      	uxtb	r3, r3
 800706e:	2b40      	cmp	r3, #64	; 0x40
 8007070:	d10a      	bne.n	8007088 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2200      	movs	r2, #0
 8007076:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	2200      	movs	r2, #0
 800707e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f7ff fdc1 	bl	8006c08 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007086:	e03a      	b.n	80070fe <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2212      	movs	r2, #18
 8007094:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f7ff fd76 	bl	8006b88 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800709c:	e02f      	b.n	80070fe <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80070ac:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	691a      	ldr	r2, [r3, #16]
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070b8:	b2d2      	uxtb	r2, r2
 80070ba:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c0:	1c5a      	adds	r2, r3, #1
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070ca:	b29b      	uxth	r3, r3
 80070cc:	3b01      	subs	r3, #1
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2220      	movs	r2, #32
 80070d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80070e4:	6878      	ldr	r0, [r7, #4]
 80070e6:	f7ff fd99 	bl	8006c1c <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80070ea:	e008      	b.n	80070fe <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	685a      	ldr	r2, [r3, #4]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070fa:	605a      	str	r2, [r3, #4]
}
 80070fc:	e7ff      	b.n	80070fe <I2C_MasterReceive_RXNE+0x16e>
 80070fe:	bf00      	nop
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}

08007106 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007106:	b580      	push	{r7, lr}
 8007108:	b084      	sub	sp, #16
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007112:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007118:	b29b      	uxth	r3, r3
 800711a:	2b04      	cmp	r3, #4
 800711c:	d11b      	bne.n	8007156 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	685a      	ldr	r2, [r3, #4]
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800712c:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	691a      	ldr	r2, [r3, #16]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007138:	b2d2      	uxtb	r2, r2
 800713a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800714a:	b29b      	uxth	r3, r3
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007154:	e0bd      	b.n	80072d2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800715a:	b29b      	uxth	r3, r3
 800715c:	2b03      	cmp	r3, #3
 800715e:	d129      	bne.n	80071b4 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	685a      	ldr	r2, [r3, #4]
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800716e:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2b04      	cmp	r3, #4
 8007174:	d00a      	beq.n	800718c <I2C_MasterReceive_BTF+0x86>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	2b02      	cmp	r3, #2
 800717a:	d007      	beq.n	800718c <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	681a      	ldr	r2, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800718a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	691a      	ldr	r2, [r3, #16]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007196:	b2d2      	uxtb	r2, r2
 8007198:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800719e:	1c5a      	adds	r2, r3, #1
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071a8:	b29b      	uxth	r3, r3
 80071aa:	3b01      	subs	r3, #1
 80071ac:	b29a      	uxth	r2, r3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80071b2:	e08e      	b.n	80072d2 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071b8:	b29b      	uxth	r3, r3
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d176      	bne.n	80072ac <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d002      	beq.n	80071ca <I2C_MasterReceive_BTF+0xc4>
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2b10      	cmp	r3, #16
 80071c8:	d108      	bne.n	80071dc <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681a      	ldr	r2, [r3, #0]
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071d8:	601a      	str	r2, [r3, #0]
 80071da:	e019      	b.n	8007210 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	2b04      	cmp	r3, #4
 80071e0:	d002      	beq.n	80071e8 <I2C_MasterReceive_BTF+0xe2>
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2b02      	cmp	r3, #2
 80071e6:	d108      	bne.n	80071fa <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071f6:	601a      	str	r2, [r3, #0]
 80071f8:	e00a      	b.n	8007210 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2b10      	cmp	r3, #16
 80071fe:	d007      	beq.n	8007210 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	681a      	ldr	r2, [r3, #0]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800720e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	691a      	ldr	r2, [r3, #16]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800721a:	b2d2      	uxtb	r2, r2
 800721c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007222:	1c5a      	adds	r2, r3, #1
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800722c:	b29b      	uxth	r3, r3
 800722e:	3b01      	subs	r3, #1
 8007230:	b29a      	uxth	r2, r3
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	691a      	ldr	r2, [r3, #16]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007240:	b2d2      	uxtb	r2, r2
 8007242:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007248:	1c5a      	adds	r2, r3, #1
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007252:	b29b      	uxth	r3, r3
 8007254:	3b01      	subs	r3, #1
 8007256:	b29a      	uxth	r2, r3
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	685a      	ldr	r2, [r3, #4]
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800726a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2220      	movs	r2, #32
 8007270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800727a:	b2db      	uxtb	r3, r3
 800727c:	2b40      	cmp	r3, #64	; 0x40
 800727e:	d10a      	bne.n	8007296 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2200      	movs	r2, #0
 8007284:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2200      	movs	r2, #0
 800728c:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800728e:	6878      	ldr	r0, [r7, #4]
 8007290:	f7ff fcba 	bl	8006c08 <HAL_I2C_MemRxCpltCallback>
}
 8007294:	e01d      	b.n	80072d2 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	2200      	movs	r2, #0
 800729a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2212      	movs	r2, #18
 80072a2:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7ff fc6f 	bl	8006b88 <HAL_I2C_MasterRxCpltCallback>
}
 80072aa:	e012      	b.n	80072d2 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	691a      	ldr	r2, [r3, #16]
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072b6:	b2d2      	uxtb	r2, r2
 80072b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072be:	1c5a      	adds	r2, r3, #1
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072c8:	b29b      	uxth	r3, r3
 80072ca:	3b01      	subs	r3, #1
 80072cc:	b29a      	uxth	r2, r3
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80072d2:	bf00      	nop
 80072d4:	3710      	adds	r7, #16
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}

080072da <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80072da:	b480      	push	{r7}
 80072dc:	b083      	sub	sp, #12
 80072de:	af00      	add	r7, sp, #0
 80072e0:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80072e8:	b2db      	uxtb	r3, r3
 80072ea:	2b40      	cmp	r3, #64	; 0x40
 80072ec:	d117      	bne.n	800731e <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d109      	bne.n	800730a <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	461a      	mov	r2, r3
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007306:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007308:	e067      	b.n	80073da <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800730e:	b2db      	uxtb	r3, r3
 8007310:	f043 0301 	orr.w	r3, r3, #1
 8007314:	b2da      	uxtb	r2, r3
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	611a      	str	r2, [r3, #16]
}
 800731c:	e05d      	b.n	80073da <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007326:	d133      	bne.n	8007390 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800732e:	b2db      	uxtb	r3, r3
 8007330:	2b21      	cmp	r3, #33	; 0x21
 8007332:	d109      	bne.n	8007348 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007338:	b2db      	uxtb	r3, r3
 800733a:	461a      	mov	r2, r3
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007344:	611a      	str	r2, [r3, #16]
 8007346:	e008      	b.n	800735a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800734c:	b2db      	uxtb	r3, r3
 800734e:	f043 0301 	orr.w	r3, r3, #1
 8007352:	b2da      	uxtb	r2, r3
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800735e:	2b00      	cmp	r3, #0
 8007360:	d004      	beq.n	800736c <I2C_Master_SB+0x92>
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007368:	2b00      	cmp	r3, #0
 800736a:	d108      	bne.n	800737e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007370:	2b00      	cmp	r3, #0
 8007372:	d032      	beq.n	80073da <I2C_Master_SB+0x100>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007378:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800737a:	2b00      	cmp	r3, #0
 800737c:	d02d      	beq.n	80073da <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	685a      	ldr	r2, [r3, #4]
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800738c:	605a      	str	r2, [r3, #4]
}
 800738e:	e024      	b.n	80073da <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007394:	2b00      	cmp	r3, #0
 8007396:	d10e      	bne.n	80073b6 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800739c:	b29b      	uxth	r3, r3
 800739e:	11db      	asrs	r3, r3, #7
 80073a0:	b2db      	uxtb	r3, r3
 80073a2:	f003 0306 	and.w	r3, r3, #6
 80073a6:	b2db      	uxtb	r3, r3
 80073a8:	f063 030f 	orn	r3, r3, #15
 80073ac:	b2da      	uxtb	r2, r3
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	611a      	str	r2, [r3, #16]
}
 80073b4:	e011      	b.n	80073da <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d10d      	bne.n	80073da <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	11db      	asrs	r3, r3, #7
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	f003 0306 	and.w	r3, r3, #6
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	f063 030e 	orn	r3, r3, #14
 80073d2:	b2da      	uxtb	r2, r3
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	611a      	str	r2, [r3, #16]
}
 80073da:	bf00      	nop
 80073dc:	370c      	adds	r7, #12
 80073de:	46bd      	mov	sp, r7
 80073e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e4:	4770      	bx	lr

080073e6 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80073e6:	b480      	push	{r7}
 80073e8:	b083      	sub	sp, #12
 80073ea:	af00      	add	r7, sp, #0
 80073ec:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073f2:	b2da      	uxtb	r2, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d004      	beq.n	800740c <I2C_Master_ADD10+0x26>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007406:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007408:	2b00      	cmp	r3, #0
 800740a:	d108      	bne.n	800741e <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007410:	2b00      	cmp	r3, #0
 8007412:	d00c      	beq.n	800742e <I2C_Master_ADD10+0x48>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007418:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800741a:	2b00      	cmp	r3, #0
 800741c:	d007      	beq.n	800742e <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800742c:	605a      	str	r2, [r3, #4]
  }
}
 800742e:	bf00      	nop
 8007430:	370c      	adds	r7, #12
 8007432:	46bd      	mov	sp, r7
 8007434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007438:	4770      	bx	lr

0800743a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800743a:	b480      	push	{r7}
 800743c:	b091      	sub	sp, #68	; 0x44
 800743e:	af00      	add	r7, sp, #0
 8007440:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007448:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007450:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007456:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800745e:	b2db      	uxtb	r3, r3
 8007460:	2b22      	cmp	r3, #34	; 0x22
 8007462:	f040 8169 	bne.w	8007738 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800746a:	2b00      	cmp	r3, #0
 800746c:	d10f      	bne.n	800748e <I2C_Master_ADDR+0x54>
 800746e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007472:	2b40      	cmp	r3, #64	; 0x40
 8007474:	d10b      	bne.n	800748e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007476:	2300      	movs	r3, #0
 8007478:	633b      	str	r3, [r7, #48]	; 0x30
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	695b      	ldr	r3, [r3, #20]
 8007480:	633b      	str	r3, [r7, #48]	; 0x30
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	699b      	ldr	r3, [r3, #24]
 8007488:	633b      	str	r3, [r7, #48]	; 0x30
 800748a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748c:	e160      	b.n	8007750 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007492:	2b00      	cmp	r3, #0
 8007494:	d11d      	bne.n	80074d2 <I2C_Master_ADDR+0x98>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	691b      	ldr	r3, [r3, #16]
 800749a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800749e:	d118      	bne.n	80074d2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074a0:	2300      	movs	r3, #0
 80074a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	695b      	ldr	r3, [r3, #20]
 80074aa:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	699b      	ldr	r3, [r3, #24]
 80074b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80074b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681a      	ldr	r2, [r3, #0]
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074c4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074ca:	1c5a      	adds	r2, r3, #1
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	651a      	str	r2, [r3, #80]	; 0x50
 80074d0:	e13e      	b.n	8007750 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d113      	bne.n	8007504 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074dc:	2300      	movs	r3, #0
 80074de:	62bb      	str	r3, [r7, #40]	; 0x28
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	62bb      	str	r3, [r7, #40]	; 0x28
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80074f0:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007500:	601a      	str	r2, [r3, #0]
 8007502:	e115      	b.n	8007730 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007508:	b29b      	uxth	r3, r3
 800750a:	2b01      	cmp	r3, #1
 800750c:	f040 808a 	bne.w	8007624 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007510:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007512:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007516:	d137      	bne.n	8007588 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681a      	ldr	r2, [r3, #0]
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007526:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685b      	ldr	r3, [r3, #4]
 800752e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007532:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007536:	d113      	bne.n	8007560 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007546:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007548:	2300      	movs	r3, #0
 800754a:	627b      	str	r3, [r7, #36]	; 0x24
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	627b      	str	r3, [r7, #36]	; 0x24
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	699b      	ldr	r3, [r3, #24]
 800755a:	627b      	str	r3, [r7, #36]	; 0x24
 800755c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800755e:	e0e7      	b.n	8007730 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007560:	2300      	movs	r3, #0
 8007562:	623b      	str	r3, [r7, #32]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	623b      	str	r3, [r7, #32]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	623b      	str	r3, [r7, #32]
 8007574:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007584:	601a      	str	r2, [r3, #0]
 8007586:	e0d3      	b.n	8007730 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800758a:	2b08      	cmp	r3, #8
 800758c:	d02e      	beq.n	80075ec <I2C_Master_ADDR+0x1b2>
 800758e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007590:	2b20      	cmp	r3, #32
 8007592:	d02b      	beq.n	80075ec <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007596:	2b12      	cmp	r3, #18
 8007598:	d102      	bne.n	80075a0 <I2C_Master_ADDR+0x166>
 800759a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800759c:	2b01      	cmp	r3, #1
 800759e:	d125      	bne.n	80075ec <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80075a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a2:	2b04      	cmp	r3, #4
 80075a4:	d00e      	beq.n	80075c4 <I2C_Master_ADDR+0x18a>
 80075a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075a8:	2b02      	cmp	r3, #2
 80075aa:	d00b      	beq.n	80075c4 <I2C_Master_ADDR+0x18a>
 80075ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80075ae:	2b10      	cmp	r3, #16
 80075b0:	d008      	beq.n	80075c4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075c0:	601a      	str	r2, [r3, #0]
 80075c2:	e007      	b.n	80075d4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80075d2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075d4:	2300      	movs	r3, #0
 80075d6:	61fb      	str	r3, [r7, #28]
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	695b      	ldr	r3, [r3, #20]
 80075de:	61fb      	str	r3, [r7, #28]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	699b      	ldr	r3, [r3, #24]
 80075e6:	61fb      	str	r3, [r7, #28]
 80075e8:	69fb      	ldr	r3, [r7, #28]
 80075ea:	e0a1      	b.n	8007730 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	681a      	ldr	r2, [r3, #0]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075fa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075fc:	2300      	movs	r3, #0
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	695b      	ldr	r3, [r3, #20]
 8007606:	61bb      	str	r3, [r7, #24]
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	699b      	ldr	r3, [r3, #24]
 800760e:	61bb      	str	r3, [r7, #24]
 8007610:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	681a      	ldr	r2, [r3, #0]
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007620:	601a      	str	r2, [r3, #0]
 8007622:	e085      	b.n	8007730 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007628:	b29b      	uxth	r3, r3
 800762a:	2b02      	cmp	r3, #2
 800762c:	d14d      	bne.n	80076ca <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800762e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007630:	2b04      	cmp	r3, #4
 8007632:	d016      	beq.n	8007662 <I2C_Master_ADDR+0x228>
 8007634:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007636:	2b02      	cmp	r3, #2
 8007638:	d013      	beq.n	8007662 <I2C_Master_ADDR+0x228>
 800763a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800763c:	2b10      	cmp	r3, #16
 800763e:	d010      	beq.n	8007662 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800764e:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800765e:	601a      	str	r2, [r3, #0]
 8007660:	e007      	b.n	8007672 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	681a      	ldr	r2, [r3, #0]
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007670:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800767c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007680:	d117      	bne.n	80076b2 <I2C_Master_ADDR+0x278>
 8007682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007684:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007688:	d00b      	beq.n	80076a2 <I2C_Master_ADDR+0x268>
 800768a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800768c:	2b01      	cmp	r3, #1
 800768e:	d008      	beq.n	80076a2 <I2C_Master_ADDR+0x268>
 8007690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007692:	2b08      	cmp	r3, #8
 8007694:	d005      	beq.n	80076a2 <I2C_Master_ADDR+0x268>
 8007696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007698:	2b10      	cmp	r3, #16
 800769a:	d002      	beq.n	80076a2 <I2C_Master_ADDR+0x268>
 800769c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800769e:	2b20      	cmp	r3, #32
 80076a0:	d107      	bne.n	80076b2 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	685a      	ldr	r2, [r3, #4]
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80076b0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80076b2:	2300      	movs	r3, #0
 80076b4:	617b      	str	r3, [r7, #20]
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	695b      	ldr	r3, [r3, #20]
 80076bc:	617b      	str	r3, [r7, #20]
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	699b      	ldr	r3, [r3, #24]
 80076c4:	617b      	str	r3, [r7, #20]
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	e032      	b.n	8007730 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80076d8:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80076e8:	d117      	bne.n	800771a <I2C_Master_ADDR+0x2e0>
 80076ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80076f0:	d00b      	beq.n	800770a <I2C_Master_ADDR+0x2d0>
 80076f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d008      	beq.n	800770a <I2C_Master_ADDR+0x2d0>
 80076f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076fa:	2b08      	cmp	r3, #8
 80076fc:	d005      	beq.n	800770a <I2C_Master_ADDR+0x2d0>
 80076fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007700:	2b10      	cmp	r3, #16
 8007702:	d002      	beq.n	800770a <I2C_Master_ADDR+0x2d0>
 8007704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007706:	2b20      	cmp	r3, #32
 8007708:	d107      	bne.n	800771a <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	685a      	ldr	r2, [r3, #4]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007718:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800771a:	2300      	movs	r3, #0
 800771c:	613b      	str	r3, [r7, #16]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	695b      	ldr	r3, [r3, #20]
 8007724:	613b      	str	r3, [r7, #16]
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	699b      	ldr	r3, [r3, #24]
 800772c:	613b      	str	r3, [r7, #16]
 800772e:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2200      	movs	r2, #0
 8007734:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007736:	e00b      	b.n	8007750 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007738:	2300      	movs	r3, #0
 800773a:	60fb      	str	r3, [r7, #12]
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	695b      	ldr	r3, [r3, #20]
 8007742:	60fb      	str	r3, [r7, #12]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	699b      	ldr	r3, [r3, #24]
 800774a:	60fb      	str	r3, [r7, #12]
 800774c:	68fb      	ldr	r3, [r7, #12]
}
 800774e:	e7ff      	b.n	8007750 <I2C_Master_ADDR+0x316>
 8007750:	bf00      	nop
 8007752:	3744      	adds	r7, #68	; 0x44
 8007754:	46bd      	mov	sp, r7
 8007756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775a:	4770      	bx	lr

0800775c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800776a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007770:	b29b      	uxth	r3, r3
 8007772:	2b00      	cmp	r3, #0
 8007774:	d02b      	beq.n	80077ce <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800777a:	781a      	ldrb	r2, [r3, #0]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007786:	1c5a      	adds	r2, r3, #1
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007790:	b29b      	uxth	r3, r3
 8007792:	3b01      	subs	r3, #1
 8007794:	b29a      	uxth	r2, r3
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800779e:	b29b      	uxth	r3, r3
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d114      	bne.n	80077ce <I2C_SlaveTransmit_TXE+0x72>
 80077a4:	7bfb      	ldrb	r3, [r7, #15]
 80077a6:	2b29      	cmp	r3, #41	; 0x29
 80077a8:	d111      	bne.n	80077ce <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	685a      	ldr	r2, [r3, #4]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077b8:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2221      	movs	r2, #33	; 0x21
 80077be:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2228      	movs	r2, #40	; 0x28
 80077c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f7ff f9e7 	bl	8006b9c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80077ce:	bf00      	nop
 80077d0:	3710      	adds	r7, #16
 80077d2:	46bd      	mov	sp, r7
 80077d4:	bd80      	pop	{r7, pc}

080077d6 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80077d6:	b480      	push	{r7}
 80077d8:	b083      	sub	sp, #12
 80077da:	af00      	add	r7, sp, #0
 80077dc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d011      	beq.n	800780c <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077ec:	781a      	ldrb	r2, [r3, #0]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f8:	1c5a      	adds	r2, r3, #1
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007802:	b29b      	uxth	r3, r3
 8007804:	3b01      	subs	r3, #1
 8007806:	b29a      	uxth	r2, r3
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007826:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800782c:	b29b      	uxth	r3, r3
 800782e:	2b00      	cmp	r3, #0
 8007830:	d02c      	beq.n	800788c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	691a      	ldr	r2, [r3, #16]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783c:	b2d2      	uxtb	r2, r2
 800783e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007844:	1c5a      	adds	r2, r3, #1
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800784e:	b29b      	uxth	r3, r3
 8007850:	3b01      	subs	r3, #1
 8007852:	b29a      	uxth	r2, r3
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800785c:	b29b      	uxth	r3, r3
 800785e:	2b00      	cmp	r3, #0
 8007860:	d114      	bne.n	800788c <I2C_SlaveReceive_RXNE+0x74>
 8007862:	7bfb      	ldrb	r3, [r7, #15]
 8007864:	2b2a      	cmp	r3, #42	; 0x2a
 8007866:	d111      	bne.n	800788c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007876:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2222      	movs	r2, #34	; 0x22
 800787c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2228      	movs	r2, #40	; 0x28
 8007882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007886:	6878      	ldr	r0, [r7, #4]
 8007888:	f7ff f992 	bl	8006bb0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800788c:	bf00      	nop
 800788e:	3710      	adds	r7, #16
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007894:	b480      	push	{r7}
 8007896:	b083      	sub	sp, #12
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d012      	beq.n	80078cc <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	691a      	ldr	r2, [r3, #16]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b0:	b2d2      	uxtb	r2, r2
 80078b2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b8:	1c5a      	adds	r2, r3, #1
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078c2:	b29b      	uxth	r3, r3
 80078c4:	3b01      	subs	r3, #1
 80078c6:	b29a      	uxth	r2, r3
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80078cc:	bf00      	nop
 80078ce:	370c      	adds	r7, #12
 80078d0:	46bd      	mov	sp, r7
 80078d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d6:	4770      	bx	lr

080078d8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80078e2:	2300      	movs	r3, #0
 80078e4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078ec:	b2db      	uxtb	r3, r3
 80078ee:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80078f2:	2b28      	cmp	r3, #40	; 0x28
 80078f4:	d127      	bne.n	8007946 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007904:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	089b      	lsrs	r3, r3, #2
 800790a:	f003 0301 	and.w	r3, r3, #1
 800790e:	2b00      	cmp	r3, #0
 8007910:	d101      	bne.n	8007916 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8007912:	2301      	movs	r3, #1
 8007914:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	09db      	lsrs	r3, r3, #7
 800791a:	f003 0301 	and.w	r3, r3, #1
 800791e:	2b00      	cmp	r3, #0
 8007920:	d103      	bne.n	800792a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	81bb      	strh	r3, [r7, #12]
 8007928:	e002      	b.n	8007930 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	699b      	ldr	r3, [r3, #24]
 800792e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2200      	movs	r2, #0
 8007934:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8007938:	89ba      	ldrh	r2, [r7, #12]
 800793a:	7bfb      	ldrb	r3, [r7, #15]
 800793c:	4619      	mov	r1, r3
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f7ff f940 	bl	8006bc4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8007944:	e00e      	b.n	8007964 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007946:	2300      	movs	r3, #0
 8007948:	60bb      	str	r3, [r7, #8]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	695b      	ldr	r3, [r3, #20]
 8007950:	60bb      	str	r3, [r7, #8]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	699b      	ldr	r3, [r3, #24]
 8007958:	60bb      	str	r3, [r7, #8]
 800795a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007964:	bf00      	nop
 8007966:	3710      	adds	r7, #16
 8007968:	46bd      	mov	sp, r7
 800796a:	bd80      	pop	{r7, pc}

0800796c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800797a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	685a      	ldr	r2, [r3, #4]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800798a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800798c:	2300      	movs	r3, #0
 800798e:	60bb      	str	r3, [r7, #8]
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	60bb      	str	r3, [r7, #8]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	681a      	ldr	r2, [r3, #0]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f042 0201 	orr.w	r2, r2, #1
 80079a6:	601a      	str	r2, [r3, #0]
 80079a8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	681a      	ldr	r2, [r3, #0]
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80079b8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80079c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80079c8:	d172      	bne.n	8007ab0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80079ca:	7bfb      	ldrb	r3, [r7, #15]
 80079cc:	2b22      	cmp	r3, #34	; 0x22
 80079ce:	d002      	beq.n	80079d6 <I2C_Slave_STOPF+0x6a>
 80079d0:	7bfb      	ldrb	r3, [r7, #15]
 80079d2:	2b2a      	cmp	r3, #42	; 0x2a
 80079d4:	d135      	bne.n	8007a42 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	685b      	ldr	r3, [r3, #4]
 80079de:	b29a      	uxth	r2, r3
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079e8:	b29b      	uxth	r3, r3
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d005      	beq.n	80079fa <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079f2:	f043 0204 	orr.w	r2, r3, #4
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	685a      	ldr	r2, [r3, #4]
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a08:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a0e:	4618      	mov	r0, r3
 8007a10:	f7fd ff6a 	bl	80058e8 <HAL_DMA_GetState>
 8007a14:	4603      	mov	r3, r0
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d049      	beq.n	8007aae <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a1e:	4a69      	ldr	r2, [pc, #420]	; (8007bc4 <I2C_Slave_STOPF+0x258>)
 8007a20:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a26:	4618      	mov	r0, r3
 8007a28:	f7fd fdb2 	bl	8005590 <HAL_DMA_Abort_IT>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d03d      	beq.n	8007aae <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007a3c:	4610      	mov	r0, r2
 8007a3e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007a40:	e035      	b.n	8007aae <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	b29a      	uxth	r2, r3
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a54:	b29b      	uxth	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d005      	beq.n	8007a66 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a5e:	f043 0204 	orr.w	r2, r3, #4
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	685a      	ldr	r2, [r3, #4]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007a74:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f7fd ff34 	bl	80058e8 <HAL_DMA_GetState>
 8007a80:	4603      	mov	r3, r0
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d014      	beq.n	8007ab0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a8a:	4a4e      	ldr	r2, [pc, #312]	; (8007bc4 <I2C_Slave_STOPF+0x258>)
 8007a8c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7fd fd7c 	bl	8005590 <HAL_DMA_Abort_IT>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d008      	beq.n	8007ab0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007aa2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aa4:	687a      	ldr	r2, [r7, #4]
 8007aa6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007aa8:	4610      	mov	r0, r2
 8007aaa:	4798      	blx	r3
 8007aac:	e000      	b.n	8007ab0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007aae:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ab4:	b29b      	uxth	r3, r3
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d03e      	beq.n	8007b38 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	695b      	ldr	r3, [r3, #20]
 8007ac0:	f003 0304 	and.w	r3, r3, #4
 8007ac4:	2b04      	cmp	r3, #4
 8007ac6:	d112      	bne.n	8007aee <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	691a      	ldr	r2, [r3, #16]
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ad2:	b2d2      	uxtb	r2, r2
 8007ad4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ada:	1c5a      	adds	r2, r3, #1
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	695b      	ldr	r3, [r3, #20]
 8007af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007af8:	2b40      	cmp	r3, #64	; 0x40
 8007afa:	d112      	bne.n	8007b22 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	691a      	ldr	r2, [r3, #16]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b06:	b2d2      	uxtb	r2, r2
 8007b08:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b0e:	1c5a      	adds	r2, r3, #1
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	3b01      	subs	r3, #1
 8007b1c:	b29a      	uxth	r2, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007b26:	b29b      	uxth	r3, r3
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d005      	beq.n	8007b38 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b30:	f043 0204 	orr.w	r2, r3, #4
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d003      	beq.n	8007b48 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 f8b3 	bl	8007cac <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8007b46:	e039      	b.n	8007bbc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007b48:	7bfb      	ldrb	r3, [r7, #15]
 8007b4a:	2b2a      	cmp	r3, #42	; 0x2a
 8007b4c:	d109      	bne.n	8007b62 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	2200      	movs	r2, #0
 8007b52:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2228      	movs	r2, #40	; 0x28
 8007b58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f7ff f827 	bl	8006bb0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	2b28      	cmp	r3, #40	; 0x28
 8007b6c:	d111      	bne.n	8007b92 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	4a15      	ldr	r2, [pc, #84]	; (8007bc8 <I2C_Slave_STOPF+0x25c>)
 8007b72:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	2200      	movs	r2, #0
 8007b78:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2220      	movs	r2, #32
 8007b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	2200      	movs	r2, #0
 8007b86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f7ff f828 	bl	8006be0 <HAL_I2C_ListenCpltCallback>
}
 8007b90:	e014      	b.n	8007bbc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b96:	2b22      	cmp	r3, #34	; 0x22
 8007b98:	d002      	beq.n	8007ba0 <I2C_Slave_STOPF+0x234>
 8007b9a:	7bfb      	ldrb	r3, [r7, #15]
 8007b9c:	2b22      	cmp	r3, #34	; 0x22
 8007b9e:	d10d      	bne.n	8007bbc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2200      	movs	r2, #0
 8007ba4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	2220      	movs	r2, #32
 8007baa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f7fe fffa 	bl	8006bb0 <HAL_I2C_SlaveRxCpltCallback>
}
 8007bbc:	bf00      	nop
 8007bbe:	3710      	adds	r7, #16
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	080081d9 	.word	0x080081d9
 8007bc8:	ffff0000 	.word	0xffff0000

08007bcc <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b084      	sub	sp, #16
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bda:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007be0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	2b08      	cmp	r3, #8
 8007be6:	d002      	beq.n	8007bee <I2C_Slave_AF+0x22>
 8007be8:	68bb      	ldr	r3, [r7, #8]
 8007bea:	2b20      	cmp	r3, #32
 8007bec:	d129      	bne.n	8007c42 <I2C_Slave_AF+0x76>
 8007bee:	7bfb      	ldrb	r3, [r7, #15]
 8007bf0:	2b28      	cmp	r3, #40	; 0x28
 8007bf2:	d126      	bne.n	8007c42 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	4a2c      	ldr	r2, [pc, #176]	; (8007ca8 <I2C_Slave_AF+0xdc>)
 8007bf8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	685a      	ldr	r2, [r3, #4]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007c08:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c12:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	681a      	ldr	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c22:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2200      	movs	r2, #0
 8007c36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f7fe ffd0 	bl	8006be0 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8007c40:	e02e      	b.n	8007ca0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8007c42:	7bfb      	ldrb	r3, [r7, #15]
 8007c44:	2b21      	cmp	r3, #33	; 0x21
 8007c46:	d126      	bne.n	8007c96 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	4a17      	ldr	r2, [pc, #92]	; (8007ca8 <I2C_Slave_AF+0xdc>)
 8007c4c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2221      	movs	r2, #33	; 0x21
 8007c52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2220      	movs	r2, #32
 8007c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	685a      	ldr	r2, [r3, #4]
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007c72:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c7c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	681a      	ldr	r2, [r3, #0]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c8c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f7fe ff84 	bl	8006b9c <HAL_I2C_SlaveTxCpltCallback>
}
 8007c94:	e004      	b.n	8007ca0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c9e:	615a      	str	r2, [r3, #20]
}
 8007ca0:	bf00      	nop
 8007ca2:	3710      	adds	r7, #16
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	ffff0000 	.word	0xffff0000

08007cac <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b084      	sub	sp, #16
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cba:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007cc2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007cc4:	7bbb      	ldrb	r3, [r7, #14]
 8007cc6:	2b10      	cmp	r3, #16
 8007cc8:	d002      	beq.n	8007cd0 <I2C_ITError+0x24>
 8007cca:	7bbb      	ldrb	r3, [r7, #14]
 8007ccc:	2b40      	cmp	r3, #64	; 0x40
 8007cce:	d10a      	bne.n	8007ce6 <I2C_ITError+0x3a>
 8007cd0:	7bfb      	ldrb	r3, [r7, #15]
 8007cd2:	2b22      	cmp	r3, #34	; 0x22
 8007cd4:	d107      	bne.n	8007ce6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ce4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007ce6:	7bfb      	ldrb	r3, [r7, #15]
 8007ce8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007cec:	2b28      	cmp	r3, #40	; 0x28
 8007cee:	d107      	bne.n	8007d00 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	2228      	movs	r2, #40	; 0x28
 8007cfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007cfe:	e015      	b.n	8007d2c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	685b      	ldr	r3, [r3, #4]
 8007d06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d0e:	d00a      	beq.n	8007d26 <I2C_ITError+0x7a>
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
 8007d12:	2b60      	cmp	r3, #96	; 0x60
 8007d14:	d007      	beq.n	8007d26 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2220      	movs	r2, #32
 8007d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d3a:	d162      	bne.n	8007e02 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007d4a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	2b01      	cmp	r3, #1
 8007d58:	d020      	beq.n	8007d9c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d5e:	4a6a      	ldr	r2, [pc, #424]	; (8007f08 <I2C_ITError+0x25c>)
 8007d60:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7fd fc12 	bl	8005590 <HAL_DMA_Abort_IT>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	f000 8089 	beq.w	8007e86 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f022 0201 	bic.w	r2, r2, #1
 8007d82:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	2220      	movs	r2, #32
 8007d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007d96:	4610      	mov	r0, r2
 8007d98:	4798      	blx	r3
 8007d9a:	e074      	b.n	8007e86 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007da0:	4a59      	ldr	r2, [pc, #356]	; (8007f08 <I2C_ITError+0x25c>)
 8007da2:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007da8:	4618      	mov	r0, r3
 8007daa:	f7fd fbf1 	bl	8005590 <HAL_DMA_Abort_IT>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d068      	beq.n	8007e86 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dbe:	2b40      	cmp	r3, #64	; 0x40
 8007dc0:	d10b      	bne.n	8007dda <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	691a      	ldr	r2, [r3, #16]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dcc:	b2d2      	uxtb	r2, r2
 8007dce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dd4:	1c5a      	adds	r2, r3, #1
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	f022 0201 	bic.w	r2, r2, #1
 8007de8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2220      	movs	r2, #32
 8007dee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007df8:	687a      	ldr	r2, [r7, #4]
 8007dfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007dfc:	4610      	mov	r0, r2
 8007dfe:	4798      	blx	r3
 8007e00:	e041      	b.n	8007e86 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e08:	b2db      	uxtb	r3, r3
 8007e0a:	2b60      	cmp	r3, #96	; 0x60
 8007e0c:	d125      	bne.n	8007e5a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2220      	movs	r2, #32
 8007e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	695b      	ldr	r3, [r3, #20]
 8007e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e26:	2b40      	cmp	r3, #64	; 0x40
 8007e28:	d10b      	bne.n	8007e42 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	691a      	ldr	r2, [r3, #16]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e34:	b2d2      	uxtb	r2, r2
 8007e36:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3c:	1c5a      	adds	r2, r3, #1
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	681a      	ldr	r2, [r3, #0]
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	f022 0201 	bic.w	r2, r2, #1
 8007e50:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007e52:	6878      	ldr	r0, [r7, #4]
 8007e54:	f7fe feec 	bl	8006c30 <HAL_I2C_AbortCpltCallback>
 8007e58:	e015      	b.n	8007e86 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e64:	2b40      	cmp	r3, #64	; 0x40
 8007e66:	d10b      	bne.n	8007e80 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	691a      	ldr	r2, [r3, #16]
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e72:	b2d2      	uxtb	r2, r2
 8007e74:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	1c5a      	adds	r2, r3, #1
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007e80:	6878      	ldr	r0, [r7, #4]
 8007e82:	f7fe fecb 	bl	8006c1c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d10e      	bne.n	8007eb4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007e96:	68bb      	ldr	r3, [r7, #8]
 8007e98:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d109      	bne.n	8007eb4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007ea0:	68bb      	ldr	r3, [r7, #8]
 8007ea2:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d104      	bne.n	8007eb4 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d007      	beq.n	8007ec4 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	685a      	ldr	r2, [r3, #4]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007ec2:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007eca:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed0:	f003 0304 	and.w	r3, r3, #4
 8007ed4:	2b04      	cmp	r3, #4
 8007ed6:	d113      	bne.n	8007f00 <I2C_ITError+0x254>
 8007ed8:	7bfb      	ldrb	r3, [r7, #15]
 8007eda:	2b28      	cmp	r3, #40	; 0x28
 8007edc:	d110      	bne.n	8007f00 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	4a0a      	ldr	r2, [pc, #40]	; (8007f0c <I2C_ITError+0x260>)
 8007ee2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2220      	movs	r2, #32
 8007eee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f7fe fe70 	bl	8006be0 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007f00:	bf00      	nop
 8007f02:	3710      	adds	r7, #16
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	080081d9 	.word	0x080081d9
 8007f0c:	ffff0000 	.word	0xffff0000

08007f10 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b088      	sub	sp, #32
 8007f14:	af02      	add	r7, sp, #8
 8007f16:	60f8      	str	r0, [r7, #12]
 8007f18:	607a      	str	r2, [r7, #4]
 8007f1a:	603b      	str	r3, [r7, #0]
 8007f1c:	460b      	mov	r3, r1
 8007f1e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f24:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007f34:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007f36:	697b      	ldr	r3, [r7, #20]
 8007f38:	2b08      	cmp	r3, #8
 8007f3a:	d006      	beq.n	8007f4a <I2C_MasterRequestRead+0x3a>
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	2b01      	cmp	r3, #1
 8007f40:	d003      	beq.n	8007f4a <I2C_MasterRequestRead+0x3a>
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007f48:	d108      	bne.n	8007f5c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681a      	ldr	r2, [r3, #0]
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f58:	601a      	str	r2, [r3, #0]
 8007f5a:	e00b      	b.n	8007f74 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007f60:	2b11      	cmp	r3, #17
 8007f62:	d107      	bne.n	8007f74 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	681a      	ldr	r2, [r3, #0]
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007f72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	9300      	str	r3, [sp, #0]
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007f80:	68f8      	ldr	r0, [r7, #12]
 8007f82:	f000 f9d1 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 8007f86:	4603      	mov	r3, r0
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d00d      	beq.n	8007fa8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007f9a:	d103      	bne.n	8007fa4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007fa2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007fa4:	2303      	movs	r3, #3
 8007fa6:	e079      	b.n	800809c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	691b      	ldr	r3, [r3, #16]
 8007fac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007fb0:	d108      	bne.n	8007fc4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007fb2:	897b      	ldrh	r3, [r7, #10]
 8007fb4:	b2db      	uxtb	r3, r3
 8007fb6:	f043 0301 	orr.w	r3, r3, #1
 8007fba:	b2da      	uxtb	r2, r3
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	611a      	str	r2, [r3, #16]
 8007fc2:	e05f      	b.n	8008084 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007fc4:	897b      	ldrh	r3, [r7, #10]
 8007fc6:	11db      	asrs	r3, r3, #7
 8007fc8:	b2db      	uxtb	r3, r3
 8007fca:	f003 0306 	and.w	r3, r3, #6
 8007fce:	b2db      	uxtb	r3, r3
 8007fd0:	f063 030f 	orn	r3, r3, #15
 8007fd4:	b2da      	uxtb	r2, r3
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007fdc:	683b      	ldr	r3, [r7, #0]
 8007fde:	687a      	ldr	r2, [r7, #4]
 8007fe0:	4930      	ldr	r1, [pc, #192]	; (80080a4 <I2C_MasterRequestRead+0x194>)
 8007fe2:	68f8      	ldr	r0, [r7, #12]
 8007fe4:	f000 f9f7 	bl	80083d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007fe8:	4603      	mov	r3, r0
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d001      	beq.n	8007ff2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e054      	b.n	800809c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007ff2:	897b      	ldrh	r3, [r7, #10]
 8007ff4:	b2da      	uxtb	r2, r3
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ffc:	683b      	ldr	r3, [r7, #0]
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	4929      	ldr	r1, [pc, #164]	; (80080a8 <I2C_MasterRequestRead+0x198>)
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 f9e7 	bl	80083d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e044      	b.n	800809c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008012:	2300      	movs	r3, #0
 8008014:	613b      	str	r3, [r7, #16]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	695b      	ldr	r3, [r3, #20]
 800801c:	613b      	str	r3, [r7, #16]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	699b      	ldr	r3, [r3, #24]
 8008024:	613b      	str	r3, [r7, #16]
 8008026:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008036:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	9300      	str	r3, [sp, #0]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008044:	68f8      	ldr	r0, [r7, #12]
 8008046:	f000 f96f 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 800804a:	4603      	mov	r3, r0
 800804c:	2b00      	cmp	r3, #0
 800804e:	d00d      	beq.n	800806c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800805a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800805e:	d103      	bne.n	8008068 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008066:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8008068:	2303      	movs	r3, #3
 800806a:	e017      	b.n	800809c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800806c:	897b      	ldrh	r3, [r7, #10]
 800806e:	11db      	asrs	r3, r3, #7
 8008070:	b2db      	uxtb	r3, r3
 8008072:	f003 0306 	and.w	r3, r3, #6
 8008076:	b2db      	uxtb	r3, r3
 8008078:	f063 030e 	orn	r3, r3, #14
 800807c:	b2da      	uxtb	r2, r3
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	4907      	ldr	r1, [pc, #28]	; (80080a8 <I2C_MasterRequestRead+0x198>)
 800808a:	68f8      	ldr	r0, [r7, #12]
 800808c:	f000 f9a3 	bl	80083d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008090:	4603      	mov	r3, r0
 8008092:	2b00      	cmp	r3, #0
 8008094:	d001      	beq.n	800809a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8008096:	2301      	movs	r3, #1
 8008098:	e000      	b.n	800809c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800809a:	2300      	movs	r3, #0
}
 800809c:	4618      	mov	r0, r3
 800809e:	3718      	adds	r7, #24
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bd80      	pop	{r7, pc}
 80080a4:	00010008 	.word	0x00010008
 80080a8:	00010002 	.word	0x00010002

080080ac <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b088      	sub	sp, #32
 80080b0:	af02      	add	r7, sp, #8
 80080b2:	60f8      	str	r0, [r7, #12]
 80080b4:	4608      	mov	r0, r1
 80080b6:	4611      	mov	r1, r2
 80080b8:	461a      	mov	r2, r3
 80080ba:	4603      	mov	r3, r0
 80080bc:	817b      	strh	r3, [r7, #10]
 80080be:	460b      	mov	r3, r1
 80080c0:	813b      	strh	r3, [r7, #8]
 80080c2:	4613      	mov	r3, r2
 80080c4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	681a      	ldr	r2, [r3, #0]
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80080d4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80080d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	6a3b      	ldr	r3, [r7, #32]
 80080dc:	2200      	movs	r2, #0
 80080de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80080e2:	68f8      	ldr	r0, [r7, #12]
 80080e4:	f000 f920 	bl	8008328 <I2C_WaitOnFlagUntilTimeout>
 80080e8:	4603      	mov	r3, r0
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00d      	beq.n	800810a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80080fc:	d103      	bne.n	8008106 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008104:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008106:	2303      	movs	r3, #3
 8008108:	e05f      	b.n	80081ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800810a:	897b      	ldrh	r3, [r7, #10]
 800810c:	b2db      	uxtb	r3, r3
 800810e:	461a      	mov	r2, r3
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008118:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800811a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811c:	6a3a      	ldr	r2, [r7, #32]
 800811e:	492d      	ldr	r1, [pc, #180]	; (80081d4 <I2C_RequestMemoryWrite+0x128>)
 8008120:	68f8      	ldr	r0, [r7, #12]
 8008122:	f000 f958 	bl	80083d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008126:	4603      	mov	r3, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	d001      	beq.n	8008130 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e04c      	b.n	80081ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008130:	2300      	movs	r3, #0
 8008132:	617b      	str	r3, [r7, #20]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	695b      	ldr	r3, [r3, #20]
 800813a:	617b      	str	r3, [r7, #20]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	617b      	str	r3, [r7, #20]
 8008144:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008146:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008148:	6a39      	ldr	r1, [r7, #32]
 800814a:	68f8      	ldr	r0, [r7, #12]
 800814c:	f000 f9c2 	bl	80084d4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008150:	4603      	mov	r3, r0
 8008152:	2b00      	cmp	r3, #0
 8008154:	d00d      	beq.n	8008172 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800815a:	2b04      	cmp	r3, #4
 800815c:	d107      	bne.n	800816e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800816c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	e02b      	b.n	80081ca <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008172:	88fb      	ldrh	r3, [r7, #6]
 8008174:	2b01      	cmp	r3, #1
 8008176:	d105      	bne.n	8008184 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008178:	893b      	ldrh	r3, [r7, #8]
 800817a:	b2da      	uxtb	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	611a      	str	r2, [r3, #16]
 8008182:	e021      	b.n	80081c8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008184:	893b      	ldrh	r3, [r7, #8]
 8008186:	0a1b      	lsrs	r3, r3, #8
 8008188:	b29b      	uxth	r3, r3
 800818a:	b2da      	uxtb	r2, r3
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008192:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008194:	6a39      	ldr	r1, [r7, #32]
 8008196:	68f8      	ldr	r0, [r7, #12]
 8008198:	f000 f99c 	bl	80084d4 <I2C_WaitOnTXEFlagUntilTimeout>
 800819c:	4603      	mov	r3, r0
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00d      	beq.n	80081be <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80081a6:	2b04      	cmp	r3, #4
 80081a8:	d107      	bne.n	80081ba <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	681a      	ldr	r2, [r3, #0]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80081b8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e005      	b.n	80081ca <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80081be:	893b      	ldrh	r3, [r7, #8]
 80081c0:	b2da      	uxtb	r2, r3
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80081c8:	2300      	movs	r3, #0
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3718      	adds	r7, #24
 80081ce:	46bd      	mov	sp, r7
 80081d0:	bd80      	pop	{r7, pc}
 80081d2:	bf00      	nop
 80081d4:	00010002 	.word	0x00010002

080081d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b086      	sub	sp, #24
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80081e0:	2300      	movs	r3, #0
 80081e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80081f2:	4b4b      	ldr	r3, [pc, #300]	; (8008320 <I2C_DMAAbort+0x148>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	08db      	lsrs	r3, r3, #3
 80081f8:	4a4a      	ldr	r2, [pc, #296]	; (8008324 <I2C_DMAAbort+0x14c>)
 80081fa:	fba2 2303 	umull	r2, r3, r2, r3
 80081fe:	0a1a      	lsrs	r2, r3, #8
 8008200:	4613      	mov	r3, r2
 8008202:	009b      	lsls	r3, r3, #2
 8008204:	4413      	add	r3, r2
 8008206:	00da      	lsls	r2, r3, #3
 8008208:	1ad3      	subs	r3, r2, r3
 800820a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d106      	bne.n	8008220 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008216:	f043 0220 	orr.w	r2, r3, #32
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800821e:	e00a      	b.n	8008236 <I2C_DMAAbort+0x5e>
    }
    count--;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	3b01      	subs	r3, #1
 8008224:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008230:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008234:	d0ea      	beq.n	800820c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800823a:	2b00      	cmp	r3, #0
 800823c:	d003      	beq.n	8008246 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008242:	2200      	movs	r2, #0
 8008244:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800824a:	2b00      	cmp	r3, #0
 800824c:	d003      	beq.n	8008256 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800824e:	697b      	ldr	r3, [r7, #20]
 8008250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008252:	2200      	movs	r2, #0
 8008254:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	697b      	ldr	r3, [r7, #20]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008264:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008266:	697b      	ldr	r3, [r7, #20]
 8008268:	2200      	movs	r2, #0
 800826a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800826c:	697b      	ldr	r3, [r7, #20]
 800826e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008270:	2b00      	cmp	r3, #0
 8008272:	d003      	beq.n	800827c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008274:	697b      	ldr	r3, [r7, #20]
 8008276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008278:	2200      	movs	r2, #0
 800827a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008280:	2b00      	cmp	r3, #0
 8008282:	d003      	beq.n	800828c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008284:	697b      	ldr	r3, [r7, #20]
 8008286:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008288:	2200      	movs	r2, #0
 800828a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800828c:	697b      	ldr	r3, [r7, #20]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	681a      	ldr	r2, [r3, #0]
 8008292:	697b      	ldr	r3, [r7, #20]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f022 0201 	bic.w	r2, r2, #1
 800829a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800829c:	697b      	ldr	r3, [r7, #20]
 800829e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	2b60      	cmp	r3, #96	; 0x60
 80082a6:	d10e      	bne.n	80082c6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80082a8:	697b      	ldr	r3, [r7, #20]
 80082aa:	2220      	movs	r2, #32
 80082ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80082b0:	697b      	ldr	r3, [r7, #20]
 80082b2:	2200      	movs	r2, #0
 80082b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	2200      	movs	r2, #0
 80082bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80082be:	6978      	ldr	r0, [r7, #20]
 80082c0:	f7fe fcb6 	bl	8006c30 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80082c4:	e027      	b.n	8008316 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80082c6:	7cfb      	ldrb	r3, [r7, #19]
 80082c8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80082cc:	2b28      	cmp	r3, #40	; 0x28
 80082ce:	d117      	bne.n	8008300 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80082d0:	697b      	ldr	r3, [r7, #20]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	697b      	ldr	r3, [r7, #20]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f042 0201 	orr.w	r2, r2, #1
 80082de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	681a      	ldr	r2, [r3, #0]
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80082ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	2200      	movs	r2, #0
 80082f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80082f6:	697b      	ldr	r3, [r7, #20]
 80082f8:	2228      	movs	r2, #40	; 0x28
 80082fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80082fe:	e007      	b.n	8008310 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	2220      	movs	r2, #32
 8008304:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	2200      	movs	r2, #0
 800830c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008310:	6978      	ldr	r0, [r7, #20]
 8008312:	f7fe fc83 	bl	8006c1c <HAL_I2C_ErrorCallback>
}
 8008316:	bf00      	nop
 8008318:	3718      	adds	r7, #24
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}
 800831e:	bf00      	nop
 8008320:	20000288 	.word	0x20000288
 8008324:	14f8b589 	.word	0x14f8b589

08008328 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b084      	sub	sp, #16
 800832c:	af00      	add	r7, sp, #0
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	603b      	str	r3, [r7, #0]
 8008334:	4613      	mov	r3, r2
 8008336:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008338:	e025      	b.n	8008386 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008340:	d021      	beq.n	8008386 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008342:	f7fc fa8f 	bl	8004864 <HAL_GetTick>
 8008346:	4602      	mov	r2, r0
 8008348:	69bb      	ldr	r3, [r7, #24]
 800834a:	1ad3      	subs	r3, r2, r3
 800834c:	683a      	ldr	r2, [r7, #0]
 800834e:	429a      	cmp	r2, r3
 8008350:	d302      	bcc.n	8008358 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	2b00      	cmp	r3, #0
 8008356:	d116      	bne.n	8008386 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2200      	movs	r2, #0
 800835c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2220      	movs	r2, #32
 8008362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2200      	movs	r2, #0
 800836a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008372:	f043 0220 	orr.w	r2, r3, #32
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2200      	movs	r2, #0
 800837e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008382:	2301      	movs	r3, #1
 8008384:	e023      	b.n	80083ce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	0c1b      	lsrs	r3, r3, #16
 800838a:	b2db      	uxtb	r3, r3
 800838c:	2b01      	cmp	r3, #1
 800838e:	d10d      	bne.n	80083ac <I2C_WaitOnFlagUntilTimeout+0x84>
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	695b      	ldr	r3, [r3, #20]
 8008396:	43da      	mvns	r2, r3
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	4013      	ands	r3, r2
 800839c:	b29b      	uxth	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	bf0c      	ite	eq
 80083a2:	2301      	moveq	r3, #1
 80083a4:	2300      	movne	r3, #0
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	461a      	mov	r2, r3
 80083aa:	e00c      	b.n	80083c6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	699b      	ldr	r3, [r3, #24]
 80083b2:	43da      	mvns	r2, r3
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	4013      	ands	r3, r2
 80083b8:	b29b      	uxth	r3, r3
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	bf0c      	ite	eq
 80083be:	2301      	moveq	r3, #1
 80083c0:	2300      	movne	r3, #0
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	461a      	mov	r2, r3
 80083c6:	79fb      	ldrb	r3, [r7, #7]
 80083c8:	429a      	cmp	r2, r3
 80083ca:	d0b6      	beq.n	800833a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80083cc:	2300      	movs	r3, #0
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b084      	sub	sp, #16
 80083da:	af00      	add	r7, sp, #0
 80083dc:	60f8      	str	r0, [r7, #12]
 80083de:	60b9      	str	r1, [r7, #8]
 80083e0:	607a      	str	r2, [r7, #4]
 80083e2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80083e4:	e051      	b.n	800848a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	695b      	ldr	r3, [r3, #20]
 80083ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80083f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083f4:	d123      	bne.n	800843e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	681a      	ldr	r2, [r3, #0]
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008404:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800840e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	2220      	movs	r2, #32
 800841a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2200      	movs	r2, #0
 8008422:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842a:	f043 0204 	orr.w	r2, r3, #4
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e046      	b.n	80084cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008444:	d021      	beq.n	800848a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008446:	f7fc fa0d 	bl	8004864 <HAL_GetTick>
 800844a:	4602      	mov	r2, r0
 800844c:	683b      	ldr	r3, [r7, #0]
 800844e:	1ad3      	subs	r3, r2, r3
 8008450:	687a      	ldr	r2, [r7, #4]
 8008452:	429a      	cmp	r2, r3
 8008454:	d302      	bcc.n	800845c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2b00      	cmp	r3, #0
 800845a:	d116      	bne.n	800848a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2200      	movs	r2, #0
 8008460:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2220      	movs	r2, #32
 8008466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2200      	movs	r2, #0
 800846e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008476:	f043 0220 	orr.w	r2, r3, #32
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	2200      	movs	r2, #0
 8008482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008486:	2301      	movs	r3, #1
 8008488:	e020      	b.n	80084cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	0c1b      	lsrs	r3, r3, #16
 800848e:	b2db      	uxtb	r3, r3
 8008490:	2b01      	cmp	r3, #1
 8008492:	d10c      	bne.n	80084ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	695b      	ldr	r3, [r3, #20]
 800849a:	43da      	mvns	r2, r3
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	4013      	ands	r3, r2
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	bf14      	ite	ne
 80084a6:	2301      	movne	r3, #1
 80084a8:	2300      	moveq	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	e00b      	b.n	80084c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	699b      	ldr	r3, [r3, #24]
 80084b4:	43da      	mvns	r2, r3
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	4013      	ands	r3, r2
 80084ba:	b29b      	uxth	r3, r3
 80084bc:	2b00      	cmp	r3, #0
 80084be:	bf14      	ite	ne
 80084c0:	2301      	movne	r3, #1
 80084c2:	2300      	moveq	r3, #0
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d18d      	bne.n	80083e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3710      	adds	r7, #16
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80084e0:	e02d      	b.n	800853e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80084e2:	68f8      	ldr	r0, [r7, #12]
 80084e4:	f000 f900 	bl	80086e8 <I2C_IsAcknowledgeFailed>
 80084e8:	4603      	mov	r3, r0
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d001      	beq.n	80084f2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80084ee:	2301      	movs	r3, #1
 80084f0:	e02d      	b.n	800854e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f8:	d021      	beq.n	800853e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084fa:	f7fc f9b3 	bl	8004864 <HAL_GetTick>
 80084fe:	4602      	mov	r2, r0
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	1ad3      	subs	r3, r2, r3
 8008504:	68ba      	ldr	r2, [r7, #8]
 8008506:	429a      	cmp	r2, r3
 8008508:	d302      	bcc.n	8008510 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800850a:	68bb      	ldr	r3, [r7, #8]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d116      	bne.n	800853e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	2200      	movs	r2, #0
 8008514:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	2220      	movs	r2, #32
 800851a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800852a:	f043 0220 	orr.w	r2, r3, #32
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2200      	movs	r2, #0
 8008536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	e007      	b.n	800854e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	695b      	ldr	r3, [r3, #20]
 8008544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008548:	2b80      	cmp	r3, #128	; 0x80
 800854a:	d1ca      	bne.n	80084e2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800854c:	2300      	movs	r3, #0
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b084      	sub	sp, #16
 800855a:	af00      	add	r7, sp, #0
 800855c:	60f8      	str	r0, [r7, #12]
 800855e:	60b9      	str	r1, [r7, #8]
 8008560:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008562:	e02d      	b.n	80085c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008564:	68f8      	ldr	r0, [r7, #12]
 8008566:	f000 f8bf 	bl	80086e8 <I2C_IsAcknowledgeFailed>
 800856a:	4603      	mov	r3, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	d001      	beq.n	8008574 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008570:	2301      	movs	r3, #1
 8008572:	e02d      	b.n	80085d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800857a:	d021      	beq.n	80085c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800857c:	f7fc f972 	bl	8004864 <HAL_GetTick>
 8008580:	4602      	mov	r2, r0
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	1ad3      	subs	r3, r2, r3
 8008586:	68ba      	ldr	r2, [r7, #8]
 8008588:	429a      	cmp	r2, r3
 800858a:	d302      	bcc.n	8008592 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d116      	bne.n	80085c0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2220      	movs	r2, #32
 800859c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085ac:	f043 0220 	orr.w	r2, r3, #32
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	2200      	movs	r2, #0
 80085b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e007      	b.n	80085d0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	695b      	ldr	r3, [r3, #20]
 80085c6:	f003 0304 	and.w	r3, r3, #4
 80085ca:	2b04      	cmp	r3, #4
 80085cc:	d1ca      	bne.n	8008564 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80085ce:	2300      	movs	r3, #0
}
 80085d0:	4618      	mov	r0, r3
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80085d8:	b480      	push	{r7}
 80085da:	b085      	sub	sp, #20
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80085e0:	2300      	movs	r3, #0
 80085e2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80085e4:	4b13      	ldr	r3, [pc, #76]	; (8008634 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	08db      	lsrs	r3, r3, #3
 80085ea:	4a13      	ldr	r2, [pc, #76]	; (8008638 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80085ec:	fba2 2303 	umull	r2, r3, r2, r3
 80085f0:	0a1a      	lsrs	r2, r3, #8
 80085f2:	4613      	mov	r3, r2
 80085f4:	009b      	lsls	r3, r3, #2
 80085f6:	4413      	add	r3, r2
 80085f8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	3b01      	subs	r3, #1
 80085fe:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d107      	bne.n	8008616 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860a:	f043 0220 	orr.w	r2, r3, #32
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008612:	2301      	movs	r3, #1
 8008614:	e008      	b.n	8008628 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008620:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008624:	d0e9      	beq.n	80085fa <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3714      	adds	r7, #20
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr
 8008634:	20000288 	.word	0x20000288
 8008638:	14f8b589 	.word	0x14f8b589

0800863c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b084      	sub	sp, #16
 8008640:	af00      	add	r7, sp, #0
 8008642:	60f8      	str	r0, [r7, #12]
 8008644:	60b9      	str	r1, [r7, #8]
 8008646:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008648:	e042      	b.n	80086d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	695b      	ldr	r3, [r3, #20]
 8008650:	f003 0310 	and.w	r3, r3, #16
 8008654:	2b10      	cmp	r3, #16
 8008656:	d119      	bne.n	800868c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f06f 0210 	mvn.w	r2, #16
 8008660:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2220      	movs	r2, #32
 800866c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	2200      	movs	r2, #0
 8008674:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	2200      	movs	r2, #0
 8008684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008688:	2301      	movs	r3, #1
 800868a:	e029      	b.n	80086e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800868c:	f7fc f8ea 	bl	8004864 <HAL_GetTick>
 8008690:	4602      	mov	r2, r0
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	1ad3      	subs	r3, r2, r3
 8008696:	68ba      	ldr	r2, [r7, #8]
 8008698:	429a      	cmp	r2, r3
 800869a:	d302      	bcc.n	80086a2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800869c:	68bb      	ldr	r3, [r7, #8]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d116      	bne.n	80086d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	2200      	movs	r2, #0
 80086a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	2220      	movs	r2, #32
 80086ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80086b0:	68fb      	ldr	r3, [r7, #12]
 80086b2:	2200      	movs	r2, #0
 80086b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086bc:	f043 0220 	orr.w	r2, r3, #32
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e007      	b.n	80086e0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	695b      	ldr	r3, [r3, #20]
 80086d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80086da:	2b40      	cmp	r3, #64	; 0x40
 80086dc:	d1b5      	bne.n	800864a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80086de:	2300      	movs	r3, #0
}
 80086e0:	4618      	mov	r0, r3
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	695b      	ldr	r3, [r3, #20]
 80086f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80086fe:	d11b      	bne.n	8008738 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008708:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	2200      	movs	r2, #0
 800870e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2220      	movs	r2, #32
 8008714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008724:	f043 0204 	orr.w	r2, r3, #4
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008734:	2301      	movs	r3, #1
 8008736:	e000      	b.n	800873a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008738:	2300      	movs	r3, #0
}
 800873a:	4618      	mov	r0, r3
 800873c:	370c      	adds	r7, #12
 800873e:	46bd      	mov	sp, r7
 8008740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008744:	4770      	bx	lr

08008746 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008746:	b480      	push	{r7}
 8008748:	b083      	sub	sp, #12
 800874a:	af00      	add	r7, sp, #0
 800874c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008752:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008756:	d103      	bne.n	8008760 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2201      	movs	r2, #1
 800875c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800875e:	e007      	b.n	8008770 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008764:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008768:	d102      	bne.n	8008770 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	2208      	movs	r2, #8
 800876e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008770:	bf00      	nop
 8008772:	370c      	adds	r7, #12
 8008774:	46bd      	mov	sp, r7
 8008776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877a:	4770      	bx	lr

0800877c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800877c:	b580      	push	{r7, lr}
 800877e:	b086      	sub	sp, #24
 8008780:	af00      	add	r7, sp, #0
 8008782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	2b00      	cmp	r3, #0
 8008788:	d101      	bne.n	800878e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800878a:	2301      	movs	r3, #1
 800878c:	e267      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	f003 0301 	and.w	r3, r3, #1
 8008796:	2b00      	cmp	r3, #0
 8008798:	d075      	beq.n	8008886 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800879a:	4b88      	ldr	r3, [pc, #544]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 800879c:	689b      	ldr	r3, [r3, #8]
 800879e:	f003 030c 	and.w	r3, r3, #12
 80087a2:	2b04      	cmp	r3, #4
 80087a4:	d00c      	beq.n	80087c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087a6:	4b85      	ldr	r3, [pc, #532]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80087a8:	689b      	ldr	r3, [r3, #8]
 80087aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80087ae:	2b08      	cmp	r3, #8
 80087b0:	d112      	bne.n	80087d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80087b2:	4b82      	ldr	r3, [pc, #520]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80087b4:	685b      	ldr	r3, [r3, #4]
 80087b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80087ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80087be:	d10b      	bne.n	80087d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80087c0:	4b7e      	ldr	r3, [pc, #504]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d05b      	beq.n	8008884 <HAL_RCC_OscConfig+0x108>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d157      	bne.n	8008884 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e242      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80087e0:	d106      	bne.n	80087f0 <HAL_RCC_OscConfig+0x74>
 80087e2:	4b76      	ldr	r3, [pc, #472]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	4a75      	ldr	r2, [pc, #468]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80087e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80087ec:	6013      	str	r3, [r2, #0]
 80087ee:	e01d      	b.n	800882c <HAL_RCC_OscConfig+0xb0>
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80087f8:	d10c      	bne.n	8008814 <HAL_RCC_OscConfig+0x98>
 80087fa:	4b70      	ldr	r3, [pc, #448]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	4a6f      	ldr	r2, [pc, #444]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008800:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008804:	6013      	str	r3, [r2, #0]
 8008806:	4b6d      	ldr	r3, [pc, #436]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a6c      	ldr	r2, [pc, #432]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 800880c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008810:	6013      	str	r3, [r2, #0]
 8008812:	e00b      	b.n	800882c <HAL_RCC_OscConfig+0xb0>
 8008814:	4b69      	ldr	r3, [pc, #420]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a68      	ldr	r2, [pc, #416]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 800881a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800881e:	6013      	str	r3, [r2, #0]
 8008820:	4b66      	ldr	r3, [pc, #408]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	4a65      	ldr	r2, [pc, #404]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800882a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	685b      	ldr	r3, [r3, #4]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d013      	beq.n	800885c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008834:	f7fc f816 	bl	8004864 <HAL_GetTick>
 8008838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800883a:	e008      	b.n	800884e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800883c:	f7fc f812 	bl	8004864 <HAL_GetTick>
 8008840:	4602      	mov	r2, r0
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	1ad3      	subs	r3, r2, r3
 8008846:	2b64      	cmp	r3, #100	; 0x64
 8008848:	d901      	bls.n	800884e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800884a:	2303      	movs	r3, #3
 800884c:	e207      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800884e:	4b5b      	ldr	r3, [pc, #364]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008856:	2b00      	cmp	r3, #0
 8008858:	d0f0      	beq.n	800883c <HAL_RCC_OscConfig+0xc0>
 800885a:	e014      	b.n	8008886 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800885c:	f7fc f802 	bl	8004864 <HAL_GetTick>
 8008860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008862:	e008      	b.n	8008876 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008864:	f7fb fffe 	bl	8004864 <HAL_GetTick>
 8008868:	4602      	mov	r2, r0
 800886a:	693b      	ldr	r3, [r7, #16]
 800886c:	1ad3      	subs	r3, r2, r3
 800886e:	2b64      	cmp	r3, #100	; 0x64
 8008870:	d901      	bls.n	8008876 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008872:	2303      	movs	r3, #3
 8008874:	e1f3      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008876:	4b51      	ldr	r3, [pc, #324]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800887e:	2b00      	cmp	r3, #0
 8008880:	d1f0      	bne.n	8008864 <HAL_RCC_OscConfig+0xe8>
 8008882:	e000      	b.n	8008886 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008884:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	2b00      	cmp	r3, #0
 8008890:	d063      	beq.n	800895a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008892:	4b4a      	ldr	r3, [pc, #296]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	f003 030c 	and.w	r3, r3, #12
 800889a:	2b00      	cmp	r3, #0
 800889c:	d00b      	beq.n	80088b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800889e:	4b47      	ldr	r3, [pc, #284]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80088a0:	689b      	ldr	r3, [r3, #8]
 80088a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80088a6:	2b08      	cmp	r3, #8
 80088a8:	d11c      	bne.n	80088e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80088aa:	4b44      	ldr	r3, [pc, #272]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d116      	bne.n	80088e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088b6:	4b41      	ldr	r3, [pc, #260]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f003 0302 	and.w	r3, r3, #2
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d005      	beq.n	80088ce <HAL_RCC_OscConfig+0x152>
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	68db      	ldr	r3, [r3, #12]
 80088c6:	2b01      	cmp	r3, #1
 80088c8:	d001      	beq.n	80088ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80088ca:	2301      	movs	r3, #1
 80088cc:	e1c7      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80088ce:	4b3b      	ldr	r3, [pc, #236]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	691b      	ldr	r3, [r3, #16]
 80088da:	00db      	lsls	r3, r3, #3
 80088dc:	4937      	ldr	r1, [pc, #220]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 80088de:	4313      	orrs	r3, r2
 80088e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80088e2:	e03a      	b.n	800895a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	68db      	ldr	r3, [r3, #12]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d020      	beq.n	800892e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80088ec:	4b34      	ldr	r3, [pc, #208]	; (80089c0 <HAL_RCC_OscConfig+0x244>)
 80088ee:	2201      	movs	r2, #1
 80088f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80088f2:	f7fb ffb7 	bl	8004864 <HAL_GetTick>
 80088f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80088f8:	e008      	b.n	800890c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80088fa:	f7fb ffb3 	bl	8004864 <HAL_GetTick>
 80088fe:	4602      	mov	r2, r0
 8008900:	693b      	ldr	r3, [r7, #16]
 8008902:	1ad3      	subs	r3, r2, r3
 8008904:	2b02      	cmp	r3, #2
 8008906:	d901      	bls.n	800890c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008908:	2303      	movs	r3, #3
 800890a:	e1a8      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800890c:	4b2b      	ldr	r3, [pc, #172]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	f003 0302 	and.w	r3, r3, #2
 8008914:	2b00      	cmp	r3, #0
 8008916:	d0f0      	beq.n	80088fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008918:	4b28      	ldr	r3, [pc, #160]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	00db      	lsls	r3, r3, #3
 8008926:	4925      	ldr	r1, [pc, #148]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008928:	4313      	orrs	r3, r2
 800892a:	600b      	str	r3, [r1, #0]
 800892c:	e015      	b.n	800895a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800892e:	4b24      	ldr	r3, [pc, #144]	; (80089c0 <HAL_RCC_OscConfig+0x244>)
 8008930:	2200      	movs	r2, #0
 8008932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008934:	f7fb ff96 	bl	8004864 <HAL_GetTick>
 8008938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800893a:	e008      	b.n	800894e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800893c:	f7fb ff92 	bl	8004864 <HAL_GetTick>
 8008940:	4602      	mov	r2, r0
 8008942:	693b      	ldr	r3, [r7, #16]
 8008944:	1ad3      	subs	r3, r2, r3
 8008946:	2b02      	cmp	r3, #2
 8008948:	d901      	bls.n	800894e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800894a:	2303      	movs	r3, #3
 800894c:	e187      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800894e:	4b1b      	ldr	r3, [pc, #108]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f003 0302 	and.w	r3, r3, #2
 8008956:	2b00      	cmp	r3, #0
 8008958:	d1f0      	bne.n	800893c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f003 0308 	and.w	r3, r3, #8
 8008962:	2b00      	cmp	r3, #0
 8008964:	d036      	beq.n	80089d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	695b      	ldr	r3, [r3, #20]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d016      	beq.n	800899c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800896e:	4b15      	ldr	r3, [pc, #84]	; (80089c4 <HAL_RCC_OscConfig+0x248>)
 8008970:	2201      	movs	r2, #1
 8008972:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008974:	f7fb ff76 	bl	8004864 <HAL_GetTick>
 8008978:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800897a:	e008      	b.n	800898e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800897c:	f7fb ff72 	bl	8004864 <HAL_GetTick>
 8008980:	4602      	mov	r2, r0
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	1ad3      	subs	r3, r2, r3
 8008986:	2b02      	cmp	r3, #2
 8008988:	d901      	bls.n	800898e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800898a:	2303      	movs	r3, #3
 800898c:	e167      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800898e:	4b0b      	ldr	r3, [pc, #44]	; (80089bc <HAL_RCC_OscConfig+0x240>)
 8008990:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008992:	f003 0302 	and.w	r3, r3, #2
 8008996:	2b00      	cmp	r3, #0
 8008998:	d0f0      	beq.n	800897c <HAL_RCC_OscConfig+0x200>
 800899a:	e01b      	b.n	80089d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800899c:	4b09      	ldr	r3, [pc, #36]	; (80089c4 <HAL_RCC_OscConfig+0x248>)
 800899e:	2200      	movs	r2, #0
 80089a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80089a2:	f7fb ff5f 	bl	8004864 <HAL_GetTick>
 80089a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089a8:	e00e      	b.n	80089c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80089aa:	f7fb ff5b 	bl	8004864 <HAL_GetTick>
 80089ae:	4602      	mov	r2, r0
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	1ad3      	subs	r3, r2, r3
 80089b4:	2b02      	cmp	r3, #2
 80089b6:	d907      	bls.n	80089c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80089b8:	2303      	movs	r3, #3
 80089ba:	e150      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
 80089bc:	40023800 	.word	0x40023800
 80089c0:	42470000 	.word	0x42470000
 80089c4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80089c8:	4b88      	ldr	r3, [pc, #544]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 80089ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089cc:	f003 0302 	and.w	r3, r3, #2
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d1ea      	bne.n	80089aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f003 0304 	and.w	r3, r3, #4
 80089dc:	2b00      	cmp	r3, #0
 80089de:	f000 8097 	beq.w	8008b10 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80089e2:	2300      	movs	r3, #0
 80089e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80089e6:	4b81      	ldr	r3, [pc, #516]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 80089e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d10f      	bne.n	8008a12 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80089f2:	2300      	movs	r3, #0
 80089f4:	60bb      	str	r3, [r7, #8]
 80089f6:	4b7d      	ldr	r3, [pc, #500]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 80089f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089fa:	4a7c      	ldr	r2, [pc, #496]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 80089fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a00:	6413      	str	r3, [r2, #64]	; 0x40
 8008a02:	4b7a      	ldr	r3, [pc, #488]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a0a:	60bb      	str	r3, [r7, #8]
 8008a0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a12:	4b77      	ldr	r3, [pc, #476]	; (8008bf0 <HAL_RCC_OscConfig+0x474>)
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d118      	bne.n	8008a50 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008a1e:	4b74      	ldr	r3, [pc, #464]	; (8008bf0 <HAL_RCC_OscConfig+0x474>)
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	4a73      	ldr	r2, [pc, #460]	; (8008bf0 <HAL_RCC_OscConfig+0x474>)
 8008a24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008a28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008a2a:	f7fb ff1b 	bl	8004864 <HAL_GetTick>
 8008a2e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a30:	e008      	b.n	8008a44 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008a32:	f7fb ff17 	bl	8004864 <HAL_GetTick>
 8008a36:	4602      	mov	r2, r0
 8008a38:	693b      	ldr	r3, [r7, #16]
 8008a3a:	1ad3      	subs	r3, r2, r3
 8008a3c:	2b02      	cmp	r3, #2
 8008a3e:	d901      	bls.n	8008a44 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008a40:	2303      	movs	r3, #3
 8008a42:	e10c      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008a44:	4b6a      	ldr	r3, [pc, #424]	; (8008bf0 <HAL_RCC_OscConfig+0x474>)
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d0f0      	beq.n	8008a32 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	d106      	bne.n	8008a66 <HAL_RCC_OscConfig+0x2ea>
 8008a58:	4b64      	ldr	r3, [pc, #400]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a5c:	4a63      	ldr	r2, [pc, #396]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a5e:	f043 0301 	orr.w	r3, r3, #1
 8008a62:	6713      	str	r3, [r2, #112]	; 0x70
 8008a64:	e01c      	b.n	8008aa0 <HAL_RCC_OscConfig+0x324>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	689b      	ldr	r3, [r3, #8]
 8008a6a:	2b05      	cmp	r3, #5
 8008a6c:	d10c      	bne.n	8008a88 <HAL_RCC_OscConfig+0x30c>
 8008a6e:	4b5f      	ldr	r3, [pc, #380]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a72:	4a5e      	ldr	r2, [pc, #376]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a74:	f043 0304 	orr.w	r3, r3, #4
 8008a78:	6713      	str	r3, [r2, #112]	; 0x70
 8008a7a:	4b5c      	ldr	r3, [pc, #368]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a7e:	4a5b      	ldr	r2, [pc, #364]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a80:	f043 0301 	orr.w	r3, r3, #1
 8008a84:	6713      	str	r3, [r2, #112]	; 0x70
 8008a86:	e00b      	b.n	8008aa0 <HAL_RCC_OscConfig+0x324>
 8008a88:	4b58      	ldr	r3, [pc, #352]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a8c:	4a57      	ldr	r2, [pc, #348]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a8e:	f023 0301 	bic.w	r3, r3, #1
 8008a92:	6713      	str	r3, [r2, #112]	; 0x70
 8008a94:	4b55      	ldr	r3, [pc, #340]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008a98:	4a54      	ldr	r2, [pc, #336]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008a9a:	f023 0304 	bic.w	r3, r3, #4
 8008a9e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	689b      	ldr	r3, [r3, #8]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d015      	beq.n	8008ad4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008aa8:	f7fb fedc 	bl	8004864 <HAL_GetTick>
 8008aac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008aae:	e00a      	b.n	8008ac6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008ab0:	f7fb fed8 	bl	8004864 <HAL_GetTick>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	1ad3      	subs	r3, r2, r3
 8008aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d901      	bls.n	8008ac6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	e0cb      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008ac6:	4b49      	ldr	r3, [pc, #292]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008aca:	f003 0302 	and.w	r3, r3, #2
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d0ee      	beq.n	8008ab0 <HAL_RCC_OscConfig+0x334>
 8008ad2:	e014      	b.n	8008afe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008ad4:	f7fb fec6 	bl	8004864 <HAL_GetTick>
 8008ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008ada:	e00a      	b.n	8008af2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008adc:	f7fb fec2 	bl	8004864 <HAL_GetTick>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	f241 3288 	movw	r2, #5000	; 0x1388
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d901      	bls.n	8008af2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008aee:	2303      	movs	r3, #3
 8008af0:	e0b5      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008af2:	4b3e      	ldr	r3, [pc, #248]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008af6:	f003 0302 	and.w	r3, r3, #2
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d1ee      	bne.n	8008adc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008afe:	7dfb      	ldrb	r3, [r7, #23]
 8008b00:	2b01      	cmp	r3, #1
 8008b02:	d105      	bne.n	8008b10 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008b04:	4b39      	ldr	r3, [pc, #228]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b08:	4a38      	ldr	r2, [pc, #224]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008b0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b0e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	699b      	ldr	r3, [r3, #24]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f000 80a1 	beq.w	8008c5c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008b1a:	4b34      	ldr	r3, [pc, #208]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008b1c:	689b      	ldr	r3, [r3, #8]
 8008b1e:	f003 030c 	and.w	r3, r3, #12
 8008b22:	2b08      	cmp	r3, #8
 8008b24:	d05c      	beq.n	8008be0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	699b      	ldr	r3, [r3, #24]
 8008b2a:	2b02      	cmp	r3, #2
 8008b2c:	d141      	bne.n	8008bb2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b2e:	4b31      	ldr	r3, [pc, #196]	; (8008bf4 <HAL_RCC_OscConfig+0x478>)
 8008b30:	2200      	movs	r2, #0
 8008b32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b34:	f7fb fe96 	bl	8004864 <HAL_GetTick>
 8008b38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b3a:	e008      	b.n	8008b4e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b3c:	f7fb fe92 	bl	8004864 <HAL_GetTick>
 8008b40:	4602      	mov	r2, r0
 8008b42:	693b      	ldr	r3, [r7, #16]
 8008b44:	1ad3      	subs	r3, r2, r3
 8008b46:	2b02      	cmp	r3, #2
 8008b48:	d901      	bls.n	8008b4e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008b4a:	2303      	movs	r3, #3
 8008b4c:	e087      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008b4e:	4b27      	ldr	r3, [pc, #156]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d1f0      	bne.n	8008b3c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	69da      	ldr	r2, [r3, #28]
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	6a1b      	ldr	r3, [r3, #32]
 8008b62:	431a      	orrs	r2, r3
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b68:	019b      	lsls	r3, r3, #6
 8008b6a:	431a      	orrs	r2, r3
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008b70:	085b      	lsrs	r3, r3, #1
 8008b72:	3b01      	subs	r3, #1
 8008b74:	041b      	lsls	r3, r3, #16
 8008b76:	431a      	orrs	r2, r3
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b7c:	061b      	lsls	r3, r3, #24
 8008b7e:	491b      	ldr	r1, [pc, #108]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008b80:	4313      	orrs	r3, r2
 8008b82:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008b84:	4b1b      	ldr	r3, [pc, #108]	; (8008bf4 <HAL_RCC_OscConfig+0x478>)
 8008b86:	2201      	movs	r2, #1
 8008b88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008b8a:	f7fb fe6b 	bl	8004864 <HAL_GetTick>
 8008b8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008b90:	e008      	b.n	8008ba4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008b92:	f7fb fe67 	bl	8004864 <HAL_GetTick>
 8008b96:	4602      	mov	r2, r0
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	1ad3      	subs	r3, r2, r3
 8008b9c:	2b02      	cmp	r3, #2
 8008b9e:	d901      	bls.n	8008ba4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008ba0:	2303      	movs	r3, #3
 8008ba2:	e05c      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008ba4:	4b11      	ldr	r3, [pc, #68]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d0f0      	beq.n	8008b92 <HAL_RCC_OscConfig+0x416>
 8008bb0:	e054      	b.n	8008c5c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008bb2:	4b10      	ldr	r3, [pc, #64]	; (8008bf4 <HAL_RCC_OscConfig+0x478>)
 8008bb4:	2200      	movs	r2, #0
 8008bb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bb8:	f7fb fe54 	bl	8004864 <HAL_GetTick>
 8008bbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008bbe:	e008      	b.n	8008bd2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008bc0:	f7fb fe50 	bl	8004864 <HAL_GetTick>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	693b      	ldr	r3, [r7, #16]
 8008bc8:	1ad3      	subs	r3, r2, r3
 8008bca:	2b02      	cmp	r3, #2
 8008bcc:	d901      	bls.n	8008bd2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008bce:	2303      	movs	r3, #3
 8008bd0:	e045      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008bd2:	4b06      	ldr	r3, [pc, #24]	; (8008bec <HAL_RCC_OscConfig+0x470>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1f0      	bne.n	8008bc0 <HAL_RCC_OscConfig+0x444>
 8008bde:	e03d      	b.n	8008c5c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	699b      	ldr	r3, [r3, #24]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d107      	bne.n	8008bf8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	e038      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
 8008bec:	40023800 	.word	0x40023800
 8008bf0:	40007000 	.word	0x40007000
 8008bf4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008bf8:	4b1b      	ldr	r3, [pc, #108]	; (8008c68 <HAL_RCC_OscConfig+0x4ec>)
 8008bfa:	685b      	ldr	r3, [r3, #4]
 8008bfc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	699b      	ldr	r3, [r3, #24]
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d028      	beq.n	8008c58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008c10:	429a      	cmp	r2, r3
 8008c12:	d121      	bne.n	8008c58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008c1e:	429a      	cmp	r2, r3
 8008c20:	d11a      	bne.n	8008c58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008c22:	68fa      	ldr	r2, [r7, #12]
 8008c24:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008c28:	4013      	ands	r3, r2
 8008c2a:	687a      	ldr	r2, [r7, #4]
 8008c2c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008c2e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008c30:	4293      	cmp	r3, r2
 8008c32:	d111      	bne.n	8008c58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c3e:	085b      	lsrs	r3, r3, #1
 8008c40:	3b01      	subs	r3, #1
 8008c42:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d107      	bne.n	8008c58 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c52:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008c54:	429a      	cmp	r2, r3
 8008c56:	d001      	beq.n	8008c5c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e000      	b.n	8008c5e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008c5c:	2300      	movs	r3, #0
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3718      	adds	r7, #24
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	40023800 	.word	0x40023800

08008c6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008c6c:	b580      	push	{r7, lr}
 8008c6e:	b084      	sub	sp, #16
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
 8008c74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d101      	bne.n	8008c80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	e0cc      	b.n	8008e1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008c80:	4b68      	ldr	r3, [pc, #416]	; (8008e24 <HAL_RCC_ClockConfig+0x1b8>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f003 0307 	and.w	r3, r3, #7
 8008c88:	683a      	ldr	r2, [r7, #0]
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	d90c      	bls.n	8008ca8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008c8e:	4b65      	ldr	r3, [pc, #404]	; (8008e24 <HAL_RCC_ClockConfig+0x1b8>)
 8008c90:	683a      	ldr	r2, [r7, #0]
 8008c92:	b2d2      	uxtb	r2, r2
 8008c94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008c96:	4b63      	ldr	r3, [pc, #396]	; (8008e24 <HAL_RCC_ClockConfig+0x1b8>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	f003 0307 	and.w	r3, r3, #7
 8008c9e:	683a      	ldr	r2, [r7, #0]
 8008ca0:	429a      	cmp	r2, r3
 8008ca2:	d001      	beq.n	8008ca8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	e0b8      	b.n	8008e1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f003 0302 	and.w	r3, r3, #2
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d020      	beq.n	8008cf6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 0304 	and.w	r3, r3, #4
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d005      	beq.n	8008ccc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008cc0:	4b59      	ldr	r3, [pc, #356]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	4a58      	ldr	r2, [pc, #352]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008cc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008cca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	f003 0308 	and.w	r3, r3, #8
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d005      	beq.n	8008ce4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008cd8:	4b53      	ldr	r3, [pc, #332]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008cda:	689b      	ldr	r3, [r3, #8]
 8008cdc:	4a52      	ldr	r2, [pc, #328]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008cde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008ce2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008ce4:	4b50      	ldr	r3, [pc, #320]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	494d      	ldr	r1, [pc, #308]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008cf2:	4313      	orrs	r3, r2
 8008cf4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	f003 0301 	and.w	r3, r3, #1
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	d044      	beq.n	8008d8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	685b      	ldr	r3, [r3, #4]
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d107      	bne.n	8008d1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008d0a:	4b47      	ldr	r3, [pc, #284]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d119      	bne.n	8008d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	e07f      	b.n	8008e1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	685b      	ldr	r3, [r3, #4]
 8008d1e:	2b02      	cmp	r3, #2
 8008d20:	d003      	beq.n	8008d2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008d26:	2b03      	cmp	r3, #3
 8008d28:	d107      	bne.n	8008d3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008d2a:	4b3f      	ldr	r3, [pc, #252]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d109      	bne.n	8008d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d36:	2301      	movs	r3, #1
 8008d38:	e06f      	b.n	8008e1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d3a:	4b3b      	ldr	r3, [pc, #236]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f003 0302 	and.w	r3, r3, #2
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d101      	bne.n	8008d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008d46:	2301      	movs	r3, #1
 8008d48:	e067      	b.n	8008e1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008d4a:	4b37      	ldr	r3, [pc, #220]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	f023 0203 	bic.w	r2, r3, #3
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	4934      	ldr	r1, [pc, #208]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008d58:	4313      	orrs	r3, r2
 8008d5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008d5c:	f7fb fd82 	bl	8004864 <HAL_GetTick>
 8008d60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d62:	e00a      	b.n	8008d7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008d64:	f7fb fd7e 	bl	8004864 <HAL_GetTick>
 8008d68:	4602      	mov	r2, r0
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	1ad3      	subs	r3, r2, r3
 8008d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d901      	bls.n	8008d7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008d76:	2303      	movs	r3, #3
 8008d78:	e04f      	b.n	8008e1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008d7a:	4b2b      	ldr	r3, [pc, #172]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	f003 020c 	and.w	r2, r3, #12
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	685b      	ldr	r3, [r3, #4]
 8008d86:	009b      	lsls	r3, r3, #2
 8008d88:	429a      	cmp	r2, r3
 8008d8a:	d1eb      	bne.n	8008d64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008d8c:	4b25      	ldr	r3, [pc, #148]	; (8008e24 <HAL_RCC_ClockConfig+0x1b8>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f003 0307 	and.w	r3, r3, #7
 8008d94:	683a      	ldr	r2, [r7, #0]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d20c      	bcs.n	8008db4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008d9a:	4b22      	ldr	r3, [pc, #136]	; (8008e24 <HAL_RCC_ClockConfig+0x1b8>)
 8008d9c:	683a      	ldr	r2, [r7, #0]
 8008d9e:	b2d2      	uxtb	r2, r2
 8008da0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008da2:	4b20      	ldr	r3, [pc, #128]	; (8008e24 <HAL_RCC_ClockConfig+0x1b8>)
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f003 0307 	and.w	r3, r3, #7
 8008daa:	683a      	ldr	r2, [r7, #0]
 8008dac:	429a      	cmp	r2, r3
 8008dae:	d001      	beq.n	8008db4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008db0:	2301      	movs	r3, #1
 8008db2:	e032      	b.n	8008e1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	f003 0304 	and.w	r3, r3, #4
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d008      	beq.n	8008dd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008dc0:	4b19      	ldr	r3, [pc, #100]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	68db      	ldr	r3, [r3, #12]
 8008dcc:	4916      	ldr	r1, [pc, #88]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008dce:	4313      	orrs	r3, r2
 8008dd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f003 0308 	and.w	r3, r3, #8
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d009      	beq.n	8008df2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008dde:	4b12      	ldr	r3, [pc, #72]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	691b      	ldr	r3, [r3, #16]
 8008dea:	00db      	lsls	r3, r3, #3
 8008dec:	490e      	ldr	r1, [pc, #56]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008dee:	4313      	orrs	r3, r2
 8008df0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008df2:	f000 f821 	bl	8008e38 <HAL_RCC_GetSysClockFreq>
 8008df6:	4602      	mov	r2, r0
 8008df8:	4b0b      	ldr	r3, [pc, #44]	; (8008e28 <HAL_RCC_ClockConfig+0x1bc>)
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	091b      	lsrs	r3, r3, #4
 8008dfe:	f003 030f 	and.w	r3, r3, #15
 8008e02:	490a      	ldr	r1, [pc, #40]	; (8008e2c <HAL_RCC_ClockConfig+0x1c0>)
 8008e04:	5ccb      	ldrb	r3, [r1, r3]
 8008e06:	fa22 f303 	lsr.w	r3, r2, r3
 8008e0a:	4a09      	ldr	r2, [pc, #36]	; (8008e30 <HAL_RCC_ClockConfig+0x1c4>)
 8008e0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008e0e:	4b09      	ldr	r3, [pc, #36]	; (8008e34 <HAL_RCC_ClockConfig+0x1c8>)
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7fb fce2 	bl	80047dc <HAL_InitTick>

  return HAL_OK;
 8008e18:	2300      	movs	r3, #0
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	3710      	adds	r7, #16
 8008e1e:	46bd      	mov	sp, r7
 8008e20:	bd80      	pop	{r7, pc}
 8008e22:	bf00      	nop
 8008e24:	40023c00 	.word	0x40023c00
 8008e28:	40023800 	.word	0x40023800
 8008e2c:	0800dfe0 	.word	0x0800dfe0
 8008e30:	20000288 	.word	0x20000288
 8008e34:	2000028c 	.word	0x2000028c

08008e38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008e38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008e3c:	b094      	sub	sp, #80	; 0x50
 8008e3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008e40:	2300      	movs	r3, #0
 8008e42:	647b      	str	r3, [r7, #68]	; 0x44
 8008e44:	2300      	movs	r3, #0
 8008e46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e48:	2300      	movs	r3, #0
 8008e4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008e50:	4b79      	ldr	r3, [pc, #484]	; (8009038 <HAL_RCC_GetSysClockFreq+0x200>)
 8008e52:	689b      	ldr	r3, [r3, #8]
 8008e54:	f003 030c 	and.w	r3, r3, #12
 8008e58:	2b08      	cmp	r3, #8
 8008e5a:	d00d      	beq.n	8008e78 <HAL_RCC_GetSysClockFreq+0x40>
 8008e5c:	2b08      	cmp	r3, #8
 8008e5e:	f200 80e1 	bhi.w	8009024 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d002      	beq.n	8008e6c <HAL_RCC_GetSysClockFreq+0x34>
 8008e66:	2b04      	cmp	r3, #4
 8008e68:	d003      	beq.n	8008e72 <HAL_RCC_GetSysClockFreq+0x3a>
 8008e6a:	e0db      	b.n	8009024 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008e6c:	4b73      	ldr	r3, [pc, #460]	; (800903c <HAL_RCC_GetSysClockFreq+0x204>)
 8008e6e:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008e70:	e0db      	b.n	800902a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008e72:	4b73      	ldr	r3, [pc, #460]	; (8009040 <HAL_RCC_GetSysClockFreq+0x208>)
 8008e74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008e76:	e0d8      	b.n	800902a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008e78:	4b6f      	ldr	r3, [pc, #444]	; (8009038 <HAL_RCC_GetSysClockFreq+0x200>)
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008e80:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008e82:	4b6d      	ldr	r3, [pc, #436]	; (8009038 <HAL_RCC_GetSysClockFreq+0x200>)
 8008e84:	685b      	ldr	r3, [r3, #4]
 8008e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	d063      	beq.n	8008f56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008e8e:	4b6a      	ldr	r3, [pc, #424]	; (8009038 <HAL_RCC_GetSysClockFreq+0x200>)
 8008e90:	685b      	ldr	r3, [r3, #4]
 8008e92:	099b      	lsrs	r3, r3, #6
 8008e94:	2200      	movs	r2, #0
 8008e96:	63bb      	str	r3, [r7, #56]	; 0x38
 8008e98:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008ea0:	633b      	str	r3, [r7, #48]	; 0x30
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	637b      	str	r3, [r7, #52]	; 0x34
 8008ea6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8008eaa:	4622      	mov	r2, r4
 8008eac:	462b      	mov	r3, r5
 8008eae:	f04f 0000 	mov.w	r0, #0
 8008eb2:	f04f 0100 	mov.w	r1, #0
 8008eb6:	0159      	lsls	r1, r3, #5
 8008eb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008ebc:	0150      	lsls	r0, r2, #5
 8008ebe:	4602      	mov	r2, r0
 8008ec0:	460b      	mov	r3, r1
 8008ec2:	4621      	mov	r1, r4
 8008ec4:	1a51      	subs	r1, r2, r1
 8008ec6:	6139      	str	r1, [r7, #16]
 8008ec8:	4629      	mov	r1, r5
 8008eca:	eb63 0301 	sbc.w	r3, r3, r1
 8008ece:	617b      	str	r3, [r7, #20]
 8008ed0:	f04f 0200 	mov.w	r2, #0
 8008ed4:	f04f 0300 	mov.w	r3, #0
 8008ed8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008edc:	4659      	mov	r1, fp
 8008ede:	018b      	lsls	r3, r1, #6
 8008ee0:	4651      	mov	r1, sl
 8008ee2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8008ee6:	4651      	mov	r1, sl
 8008ee8:	018a      	lsls	r2, r1, #6
 8008eea:	4651      	mov	r1, sl
 8008eec:	ebb2 0801 	subs.w	r8, r2, r1
 8008ef0:	4659      	mov	r1, fp
 8008ef2:	eb63 0901 	sbc.w	r9, r3, r1
 8008ef6:	f04f 0200 	mov.w	r2, #0
 8008efa:	f04f 0300 	mov.w	r3, #0
 8008efe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008f02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008f06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008f0a:	4690      	mov	r8, r2
 8008f0c:	4699      	mov	r9, r3
 8008f0e:	4623      	mov	r3, r4
 8008f10:	eb18 0303 	adds.w	r3, r8, r3
 8008f14:	60bb      	str	r3, [r7, #8]
 8008f16:	462b      	mov	r3, r5
 8008f18:	eb49 0303 	adc.w	r3, r9, r3
 8008f1c:	60fb      	str	r3, [r7, #12]
 8008f1e:	f04f 0200 	mov.w	r2, #0
 8008f22:	f04f 0300 	mov.w	r3, #0
 8008f26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008f2a:	4629      	mov	r1, r5
 8008f2c:	024b      	lsls	r3, r1, #9
 8008f2e:	4621      	mov	r1, r4
 8008f30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008f34:	4621      	mov	r1, r4
 8008f36:	024a      	lsls	r2, r1, #9
 8008f38:	4610      	mov	r0, r2
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f3e:	2200      	movs	r2, #0
 8008f40:	62bb      	str	r3, [r7, #40]	; 0x28
 8008f42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008f44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008f48:	f7f7 fe2a 	bl	8000ba0 <__aeabi_uldivmod>
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	460b      	mov	r3, r1
 8008f50:	4613      	mov	r3, r2
 8008f52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008f54:	e058      	b.n	8009008 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008f56:	4b38      	ldr	r3, [pc, #224]	; (8009038 <HAL_RCC_GetSysClockFreq+0x200>)
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	099b      	lsrs	r3, r3, #6
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	4618      	mov	r0, r3
 8008f60:	4611      	mov	r1, r2
 8008f62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008f66:	623b      	str	r3, [r7, #32]
 8008f68:	2300      	movs	r3, #0
 8008f6a:	627b      	str	r3, [r7, #36]	; 0x24
 8008f6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008f70:	4642      	mov	r2, r8
 8008f72:	464b      	mov	r3, r9
 8008f74:	f04f 0000 	mov.w	r0, #0
 8008f78:	f04f 0100 	mov.w	r1, #0
 8008f7c:	0159      	lsls	r1, r3, #5
 8008f7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008f82:	0150      	lsls	r0, r2, #5
 8008f84:	4602      	mov	r2, r0
 8008f86:	460b      	mov	r3, r1
 8008f88:	4641      	mov	r1, r8
 8008f8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8008f8e:	4649      	mov	r1, r9
 8008f90:	eb63 0b01 	sbc.w	fp, r3, r1
 8008f94:	f04f 0200 	mov.w	r2, #0
 8008f98:	f04f 0300 	mov.w	r3, #0
 8008f9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008fa0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008fa4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008fa8:	ebb2 040a 	subs.w	r4, r2, sl
 8008fac:	eb63 050b 	sbc.w	r5, r3, fp
 8008fb0:	f04f 0200 	mov.w	r2, #0
 8008fb4:	f04f 0300 	mov.w	r3, #0
 8008fb8:	00eb      	lsls	r3, r5, #3
 8008fba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008fbe:	00e2      	lsls	r2, r4, #3
 8008fc0:	4614      	mov	r4, r2
 8008fc2:	461d      	mov	r5, r3
 8008fc4:	4643      	mov	r3, r8
 8008fc6:	18e3      	adds	r3, r4, r3
 8008fc8:	603b      	str	r3, [r7, #0]
 8008fca:	464b      	mov	r3, r9
 8008fcc:	eb45 0303 	adc.w	r3, r5, r3
 8008fd0:	607b      	str	r3, [r7, #4]
 8008fd2:	f04f 0200 	mov.w	r2, #0
 8008fd6:	f04f 0300 	mov.w	r3, #0
 8008fda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008fde:	4629      	mov	r1, r5
 8008fe0:	028b      	lsls	r3, r1, #10
 8008fe2:	4621      	mov	r1, r4
 8008fe4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008fe8:	4621      	mov	r1, r4
 8008fea:	028a      	lsls	r2, r1, #10
 8008fec:	4610      	mov	r0, r2
 8008fee:	4619      	mov	r1, r3
 8008ff0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008ff2:	2200      	movs	r2, #0
 8008ff4:	61bb      	str	r3, [r7, #24]
 8008ff6:	61fa      	str	r2, [r7, #28]
 8008ff8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008ffc:	f7f7 fdd0 	bl	8000ba0 <__aeabi_uldivmod>
 8009000:	4602      	mov	r2, r0
 8009002:	460b      	mov	r3, r1
 8009004:	4613      	mov	r3, r2
 8009006:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009008:	4b0b      	ldr	r3, [pc, #44]	; (8009038 <HAL_RCC_GetSysClockFreq+0x200>)
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	0c1b      	lsrs	r3, r3, #16
 800900e:	f003 0303 	and.w	r3, r3, #3
 8009012:	3301      	adds	r3, #1
 8009014:	005b      	lsls	r3, r3, #1
 8009016:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8009018:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800901a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800901c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009020:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009022:	e002      	b.n	800902a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8009024:	4b05      	ldr	r3, [pc, #20]	; (800903c <HAL_RCC_GetSysClockFreq+0x204>)
 8009026:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8009028:	bf00      	nop
    }
  }
  return sysclockfreq;
 800902a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800902c:	4618      	mov	r0, r3
 800902e:	3750      	adds	r7, #80	; 0x50
 8009030:	46bd      	mov	sp, r7
 8009032:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009036:	bf00      	nop
 8009038:	40023800 	.word	0x40023800
 800903c:	00f42400 	.word	0x00f42400
 8009040:	007a1200 	.word	0x007a1200

08009044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009044:	b480      	push	{r7}
 8009046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009048:	4b03      	ldr	r3, [pc, #12]	; (8009058 <HAL_RCC_GetHCLKFreq+0x14>)
 800904a:	681b      	ldr	r3, [r3, #0]
}
 800904c:	4618      	mov	r0, r3
 800904e:	46bd      	mov	sp, r7
 8009050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009054:	4770      	bx	lr
 8009056:	bf00      	nop
 8009058:	20000288 	.word	0x20000288

0800905c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8009060:	f7ff fff0 	bl	8009044 <HAL_RCC_GetHCLKFreq>
 8009064:	4602      	mov	r2, r0
 8009066:	4b05      	ldr	r3, [pc, #20]	; (800907c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	0a9b      	lsrs	r3, r3, #10
 800906c:	f003 0307 	and.w	r3, r3, #7
 8009070:	4903      	ldr	r1, [pc, #12]	; (8009080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009072:	5ccb      	ldrb	r3, [r1, r3]
 8009074:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009078:	4618      	mov	r0, r3
 800907a:	bd80      	pop	{r7, pc}
 800907c:	40023800 	.word	0x40023800
 8009080:	0800dff0 	.word	0x0800dff0

08009084 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009084:	b580      	push	{r7, lr}
 8009086:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8009088:	f7ff ffdc 	bl	8009044 <HAL_RCC_GetHCLKFreq>
 800908c:	4602      	mov	r2, r0
 800908e:	4b05      	ldr	r3, [pc, #20]	; (80090a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009090:	689b      	ldr	r3, [r3, #8]
 8009092:	0b5b      	lsrs	r3, r3, #13
 8009094:	f003 0307 	and.w	r3, r3, #7
 8009098:	4903      	ldr	r1, [pc, #12]	; (80090a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800909a:	5ccb      	ldrb	r3, [r1, r3]
 800909c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	bd80      	pop	{r7, pc}
 80090a4:	40023800 	.word	0x40023800
 80090a8:	0800dff0 	.word	0x0800dff0

080090ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b082      	sub	sp, #8
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d101      	bne.n	80090be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80090ba:	2301      	movs	r3, #1
 80090bc:	e04c      	b.n	8009158 <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090c4:	b2db      	uxtb	r3, r3
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d111      	bne.n	80090ee <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	2200      	movs	r2, #0
 80090ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f001 fc02 	bl	800a8dc <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d102      	bne.n	80090e6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	4a1f      	ldr	r2, [pc, #124]	; (8009160 <HAL_TIM_Base_Init+0xb4>)
 80090e4:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2202      	movs	r2, #2
 80090f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	681a      	ldr	r2, [r3, #0]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	3304      	adds	r3, #4
 80090fe:	4619      	mov	r1, r3
 8009100:	4610      	mov	r0, r2
 8009102:	f001 f91f 	bl	800a344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	2201      	movs	r2, #1
 800910a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	2201      	movs	r2, #1
 8009112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2201      	movs	r2, #1
 800911a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	2201      	movs	r2, #1
 8009122:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2201      	movs	r2, #1
 800912a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2201      	movs	r2, #1
 8009132:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2201      	movs	r2, #1
 800913a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2201      	movs	r2, #1
 8009142:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2201      	movs	r2, #1
 800914a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2201      	movs	r2, #1
 8009152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009156:	2300      	movs	r3, #0
}
 8009158:	4618      	mov	r0, r3
 800915a:	3708      	adds	r7, #8
 800915c:	46bd      	mov	sp, r7
 800915e:	bd80      	pop	{r7, pc}
 8009160:	08004359 	.word	0x08004359

08009164 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009164:	b480      	push	{r7}
 8009166:	b085      	sub	sp, #20
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009172:	b2db      	uxtb	r3, r3
 8009174:	2b01      	cmp	r3, #1
 8009176:	d001      	beq.n	800917c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009178:	2301      	movs	r3, #1
 800917a:	e03c      	b.n	80091f6 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2202      	movs	r2, #2
 8009180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	4a1e      	ldr	r2, [pc, #120]	; (8009204 <HAL_TIM_Base_Start+0xa0>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d018      	beq.n	80091c0 <HAL_TIM_Base_Start+0x5c>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009196:	d013      	beq.n	80091c0 <HAL_TIM_Base_Start+0x5c>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	4a1a      	ldr	r2, [pc, #104]	; (8009208 <HAL_TIM_Base_Start+0xa4>)
 800919e:	4293      	cmp	r3, r2
 80091a0:	d00e      	beq.n	80091c0 <HAL_TIM_Base_Start+0x5c>
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	4a19      	ldr	r2, [pc, #100]	; (800920c <HAL_TIM_Base_Start+0xa8>)
 80091a8:	4293      	cmp	r3, r2
 80091aa:	d009      	beq.n	80091c0 <HAL_TIM_Base_Start+0x5c>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a17      	ldr	r2, [pc, #92]	; (8009210 <HAL_TIM_Base_Start+0xac>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d004      	beq.n	80091c0 <HAL_TIM_Base_Start+0x5c>
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	4a16      	ldr	r2, [pc, #88]	; (8009214 <HAL_TIM_Base_Start+0xb0>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d111      	bne.n	80091e4 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	689b      	ldr	r3, [r3, #8]
 80091c6:	f003 0307 	and.w	r3, r3, #7
 80091ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2b06      	cmp	r3, #6
 80091d0:	d010      	beq.n	80091f4 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	681a      	ldr	r2, [r3, #0]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	f042 0201 	orr.w	r2, r2, #1
 80091e0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80091e2:	e007      	b.n	80091f4 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	681a      	ldr	r2, [r3, #0]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f042 0201 	orr.w	r2, r2, #1
 80091f2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80091f4:	2300      	movs	r3, #0
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3714      	adds	r7, #20
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop
 8009204:	40010000 	.word	0x40010000
 8009208:	40000400 	.word	0x40000400
 800920c:	40000800 	.word	0x40000800
 8009210:	40000c00 	.word	0x40000c00
 8009214:	40014000 	.word	0x40014000

08009218 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009226:	b2db      	uxtb	r3, r3
 8009228:	2b01      	cmp	r3, #1
 800922a:	d001      	beq.n	8009230 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800922c:	2301      	movs	r3, #1
 800922e:	e044      	b.n	80092ba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68da      	ldr	r2, [r3, #12]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f042 0201 	orr.w	r2, r2, #1
 8009246:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	4a1e      	ldr	r2, [pc, #120]	; (80092c8 <HAL_TIM_Base_Start_IT+0xb0>)
 800924e:	4293      	cmp	r3, r2
 8009250:	d018      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800925a:	d013      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	681b      	ldr	r3, [r3, #0]
 8009260:	4a1a      	ldr	r2, [pc, #104]	; (80092cc <HAL_TIM_Base_Start_IT+0xb4>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d00e      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4a19      	ldr	r2, [pc, #100]	; (80092d0 <HAL_TIM_Base_Start_IT+0xb8>)
 800926c:	4293      	cmp	r3, r2
 800926e:	d009      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	4a17      	ldr	r2, [pc, #92]	; (80092d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d004      	beq.n	8009284 <HAL_TIM_Base_Start_IT+0x6c>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a16      	ldr	r2, [pc, #88]	; (80092d8 <HAL_TIM_Base_Start_IT+0xc0>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d111      	bne.n	80092a8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	689b      	ldr	r3, [r3, #8]
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	2b06      	cmp	r3, #6
 8009294:	d010      	beq.n	80092b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f042 0201 	orr.w	r2, r2, #1
 80092a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092a6:	e007      	b.n	80092b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	681a      	ldr	r2, [r3, #0]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f042 0201 	orr.w	r2, r2, #1
 80092b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092b8:	2300      	movs	r3, #0
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3714      	adds	r7, #20
 80092be:	46bd      	mov	sp, r7
 80092c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c4:	4770      	bx	lr
 80092c6:	bf00      	nop
 80092c8:	40010000 	.word	0x40010000
 80092cc:	40000400 	.word	0x40000400
 80092d0:	40000800 	.word	0x40000800
 80092d4:	40000c00 	.word	0x40000c00
 80092d8:	40014000 	.word	0x40014000

080092dc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b082      	sub	sp, #8
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d101      	bne.n	80092ee <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	e04c      	b.n	8009388 <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092f4:	b2db      	uxtb	r3, r3
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d111      	bne.n	800931e <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	2200      	movs	r2, #0
 80092fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f001 faea 	bl	800a8dc <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800930c:	2b00      	cmp	r3, #0
 800930e:	d102      	bne.n	8009316 <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	4a1f      	ldr	r2, [pc, #124]	; (8009390 <HAL_TIM_OC_Init+0xb4>)
 8009314:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800931a:	6878      	ldr	r0, [r7, #4]
 800931c:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	2202      	movs	r2, #2
 8009322:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	681a      	ldr	r2, [r3, #0]
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	3304      	adds	r3, #4
 800932e:	4619      	mov	r1, r3
 8009330:	4610      	mov	r0, r2
 8009332:	f001 f807 	bl	800a344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2201      	movs	r2, #1
 800933a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2201      	movs	r2, #1
 8009342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2201      	movs	r2, #1
 800934a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2201      	movs	r2, #1
 8009352:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2201      	movs	r2, #1
 800935a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2201      	movs	r2, #1
 8009362:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2201      	movs	r2, #1
 800936a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2201      	movs	r2, #1
 8009372:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	2201      	movs	r2, #1
 800937a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	2201      	movs	r2, #1
 8009382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	3708      	adds	r7, #8
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	08009395 	.word	0x08009395

08009394 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8009394:	b480      	push	{r7}
 8009396:	b083      	sub	sp, #12
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800939c:	bf00      	nop
 800939e:	370c      	adds	r7, #12
 80093a0:	46bd      	mov	sp, r7
 80093a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a6:	4770      	bx	lr

080093a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b082      	sub	sp, #8
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d101      	bne.n	80093ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80093b6:	2301      	movs	r3, #1
 80093b8:	e04c      	b.n	8009454 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80093c0:	b2db      	uxtb	r3, r3
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d111      	bne.n	80093ea <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2200      	movs	r2, #0
 80093ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80093ce:	6878      	ldr	r0, [r7, #4]
 80093d0:	f001 fa84 	bl	800a8dc <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d102      	bne.n	80093e2 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4a1f      	ldr	r2, [pc, #124]	; (800945c <HAL_TIM_PWM_Init+0xb4>)
 80093e0:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	2202      	movs	r2, #2
 80093ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	3304      	adds	r3, #4
 80093fa:	4619      	mov	r1, r3
 80093fc:	4610      	mov	r0, r2
 80093fe:	f000 ffa1 	bl	800a344 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2201      	movs	r2, #1
 8009406:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2201      	movs	r2, #1
 800940e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2201      	movs	r2, #1
 8009416:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	2201      	movs	r2, #1
 800941e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	2201      	movs	r2, #1
 8009426:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	2201      	movs	r2, #1
 800942e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	2201      	movs	r2, #1
 8009436:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2201      	movs	r2, #1
 800943e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	2201      	movs	r2, #1
 8009446:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	2201      	movs	r2, #1
 800944e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009452:	2300      	movs	r3, #0
}
 8009454:	4618      	mov	r0, r3
 8009456:	3708      	adds	r7, #8
 8009458:	46bd      	mov	sp, r7
 800945a:	bd80      	pop	{r7, pc}
 800945c:	08004309 	.word	0x08004309

08009460 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009460:	b580      	push	{r7, lr}
 8009462:	b084      	sub	sp, #16
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d109      	bne.n	8009484 <HAL_TIM_PWM_Start+0x24>
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009476:	b2db      	uxtb	r3, r3
 8009478:	2b01      	cmp	r3, #1
 800947a:	bf14      	ite	ne
 800947c:	2301      	movne	r3, #1
 800947e:	2300      	moveq	r3, #0
 8009480:	b2db      	uxtb	r3, r3
 8009482:	e022      	b.n	80094ca <HAL_TIM_PWM_Start+0x6a>
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	2b04      	cmp	r3, #4
 8009488:	d109      	bne.n	800949e <HAL_TIM_PWM_Start+0x3e>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009490:	b2db      	uxtb	r3, r3
 8009492:	2b01      	cmp	r3, #1
 8009494:	bf14      	ite	ne
 8009496:	2301      	movne	r3, #1
 8009498:	2300      	moveq	r3, #0
 800949a:	b2db      	uxtb	r3, r3
 800949c:	e015      	b.n	80094ca <HAL_TIM_PWM_Start+0x6a>
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	2b08      	cmp	r3, #8
 80094a2:	d109      	bne.n	80094b8 <HAL_TIM_PWM_Start+0x58>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80094aa:	b2db      	uxtb	r3, r3
 80094ac:	2b01      	cmp	r3, #1
 80094ae:	bf14      	ite	ne
 80094b0:	2301      	movne	r3, #1
 80094b2:	2300      	moveq	r3, #0
 80094b4:	b2db      	uxtb	r3, r3
 80094b6:	e008      	b.n	80094ca <HAL_TIM_PWM_Start+0x6a>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094be:	b2db      	uxtb	r3, r3
 80094c0:	2b01      	cmp	r3, #1
 80094c2:	bf14      	ite	ne
 80094c4:	2301      	movne	r3, #1
 80094c6:	2300      	moveq	r3, #0
 80094c8:	b2db      	uxtb	r3, r3
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d001      	beq.n	80094d2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80094ce:	2301      	movs	r3, #1
 80094d0:	e068      	b.n	80095a4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d104      	bne.n	80094e2 <HAL_TIM_PWM_Start+0x82>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	2202      	movs	r2, #2
 80094dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80094e0:	e013      	b.n	800950a <HAL_TIM_PWM_Start+0xaa>
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	2b04      	cmp	r3, #4
 80094e6:	d104      	bne.n	80094f2 <HAL_TIM_PWM_Start+0x92>
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	2202      	movs	r2, #2
 80094ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80094f0:	e00b      	b.n	800950a <HAL_TIM_PWM_Start+0xaa>
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	2b08      	cmp	r3, #8
 80094f6:	d104      	bne.n	8009502 <HAL_TIM_PWM_Start+0xa2>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	2202      	movs	r2, #2
 80094fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009500:	e003      	b.n	800950a <HAL_TIM_PWM_Start+0xaa>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2202      	movs	r2, #2
 8009506:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	2201      	movs	r2, #1
 8009510:	6839      	ldr	r1, [r7, #0]
 8009512:	4618      	mov	r0, r3
 8009514:	f001 f9bc 	bl	800a890 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a23      	ldr	r2, [pc, #140]	; (80095ac <HAL_TIM_PWM_Start+0x14c>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d107      	bne.n	8009532 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009530:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a1d      	ldr	r2, [pc, #116]	; (80095ac <HAL_TIM_PWM_Start+0x14c>)
 8009538:	4293      	cmp	r3, r2
 800953a:	d018      	beq.n	800956e <HAL_TIM_PWM_Start+0x10e>
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009544:	d013      	beq.n	800956e <HAL_TIM_PWM_Start+0x10e>
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	4a19      	ldr	r2, [pc, #100]	; (80095b0 <HAL_TIM_PWM_Start+0x150>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d00e      	beq.n	800956e <HAL_TIM_PWM_Start+0x10e>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	4a17      	ldr	r2, [pc, #92]	; (80095b4 <HAL_TIM_PWM_Start+0x154>)
 8009556:	4293      	cmp	r3, r2
 8009558:	d009      	beq.n	800956e <HAL_TIM_PWM_Start+0x10e>
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4a16      	ldr	r2, [pc, #88]	; (80095b8 <HAL_TIM_PWM_Start+0x158>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d004      	beq.n	800956e <HAL_TIM_PWM_Start+0x10e>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	4a14      	ldr	r2, [pc, #80]	; (80095bc <HAL_TIM_PWM_Start+0x15c>)
 800956a:	4293      	cmp	r3, r2
 800956c:	d111      	bne.n	8009592 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	689b      	ldr	r3, [r3, #8]
 8009574:	f003 0307 	and.w	r3, r3, #7
 8009578:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	2b06      	cmp	r3, #6
 800957e:	d010      	beq.n	80095a2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	681a      	ldr	r2, [r3, #0]
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	f042 0201 	orr.w	r2, r2, #1
 800958e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009590:	e007      	b.n	80095a2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f042 0201 	orr.w	r2, r2, #1
 80095a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3710      	adds	r7, #16
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	40010000 	.word	0x40010000
 80095b0:	40000400 	.word	0x40000400
 80095b4:	40000800 	.word	0x40000800
 80095b8:	40000c00 	.word	0x40000c00
 80095bc:	40014000 	.word	0x40014000

080095c0 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b082      	sub	sp, #8
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
 80095c8:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d101      	bne.n	80095d4 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80095d0:	2301      	movs	r3, #1
 80095d2:	e04c      	b.n	800966e <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d111      	bne.n	8009604 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2200      	movs	r2, #0
 80095e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f001 f977 	bl	800a8dc <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d102      	bne.n	80095fc <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	4a1f      	ldr	r2, [pc, #124]	; (8009678 <HAL_TIM_OnePulse_Init+0xb8>)
 80095fa:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	2202      	movs	r2, #2
 8009608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681a      	ldr	r2, [r3, #0]
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	3304      	adds	r3, #4
 8009614:	4619      	mov	r1, r3
 8009616:	4610      	mov	r0, r2
 8009618:	f000 fe94 	bl	800a344 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	681a      	ldr	r2, [r3, #0]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f022 0208 	bic.w	r2, r2, #8
 800962a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6819      	ldr	r1, [r3, #0]
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	683a      	ldr	r2, [r7, #0]
 8009638:	430a      	orrs	r2, r1
 800963a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2201      	movs	r2, #1
 8009640:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2201      	movs	r2, #1
 8009648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2201      	movs	r2, #1
 8009650:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2201      	movs	r2, #1
 8009658:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2201      	movs	r2, #1
 8009660:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2201      	movs	r2, #1
 8009668:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800966c:	2300      	movs	r3, #0
}
 800966e:	4618      	mov	r0, r3
 8009670:	3708      	adds	r7, #8
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	0800967d 	.word	0x0800967d

0800967c <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 800967c:	b480      	push	{r7}
 800967e:	b083      	sub	sp, #12
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8009684:	bf00      	nop
 8009686:	370c      	adds	r7, #12
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr

08009690 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b084      	sub	sp, #16
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096a0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80096a8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80096b0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80096b8:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80096ba:	7bfb      	ldrb	r3, [r7, #15]
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d108      	bne.n	80096d2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80096c0:	7bbb      	ldrb	r3, [r7, #14]
 80096c2:	2b01      	cmp	r3, #1
 80096c4:	d105      	bne.n	80096d2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80096c6:	7b7b      	ldrb	r3, [r7, #13]
 80096c8:	2b01      	cmp	r3, #1
 80096ca:	d102      	bne.n	80096d2 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80096cc:	7b3b      	ldrb	r3, [r7, #12]
 80096ce:	2b01      	cmp	r3, #1
 80096d0:	d001      	beq.n	80096d6 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	e03b      	b.n	800974e <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2202      	movs	r2, #2
 80096da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	2202      	movs	r2, #2
 80096e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	2202      	movs	r2, #2
 80096ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2202      	movs	r2, #2
 80096f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68da      	ldr	r2, [r3, #12]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f042 0202 	orr.w	r2, r2, #2
 8009704:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	68da      	ldr	r2, [r3, #12]
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	f042 0204 	orr.w	r2, r2, #4
 8009714:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2201      	movs	r2, #1
 800971c:	2100      	movs	r1, #0
 800971e:	4618      	mov	r0, r3
 8009720:	f001 f8b6 	bl	800a890 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	2201      	movs	r2, #1
 800972a:	2104      	movs	r1, #4
 800972c:	4618      	mov	r0, r3
 800972e:	f001 f8af 	bl	800a890 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	4a08      	ldr	r2, [pc, #32]	; (8009758 <HAL_TIM_OnePulse_Start_IT+0xc8>)
 8009738:	4293      	cmp	r3, r2
 800973a:	d107      	bne.n	800974c <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800974a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3710      	adds	r7, #16
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	40010000 	.word	0x40010000

0800975c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800975c:	b580      	push	{r7, lr}
 800975e:	b086      	sub	sp, #24
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2b00      	cmp	r3, #0
 800976a:	d101      	bne.n	8009770 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800976c:	2301      	movs	r3, #1
 800976e:	e0a2      	b.n	80098b6 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009776:	b2db      	uxtb	r3, r3
 8009778:	2b00      	cmp	r3, #0
 800977a:	d111      	bne.n	80097a0 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2200      	movs	r2, #0
 8009780:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f001 f8a9 	bl	800a8dc <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800978e:	2b00      	cmp	r3, #0
 8009790:	d102      	bne.n	8009798 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	4a4a      	ldr	r2, [pc, #296]	; (80098c0 <HAL_TIM_Encoder_Init+0x164>)
 8009796:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800979c:	6878      	ldr	r0, [r7, #4]
 800979e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2202      	movs	r2, #2
 80097a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	687a      	ldr	r2, [r7, #4]
 80097b0:	6812      	ldr	r2, [r2, #0]
 80097b2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80097b6:	f023 0307 	bic.w	r3, r3, #7
 80097ba:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	3304      	adds	r3, #4
 80097c4:	4619      	mov	r1, r3
 80097c6:	4610      	mov	r0, r2
 80097c8:	f000 fdbc 	bl	800a344 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	689b      	ldr	r3, [r3, #8]
 80097d2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	699b      	ldr	r3, [r3, #24]
 80097da:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	6a1b      	ldr	r3, [r3, #32]
 80097e2:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	4313      	orrs	r3, r2
 80097ec:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80097f4:	f023 0303 	bic.w	r3, r3, #3
 80097f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80097fa:	683b      	ldr	r3, [r7, #0]
 80097fc:	689a      	ldr	r2, [r3, #8]
 80097fe:	683b      	ldr	r3, [r7, #0]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	021b      	lsls	r3, r3, #8
 8009804:	4313      	orrs	r3, r2
 8009806:	693a      	ldr	r2, [r7, #16]
 8009808:	4313      	orrs	r3, r2
 800980a:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800980c:	693b      	ldr	r3, [r7, #16]
 800980e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009812:	f023 030c 	bic.w	r3, r3, #12
 8009816:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009818:	693b      	ldr	r3, [r7, #16]
 800981a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800981e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009822:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	68da      	ldr	r2, [r3, #12]
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	69db      	ldr	r3, [r3, #28]
 800982c:	021b      	lsls	r3, r3, #8
 800982e:	4313      	orrs	r3, r2
 8009830:	693a      	ldr	r2, [r7, #16]
 8009832:	4313      	orrs	r3, r2
 8009834:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	691b      	ldr	r3, [r3, #16]
 800983a:	011a      	lsls	r2, r3, #4
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	6a1b      	ldr	r3, [r3, #32]
 8009840:	031b      	lsls	r3, r3, #12
 8009842:	4313      	orrs	r3, r2
 8009844:	693a      	ldr	r2, [r7, #16]
 8009846:	4313      	orrs	r3, r2
 8009848:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009850:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009858:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800985a:	683b      	ldr	r3, [r7, #0]
 800985c:	685a      	ldr	r2, [r3, #4]
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	695b      	ldr	r3, [r3, #20]
 8009862:	011b      	lsls	r3, r3, #4
 8009864:	4313      	orrs	r3, r2
 8009866:	68fa      	ldr	r2, [r7, #12]
 8009868:	4313      	orrs	r3, r2
 800986a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	697a      	ldr	r2, [r7, #20]
 8009872:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2201      	movs	r2, #1
 8009888:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2201      	movs	r2, #1
 8009890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2201      	movs	r2, #1
 8009898:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2201      	movs	r2, #1
 80098a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2201      	movs	r2, #1
 80098a8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2201      	movs	r2, #1
 80098b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80098b4:	2300      	movs	r3, #0
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3718      	adds	r7, #24
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	0800441d 	.word	0x0800441d

080098c4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80098d4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80098dc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80098e4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80098ec:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d110      	bne.n	8009916 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80098f4:	7bfb      	ldrb	r3, [r7, #15]
 80098f6:	2b01      	cmp	r3, #1
 80098f8:	d102      	bne.n	8009900 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80098fa:	7b7b      	ldrb	r3, [r7, #13]
 80098fc:	2b01      	cmp	r3, #1
 80098fe:	d001      	beq.n	8009904 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009900:	2301      	movs	r3, #1
 8009902:	e069      	b.n	80099d8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2202      	movs	r2, #2
 8009908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	2202      	movs	r2, #2
 8009910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009914:	e031      	b.n	800997a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009916:	683b      	ldr	r3, [r7, #0]
 8009918:	2b04      	cmp	r3, #4
 800991a:	d110      	bne.n	800993e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800991c:	7bbb      	ldrb	r3, [r7, #14]
 800991e:	2b01      	cmp	r3, #1
 8009920:	d102      	bne.n	8009928 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009922:	7b3b      	ldrb	r3, [r7, #12]
 8009924:	2b01      	cmp	r3, #1
 8009926:	d001      	beq.n	800992c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	e055      	b.n	80099d8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2202      	movs	r2, #2
 8009930:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2202      	movs	r2, #2
 8009938:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800993c:	e01d      	b.n	800997a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800993e:	7bfb      	ldrb	r3, [r7, #15]
 8009940:	2b01      	cmp	r3, #1
 8009942:	d108      	bne.n	8009956 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009944:	7bbb      	ldrb	r3, [r7, #14]
 8009946:	2b01      	cmp	r3, #1
 8009948:	d105      	bne.n	8009956 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800994a:	7b7b      	ldrb	r3, [r7, #13]
 800994c:	2b01      	cmp	r3, #1
 800994e:	d102      	bne.n	8009956 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009950:	7b3b      	ldrb	r3, [r7, #12]
 8009952:	2b01      	cmp	r3, #1
 8009954:	d001      	beq.n	800995a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009956:	2301      	movs	r3, #1
 8009958:	e03e      	b.n	80099d8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	2202      	movs	r2, #2
 800995e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2202      	movs	r2, #2
 8009966:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2202      	movs	r2, #2
 800996e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	2202      	movs	r2, #2
 8009976:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d003      	beq.n	8009988 <HAL_TIM_Encoder_Start+0xc4>
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	2b04      	cmp	r3, #4
 8009984:	d008      	beq.n	8009998 <HAL_TIM_Encoder_Start+0xd4>
 8009986:	e00f      	b.n	80099a8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2201      	movs	r2, #1
 800998e:	2100      	movs	r1, #0
 8009990:	4618      	mov	r0, r3
 8009992:	f000 ff7d 	bl	800a890 <TIM_CCxChannelCmd>
      break;
 8009996:	e016      	b.n	80099c6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2201      	movs	r2, #1
 800999e:	2104      	movs	r1, #4
 80099a0:	4618      	mov	r0, r3
 80099a2:	f000 ff75 	bl	800a890 <TIM_CCxChannelCmd>
      break;
 80099a6:	e00e      	b.n	80099c6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	2201      	movs	r2, #1
 80099ae:	2100      	movs	r1, #0
 80099b0:	4618      	mov	r0, r3
 80099b2:	f000 ff6d 	bl	800a890 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	2201      	movs	r2, #1
 80099bc:	2104      	movs	r1, #4
 80099be:	4618      	mov	r0, r3
 80099c0:	f000 ff66 	bl	800a890 <TIM_CCxChannelCmd>
      break;
 80099c4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	681a      	ldr	r2, [r3, #0]
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f042 0201 	orr.w	r2, r2, #1
 80099d4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80099d6:	2300      	movs	r3, #0
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3710      	adds	r7, #16
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b082      	sub	sp, #8
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	691b      	ldr	r3, [r3, #16]
 80099ee:	f003 0302 	and.w	r3, r3, #2
 80099f2:	2b02      	cmp	r3, #2
 80099f4:	d128      	bne.n	8009a48 <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	f003 0302 	and.w	r3, r3, #2
 8009a00:	2b02      	cmp	r3, #2
 8009a02:	d121      	bne.n	8009a48 <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	f06f 0202 	mvn.w	r2, #2
 8009a0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	2201      	movs	r2, #1
 8009a12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	699b      	ldr	r3, [r3, #24]
 8009a1a:	f003 0303 	and.w	r3, r3, #3
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	d005      	beq.n	8009a2e <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a28:	6878      	ldr	r0, [r7, #4]
 8009a2a:	4798      	blx	r3
 8009a2c:	e009      	b.n	8009a42 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009a34:	6878      	ldr	r0, [r7, #4]
 8009a36:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2200      	movs	r2, #0
 8009a46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	691b      	ldr	r3, [r3, #16]
 8009a4e:	f003 0304 	and.w	r3, r3, #4
 8009a52:	2b04      	cmp	r3, #4
 8009a54:	d128      	bne.n	8009aa8 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	68db      	ldr	r3, [r3, #12]
 8009a5c:	f003 0304 	and.w	r3, r3, #4
 8009a60:	2b04      	cmp	r3, #4
 8009a62:	d121      	bne.n	8009aa8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	f06f 0204 	mvn.w	r2, #4
 8009a6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2202      	movs	r2, #2
 8009a72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	699b      	ldr	r3, [r3, #24]
 8009a7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d005      	beq.n	8009a8e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	4798      	blx	r3
 8009a8c:	e009      	b.n	8009aa2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	691b      	ldr	r3, [r3, #16]
 8009aae:	f003 0308 	and.w	r3, r3, #8
 8009ab2:	2b08      	cmp	r3, #8
 8009ab4:	d128      	bne.n	8009b08 <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	681b      	ldr	r3, [r3, #0]
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	f003 0308 	and.w	r3, r3, #8
 8009ac0:	2b08      	cmp	r3, #8
 8009ac2:	d121      	bne.n	8009b08 <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f06f 0208 	mvn.w	r2, #8
 8009acc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2204      	movs	r2, #4
 8009ad2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	69db      	ldr	r3, [r3, #28]
 8009ada:	f003 0303 	and.w	r3, r3, #3
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d005      	beq.n	8009aee <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ae8:	6878      	ldr	r0, [r7, #4]
 8009aea:	4798      	blx	r3
 8009aec:	e009      	b.n	8009b02 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	691b      	ldr	r3, [r3, #16]
 8009b0e:	f003 0310 	and.w	r3, r3, #16
 8009b12:	2b10      	cmp	r3, #16
 8009b14:	d128      	bne.n	8009b68 <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	68db      	ldr	r3, [r3, #12]
 8009b1c:	f003 0310 	and.w	r3, r3, #16
 8009b20:	2b10      	cmp	r3, #16
 8009b22:	d121      	bne.n	8009b68 <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f06f 0210 	mvn.w	r2, #16
 8009b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	2208      	movs	r2, #8
 8009b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	69db      	ldr	r3, [r3, #28]
 8009b3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d005      	beq.n	8009b4e <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	4798      	blx	r3
 8009b4c:	e009      	b.n	8009b62 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	2200      	movs	r2, #0
 8009b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	691b      	ldr	r3, [r3, #16]
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d110      	bne.n	8009b98 <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	68db      	ldr	r3, [r3, #12]
 8009b7c:	f003 0301 	and.w	r3, r3, #1
 8009b80:	2b01      	cmp	r3, #1
 8009b82:	d109      	bne.n	8009b98 <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	f06f 0201 	mvn.w	r2, #1
 8009b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	691b      	ldr	r3, [r3, #16]
 8009b9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ba2:	2b80      	cmp	r3, #128	; 0x80
 8009ba4:	d110      	bne.n	8009bc8 <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	68db      	ldr	r3, [r3, #12]
 8009bac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bb0:	2b80      	cmp	r3, #128	; 0x80
 8009bb2:	d109      	bne.n	8009bc8 <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8009bc4:	6878      	ldr	r0, [r7, #4]
 8009bc6:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bd2:	2b40      	cmp	r3, #64	; 0x40
 8009bd4:	d110      	bne.n	8009bf8 <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	68db      	ldr	r3, [r3, #12]
 8009bdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009be0:	2b40      	cmp	r3, #64	; 0x40
 8009be2:	d109      	bne.n	8009bf8 <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009bec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	691b      	ldr	r3, [r3, #16]
 8009bfe:	f003 0320 	and.w	r3, r3, #32
 8009c02:	2b20      	cmp	r3, #32
 8009c04:	d110      	bne.n	8009c28 <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	68db      	ldr	r3, [r3, #12]
 8009c0c:	f003 0320 	and.w	r3, r3, #32
 8009c10:	2b20      	cmp	r3, #32
 8009c12:	d109      	bne.n	8009c28 <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f06f 0220 	mvn.w	r2, #32
 8009c1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c28:	bf00      	nop
 8009c2a:	3708      	adds	r7, #8
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}

08009c30 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b086      	sub	sp, #24
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	60f8      	str	r0, [r7, #12]
 8009c38:	60b9      	str	r1, [r7, #8]
 8009c3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d101      	bne.n	8009c4e <HAL_TIM_OC_ConfigChannel+0x1e>
 8009c4a:	2302      	movs	r3, #2
 8009c4c:	e048      	b.n	8009ce0 <HAL_TIM_OC_ConfigChannel+0xb0>
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2201      	movs	r2, #1
 8009c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2b0c      	cmp	r3, #12
 8009c5a:	d839      	bhi.n	8009cd0 <HAL_TIM_OC_ConfigChannel+0xa0>
 8009c5c:	a201      	add	r2, pc, #4	; (adr r2, 8009c64 <HAL_TIM_OC_ConfigChannel+0x34>)
 8009c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c62:	bf00      	nop
 8009c64:	08009c99 	.word	0x08009c99
 8009c68:	08009cd1 	.word	0x08009cd1
 8009c6c:	08009cd1 	.word	0x08009cd1
 8009c70:	08009cd1 	.word	0x08009cd1
 8009c74:	08009ca7 	.word	0x08009ca7
 8009c78:	08009cd1 	.word	0x08009cd1
 8009c7c:	08009cd1 	.word	0x08009cd1
 8009c80:	08009cd1 	.word	0x08009cd1
 8009c84:	08009cb5 	.word	0x08009cb5
 8009c88:	08009cd1 	.word	0x08009cd1
 8009c8c:	08009cd1 	.word	0x08009cd1
 8009c90:	08009cd1 	.word	0x08009cd1
 8009c94:	08009cc3 	.word	0x08009cc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	68b9      	ldr	r1, [r7, #8]
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	f000 fbd0 	bl	800a444 <TIM_OC1_SetConfig>
      break;
 8009ca4:	e017      	b.n	8009cd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	68b9      	ldr	r1, [r7, #8]
 8009cac:	4618      	mov	r0, r3
 8009cae:	f000 fc2f 	bl	800a510 <TIM_OC2_SetConfig>
      break;
 8009cb2:	e010      	b.n	8009cd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	68b9      	ldr	r1, [r7, #8]
 8009cba:	4618      	mov	r0, r3
 8009cbc:	f000 fc94 	bl	800a5e8 <TIM_OC3_SetConfig>
      break;
 8009cc0:	e009      	b.n	8009cd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68b9      	ldr	r1, [r7, #8]
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f000 fcf7 	bl	800a6bc <TIM_OC4_SetConfig>
      break;
 8009cce:	e002      	b.n	8009cd6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8009cd0:	2301      	movs	r3, #1
 8009cd2:	75fb      	strb	r3, [r7, #23]
      break;
 8009cd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	2200      	movs	r2, #0
 8009cda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009cde:	7dfb      	ldrb	r3, [r7, #23]
}
 8009ce0:	4618      	mov	r0, r3
 8009ce2:	3718      	adds	r7, #24
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	bd80      	pop	{r7, pc}

08009ce8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009ce8:	b580      	push	{r7, lr}
 8009cea:	b086      	sub	sp, #24
 8009cec:	af00      	add	r7, sp, #0
 8009cee:	60f8      	str	r0, [r7, #12]
 8009cf0:	60b9      	str	r1, [r7, #8]
 8009cf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d101      	bne.n	8009d06 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009d02:	2302      	movs	r3, #2
 8009d04:	e0ae      	b.n	8009e64 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	2b0c      	cmp	r3, #12
 8009d12:	f200 809f 	bhi.w	8009e54 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009d16:	a201      	add	r2, pc, #4	; (adr r2, 8009d1c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d1c:	08009d51 	.word	0x08009d51
 8009d20:	08009e55 	.word	0x08009e55
 8009d24:	08009e55 	.word	0x08009e55
 8009d28:	08009e55 	.word	0x08009e55
 8009d2c:	08009d91 	.word	0x08009d91
 8009d30:	08009e55 	.word	0x08009e55
 8009d34:	08009e55 	.word	0x08009e55
 8009d38:	08009e55 	.word	0x08009e55
 8009d3c:	08009dd3 	.word	0x08009dd3
 8009d40:	08009e55 	.word	0x08009e55
 8009d44:	08009e55 	.word	0x08009e55
 8009d48:	08009e55 	.word	0x08009e55
 8009d4c:	08009e13 	.word	0x08009e13
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	68b9      	ldr	r1, [r7, #8]
 8009d56:	4618      	mov	r0, r3
 8009d58:	f000 fb74 	bl	800a444 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	699a      	ldr	r2, [r3, #24]
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	f042 0208 	orr.w	r2, r2, #8
 8009d6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	699a      	ldr	r2, [r3, #24]
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	f022 0204 	bic.w	r2, r2, #4
 8009d7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	6999      	ldr	r1, [r3, #24]
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	691a      	ldr	r2, [r3, #16]
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	430a      	orrs	r2, r1
 8009d8c:	619a      	str	r2, [r3, #24]
      break;
 8009d8e:	e064      	b.n	8009e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	68b9      	ldr	r1, [r7, #8]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f000 fbba 	bl	800a510 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	699a      	ldr	r2, [r3, #24]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009daa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	699a      	ldr	r2, [r3, #24]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009dba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	6999      	ldr	r1, [r3, #24]
 8009dc2:	68bb      	ldr	r3, [r7, #8]
 8009dc4:	691b      	ldr	r3, [r3, #16]
 8009dc6:	021a      	lsls	r2, r3, #8
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	681b      	ldr	r3, [r3, #0]
 8009dcc:	430a      	orrs	r2, r1
 8009dce:	619a      	str	r2, [r3, #24]
      break;
 8009dd0:	e043      	b.n	8009e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	68b9      	ldr	r1, [r7, #8]
 8009dd8:	4618      	mov	r0, r3
 8009dda:	f000 fc05 	bl	800a5e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	69da      	ldr	r2, [r3, #28]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f042 0208 	orr.w	r2, r2, #8
 8009dec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	681b      	ldr	r3, [r3, #0]
 8009df2:	69da      	ldr	r2, [r3, #28]
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f022 0204 	bic.w	r2, r2, #4
 8009dfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	69d9      	ldr	r1, [r3, #28]
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	691a      	ldr	r2, [r3, #16]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	430a      	orrs	r2, r1
 8009e0e:	61da      	str	r2, [r3, #28]
      break;
 8009e10:	e023      	b.n	8009e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	681b      	ldr	r3, [r3, #0]
 8009e16:	68b9      	ldr	r1, [r7, #8]
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f000 fc4f 	bl	800a6bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	69da      	ldr	r2, [r3, #28]
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009e2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	69da      	ldr	r2, [r3, #28]
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	69d9      	ldr	r1, [r3, #28]
 8009e44:	68bb      	ldr	r3, [r7, #8]
 8009e46:	691b      	ldr	r3, [r3, #16]
 8009e48:	021a      	lsls	r2, r3, #8
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	430a      	orrs	r2, r1
 8009e50:	61da      	str	r2, [r3, #28]
      break;
 8009e52:	e002      	b.n	8009e5a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009e54:	2301      	movs	r3, #1
 8009e56:	75fb      	strb	r3, [r7, #23]
      break;
 8009e58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	2200      	movs	r2, #0
 8009e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009e62:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e64:	4618      	mov	r0, r3
 8009e66:	3718      	adds	r7, #24
 8009e68:	46bd      	mov	sp, r7
 8009e6a:	bd80      	pop	{r7, pc}

08009e6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b084      	sub	sp, #16
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
 8009e74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009e76:	2300      	movs	r3, #0
 8009e78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009e80:	2b01      	cmp	r3, #1
 8009e82:	d101      	bne.n	8009e88 <HAL_TIM_ConfigClockSource+0x1c>
 8009e84:	2302      	movs	r3, #2
 8009e86:	e0b4      	b.n	8009ff2 <HAL_TIM_ConfigClockSource+0x186>
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	2201      	movs	r2, #1
 8009e8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2202      	movs	r2, #2
 8009e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	689b      	ldr	r3, [r3, #8]
 8009e9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009ea6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009eae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	68ba      	ldr	r2, [r7, #8]
 8009eb6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ec0:	d03e      	beq.n	8009f40 <HAL_TIM_ConfigClockSource+0xd4>
 8009ec2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009ec6:	f200 8087 	bhi.w	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ece:	f000 8086 	beq.w	8009fde <HAL_TIM_ConfigClockSource+0x172>
 8009ed2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009ed6:	d87f      	bhi.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ed8:	2b70      	cmp	r3, #112	; 0x70
 8009eda:	d01a      	beq.n	8009f12 <HAL_TIM_ConfigClockSource+0xa6>
 8009edc:	2b70      	cmp	r3, #112	; 0x70
 8009ede:	d87b      	bhi.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ee0:	2b60      	cmp	r3, #96	; 0x60
 8009ee2:	d050      	beq.n	8009f86 <HAL_TIM_ConfigClockSource+0x11a>
 8009ee4:	2b60      	cmp	r3, #96	; 0x60
 8009ee6:	d877      	bhi.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ee8:	2b50      	cmp	r3, #80	; 0x50
 8009eea:	d03c      	beq.n	8009f66 <HAL_TIM_ConfigClockSource+0xfa>
 8009eec:	2b50      	cmp	r3, #80	; 0x50
 8009eee:	d873      	bhi.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ef0:	2b40      	cmp	r3, #64	; 0x40
 8009ef2:	d058      	beq.n	8009fa6 <HAL_TIM_ConfigClockSource+0x13a>
 8009ef4:	2b40      	cmp	r3, #64	; 0x40
 8009ef6:	d86f      	bhi.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009ef8:	2b30      	cmp	r3, #48	; 0x30
 8009efa:	d064      	beq.n	8009fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009efc:	2b30      	cmp	r3, #48	; 0x30
 8009efe:	d86b      	bhi.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009f00:	2b20      	cmp	r3, #32
 8009f02:	d060      	beq.n	8009fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009f04:	2b20      	cmp	r3, #32
 8009f06:	d867      	bhi.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d05c      	beq.n	8009fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009f0c:	2b10      	cmp	r3, #16
 8009f0e:	d05a      	beq.n	8009fc6 <HAL_TIM_ConfigClockSource+0x15a>
 8009f10:	e062      	b.n	8009fd8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	6818      	ldr	r0, [r3, #0]
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	6899      	ldr	r1, [r3, #8]
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	685a      	ldr	r2, [r3, #4]
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	68db      	ldr	r3, [r3, #12]
 8009f22:	f000 fc95 	bl	800a850 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009f2e:	68bb      	ldr	r3, [r7, #8]
 8009f30:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009f34:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	68ba      	ldr	r2, [r7, #8]
 8009f3c:	609a      	str	r2, [r3, #8]
      break;
 8009f3e:	e04f      	b.n	8009fe0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	6818      	ldr	r0, [r3, #0]
 8009f44:	683b      	ldr	r3, [r7, #0]
 8009f46:	6899      	ldr	r1, [r3, #8]
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	685a      	ldr	r2, [r3, #4]
 8009f4c:	683b      	ldr	r3, [r7, #0]
 8009f4e:	68db      	ldr	r3, [r3, #12]
 8009f50:	f000 fc7e 	bl	800a850 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	689a      	ldr	r2, [r3, #8]
 8009f5a:	687b      	ldr	r3, [r7, #4]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009f62:	609a      	str	r2, [r3, #8]
      break;
 8009f64:	e03c      	b.n	8009fe0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6818      	ldr	r0, [r3, #0]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	6859      	ldr	r1, [r3, #4]
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	68db      	ldr	r3, [r3, #12]
 8009f72:	461a      	mov	r2, r3
 8009f74:	f000 fbf2 	bl	800a75c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2150      	movs	r1, #80	; 0x50
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f000 fc4b 	bl	800a81a <TIM_ITRx_SetConfig>
      break;
 8009f84:	e02c      	b.n	8009fe0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6818      	ldr	r0, [r3, #0]
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	6859      	ldr	r1, [r3, #4]
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	68db      	ldr	r3, [r3, #12]
 8009f92:	461a      	mov	r2, r3
 8009f94:	f000 fc11 	bl	800a7ba <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2160      	movs	r1, #96	; 0x60
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f000 fc3b 	bl	800a81a <TIM_ITRx_SetConfig>
      break;
 8009fa4:	e01c      	b.n	8009fe0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	6818      	ldr	r0, [r3, #0]
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	6859      	ldr	r1, [r3, #4]
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	68db      	ldr	r3, [r3, #12]
 8009fb2:	461a      	mov	r2, r3
 8009fb4:	f000 fbd2 	bl	800a75c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	2140      	movs	r1, #64	; 0x40
 8009fbe:	4618      	mov	r0, r3
 8009fc0:	f000 fc2b 	bl	800a81a <TIM_ITRx_SetConfig>
      break;
 8009fc4:	e00c      	b.n	8009fe0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681a      	ldr	r2, [r3, #0]
 8009fca:	683b      	ldr	r3, [r7, #0]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	4619      	mov	r1, r3
 8009fd0:	4610      	mov	r0, r2
 8009fd2:	f000 fc22 	bl	800a81a <TIM_ITRx_SetConfig>
      break;
 8009fd6:	e003      	b.n	8009fe0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009fd8:	2301      	movs	r3, #1
 8009fda:	73fb      	strb	r3, [r7, #15]
      break;
 8009fdc:	e000      	b.n	8009fe0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009fde:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2200      	movs	r2, #0
 8009fec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ff2:	4618      	mov	r0, r3
 8009ff4:	3710      	adds	r7, #16
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}

08009ffa <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8009ffa:	b480      	push	{r7}
 8009ffc:	b083      	sub	sp, #12
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 800a002:	bf00      	nop
 800a004:	370c      	adds	r7, #12
 800a006:	46bd      	mov	sp, r7
 800a008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00c:	4770      	bx	lr

0800a00e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a00e:	b480      	push	{r7}
 800a010:	b083      	sub	sp, #12
 800a012:	af00      	add	r7, sp, #0
 800a014:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a016:	bf00      	nop
 800a018:	370c      	adds	r7, #12
 800a01a:	46bd      	mov	sp, r7
 800a01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a020:	4770      	bx	lr

0800a022 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a022:	b480      	push	{r7}
 800a024:	b083      	sub	sp, #12
 800a026:	af00      	add	r7, sp, #0
 800a028:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a02a:	bf00      	nop
 800a02c:	370c      	adds	r7, #12
 800a02e:	46bd      	mov	sp, r7
 800a030:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a034:	4770      	bx	lr

0800a036 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a036:	b480      	push	{r7}
 800a038:	b083      	sub	sp, #12
 800a03a:	af00      	add	r7, sp, #0
 800a03c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800a03e:	bf00      	nop
 800a040:	370c      	adds	r7, #12
 800a042:	46bd      	mov	sp, r7
 800a044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a048:	4770      	bx	lr

0800a04a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a04a:	b480      	push	{r7}
 800a04c:	b083      	sub	sp, #12
 800a04e:	af00      	add	r7, sp, #0
 800a050:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a052:	bf00      	nop
 800a054:	370c      	adds	r7, #12
 800a056:	46bd      	mov	sp, r7
 800a058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a05c:	4770      	bx	lr

0800a05e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a05e:	b480      	push	{r7}
 800a060:	b083      	sub	sp, #12
 800a062:	af00      	add	r7, sp, #0
 800a064:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 800a066:	bf00      	nop
 800a068:	370c      	adds	r7, #12
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr

0800a072 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a072:	b480      	push	{r7}
 800a074:	b083      	sub	sp, #12
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a07a:	bf00      	nop
 800a07c:	370c      	adds	r7, #12
 800a07e:	46bd      	mov	sp, r7
 800a080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a084:	4770      	bx	lr

0800a086 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800a086:	b480      	push	{r7}
 800a088:	b083      	sub	sp, #12
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800a08e:	bf00      	nop
 800a090:	370c      	adds	r7, #12
 800a092:	46bd      	mov	sp, r7
 800a094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a098:	4770      	bx	lr

0800a09a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800a09a:	b480      	push	{r7}
 800a09c:	b083      	sub	sp, #12
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 800a0a2:	bf00      	nop
 800a0a4:	370c      	adds	r7, #12
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ac:	4770      	bx	lr
	...

0800a0b0 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b087      	sub	sp, #28
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	607a      	str	r2, [r7, #4]
 800a0bc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d101      	bne.n	800a0cc <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e135      	b.n	800a338 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a0d2:	2b01      	cmp	r3, #1
 800a0d4:	d101      	bne.n	800a0da <HAL_TIM_RegisterCallback+0x2a>
 800a0d6:	2302      	movs	r3, #2
 800a0d8:	e12e      	b.n	800a338 <HAL_TIM_RegisterCallback+0x288>
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0e8:	b2db      	uxtb	r3, r3
 800a0ea:	2b01      	cmp	r3, #1
 800a0ec:	f040 80ba 	bne.w	800a264 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 800a0f0:	7afb      	ldrb	r3, [r7, #11]
 800a0f2:	2b1a      	cmp	r3, #26
 800a0f4:	f200 80b3 	bhi.w	800a25e <HAL_TIM_RegisterCallback+0x1ae>
 800a0f8:	a201      	add	r2, pc, #4	; (adr r2, 800a100 <HAL_TIM_RegisterCallback+0x50>)
 800a0fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0fe:	bf00      	nop
 800a100:	0800a16d 	.word	0x0800a16d
 800a104:	0800a175 	.word	0x0800a175
 800a108:	0800a17d 	.word	0x0800a17d
 800a10c:	0800a185 	.word	0x0800a185
 800a110:	0800a18d 	.word	0x0800a18d
 800a114:	0800a195 	.word	0x0800a195
 800a118:	0800a19d 	.word	0x0800a19d
 800a11c:	0800a1a5 	.word	0x0800a1a5
 800a120:	0800a1ad 	.word	0x0800a1ad
 800a124:	0800a1b5 	.word	0x0800a1b5
 800a128:	0800a1bd 	.word	0x0800a1bd
 800a12c:	0800a1c5 	.word	0x0800a1c5
 800a130:	0800a1cd 	.word	0x0800a1cd
 800a134:	0800a1d5 	.word	0x0800a1d5
 800a138:	0800a1dd 	.word	0x0800a1dd
 800a13c:	0800a1e7 	.word	0x0800a1e7
 800a140:	0800a1f1 	.word	0x0800a1f1
 800a144:	0800a1fb 	.word	0x0800a1fb
 800a148:	0800a205 	.word	0x0800a205
 800a14c:	0800a20f 	.word	0x0800a20f
 800a150:	0800a219 	.word	0x0800a219
 800a154:	0800a223 	.word	0x0800a223
 800a158:	0800a22d 	.word	0x0800a22d
 800a15c:	0800a237 	.word	0x0800a237
 800a160:	0800a241 	.word	0x0800a241
 800a164:	0800a24b 	.word	0x0800a24b
 800a168:	0800a255 	.word	0x0800a255
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a172:	e0dc      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	687a      	ldr	r2, [r7, #4]
 800a178:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a17a:	e0d8      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	687a      	ldr	r2, [r7, #4]
 800a180:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a182:	e0d4      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a18a:	e0d0      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a192:	e0cc      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	687a      	ldr	r2, [r7, #4]
 800a198:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a19a:	e0c8      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	687a      	ldr	r2, [r7, #4]
 800a1a0:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a1a2:	e0c4      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a1aa:	e0c0      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	687a      	ldr	r2, [r7, #4]
 800a1b0:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a1b2:	e0bc      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	687a      	ldr	r2, [r7, #4]
 800a1b8:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a1ba:	e0b8      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a1c2:	e0b4      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	687a      	ldr	r2, [r7, #4]
 800a1c8:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a1ca:	e0b0      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	687a      	ldr	r2, [r7, #4]
 800a1d0:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a1d2:	e0ac      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	687a      	ldr	r2, [r7, #4]
 800a1d8:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a1da:	e0a8      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	687a      	ldr	r2, [r7, #4]
 800a1e0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 800a1e4:	e0a3      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	687a      	ldr	r2, [r7, #4]
 800a1ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 800a1ee:	e09e      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	687a      	ldr	r2, [r7, #4]
 800a1f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 800a1f8:	e099      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 800a202:	e094      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	687a      	ldr	r2, [r7, #4]
 800a208:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 800a20c:	e08f      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	687a      	ldr	r2, [r7, #4]
 800a212:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 800a216:	e08a      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	687a      	ldr	r2, [r7, #4]
 800a21c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 800a220:	e085      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	687a      	ldr	r2, [r7, #4]
 800a226:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 800a22a:	e080      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 800a234:	e07b      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	687a      	ldr	r2, [r7, #4]
 800a23a:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 800a23e:	e076      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	687a      	ldr	r2, [r7, #4]
 800a244:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 800a248:	e071      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	687a      	ldr	r2, [r7, #4]
 800a24e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 800a252:	e06c      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 800a25c:	e067      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a25e:	2301      	movs	r3, #1
 800a260:	75fb      	strb	r3, [r7, #23]
        break;
 800a262:	e064      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a26a:	b2db      	uxtb	r3, r3
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d15c      	bne.n	800a32a <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 800a270:	7afb      	ldrb	r3, [r7, #11]
 800a272:	2b0d      	cmp	r3, #13
 800a274:	d856      	bhi.n	800a324 <HAL_TIM_RegisterCallback+0x274>
 800a276:	a201      	add	r2, pc, #4	; (adr r2, 800a27c <HAL_TIM_RegisterCallback+0x1cc>)
 800a278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a27c:	0800a2b5 	.word	0x0800a2b5
 800a280:	0800a2bd 	.word	0x0800a2bd
 800a284:	0800a2c5 	.word	0x0800a2c5
 800a288:	0800a2cd 	.word	0x0800a2cd
 800a28c:	0800a2d5 	.word	0x0800a2d5
 800a290:	0800a2dd 	.word	0x0800a2dd
 800a294:	0800a2e5 	.word	0x0800a2e5
 800a298:	0800a2ed 	.word	0x0800a2ed
 800a29c:	0800a2f5 	.word	0x0800a2f5
 800a2a0:	0800a2fd 	.word	0x0800a2fd
 800a2a4:	0800a305 	.word	0x0800a305
 800a2a8:	0800a30d 	.word	0x0800a30d
 800a2ac:	0800a315 	.word	0x0800a315
 800a2b0:	0800a31d 	.word	0x0800a31d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	687a      	ldr	r2, [r7, #4]
 800a2b8:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800a2ba:	e038      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	687a      	ldr	r2, [r7, #4]
 800a2c0:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800a2c2:	e034      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800a2ca:	e030      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	687a      	ldr	r2, [r7, #4]
 800a2d0:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800a2d2:	e02c      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800a2da:	e028      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	687a      	ldr	r2, [r7, #4]
 800a2e0:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800a2e2:	e024      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	687a      	ldr	r2, [r7, #4]
 800a2e8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800a2ea:	e020      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	687a      	ldr	r2, [r7, #4]
 800a2f0:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800a2f2:	e01c      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	687a      	ldr	r2, [r7, #4]
 800a2f8:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 800a2fa:	e018      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	687a      	ldr	r2, [r7, #4]
 800a300:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800a302:	e014      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	687a      	ldr	r2, [r7, #4]
 800a308:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800a30a:	e010      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	687a      	ldr	r2, [r7, #4]
 800a310:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800a312:	e00c      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	687a      	ldr	r2, [r7, #4]
 800a318:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 800a31a:	e008      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	687a      	ldr	r2, [r7, #4]
 800a320:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800a322:	e004      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800a324:	2301      	movs	r3, #1
 800a326:	75fb      	strb	r3, [r7, #23]
        break;
 800a328:	e001      	b.n	800a32e <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 800a32a:	2301      	movs	r3, #1
 800a32c:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	2200      	movs	r2, #0
 800a332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800a336:	7dfb      	ldrb	r3, [r7, #23]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	371c      	adds	r7, #28
 800a33c:	46bd      	mov	sp, r7
 800a33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a342:	4770      	bx	lr

0800a344 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a344:	b480      	push	{r7}
 800a346:	b085      	sub	sp, #20
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
 800a34c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	4a34      	ldr	r2, [pc, #208]	; (800a428 <TIM_Base_SetConfig+0xe4>)
 800a358:	4293      	cmp	r3, r2
 800a35a:	d00f      	beq.n	800a37c <TIM_Base_SetConfig+0x38>
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a362:	d00b      	beq.n	800a37c <TIM_Base_SetConfig+0x38>
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	4a31      	ldr	r2, [pc, #196]	; (800a42c <TIM_Base_SetConfig+0xe8>)
 800a368:	4293      	cmp	r3, r2
 800a36a:	d007      	beq.n	800a37c <TIM_Base_SetConfig+0x38>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	4a30      	ldr	r2, [pc, #192]	; (800a430 <TIM_Base_SetConfig+0xec>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d003      	beq.n	800a37c <TIM_Base_SetConfig+0x38>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	4a2f      	ldr	r2, [pc, #188]	; (800a434 <TIM_Base_SetConfig+0xf0>)
 800a378:	4293      	cmp	r3, r2
 800a37a:	d108      	bne.n	800a38e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a382:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a384:	683b      	ldr	r3, [r7, #0]
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	68fa      	ldr	r2, [r7, #12]
 800a38a:	4313      	orrs	r3, r2
 800a38c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	4a25      	ldr	r2, [pc, #148]	; (800a428 <TIM_Base_SetConfig+0xe4>)
 800a392:	4293      	cmp	r3, r2
 800a394:	d01b      	beq.n	800a3ce <TIM_Base_SetConfig+0x8a>
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a39c:	d017      	beq.n	800a3ce <TIM_Base_SetConfig+0x8a>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	4a22      	ldr	r2, [pc, #136]	; (800a42c <TIM_Base_SetConfig+0xe8>)
 800a3a2:	4293      	cmp	r3, r2
 800a3a4:	d013      	beq.n	800a3ce <TIM_Base_SetConfig+0x8a>
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	4a21      	ldr	r2, [pc, #132]	; (800a430 <TIM_Base_SetConfig+0xec>)
 800a3aa:	4293      	cmp	r3, r2
 800a3ac:	d00f      	beq.n	800a3ce <TIM_Base_SetConfig+0x8a>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	4a20      	ldr	r2, [pc, #128]	; (800a434 <TIM_Base_SetConfig+0xf0>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d00b      	beq.n	800a3ce <TIM_Base_SetConfig+0x8a>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	4a1f      	ldr	r2, [pc, #124]	; (800a438 <TIM_Base_SetConfig+0xf4>)
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	d007      	beq.n	800a3ce <TIM_Base_SetConfig+0x8a>
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	4a1e      	ldr	r2, [pc, #120]	; (800a43c <TIM_Base_SetConfig+0xf8>)
 800a3c2:	4293      	cmp	r3, r2
 800a3c4:	d003      	beq.n	800a3ce <TIM_Base_SetConfig+0x8a>
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	4a1d      	ldr	r2, [pc, #116]	; (800a440 <TIM_Base_SetConfig+0xfc>)
 800a3ca:	4293      	cmp	r3, r2
 800a3cc:	d108      	bne.n	800a3e0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a3d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a3d6:	683b      	ldr	r3, [r7, #0]
 800a3d8:	68db      	ldr	r3, [r3, #12]
 800a3da:	68fa      	ldr	r2, [r7, #12]
 800a3dc:	4313      	orrs	r3, r2
 800a3de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	695b      	ldr	r3, [r3, #20]
 800a3ea:	4313      	orrs	r3, r2
 800a3ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	68fa      	ldr	r2, [r7, #12]
 800a3f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a3f4:	683b      	ldr	r3, [r7, #0]
 800a3f6:	689a      	ldr	r2, [r3, #8]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a3fc:	683b      	ldr	r3, [r7, #0]
 800a3fe:	681a      	ldr	r2, [r3, #0]
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	4a08      	ldr	r2, [pc, #32]	; (800a428 <TIM_Base_SetConfig+0xe4>)
 800a408:	4293      	cmp	r3, r2
 800a40a:	d103      	bne.n	800a414 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a40c:	683b      	ldr	r3, [r7, #0]
 800a40e:	691a      	ldr	r2, [r3, #16]
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2201      	movs	r2, #1
 800a418:	615a      	str	r2, [r3, #20]
}
 800a41a:	bf00      	nop
 800a41c:	3714      	adds	r7, #20
 800a41e:	46bd      	mov	sp, r7
 800a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a424:	4770      	bx	lr
 800a426:	bf00      	nop
 800a428:	40010000 	.word	0x40010000
 800a42c:	40000400 	.word	0x40000400
 800a430:	40000800 	.word	0x40000800
 800a434:	40000c00 	.word	0x40000c00
 800a438:	40014000 	.word	0x40014000
 800a43c:	40014400 	.word	0x40014400
 800a440:	40014800 	.word	0x40014800

0800a444 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a444:	b480      	push	{r7}
 800a446:	b087      	sub	sp, #28
 800a448:	af00      	add	r7, sp, #0
 800a44a:	6078      	str	r0, [r7, #4]
 800a44c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6a1b      	ldr	r3, [r3, #32]
 800a452:	f023 0201 	bic.w	r2, r3, #1
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6a1b      	ldr	r3, [r3, #32]
 800a45e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	685b      	ldr	r3, [r3, #4]
 800a464:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	699b      	ldr	r3, [r3, #24]
 800a46a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a472:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	f023 0303 	bic.w	r3, r3, #3
 800a47a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	68fa      	ldr	r2, [r7, #12]
 800a482:	4313      	orrs	r3, r2
 800a484:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	f023 0302 	bic.w	r3, r3, #2
 800a48c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	697a      	ldr	r2, [r7, #20]
 800a494:	4313      	orrs	r3, r2
 800a496:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4a1c      	ldr	r2, [pc, #112]	; (800a50c <TIM_OC1_SetConfig+0xc8>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d10c      	bne.n	800a4ba <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	f023 0308 	bic.w	r3, r3, #8
 800a4a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	68db      	ldr	r3, [r3, #12]
 800a4ac:	697a      	ldr	r2, [r7, #20]
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a4b2:	697b      	ldr	r3, [r7, #20]
 800a4b4:	f023 0304 	bic.w	r3, r3, #4
 800a4b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	4a13      	ldr	r2, [pc, #76]	; (800a50c <TIM_OC1_SetConfig+0xc8>)
 800a4be:	4293      	cmp	r3, r2
 800a4c0:	d111      	bne.n	800a4e6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a4c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a4d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	695b      	ldr	r3, [r3, #20]
 800a4d6:	693a      	ldr	r2, [r7, #16]
 800a4d8:	4313      	orrs	r3, r2
 800a4da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	699b      	ldr	r3, [r3, #24]
 800a4e0:	693a      	ldr	r2, [r7, #16]
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	693a      	ldr	r2, [r7, #16]
 800a4ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	685a      	ldr	r2, [r3, #4]
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	697a      	ldr	r2, [r7, #20]
 800a4fe:	621a      	str	r2, [r3, #32]
}
 800a500:	bf00      	nop
 800a502:	371c      	adds	r7, #28
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr
 800a50c:	40010000 	.word	0x40010000

0800a510 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a510:	b480      	push	{r7}
 800a512:	b087      	sub	sp, #28
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	6a1b      	ldr	r3, [r3, #32]
 800a51e:	f023 0210 	bic.w	r2, r3, #16
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6a1b      	ldr	r3, [r3, #32]
 800a52a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	685b      	ldr	r3, [r3, #4]
 800a530:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	699b      	ldr	r3, [r3, #24]
 800a536:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a53e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a546:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a548:	683b      	ldr	r3, [r7, #0]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	021b      	lsls	r3, r3, #8
 800a54e:	68fa      	ldr	r2, [r7, #12]
 800a550:	4313      	orrs	r3, r2
 800a552:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	f023 0320 	bic.w	r3, r3, #32
 800a55a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a55c:	683b      	ldr	r3, [r7, #0]
 800a55e:	689b      	ldr	r3, [r3, #8]
 800a560:	011b      	lsls	r3, r3, #4
 800a562:	697a      	ldr	r2, [r7, #20]
 800a564:	4313      	orrs	r3, r2
 800a566:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	4a1e      	ldr	r2, [pc, #120]	; (800a5e4 <TIM_OC2_SetConfig+0xd4>)
 800a56c:	4293      	cmp	r3, r2
 800a56e:	d10d      	bne.n	800a58c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a570:	697b      	ldr	r3, [r7, #20]
 800a572:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a576:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a578:	683b      	ldr	r3, [r7, #0]
 800a57a:	68db      	ldr	r3, [r3, #12]
 800a57c:	011b      	lsls	r3, r3, #4
 800a57e:	697a      	ldr	r2, [r7, #20]
 800a580:	4313      	orrs	r3, r2
 800a582:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a584:	697b      	ldr	r3, [r7, #20]
 800a586:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a58a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a15      	ldr	r2, [pc, #84]	; (800a5e4 <TIM_OC2_SetConfig+0xd4>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d113      	bne.n	800a5bc <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a594:	693b      	ldr	r3, [r7, #16]
 800a596:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a59a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a5a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	695b      	ldr	r3, [r3, #20]
 800a5a8:	009b      	lsls	r3, r3, #2
 800a5aa:	693a      	ldr	r2, [r7, #16]
 800a5ac:	4313      	orrs	r3, r2
 800a5ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	699b      	ldr	r3, [r3, #24]
 800a5b4:	009b      	lsls	r3, r3, #2
 800a5b6:	693a      	ldr	r2, [r7, #16]
 800a5b8:	4313      	orrs	r3, r2
 800a5ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	693a      	ldr	r2, [r7, #16]
 800a5c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	685a      	ldr	r2, [r3, #4]
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	697a      	ldr	r2, [r7, #20]
 800a5d4:	621a      	str	r2, [r3, #32]
}
 800a5d6:	bf00      	nop
 800a5d8:	371c      	adds	r7, #28
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	40010000 	.word	0x40010000

0800a5e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a5e8:	b480      	push	{r7}
 800a5ea:	b087      	sub	sp, #28
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6a1b      	ldr	r3, [r3, #32]
 800a5f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6a1b      	ldr	r3, [r3, #32]
 800a602:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	685b      	ldr	r3, [r3, #4]
 800a608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	69db      	ldr	r3, [r3, #28]
 800a60e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f023 0303 	bic.w	r3, r3, #3
 800a61e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	68fa      	ldr	r2, [r7, #12]
 800a626:	4313      	orrs	r3, r2
 800a628:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a62a:	697b      	ldr	r3, [r7, #20]
 800a62c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a630:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	689b      	ldr	r3, [r3, #8]
 800a636:	021b      	lsls	r3, r3, #8
 800a638:	697a      	ldr	r2, [r7, #20]
 800a63a:	4313      	orrs	r3, r2
 800a63c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	4a1d      	ldr	r2, [pc, #116]	; (800a6b8 <TIM_OC3_SetConfig+0xd0>)
 800a642:	4293      	cmp	r3, r2
 800a644:	d10d      	bne.n	800a662 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a646:	697b      	ldr	r3, [r7, #20]
 800a648:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a64c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a64e:	683b      	ldr	r3, [r7, #0]
 800a650:	68db      	ldr	r3, [r3, #12]
 800a652:	021b      	lsls	r3, r3, #8
 800a654:	697a      	ldr	r2, [r7, #20]
 800a656:	4313      	orrs	r3, r2
 800a658:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a660:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	4a14      	ldr	r2, [pc, #80]	; (800a6b8 <TIM_OC3_SetConfig+0xd0>)
 800a666:	4293      	cmp	r3, r2
 800a668:	d113      	bne.n	800a692 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a670:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a678:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	695b      	ldr	r3, [r3, #20]
 800a67e:	011b      	lsls	r3, r3, #4
 800a680:	693a      	ldr	r2, [r7, #16]
 800a682:	4313      	orrs	r3, r2
 800a684:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	699b      	ldr	r3, [r3, #24]
 800a68a:	011b      	lsls	r3, r3, #4
 800a68c:	693a      	ldr	r2, [r7, #16]
 800a68e:	4313      	orrs	r3, r2
 800a690:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	693a      	ldr	r2, [r7, #16]
 800a696:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	68fa      	ldr	r2, [r7, #12]
 800a69c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	685a      	ldr	r2, [r3, #4]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	697a      	ldr	r2, [r7, #20]
 800a6aa:	621a      	str	r2, [r3, #32]
}
 800a6ac:	bf00      	nop
 800a6ae:	371c      	adds	r7, #28
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr
 800a6b8:	40010000 	.word	0x40010000

0800a6bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b087      	sub	sp, #28
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6a1b      	ldr	r3, [r3, #32]
 800a6ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	6a1b      	ldr	r3, [r3, #32]
 800a6d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	69db      	ldr	r3, [r3, #28]
 800a6e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a6ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a6f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a6f4:	683b      	ldr	r3, [r7, #0]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	021b      	lsls	r3, r3, #8
 800a6fa:	68fa      	ldr	r2, [r7, #12]
 800a6fc:	4313      	orrs	r3, r2
 800a6fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a700:	693b      	ldr	r3, [r7, #16]
 800a702:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a706:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	689b      	ldr	r3, [r3, #8]
 800a70c:	031b      	lsls	r3, r3, #12
 800a70e:	693a      	ldr	r2, [r7, #16]
 800a710:	4313      	orrs	r3, r2
 800a712:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	4a10      	ldr	r2, [pc, #64]	; (800a758 <TIM_OC4_SetConfig+0x9c>)
 800a718:	4293      	cmp	r3, r2
 800a71a:	d109      	bne.n	800a730 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a71c:	697b      	ldr	r3, [r7, #20]
 800a71e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a722:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	695b      	ldr	r3, [r3, #20]
 800a728:	019b      	lsls	r3, r3, #6
 800a72a:	697a      	ldr	r2, [r7, #20]
 800a72c:	4313      	orrs	r3, r2
 800a72e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	697a      	ldr	r2, [r7, #20]
 800a734:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	68fa      	ldr	r2, [r7, #12]
 800a73a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	685a      	ldr	r2, [r3, #4]
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	693a      	ldr	r2, [r7, #16]
 800a748:	621a      	str	r2, [r3, #32]
}
 800a74a:	bf00      	nop
 800a74c:	371c      	adds	r7, #28
 800a74e:	46bd      	mov	sp, r7
 800a750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a754:	4770      	bx	lr
 800a756:	bf00      	nop
 800a758:	40010000 	.word	0x40010000

0800a75c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a75c:	b480      	push	{r7}
 800a75e:	b087      	sub	sp, #28
 800a760:	af00      	add	r7, sp, #0
 800a762:	60f8      	str	r0, [r7, #12]
 800a764:	60b9      	str	r1, [r7, #8]
 800a766:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	6a1b      	ldr	r3, [r3, #32]
 800a76c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	6a1b      	ldr	r3, [r3, #32]
 800a772:	f023 0201 	bic.w	r2, r3, #1
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	699b      	ldr	r3, [r3, #24]
 800a77e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a780:	693b      	ldr	r3, [r7, #16]
 800a782:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	011b      	lsls	r3, r3, #4
 800a78c:	693a      	ldr	r2, [r7, #16]
 800a78e:	4313      	orrs	r3, r2
 800a790:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a792:	697b      	ldr	r3, [r7, #20]
 800a794:	f023 030a 	bic.w	r3, r3, #10
 800a798:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a79a:	697a      	ldr	r2, [r7, #20]
 800a79c:	68bb      	ldr	r3, [r7, #8]
 800a79e:	4313      	orrs	r3, r2
 800a7a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a7a2:	68fb      	ldr	r3, [r7, #12]
 800a7a4:	693a      	ldr	r2, [r7, #16]
 800a7a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	697a      	ldr	r2, [r7, #20]
 800a7ac:	621a      	str	r2, [r3, #32]
}
 800a7ae:	bf00      	nop
 800a7b0:	371c      	adds	r7, #28
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b8:	4770      	bx	lr

0800a7ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a7ba:	b480      	push	{r7}
 800a7bc:	b087      	sub	sp, #28
 800a7be:	af00      	add	r7, sp, #0
 800a7c0:	60f8      	str	r0, [r7, #12]
 800a7c2:	60b9      	str	r1, [r7, #8]
 800a7c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	6a1b      	ldr	r3, [r3, #32]
 800a7ca:	f023 0210 	bic.w	r2, r3, #16
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	699b      	ldr	r3, [r3, #24]
 800a7d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	6a1b      	ldr	r3, [r3, #32]
 800a7dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a7e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	031b      	lsls	r3, r3, #12
 800a7ea:	697a      	ldr	r2, [r7, #20]
 800a7ec:	4313      	orrs	r3, r2
 800a7ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a7f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a7f8:	68bb      	ldr	r3, [r7, #8]
 800a7fa:	011b      	lsls	r3, r3, #4
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	4313      	orrs	r3, r2
 800a800:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	697a      	ldr	r2, [r7, #20]
 800a806:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	621a      	str	r2, [r3, #32]
}
 800a80e:	bf00      	nop
 800a810:	371c      	adds	r7, #28
 800a812:	46bd      	mov	sp, r7
 800a814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a818:	4770      	bx	lr

0800a81a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a81a:	b480      	push	{r7}
 800a81c:	b085      	sub	sp, #20
 800a81e:	af00      	add	r7, sp, #0
 800a820:	6078      	str	r0, [r7, #4]
 800a822:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	689b      	ldr	r3, [r3, #8]
 800a828:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a830:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a832:	683a      	ldr	r2, [r7, #0]
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	4313      	orrs	r3, r2
 800a838:	f043 0307 	orr.w	r3, r3, #7
 800a83c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	68fa      	ldr	r2, [r7, #12]
 800a842:	609a      	str	r2, [r3, #8]
}
 800a844:	bf00      	nop
 800a846:	3714      	adds	r7, #20
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr

0800a850 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a850:	b480      	push	{r7}
 800a852:	b087      	sub	sp, #28
 800a854:	af00      	add	r7, sp, #0
 800a856:	60f8      	str	r0, [r7, #12]
 800a858:	60b9      	str	r1, [r7, #8]
 800a85a:	607a      	str	r2, [r7, #4]
 800a85c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	689b      	ldr	r3, [r3, #8]
 800a862:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a864:	697b      	ldr	r3, [r7, #20]
 800a866:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a86a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	021a      	lsls	r2, r3, #8
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	431a      	orrs	r2, r3
 800a874:	68bb      	ldr	r3, [r7, #8]
 800a876:	4313      	orrs	r3, r2
 800a878:	697a      	ldr	r2, [r7, #20]
 800a87a:	4313      	orrs	r3, r2
 800a87c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	697a      	ldr	r2, [r7, #20]
 800a882:	609a      	str	r2, [r3, #8]
}
 800a884:	bf00      	nop
 800a886:	371c      	adds	r7, #28
 800a888:	46bd      	mov	sp, r7
 800a88a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a88e:	4770      	bx	lr

0800a890 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a890:	b480      	push	{r7}
 800a892:	b087      	sub	sp, #28
 800a894:	af00      	add	r7, sp, #0
 800a896:	60f8      	str	r0, [r7, #12]
 800a898:	60b9      	str	r1, [r7, #8]
 800a89a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a89c:	68bb      	ldr	r3, [r7, #8]
 800a89e:	f003 031f 	and.w	r3, r3, #31
 800a8a2:	2201      	movs	r2, #1
 800a8a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a8a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	6a1a      	ldr	r2, [r3, #32]
 800a8ae:	697b      	ldr	r3, [r7, #20]
 800a8b0:	43db      	mvns	r3, r3
 800a8b2:	401a      	ands	r2, r3
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	6a1a      	ldr	r2, [r3, #32]
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	f003 031f 	and.w	r3, r3, #31
 800a8c2:	6879      	ldr	r1, [r7, #4]
 800a8c4:	fa01 f303 	lsl.w	r3, r1, r3
 800a8c8:	431a      	orrs	r2, r3
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	621a      	str	r2, [r3, #32]
}
 800a8ce:	bf00      	nop
 800a8d0:	371c      	adds	r7, #28
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr
	...

0800a8dc <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b083      	sub	sp, #12
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	4a1c      	ldr	r2, [pc, #112]	; (800a958 <TIM_ResetCallback+0x7c>)
 800a8e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	4a1b      	ldr	r2, [pc, #108]	; (800a95c <TIM_ResetCallback+0x80>)
 800a8f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	4a1a      	ldr	r2, [pc, #104]	; (800a960 <TIM_ResetCallback+0x84>)
 800a8f8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	4a19      	ldr	r2, [pc, #100]	; (800a964 <TIM_ResetCallback+0x88>)
 800a900:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	4a18      	ldr	r2, [pc, #96]	; (800a968 <TIM_ResetCallback+0x8c>)
 800a908:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	4a17      	ldr	r2, [pc, #92]	; (800a96c <TIM_ResetCallback+0x90>)
 800a910:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	4a16      	ldr	r2, [pc, #88]	; (800a970 <TIM_ResetCallback+0x94>)
 800a918:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	4a15      	ldr	r2, [pc, #84]	; (800a974 <TIM_ResetCallback+0x98>)
 800a920:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	4a14      	ldr	r2, [pc, #80]	; (800a978 <TIM_ResetCallback+0x9c>)
 800a928:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	4a13      	ldr	r2, [pc, #76]	; (800a97c <TIM_ResetCallback+0xa0>)
 800a930:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	4a12      	ldr	r2, [pc, #72]	; (800a980 <TIM_ResetCallback+0xa4>)
 800a938:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	4a11      	ldr	r2, [pc, #68]	; (800a984 <TIM_ResetCallback+0xa8>)
 800a940:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	4a10      	ldr	r2, [pc, #64]	; (800a988 <TIM_ResetCallback+0xac>)
 800a948:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800a94c:	bf00      	nop
 800a94e:	370c      	adds	r7, #12
 800a950:	46bd      	mov	sp, r7
 800a952:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a956:	4770      	bx	lr
 800a958:	08001f21 	.word	0x08001f21
 800a95c:	08009ffb 	.word	0x08009ffb
 800a960:	0800a073 	.word	0x0800a073
 800a964:	0800a087 	.word	0x0800a087
 800a968:	0800a023 	.word	0x0800a023
 800a96c:	0800a037 	.word	0x0800a037
 800a970:	0800a00f 	.word	0x0800a00f
 800a974:	0800a04b 	.word	0x0800a04b
 800a978:	0800a05f 	.word	0x0800a05f
 800a97c:	0800a09b 	.word	0x0800a09b
 800a980:	0800ab0d 	.word	0x0800ab0d
 800a984:	0800ab21 	.word	0x0800ab21
 800a988:	0800ab35 	.word	0x0800ab35

0800a98c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b085      	sub	sp, #20
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a99c:	2b01      	cmp	r3, #1
 800a99e:	d101      	bne.n	800a9a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a9a0:	2302      	movs	r3, #2
 800a9a2:	e050      	b.n	800aa46 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2201      	movs	r2, #1
 800a9a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2202      	movs	r2, #2
 800a9b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	681b      	ldr	r3, [r3, #0]
 800a9b8:	685b      	ldr	r3, [r3, #4]
 800a9ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	689b      	ldr	r3, [r3, #8]
 800a9c2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a9ca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	68fa      	ldr	r2, [r7, #12]
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	4a1c      	ldr	r2, [pc, #112]	; (800aa54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d018      	beq.n	800aa1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9f0:	d013      	beq.n	800aa1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4a18      	ldr	r2, [pc, #96]	; (800aa58 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d00e      	beq.n	800aa1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	4a16      	ldr	r2, [pc, #88]	; (800aa5c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800aa02:	4293      	cmp	r3, r2
 800aa04:	d009      	beq.n	800aa1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4a15      	ldr	r2, [pc, #84]	; (800aa60 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d004      	beq.n	800aa1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4a13      	ldr	r2, [pc, #76]	; (800aa64 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800aa16:	4293      	cmp	r3, r2
 800aa18:	d10c      	bne.n	800aa34 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aa1a:	68bb      	ldr	r3, [r7, #8]
 800aa1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aa20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aa22:	683b      	ldr	r3, [r7, #0]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	68ba      	ldr	r2, [r7, #8]
 800aa28:	4313      	orrs	r3, r2
 800aa2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	681b      	ldr	r3, [r3, #0]
 800aa30:	68ba      	ldr	r2, [r7, #8]
 800aa32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2201      	movs	r2, #1
 800aa38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aa44:	2300      	movs	r3, #0
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3714      	adds	r7, #20
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa50:	4770      	bx	lr
 800aa52:	bf00      	nop
 800aa54:	40010000 	.word	0x40010000
 800aa58:	40000400 	.word	0x40000400
 800aa5c:	40000800 	.word	0x40000800
 800aa60:	40000c00 	.word	0x40000c00
 800aa64:	40014000 	.word	0x40014000

0800aa68 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800aa68:	b480      	push	{r7}
 800aa6a:	b085      	sub	sp, #20
 800aa6c:	af00      	add	r7, sp, #0
 800aa6e:	6078      	str	r0, [r7, #4]
 800aa70:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800aa72:	2300      	movs	r3, #0
 800aa74:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800aa7c:	2b01      	cmp	r3, #1
 800aa7e:	d101      	bne.n	800aa84 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800aa80:	2302      	movs	r3, #2
 800aa82:	e03d      	b.n	800ab00 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	2201      	movs	r2, #1
 800aa88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800aa92:	683b      	ldr	r3, [r7, #0]
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	4313      	orrs	r3, r2
 800aa98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800aaa0:	683b      	ldr	r3, [r7, #0]
 800aaa2:	689b      	ldr	r3, [r3, #8]
 800aaa4:	4313      	orrs	r3, r2
 800aaa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	685b      	ldr	r3, [r3, #4]
 800aab2:	4313      	orrs	r3, r2
 800aab4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4313      	orrs	r3, r2
 800aac2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	691b      	ldr	r3, [r3, #16]
 800aace:	4313      	orrs	r3, r2
 800aad0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	695b      	ldr	r3, [r3, #20]
 800aadc:	4313      	orrs	r3, r2
 800aade:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800aae6:	683b      	ldr	r3, [r7, #0]
 800aae8:	69db      	ldr	r3, [r3, #28]
 800aaea:	4313      	orrs	r3, r2
 800aaec:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800aafe:	2300      	movs	r3, #0
}
 800ab00:	4618      	mov	r0, r3
 800ab02:	3714      	adds	r7, #20
 800ab04:	46bd      	mov	sp, r7
 800ab06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0a:	4770      	bx	lr

0800ab0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ab0c:	b480      	push	{r7}
 800ab0e:	b083      	sub	sp, #12
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ab14:	bf00      	nop
 800ab16:	370c      	adds	r7, #12
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab1e:	4770      	bx	lr

0800ab20 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b083      	sub	sp, #12
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800ab28:	bf00      	nop
 800ab2a:	370c      	adds	r7, #12
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ab34:	b480      	push	{r7}
 800ab36:	b083      	sub	sp, #12
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ab3c:	bf00      	nop
 800ab3e:	370c      	adds	r7, #12
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b082      	sub	sp, #8
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	2b00      	cmp	r3, #0
 800ab54:	d101      	bne.n	800ab5a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ab56:	2301      	movs	r3, #1
 800ab58:	e04a      	b.n	800abf0 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab60:	b2db      	uxtb	r3, r3
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d111      	bne.n	800ab8a <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800ab6e:	6878      	ldr	r0, [r7, #4]
 800ab70:	f000 fd2c 	bl	800b5cc <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d102      	bne.n	800ab82 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a1e      	ldr	r2, [pc, #120]	; (800abf8 <HAL_UART_Init+0xb0>)
 800ab80:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ab86:	6878      	ldr	r0, [r7, #4]
 800ab88:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2224      	movs	r2, #36	; 0x24
 800ab8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	68da      	ldr	r2, [r3, #12]
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aba0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aba2:	6878      	ldr	r0, [r7, #4]
 800aba4:	f000 fff6 	bl	800bb94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	691a      	ldr	r2, [r3, #16]
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800abb6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	695a      	ldr	r2, [r3, #20]
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800abc6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	68da      	ldr	r2, [r3, #12]
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800abd6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2200      	movs	r2, #0
 800abdc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	2220      	movs	r2, #32
 800abe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	2220      	movs	r2, #32
 800abea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800abee:	2300      	movs	r3, #0
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3708      	adds	r7, #8
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bd80      	pop	{r7, pc}
 800abf8:	08004521 	.word	0x08004521

0800abfc <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800abfc:	b480      	push	{r7}
 800abfe:	b087      	sub	sp, #28
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	60f8      	str	r0, [r7, #12]
 800ac04:	460b      	mov	r3, r1
 800ac06:	607a      	str	r2, [r7, #4]
 800ac08:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d107      	bne.n	800ac24 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac18:	f043 0220 	orr.w	r2, r3, #32
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800ac20:	2301      	movs	r3, #1
 800ac22:	e08c      	b.n	800ad3e <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d101      	bne.n	800ac32 <HAL_UART_RegisterCallback+0x36>
 800ac2e:	2302      	movs	r3, #2
 800ac30:	e085      	b.n	800ad3e <HAL_UART_RegisterCallback+0x142>
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2201      	movs	r2, #1
 800ac36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	2b20      	cmp	r3, #32
 800ac44:	d151      	bne.n	800acea <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800ac46:	7afb      	ldrb	r3, [r7, #11]
 800ac48:	2b0c      	cmp	r3, #12
 800ac4a:	d845      	bhi.n	800acd8 <HAL_UART_RegisterCallback+0xdc>
 800ac4c:	a201      	add	r2, pc, #4	; (adr r2, 800ac54 <HAL_UART_RegisterCallback+0x58>)
 800ac4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac52:	bf00      	nop
 800ac54:	0800ac89 	.word	0x0800ac89
 800ac58:	0800ac91 	.word	0x0800ac91
 800ac5c:	0800ac99 	.word	0x0800ac99
 800ac60:	0800aca1 	.word	0x0800aca1
 800ac64:	0800aca9 	.word	0x0800aca9
 800ac68:	0800acb1 	.word	0x0800acb1
 800ac6c:	0800acb9 	.word	0x0800acb9
 800ac70:	0800acc1 	.word	0x0800acc1
 800ac74:	0800acd9 	.word	0x0800acd9
 800ac78:	0800acd9 	.word	0x0800acd9
 800ac7c:	0800acd9 	.word	0x0800acd9
 800ac80:	0800acc9 	.word	0x0800acc9
 800ac84:	0800acd1 	.word	0x0800acd1
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	687a      	ldr	r2, [r7, #4]
 800ac8c:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800ac8e:	e051      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	687a      	ldr	r2, [r7, #4]
 800ac94:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800ac96:	e04d      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	687a      	ldr	r2, [r7, #4]
 800ac9c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800ac9e:	e049      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	687a      	ldr	r2, [r7, #4]
 800aca4:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800aca6:	e045      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	687a      	ldr	r2, [r7, #4]
 800acac:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800acae:	e041      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	687a      	ldr	r2, [r7, #4]
 800acb4:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800acb6:	e03d      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	687a      	ldr	r2, [r7, #4]
 800acbc:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800acbe:	e039      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	687a      	ldr	r2, [r7, #4]
 800acc4:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800acc6:	e035      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	687a      	ldr	r2, [r7, #4]
 800accc:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800acce:	e031      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800acd6:	e02d      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acdc:	f043 0220 	orr.w	r2, r3, #32
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800ace4:	2301      	movs	r3, #1
 800ace6:	75fb      	strb	r3, [r7, #23]
        break;
 800ace8:	e024      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800acf0:	b2db      	uxtb	r3, r3
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d116      	bne.n	800ad24 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800acf6:	7afb      	ldrb	r3, [r7, #11]
 800acf8:	2b0b      	cmp	r3, #11
 800acfa:	d002      	beq.n	800ad02 <HAL_UART_RegisterCallback+0x106>
 800acfc:	2b0c      	cmp	r3, #12
 800acfe:	d004      	beq.n	800ad0a <HAL_UART_RegisterCallback+0x10e>
 800ad00:	e007      	b.n	800ad12 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800ad02:	68fb      	ldr	r3, [r7, #12]
 800ad04:	687a      	ldr	r2, [r7, #4]
 800ad06:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800ad08:	e014      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	687a      	ldr	r2, [r7, #4]
 800ad0e:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800ad10:	e010      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad16:	f043 0220 	orr.w	r2, r3, #32
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800ad1e:	2301      	movs	r3, #1
 800ad20:	75fb      	strb	r3, [r7, #23]
        break;
 800ad22:	e007      	b.n	800ad34 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ad28:	f043 0220 	orr.w	r2, r3, #32
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800ad30:	2301      	movs	r3, #1
 800ad32:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	2200      	movs	r2, #0
 800ad38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800ad3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ad3e:	4618      	mov	r0, r3
 800ad40:	371c      	adds	r7, #28
 800ad42:	46bd      	mov	sp, r7
 800ad44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad48:	4770      	bx	lr
 800ad4a:	bf00      	nop

0800ad4c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b084      	sub	sp, #16
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	60f8      	str	r0, [r7, #12]
 800ad54:	60b9      	str	r1, [r7, #8]
 800ad56:	4613      	mov	r3, r2
 800ad58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ad60:	b2db      	uxtb	r3, r3
 800ad62:	2b20      	cmp	r3, #32
 800ad64:	d11d      	bne.n	800ada2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800ad66:	68bb      	ldr	r3, [r7, #8]
 800ad68:	2b00      	cmp	r3, #0
 800ad6a:	d002      	beq.n	800ad72 <HAL_UART_Receive_IT+0x26>
 800ad6c:	88fb      	ldrh	r3, [r7, #6]
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d101      	bne.n	800ad76 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800ad72:	2301      	movs	r3, #1
 800ad74:	e016      	b.n	800ada4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ad7c:	2b01      	cmp	r3, #1
 800ad7e:	d101      	bne.n	800ad84 <HAL_UART_Receive_IT+0x38>
 800ad80:	2302      	movs	r3, #2
 800ad82:	e00f      	b.n	800ada4 <HAL_UART_Receive_IT+0x58>
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	2201      	movs	r2, #1
 800ad88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	2200      	movs	r2, #0
 800ad90:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800ad92:	88fb      	ldrh	r3, [r7, #6]
 800ad94:	461a      	mov	r2, r3
 800ad96:	68b9      	ldr	r1, [r7, #8]
 800ad98:	68f8      	ldr	r0, [r7, #12]
 800ad9a:	f000 fcf7 	bl	800b78c <UART_Start_Receive_IT>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	e000      	b.n	800ada4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800ada2:	2302      	movs	r3, #2
  }
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	3710      	adds	r7, #16
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}

0800adac <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b08c      	sub	sp, #48	; 0x30
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	60f8      	str	r0, [r7, #12]
 800adb4:	60b9      	str	r1, [r7, #8]
 800adb6:	4613      	mov	r3, r2
 800adb8:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800adc0:	b2db      	uxtb	r3, r3
 800adc2:	2b20      	cmp	r3, #32
 800adc4:	d165      	bne.n	800ae92 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d002      	beq.n	800add2 <HAL_UART_Transmit_DMA+0x26>
 800adcc:	88fb      	ldrh	r3, [r7, #6]
 800adce:	2b00      	cmp	r3, #0
 800add0:	d101      	bne.n	800add6 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800add2:	2301      	movs	r3, #1
 800add4:	e05e      	b.n	800ae94 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800addc:	2b01      	cmp	r3, #1
 800adde:	d101      	bne.n	800ade4 <HAL_UART_Transmit_DMA+0x38>
 800ade0:	2302      	movs	r3, #2
 800ade2:	e057      	b.n	800ae94 <HAL_UART_Transmit_DMA+0xe8>
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	2201      	movs	r2, #1
 800ade8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800adec:	68ba      	ldr	r2, [r7, #8]
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	88fa      	ldrh	r2, [r7, #6]
 800adf6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	88fa      	ldrh	r2, [r7, #6]
 800adfc:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	2200      	movs	r2, #0
 800ae02:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae04:	68fb      	ldr	r3, [r7, #12]
 800ae06:	2221      	movs	r2, #33	; 0x21
 800ae08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800ae0c:	68fb      	ldr	r3, [r7, #12]
 800ae0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae10:	4a22      	ldr	r2, [pc, #136]	; (800ae9c <HAL_UART_Transmit_DMA+0xf0>)
 800ae12:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae18:	4a21      	ldr	r2, [pc, #132]	; (800aea0 <HAL_UART_Transmit_DMA+0xf4>)
 800ae1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800ae1c:	68fb      	ldr	r3, [r7, #12]
 800ae1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae20:	4a20      	ldr	r2, [pc, #128]	; (800aea4 <HAL_UART_Transmit_DMA+0xf8>)
 800ae22:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800ae24:	68fb      	ldr	r3, [r7, #12]
 800ae26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae28:	2200      	movs	r2, #0
 800ae2a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800ae2c:	f107 0308 	add.w	r3, r7, #8
 800ae30:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800ae32:	68fb      	ldr	r3, [r7, #12]
 800ae34:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800ae36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae38:	6819      	ldr	r1, [r3, #0]
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	3304      	adds	r3, #4
 800ae40:	461a      	mov	r2, r3
 800ae42:	88fb      	ldrh	r3, [r7, #6]
 800ae44:	f7fa fadc 	bl	8005400 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ae50:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	2200      	movs	r2, #0
 800ae56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	3314      	adds	r3, #20
 800ae60:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae62:	69bb      	ldr	r3, [r7, #24]
 800ae64:	e853 3f00 	ldrex	r3, [r3]
 800ae68:	617b      	str	r3, [r7, #20]
   return(result);
 800ae6a:	697b      	ldr	r3, [r7, #20]
 800ae6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae70:	62bb      	str	r3, [r7, #40]	; 0x28
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	681b      	ldr	r3, [r3, #0]
 800ae76:	3314      	adds	r3, #20
 800ae78:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ae7a:	627a      	str	r2, [r7, #36]	; 0x24
 800ae7c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae7e:	6a39      	ldr	r1, [r7, #32]
 800ae80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae82:	e841 2300 	strex	r3, r2, [r1]
 800ae86:	61fb      	str	r3, [r7, #28]
   return(result);
 800ae88:	69fb      	ldr	r3, [r7, #28]
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d1e5      	bne.n	800ae5a <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	e000      	b.n	800ae94 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800ae92:	2302      	movs	r3, #2
  }
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3730      	adds	r7, #48	; 0x30
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}
 800ae9c:	0800b63d 	.word	0x0800b63d
 800aea0:	0800b6d9 	.word	0x0800b6d9
 800aea4:	0800b6f7 	.word	0x0800b6f7

0800aea8 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 800aea8:	b580      	push	{r7, lr}
 800aeaa:	b09a      	sub	sp, #104	; 0x68
 800aeac:	af00      	add	r7, sp, #0
 800aeae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	330c      	adds	r3, #12
 800aeb6:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aeba:	e853 3f00 	ldrex	r3, [r3]
 800aebe:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800aec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aec2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aec6:	667b      	str	r3, [r7, #100]	; 0x64
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	330c      	adds	r3, #12
 800aece:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aed0:	657a      	str	r2, [r7, #84]	; 0x54
 800aed2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800aed6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aed8:	e841 2300 	strex	r3, r2, [r1]
 800aedc:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800aede:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d1e5      	bne.n	800aeb0 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	3314      	adds	r3, #20
 800aeea:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aeee:	e853 3f00 	ldrex	r3, [r3]
 800aef2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aef4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aef6:	f023 0301 	bic.w	r3, r3, #1
 800aefa:	663b      	str	r3, [r7, #96]	; 0x60
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	3314      	adds	r3, #20
 800af02:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800af04:	643a      	str	r2, [r7, #64]	; 0x40
 800af06:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af08:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800af0a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800af0c:	e841 2300 	strex	r3, r2, [r1]
 800af10:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800af12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800af14:	2b00      	cmp	r3, #0
 800af16:	d1e5      	bne.n	800aee4 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d119      	bne.n	800af54 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	330c      	adds	r3, #12
 800af26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af28:	6a3b      	ldr	r3, [r7, #32]
 800af2a:	e853 3f00 	ldrex	r3, [r3]
 800af2e:	61fb      	str	r3, [r7, #28]
   return(result);
 800af30:	69fb      	ldr	r3, [r7, #28]
 800af32:	f023 0310 	bic.w	r3, r3, #16
 800af36:	65fb      	str	r3, [r7, #92]	; 0x5c
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	330c      	adds	r3, #12
 800af3e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800af40:	62fa      	str	r2, [r7, #44]	; 0x2c
 800af42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800af46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800af48:	e841 2300 	strex	r3, r2, [r1]
 800af4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800af4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af50:	2b00      	cmp	r3, #0
 800af52:	d1e5      	bne.n	800af20 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	695b      	ldr	r3, [r3, #20]
 800af5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af5e:	2b40      	cmp	r3, #64	; 0x40
 800af60:	d136      	bne.n	800afd0 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	3314      	adds	r3, #20
 800af68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	e853 3f00 	ldrex	r3, [r3]
 800af70:	60bb      	str	r3, [r7, #8]
   return(result);
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800af78:	65bb      	str	r3, [r7, #88]	; 0x58
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	3314      	adds	r3, #20
 800af80:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800af82:	61ba      	str	r2, [r7, #24]
 800af84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af86:	6979      	ldr	r1, [r7, #20]
 800af88:	69ba      	ldr	r2, [r7, #24]
 800af8a:	e841 2300 	strex	r3, r2, [r1]
 800af8e:	613b      	str	r3, [r7, #16]
   return(result);
 800af90:	693b      	ldr	r3, [r7, #16]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d1e5      	bne.n	800af62 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d018      	beq.n	800afd0 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afa2:	2200      	movs	r2, #0
 800afa4:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afaa:	4618      	mov	r0, r3
 800afac:	f7fa fa80 	bl	80054b0 <HAL_DMA_Abort>
 800afb0:	4603      	mov	r3, r0
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d00c      	beq.n	800afd0 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afba:	4618      	mov	r0, r3
 800afbc:	f7fa fca2 	bl	8005904 <HAL_DMA_GetError>
 800afc0:	4603      	mov	r3, r0
 800afc2:	2b20      	cmp	r3, #32
 800afc4:	d104      	bne.n	800afd0 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2210      	movs	r2, #16
 800afca:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800afcc:	2303      	movs	r3, #3
 800afce:	e00a      	b.n	800afe6 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2200      	movs	r2, #0
 800afd4:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	2220      	movs	r2, #32
 800afda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	2200      	movs	r2, #0
 800afe2:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800afe4:	2300      	movs	r3, #0
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	3768      	adds	r7, #104	; 0x68
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}
	...

0800aff0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b0ba      	sub	sp, #232	; 0xe8
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	68db      	ldr	r3, [r3, #12]
 800b008:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	695b      	ldr	r3, [r3, #20]
 800b012:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800b016:	2300      	movs	r3, #0
 800b018:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800b01c:	2300      	movs	r3, #0
 800b01e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b026:	f003 030f 	and.w	r3, r3, #15
 800b02a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800b02e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b032:	2b00      	cmp	r3, #0
 800b034:	d10f      	bne.n	800b056 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b036:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b03a:	f003 0320 	and.w	r3, r3, #32
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d009      	beq.n	800b056 <HAL_UART_IRQHandler+0x66>
 800b042:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b046:	f003 0320 	and.w	r3, r3, #32
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d003      	beq.n	800b056 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b04e:	6878      	ldr	r0, [r7, #4]
 800b050:	f000 fce3 	bl	800ba1a <UART_Receive_IT>
      return;
 800b054:	e25b      	b.n	800b50e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b056:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	f000 80e1 	beq.w	800b222 <HAL_UART_IRQHandler+0x232>
 800b060:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b064:	f003 0301 	and.w	r3, r3, #1
 800b068:	2b00      	cmp	r3, #0
 800b06a:	d106      	bne.n	800b07a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b06c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b070:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b074:	2b00      	cmp	r3, #0
 800b076:	f000 80d4 	beq.w	800b222 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b07a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b07e:	f003 0301 	and.w	r3, r3, #1
 800b082:	2b00      	cmp	r3, #0
 800b084:	d00b      	beq.n	800b09e <HAL_UART_IRQHandler+0xae>
 800b086:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b08a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d005      	beq.n	800b09e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b096:	f043 0201 	orr.w	r2, r3, #1
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b09e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0a2:	f003 0304 	and.w	r3, r3, #4
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d00b      	beq.n	800b0c2 <HAL_UART_IRQHandler+0xd2>
 800b0aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b0ae:	f003 0301 	and.w	r3, r3, #1
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d005      	beq.n	800b0c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0ba:	f043 0202 	orr.w	r2, r3, #2
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b0c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0c6:	f003 0302 	and.w	r3, r3, #2
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d00b      	beq.n	800b0e6 <HAL_UART_IRQHandler+0xf6>
 800b0ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b0d2:	f003 0301 	and.w	r3, r3, #1
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d005      	beq.n	800b0e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0de:	f043 0204 	orr.w	r2, r3, #4
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b0e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b0ea:	f003 0308 	and.w	r3, r3, #8
 800b0ee:	2b00      	cmp	r3, #0
 800b0f0:	d011      	beq.n	800b116 <HAL_UART_IRQHandler+0x126>
 800b0f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b0f6:	f003 0320 	and.w	r3, r3, #32
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d105      	bne.n	800b10a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b0fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800b102:	f003 0301 	and.w	r3, r3, #1
 800b106:	2b00      	cmp	r3, #0
 800b108:	d005      	beq.n	800b116 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b10e:	f043 0208 	orr.w	r2, r3, #8
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b116:	687b      	ldr	r3, [r7, #4]
 800b118:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	f000 81f2 	beq.w	800b504 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b120:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b124:	f003 0320 	and.w	r3, r3, #32
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d008      	beq.n	800b13e <HAL_UART_IRQHandler+0x14e>
 800b12c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b130:	f003 0320 	and.w	r3, r3, #32
 800b134:	2b00      	cmp	r3, #0
 800b136:	d002      	beq.n	800b13e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b138:	6878      	ldr	r0, [r7, #4]
 800b13a:	f000 fc6e 	bl	800ba1a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	695b      	ldr	r3, [r3, #20]
 800b144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b148:	2b40      	cmp	r3, #64	; 0x40
 800b14a:	bf0c      	ite	eq
 800b14c:	2301      	moveq	r3, #1
 800b14e:	2300      	movne	r3, #0
 800b150:	b2db      	uxtb	r3, r3
 800b152:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b15a:	f003 0308 	and.w	r3, r3, #8
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d103      	bne.n	800b16a <HAL_UART_IRQHandler+0x17a>
 800b162:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800b166:	2b00      	cmp	r3, #0
 800b168:	d051      	beq.n	800b20e <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 fb74 	bl	800b858 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	695b      	ldr	r3, [r3, #20]
 800b176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b17a:	2b40      	cmp	r3, #64	; 0x40
 800b17c:	d142      	bne.n	800b204 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	3314      	adds	r3, #20
 800b184:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b188:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b18c:	e853 3f00 	ldrex	r3, [r3]
 800b190:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800b194:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800b198:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b19c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	3314      	adds	r3, #20
 800b1a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800b1aa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800b1ae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800b1b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800b1ba:	e841 2300 	strex	r3, r2, [r1]
 800b1be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800b1c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d1d9      	bne.n	800b17e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d013      	beq.n	800b1fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1d6:	4a7f      	ldr	r2, [pc, #508]	; (800b3d4 <HAL_UART_IRQHandler+0x3e4>)
 800b1d8:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7fa f9d6 	bl	8005590 <HAL_DMA_Abort_IT>
 800b1e4:	4603      	mov	r3, r0
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d019      	beq.n	800b21e <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b1f0:	687a      	ldr	r2, [r7, #4]
 800b1f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b1f4:	4610      	mov	r0, r2
 800b1f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b1f8:	e011      	b.n	800b21e <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b202:	e00c      	b.n	800b21e <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b208:	6878      	ldr	r0, [r7, #4]
 800b20a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b20c:	e007      	b.n	800b21e <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b212:	6878      	ldr	r0, [r7, #4]
 800b214:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b21c:	e172      	b.n	800b504 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b21e:	bf00      	nop
    return;
 800b220:	e170      	b.n	800b504 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b226:	2b01      	cmp	r3, #1
 800b228:	f040 814c 	bne.w	800b4c4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b22c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b230:	f003 0310 	and.w	r3, r3, #16
 800b234:	2b00      	cmp	r3, #0
 800b236:	f000 8145 	beq.w	800b4c4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b23a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b23e:	f003 0310 	and.w	r3, r3, #16
 800b242:	2b00      	cmp	r3, #0
 800b244:	f000 813e 	beq.w	800b4c4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b248:	2300      	movs	r3, #0
 800b24a:	60bb      	str	r3, [r7, #8]
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	60bb      	str	r3, [r7, #8]
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	685b      	ldr	r3, [r3, #4]
 800b25a:	60bb      	str	r3, [r7, #8]
 800b25c:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	695b      	ldr	r3, [r3, #20]
 800b264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b268:	2b40      	cmp	r3, #64	; 0x40
 800b26a:	f040 80b5 	bne.w	800b3d8 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b272:	681b      	ldr	r3, [r3, #0]
 800b274:	685b      	ldr	r3, [r3, #4]
 800b276:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b27a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800b27e:	2b00      	cmp	r3, #0
 800b280:	f000 8142 	beq.w	800b508 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b288:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b28c:	429a      	cmp	r2, r3
 800b28e:	f080 813b 	bcs.w	800b508 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800b298:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b29e:	69db      	ldr	r3, [r3, #28]
 800b2a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b2a4:	f000 8088 	beq.w	800b3b8 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	330c      	adds	r3, #12
 800b2ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800b2b6:	e853 3f00 	ldrex	r3, [r3]
 800b2ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800b2be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800b2c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b2c6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	330c      	adds	r3, #12
 800b2d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800b2d4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b2d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800b2e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b2e4:	e841 2300 	strex	r3, r2, [r1]
 800b2e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800b2ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	d1d9      	bne.n	800b2a8 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	3314      	adds	r3, #20
 800b2fa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b2fe:	e853 3f00 	ldrex	r3, [r3]
 800b302:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800b304:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b306:	f023 0301 	bic.w	r3, r3, #1
 800b30a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	3314      	adds	r3, #20
 800b314:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800b318:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800b31c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b31e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800b320:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800b324:	e841 2300 	strex	r3, r2, [r1]
 800b328:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800b32a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d1e1      	bne.n	800b2f4 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	3314      	adds	r3, #20
 800b336:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b338:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b33a:	e853 3f00 	ldrex	r3, [r3]
 800b33e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800b340:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b342:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b346:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	3314      	adds	r3, #20
 800b350:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800b354:	66fa      	str	r2, [r7, #108]	; 0x6c
 800b356:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b358:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b35a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800b35c:	e841 2300 	strex	r3, r2, [r1]
 800b360:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800b362:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b364:	2b00      	cmp	r3, #0
 800b366:	d1e3      	bne.n	800b330 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	2220      	movs	r2, #32
 800b36c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2200      	movs	r2, #0
 800b374:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	330c      	adds	r3, #12
 800b37c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b37e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b380:	e853 3f00 	ldrex	r3, [r3]
 800b384:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800b386:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800b388:	f023 0310 	bic.w	r3, r3, #16
 800b38c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	330c      	adds	r3, #12
 800b396:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800b39a:	65ba      	str	r2, [r7, #88]	; 0x58
 800b39c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b39e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800b3a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b3a2:	e841 2300 	strex	r3, r2, [r1]
 800b3a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800b3a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d1e3      	bne.n	800b376 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f7fa f87c 	bl	80054b0 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b3bc:	687a      	ldr	r2, [r7, #4]
 800b3be:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800b3c0:	687a      	ldr	r2, [r7, #4]
 800b3c2:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800b3c4:	b292      	uxth	r2, r2
 800b3c6:	1a8a      	subs	r2, r1, r2
 800b3c8:	b292      	uxth	r2, r2
 800b3ca:	4611      	mov	r1, r2
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b3d0:	e09a      	b.n	800b508 <HAL_UART_IRQHandler+0x518>
 800b3d2:	bf00      	nop
 800b3d4:	0800b91f 	.word	0x0800b91f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b3e0:	b29b      	uxth	r3, r3
 800b3e2:	1ad3      	subs	r3, r2, r3
 800b3e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b3ec:	b29b      	uxth	r3, r3
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	f000 808c 	beq.w	800b50c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b3f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800b3f8:	2b00      	cmp	r3, #0
 800b3fa:	f000 8087 	beq.w	800b50c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	330c      	adds	r3, #12
 800b404:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b408:	e853 3f00 	ldrex	r3, [r3]
 800b40c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800b40e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b410:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b414:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	681b      	ldr	r3, [r3, #0]
 800b41c:	330c      	adds	r3, #12
 800b41e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800b422:	647a      	str	r2, [r7, #68]	; 0x44
 800b424:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b426:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800b428:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b42a:	e841 2300 	strex	r3, r2, [r1]
 800b42e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b430:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b432:	2b00      	cmp	r3, #0
 800b434:	d1e3      	bne.n	800b3fe <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	3314      	adds	r3, #20
 800b43c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b43e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b440:	e853 3f00 	ldrex	r3, [r3]
 800b444:	623b      	str	r3, [r7, #32]
   return(result);
 800b446:	6a3b      	ldr	r3, [r7, #32]
 800b448:	f023 0301 	bic.w	r3, r3, #1
 800b44c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	681b      	ldr	r3, [r3, #0]
 800b454:	3314      	adds	r3, #20
 800b456:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800b45a:	633a      	str	r2, [r7, #48]	; 0x30
 800b45c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b45e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b460:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b462:	e841 2300 	strex	r3, r2, [r1]
 800b466:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d1e3      	bne.n	800b436 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	2220      	movs	r2, #32
 800b472:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	2200      	movs	r2, #0
 800b47a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	330c      	adds	r3, #12
 800b482:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b484:	693b      	ldr	r3, [r7, #16]
 800b486:	e853 3f00 	ldrex	r3, [r3]
 800b48a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	f023 0310 	bic.w	r3, r3, #16
 800b492:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	330c      	adds	r3, #12
 800b49c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800b4a0:	61fa      	str	r2, [r7, #28]
 800b4a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4a4:	69b9      	ldr	r1, [r7, #24]
 800b4a6:	69fa      	ldr	r2, [r7, #28]
 800b4a8:	e841 2300 	strex	r3, r2, [r1]
 800b4ac:	617b      	str	r3, [r7, #20]
   return(result);
 800b4ae:	697b      	ldr	r3, [r7, #20]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d1e3      	bne.n	800b47c <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b4b8:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800b4bc:	4611      	mov	r1, r2
 800b4be:	6878      	ldr	r0, [r7, #4]
 800b4c0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b4c2:	e023      	b.n	800b50c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b4c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d009      	beq.n	800b4e4 <HAL_UART_IRQHandler+0x4f4>
 800b4d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b4d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d003      	beq.n	800b4e4 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800b4dc:	6878      	ldr	r0, [r7, #4]
 800b4de:	f000 fa33 	bl	800b948 <UART_Transmit_IT>
    return;
 800b4e2:	e014      	b.n	800b50e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b4e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800b4e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d00e      	beq.n	800b50e <HAL_UART_IRQHandler+0x51e>
 800b4f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800b4f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d008      	beq.n	800b50e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f000 fa73 	bl	800b9e8 <UART_EndTransmit_IT>
    return;
 800b502:	e004      	b.n	800b50e <HAL_UART_IRQHandler+0x51e>
    return;
 800b504:	bf00      	nop
 800b506:	e002      	b.n	800b50e <HAL_UART_IRQHandler+0x51e>
      return;
 800b508:	bf00      	nop
 800b50a:	e000      	b.n	800b50e <HAL_UART_IRQHandler+0x51e>
      return;
 800b50c:	bf00      	nop
  }
}
 800b50e:	37e8      	adds	r7, #232	; 0xe8
 800b510:	46bd      	mov	sp, r7
 800b512:	bd80      	pop	{r7, pc}

0800b514 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b514:	b480      	push	{r7}
 800b516:	b083      	sub	sp, #12
 800b518:	af00      	add	r7, sp, #0
 800b51a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b51c:	bf00      	nop
 800b51e:	370c      	adds	r7, #12
 800b520:	46bd      	mov	sp, r7
 800b522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b526:	4770      	bx	lr

0800b528 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b528:	b480      	push	{r7}
 800b52a:	b083      	sub	sp, #12
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b530:	bf00      	nop
 800b532:	370c      	adds	r7, #12
 800b534:	46bd      	mov	sp, r7
 800b536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b53a:	4770      	bx	lr

0800b53c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b53c:	b480      	push	{r7}
 800b53e:	b083      	sub	sp, #12
 800b540:	af00      	add	r7, sp, #0
 800b542:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b544:	bf00      	nop
 800b546:	370c      	adds	r7, #12
 800b548:	46bd      	mov	sp, r7
 800b54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b54e:	4770      	bx	lr

0800b550 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b550:	b480      	push	{r7}
 800b552:	b083      	sub	sp, #12
 800b554:	af00      	add	r7, sp, #0
 800b556:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b558:	bf00      	nop
 800b55a:	370c      	adds	r7, #12
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr

0800b564 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b564:	b480      	push	{r7}
 800b566:	b083      	sub	sp, #12
 800b568:	af00      	add	r7, sp, #0
 800b56a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b56c:	bf00      	nop
 800b56e:	370c      	adds	r7, #12
 800b570:	46bd      	mov	sp, r7
 800b572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b576:	4770      	bx	lr

0800b578 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800b578:	b480      	push	{r7}
 800b57a:	b083      	sub	sp, #12
 800b57c:	af00      	add	r7, sp, #0
 800b57e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800b580:	bf00      	nop
 800b582:	370c      	adds	r7, #12
 800b584:	46bd      	mov	sp, r7
 800b586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58a:	4770      	bx	lr

0800b58c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b58c:	b480      	push	{r7}
 800b58e:	b083      	sub	sp, #12
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b594:	bf00      	nop
 800b596:	370c      	adds	r7, #12
 800b598:	46bd      	mov	sp, r7
 800b59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59e:	4770      	bx	lr

0800b5a0 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b5a0:	b480      	push	{r7}
 800b5a2:	b083      	sub	sp, #12
 800b5a4:	af00      	add	r7, sp, #0
 800b5a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b5a8:	bf00      	nop
 800b5aa:	370c      	adds	r7, #12
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b5b4:	b480      	push	{r7}
 800b5b6:	b083      	sub	sp, #12
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
 800b5bc:	460b      	mov	r3, r1
 800b5be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b5c0:	bf00      	nop
 800b5c2:	370c      	adds	r7, #12
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ca:	4770      	bx	lr

0800b5cc <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800b5cc:	b480      	push	{r7}
 800b5ce:	b083      	sub	sp, #12
 800b5d0:	af00      	add	r7, sp, #0
 800b5d2:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	4a10      	ldr	r2, [pc, #64]	; (800b618 <UART_InitCallbacksToDefault+0x4c>)
 800b5d8:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	4a0f      	ldr	r2, [pc, #60]	; (800b61c <UART_InitCallbacksToDefault+0x50>)
 800b5de:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	4a0f      	ldr	r2, [pc, #60]	; (800b620 <UART_InitCallbacksToDefault+0x54>)
 800b5e4:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	4a0e      	ldr	r2, [pc, #56]	; (800b624 <UART_InitCallbacksToDefault+0x58>)
 800b5ea:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	4a0e      	ldr	r2, [pc, #56]	; (800b628 <UART_InitCallbacksToDefault+0x5c>)
 800b5f0:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	4a0d      	ldr	r2, [pc, #52]	; (800b62c <UART_InitCallbacksToDefault+0x60>)
 800b5f6:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	4a0d      	ldr	r2, [pc, #52]	; (800b630 <UART_InitCallbacksToDefault+0x64>)
 800b5fc:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	4a0c      	ldr	r2, [pc, #48]	; (800b634 <UART_InitCallbacksToDefault+0x68>)
 800b602:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	4a0c      	ldr	r2, [pc, #48]	; (800b638 <UART_InitCallbacksToDefault+0x6c>)
 800b608:	669a      	str	r2, [r3, #104]	; 0x68

}
 800b60a:	bf00      	nop
 800b60c:	370c      	adds	r7, #12
 800b60e:	46bd      	mov	sp, r7
 800b610:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b614:	4770      	bx	lr
 800b616:	bf00      	nop
 800b618:	0800b529 	.word	0x0800b529
 800b61c:	0800b515 	.word	0x0800b515
 800b620:	0800b551 	.word	0x0800b551
 800b624:	0800b53d 	.word	0x0800b53d
 800b628:	0800b565 	.word	0x0800b565
 800b62c:	0800b579 	.word	0x0800b579
 800b630:	0800b58d 	.word	0x0800b58d
 800b634:	0800b5a1 	.word	0x0800b5a1
 800b638:	0800b5b5 	.word	0x0800b5b5

0800b63c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b090      	sub	sp, #64	; 0x40
 800b640:	af00      	add	r7, sp, #0
 800b642:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b648:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b654:	2b00      	cmp	r3, #0
 800b656:	d137      	bne.n	800b6c8 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800b658:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b65a:	2200      	movs	r2, #0
 800b65c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800b65e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	3314      	adds	r3, #20
 800b664:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b668:	e853 3f00 	ldrex	r3, [r3]
 800b66c:	623b      	str	r3, [r7, #32]
   return(result);
 800b66e:	6a3b      	ldr	r3, [r7, #32]
 800b670:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b674:	63bb      	str	r3, [r7, #56]	; 0x38
 800b676:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	3314      	adds	r3, #20
 800b67c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b67e:	633a      	str	r2, [r7, #48]	; 0x30
 800b680:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b682:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800b684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800b686:	e841 2300 	strex	r3, r2, [r1]
 800b68a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b68c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d1e5      	bne.n	800b65e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b692:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b694:	681b      	ldr	r3, [r3, #0]
 800b696:	330c      	adds	r3, #12
 800b698:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b69a:	693b      	ldr	r3, [r7, #16]
 800b69c:	e853 3f00 	ldrex	r3, [r3]
 800b6a0:	60fb      	str	r3, [r7, #12]
   return(result);
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6a8:	637b      	str	r3, [r7, #52]	; 0x34
 800b6aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	330c      	adds	r3, #12
 800b6b0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b6b2:	61fa      	str	r2, [r7, #28]
 800b6b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b6b6:	69b9      	ldr	r1, [r7, #24]
 800b6b8:	69fa      	ldr	r2, [r7, #28]
 800b6ba:	e841 2300 	strex	r3, r2, [r1]
 800b6be:	617b      	str	r3, [r7, #20]
   return(result);
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d1e5      	bne.n	800b692 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b6c6:	e003      	b.n	800b6d0 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 800b6c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b6ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b6cc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800b6ce:	4798      	blx	r3
}
 800b6d0:	bf00      	nop
 800b6d2:	3740      	adds	r7, #64	; 0x40
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	bd80      	pop	{r7, pc}

0800b6d8 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b6d8:	b580      	push	{r7, lr}
 800b6da:	b084      	sub	sp, #16
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6e4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b6ea:	68f8      	ldr	r0, [r7, #12]
 800b6ec:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b6ee:	bf00      	nop
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}

0800b6f6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b6f6:	b580      	push	{r7, lr}
 800b6f8:	b084      	sub	sp, #16
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b6fe:	2300      	movs	r3, #0
 800b700:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b706:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	681b      	ldr	r3, [r3, #0]
 800b70c:	695b      	ldr	r3, [r3, #20]
 800b70e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b712:	2b80      	cmp	r3, #128	; 0x80
 800b714:	bf0c      	ite	eq
 800b716:	2301      	moveq	r3, #1
 800b718:	2300      	movne	r3, #0
 800b71a:	b2db      	uxtb	r3, r3
 800b71c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b724:	b2db      	uxtb	r3, r3
 800b726:	2b21      	cmp	r3, #33	; 0x21
 800b728:	d108      	bne.n	800b73c <UART_DMAError+0x46>
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d005      	beq.n	800b73c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b730:	68bb      	ldr	r3, [r7, #8]
 800b732:	2200      	movs	r2, #0
 800b734:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b736:	68b8      	ldr	r0, [r7, #8]
 800b738:	f000 f866 	bl	800b808 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b73c:	68bb      	ldr	r3, [r7, #8]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	695b      	ldr	r3, [r3, #20]
 800b742:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b746:	2b40      	cmp	r3, #64	; 0x40
 800b748:	bf0c      	ite	eq
 800b74a:	2301      	moveq	r3, #1
 800b74c:	2300      	movne	r3, #0
 800b74e:	b2db      	uxtb	r3, r3
 800b750:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	2b22      	cmp	r3, #34	; 0x22
 800b75c:	d108      	bne.n	800b770 <UART_DMAError+0x7a>
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2b00      	cmp	r3, #0
 800b762:	d005      	beq.n	800b770 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b764:	68bb      	ldr	r3, [r7, #8]
 800b766:	2200      	movs	r2, #0
 800b768:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b76a:	68b8      	ldr	r0, [r7, #8]
 800b76c:	f000 f874 	bl	800b858 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b770:	68bb      	ldr	r3, [r7, #8]
 800b772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b774:	f043 0210 	orr.w	r2, r3, #16
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b780:	68b8      	ldr	r0, [r7, #8]
 800b782:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b784:	bf00      	nop
 800b786:	3710      	adds	r7, #16
 800b788:	46bd      	mov	sp, r7
 800b78a:	bd80      	pop	{r7, pc}

0800b78c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b78c:	b480      	push	{r7}
 800b78e:	b085      	sub	sp, #20
 800b790:	af00      	add	r7, sp, #0
 800b792:	60f8      	str	r0, [r7, #12]
 800b794:	60b9      	str	r1, [r7, #8]
 800b796:	4613      	mov	r3, r2
 800b798:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b79a:	68fb      	ldr	r3, [r7, #12]
 800b79c:	68ba      	ldr	r2, [r7, #8]
 800b79e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b7a0:	68fb      	ldr	r3, [r7, #12]
 800b7a2:	88fa      	ldrh	r2, [r7, #6]
 800b7a4:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b7a6:	68fb      	ldr	r3, [r7, #12]
 800b7a8:	88fa      	ldrh	r2, [r7, #6]
 800b7aa:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	2222      	movs	r2, #34	; 0x22
 800b7b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	2200      	movs	r2, #0
 800b7be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	691b      	ldr	r3, [r3, #16]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d007      	beq.n	800b7da <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	68da      	ldr	r2, [r3, #12]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b7d8:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	695a      	ldr	r2, [r3, #20]
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	681b      	ldr	r3, [r3, #0]
 800b7e4:	f042 0201 	orr.w	r2, r2, #1
 800b7e8:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	68da      	ldr	r2, [r3, #12]
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	681b      	ldr	r3, [r3, #0]
 800b7f4:	f042 0220 	orr.w	r2, r2, #32
 800b7f8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b7fa:	2300      	movs	r3, #0
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3714      	adds	r7, #20
 800b800:	46bd      	mov	sp, r7
 800b802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b806:	4770      	bx	lr

0800b808 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b808:	b480      	push	{r7}
 800b80a:	b089      	sub	sp, #36	; 0x24
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	330c      	adds	r3, #12
 800b816:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	e853 3f00 	ldrex	r3, [r3]
 800b81e:	60bb      	str	r3, [r7, #8]
   return(result);
 800b820:	68bb      	ldr	r3, [r7, #8]
 800b822:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b826:	61fb      	str	r3, [r7, #28]
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	330c      	adds	r3, #12
 800b82e:	69fa      	ldr	r2, [r7, #28]
 800b830:	61ba      	str	r2, [r7, #24]
 800b832:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b834:	6979      	ldr	r1, [r7, #20]
 800b836:	69ba      	ldr	r2, [r7, #24]
 800b838:	e841 2300 	strex	r3, r2, [r1]
 800b83c:	613b      	str	r3, [r7, #16]
   return(result);
 800b83e:	693b      	ldr	r3, [r7, #16]
 800b840:	2b00      	cmp	r3, #0
 800b842:	d1e5      	bne.n	800b810 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	2220      	movs	r2, #32
 800b848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b84c:	bf00      	nop
 800b84e:	3724      	adds	r7, #36	; 0x24
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b858:	b480      	push	{r7}
 800b85a:	b095      	sub	sp, #84	; 0x54
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	330c      	adds	r3, #12
 800b866:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b868:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b86a:	e853 3f00 	ldrex	r3, [r3]
 800b86e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b870:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b872:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b876:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	330c      	adds	r3, #12
 800b87e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b880:	643a      	str	r2, [r7, #64]	; 0x40
 800b882:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b884:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b886:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b888:	e841 2300 	strex	r3, r2, [r1]
 800b88c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b88e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b890:	2b00      	cmp	r3, #0
 800b892:	d1e5      	bne.n	800b860 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	3314      	adds	r3, #20
 800b89a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b89c:	6a3b      	ldr	r3, [r7, #32]
 800b89e:	e853 3f00 	ldrex	r3, [r3]
 800b8a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800b8a4:	69fb      	ldr	r3, [r7, #28]
 800b8a6:	f023 0301 	bic.w	r3, r3, #1
 800b8aa:	64bb      	str	r3, [r7, #72]	; 0x48
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	3314      	adds	r3, #20
 800b8b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b8b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b8b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b8ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b8bc:	e841 2300 	strex	r3, r2, [r1]
 800b8c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b8c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d1e5      	bne.n	800b894 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b8c8:	687b      	ldr	r3, [r7, #4]
 800b8ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8cc:	2b01      	cmp	r3, #1
 800b8ce:	d119      	bne.n	800b904 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	330c      	adds	r3, #12
 800b8d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	e853 3f00 	ldrex	r3, [r3]
 800b8de:	60bb      	str	r3, [r7, #8]
   return(result);
 800b8e0:	68bb      	ldr	r3, [r7, #8]
 800b8e2:	f023 0310 	bic.w	r3, r3, #16
 800b8e6:	647b      	str	r3, [r7, #68]	; 0x44
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	330c      	adds	r3, #12
 800b8ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b8f0:	61ba      	str	r2, [r7, #24]
 800b8f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8f4:	6979      	ldr	r1, [r7, #20]
 800b8f6:	69ba      	ldr	r2, [r7, #24]
 800b8f8:	e841 2300 	strex	r3, r2, [r1]
 800b8fc:	613b      	str	r3, [r7, #16]
   return(result);
 800b8fe:	693b      	ldr	r3, [r7, #16]
 800b900:	2b00      	cmp	r3, #0
 800b902:	d1e5      	bne.n	800b8d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2220      	movs	r2, #32
 800b908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b912:	bf00      	nop
 800b914:	3754      	adds	r7, #84	; 0x54
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr

0800b91e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b91e:	b580      	push	{r7, lr}
 800b920:	b084      	sub	sp, #16
 800b922:	af00      	add	r7, sp, #0
 800b924:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b92a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	2200      	movs	r2, #0
 800b930:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b932:	68fb      	ldr	r3, [r7, #12]
 800b934:	2200      	movs	r2, #0
 800b936:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b93c:	68f8      	ldr	r0, [r7, #12]
 800b93e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b940:	bf00      	nop
 800b942:	3710      	adds	r7, #16
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b948:	b480      	push	{r7}
 800b94a:	b085      	sub	sp, #20
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b956:	b2db      	uxtb	r3, r3
 800b958:	2b21      	cmp	r3, #33	; 0x21
 800b95a:	d13e      	bne.n	800b9da <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	689b      	ldr	r3, [r3, #8]
 800b960:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b964:	d114      	bne.n	800b990 <UART_Transmit_IT+0x48>
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	691b      	ldr	r3, [r3, #16]
 800b96a:	2b00      	cmp	r3, #0
 800b96c:	d110      	bne.n	800b990 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	6a1b      	ldr	r3, [r3, #32]
 800b972:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b974:	68fb      	ldr	r3, [r7, #12]
 800b976:	881b      	ldrh	r3, [r3, #0]
 800b978:	461a      	mov	r2, r3
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b982:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	6a1b      	ldr	r3, [r3, #32]
 800b988:	1c9a      	adds	r2, r3, #2
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	621a      	str	r2, [r3, #32]
 800b98e:	e008      	b.n	800b9a2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	6a1b      	ldr	r3, [r3, #32]
 800b994:	1c59      	adds	r1, r3, #1
 800b996:	687a      	ldr	r2, [r7, #4]
 800b998:	6211      	str	r1, [r2, #32]
 800b99a:	781a      	ldrb	r2, [r3, #0]
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	3b01      	subs	r3, #1
 800b9aa:	b29b      	uxth	r3, r3
 800b9ac:	687a      	ldr	r2, [r7, #4]
 800b9ae:	4619      	mov	r1, r3
 800b9b0:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d10f      	bne.n	800b9d6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	68da      	ldr	r2, [r3, #12]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b9c4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	68da      	ldr	r2, [r3, #12]
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9d4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	e000      	b.n	800b9dc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b9da:	2302      	movs	r3, #2
  }
}
 800b9dc:	4618      	mov	r0, r3
 800b9de:	3714      	adds	r7, #20
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e6:	4770      	bx	lr

0800b9e8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b082      	sub	sp, #8
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	68da      	ldr	r2, [r3, #12]
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b9fe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2220      	movs	r2, #32
 800ba04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba0c:	6878      	ldr	r0, [r7, #4]
 800ba0e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800ba10:	2300      	movs	r3, #0
}
 800ba12:	4618      	mov	r0, r3
 800ba14:	3708      	adds	r7, #8
 800ba16:	46bd      	mov	sp, r7
 800ba18:	bd80      	pop	{r7, pc}

0800ba1a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800ba1a:	b580      	push	{r7, lr}
 800ba1c:	b08c      	sub	sp, #48	; 0x30
 800ba1e:	af00      	add	r7, sp, #0
 800ba20:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	2b22      	cmp	r3, #34	; 0x22
 800ba2c:	f040 80ad 	bne.w	800bb8a <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	689b      	ldr	r3, [r3, #8]
 800ba34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba38:	d117      	bne.n	800ba6a <UART_Receive_IT+0x50>
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	691b      	ldr	r3, [r3, #16]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d113      	bne.n	800ba6a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800ba42:	2300      	movs	r3, #0
 800ba44:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba4a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	685b      	ldr	r3, [r3, #4]
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba58:	b29a      	uxth	r2, r3
 800ba5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba5c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba62:	1c9a      	adds	r2, r3, #2
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	629a      	str	r2, [r3, #40]	; 0x28
 800ba68:	e026      	b.n	800bab8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800ba70:	2300      	movs	r3, #0
 800ba72:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	689b      	ldr	r3, [r3, #8]
 800ba78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba7c:	d007      	beq.n	800ba8e <UART_Receive_IT+0x74>
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	689b      	ldr	r3, [r3, #8]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d10a      	bne.n	800ba9c <UART_Receive_IT+0x82>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	691b      	ldr	r3, [r3, #16]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d106      	bne.n	800ba9c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	b2da      	uxtb	r2, r3
 800ba96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba98:	701a      	strb	r2, [r3, #0]
 800ba9a:	e008      	b.n	800baae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	685b      	ldr	r3, [r3, #4]
 800baa2:	b2db      	uxtb	r3, r3
 800baa4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800baa8:	b2da      	uxtb	r2, r3
 800baaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800baac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bab2:	1c5a      	adds	r2, r3, #1
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800bab8:	687b      	ldr	r3, [r7, #4]
 800baba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800babc:	b29b      	uxth	r3, r3
 800babe:	3b01      	subs	r3, #1
 800bac0:	b29b      	uxth	r3, r3
 800bac2:	687a      	ldr	r2, [r7, #4]
 800bac4:	4619      	mov	r1, r3
 800bac6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d15c      	bne.n	800bb86 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	681b      	ldr	r3, [r3, #0]
 800bad0:	68da      	ldr	r2, [r3, #12]
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	f022 0220 	bic.w	r2, r2, #32
 800bada:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	68da      	ldr	r2, [r3, #12]
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	681b      	ldr	r3, [r3, #0]
 800bae6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800baea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	695a      	ldr	r2, [r3, #20]
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f022 0201 	bic.w	r2, r2, #1
 800bafa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2220      	movs	r2, #32
 800bb00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb08:	2b01      	cmp	r3, #1
 800bb0a:	d136      	bne.n	800bb7a <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2200      	movs	r2, #0
 800bb10:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	330c      	adds	r3, #12
 800bb18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bb1a:	697b      	ldr	r3, [r7, #20]
 800bb1c:	e853 3f00 	ldrex	r3, [r3]
 800bb20:	613b      	str	r3, [r7, #16]
   return(result);
 800bb22:	693b      	ldr	r3, [r7, #16]
 800bb24:	f023 0310 	bic.w	r3, r3, #16
 800bb28:	627b      	str	r3, [r7, #36]	; 0x24
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	330c      	adds	r3, #12
 800bb30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb32:	623a      	str	r2, [r7, #32]
 800bb34:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bb36:	69f9      	ldr	r1, [r7, #28]
 800bb38:	6a3a      	ldr	r2, [r7, #32]
 800bb3a:	e841 2300 	strex	r3, r2, [r1]
 800bb3e:	61bb      	str	r3, [r7, #24]
   return(result);
 800bb40:	69bb      	ldr	r3, [r7, #24]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1e5      	bne.n	800bb12 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	f003 0310 	and.w	r3, r3, #16
 800bb50:	2b10      	cmp	r3, #16
 800bb52:	d10a      	bne.n	800bb6a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bb54:	2300      	movs	r3, #0
 800bb56:	60fb      	str	r3, [r7, #12]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	60fb      	str	r3, [r7, #12]
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	685b      	ldr	r3, [r3, #4]
 800bb66:	60fb      	str	r3, [r7, #12]
 800bb68:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bb6e:	687a      	ldr	r2, [r7, #4]
 800bb70:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800bb72:	4611      	mov	r1, r2
 800bb74:	6878      	ldr	r0, [r7, #4]
 800bb76:	4798      	blx	r3
 800bb78:	e003      	b.n	800bb82 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb7e:	6878      	ldr	r0, [r7, #4]
 800bb80:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bb82:	2300      	movs	r3, #0
 800bb84:	e002      	b.n	800bb8c <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 800bb86:	2300      	movs	r3, #0
 800bb88:	e000      	b.n	800bb8c <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 800bb8a:	2302      	movs	r3, #2
  }
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3730      	adds	r7, #48	; 0x30
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}

0800bb94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb98:	b0c0      	sub	sp, #256	; 0x100
 800bb9a:	af00      	add	r7, sp, #0
 800bb9c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	691b      	ldr	r3, [r3, #16]
 800bba8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800bbac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbb0:	68d9      	ldr	r1, [r3, #12]
 800bbb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbb6:	681a      	ldr	r2, [r3, #0]
 800bbb8:	ea40 0301 	orr.w	r3, r0, r1
 800bbbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bbbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc2:	689a      	ldr	r2, [r3, #8]
 800bbc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbc8:	691b      	ldr	r3, [r3, #16]
 800bbca:	431a      	orrs	r2, r3
 800bbcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbd0:	695b      	ldr	r3, [r3, #20]
 800bbd2:	431a      	orrs	r2, r3
 800bbd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbd8:	69db      	ldr	r3, [r3, #28]
 800bbda:	4313      	orrs	r3, r2
 800bbdc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bbe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	68db      	ldr	r3, [r3, #12]
 800bbe8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800bbec:	f021 010c 	bic.w	r1, r1, #12
 800bbf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bbf4:	681a      	ldr	r2, [r3, #0]
 800bbf6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bbfa:	430b      	orrs	r3, r1
 800bbfc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bbfe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	695b      	ldr	r3, [r3, #20]
 800bc06:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800bc0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc0e:	6999      	ldr	r1, [r3, #24]
 800bc10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc14:	681a      	ldr	r2, [r3, #0]
 800bc16:	ea40 0301 	orr.w	r3, r0, r1
 800bc1a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bc1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc20:	681a      	ldr	r2, [r3, #0]
 800bc22:	4b8f      	ldr	r3, [pc, #572]	; (800be60 <UART_SetConfig+0x2cc>)
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d005      	beq.n	800bc34 <UART_SetConfig+0xa0>
 800bc28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc2c:	681a      	ldr	r2, [r3, #0]
 800bc2e:	4b8d      	ldr	r3, [pc, #564]	; (800be64 <UART_SetConfig+0x2d0>)
 800bc30:	429a      	cmp	r2, r3
 800bc32:	d104      	bne.n	800bc3e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bc34:	f7fd fa26 	bl	8009084 <HAL_RCC_GetPCLK2Freq>
 800bc38:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800bc3c:	e003      	b.n	800bc46 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bc3e:	f7fd fa0d 	bl	800905c <HAL_RCC_GetPCLK1Freq>
 800bc42:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bc46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc4a:	69db      	ldr	r3, [r3, #28]
 800bc4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc50:	f040 810c 	bne.w	800be6c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bc54:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc58:	2200      	movs	r2, #0
 800bc5a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bc5e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800bc62:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800bc66:	4622      	mov	r2, r4
 800bc68:	462b      	mov	r3, r5
 800bc6a:	1891      	adds	r1, r2, r2
 800bc6c:	65b9      	str	r1, [r7, #88]	; 0x58
 800bc6e:	415b      	adcs	r3, r3
 800bc70:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bc72:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800bc76:	4621      	mov	r1, r4
 800bc78:	eb12 0801 	adds.w	r8, r2, r1
 800bc7c:	4629      	mov	r1, r5
 800bc7e:	eb43 0901 	adc.w	r9, r3, r1
 800bc82:	f04f 0200 	mov.w	r2, #0
 800bc86:	f04f 0300 	mov.w	r3, #0
 800bc8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bc8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bc92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bc96:	4690      	mov	r8, r2
 800bc98:	4699      	mov	r9, r3
 800bc9a:	4623      	mov	r3, r4
 800bc9c:	eb18 0303 	adds.w	r3, r8, r3
 800bca0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bca4:	462b      	mov	r3, r5
 800bca6:	eb49 0303 	adc.w	r3, r9, r3
 800bcaa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bcae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bcba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800bcbe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bcc2:	460b      	mov	r3, r1
 800bcc4:	18db      	adds	r3, r3, r3
 800bcc6:	653b      	str	r3, [r7, #80]	; 0x50
 800bcc8:	4613      	mov	r3, r2
 800bcca:	eb42 0303 	adc.w	r3, r2, r3
 800bcce:	657b      	str	r3, [r7, #84]	; 0x54
 800bcd0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800bcd4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800bcd8:	f7f4 ff62 	bl	8000ba0 <__aeabi_uldivmod>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	460b      	mov	r3, r1
 800bce0:	4b61      	ldr	r3, [pc, #388]	; (800be68 <UART_SetConfig+0x2d4>)
 800bce2:	fba3 2302 	umull	r2, r3, r3, r2
 800bce6:	095b      	lsrs	r3, r3, #5
 800bce8:	011c      	lsls	r4, r3, #4
 800bcea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bcee:	2200      	movs	r2, #0
 800bcf0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bcf4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800bcf8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800bcfc:	4642      	mov	r2, r8
 800bcfe:	464b      	mov	r3, r9
 800bd00:	1891      	adds	r1, r2, r2
 800bd02:	64b9      	str	r1, [r7, #72]	; 0x48
 800bd04:	415b      	adcs	r3, r3
 800bd06:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bd08:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800bd0c:	4641      	mov	r1, r8
 800bd0e:	eb12 0a01 	adds.w	sl, r2, r1
 800bd12:	4649      	mov	r1, r9
 800bd14:	eb43 0b01 	adc.w	fp, r3, r1
 800bd18:	f04f 0200 	mov.w	r2, #0
 800bd1c:	f04f 0300 	mov.w	r3, #0
 800bd20:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bd24:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bd28:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bd2c:	4692      	mov	sl, r2
 800bd2e:	469b      	mov	fp, r3
 800bd30:	4643      	mov	r3, r8
 800bd32:	eb1a 0303 	adds.w	r3, sl, r3
 800bd36:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bd3a:	464b      	mov	r3, r9
 800bd3c:	eb4b 0303 	adc.w	r3, fp, r3
 800bd40:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bd44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bd50:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800bd54:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bd58:	460b      	mov	r3, r1
 800bd5a:	18db      	adds	r3, r3, r3
 800bd5c:	643b      	str	r3, [r7, #64]	; 0x40
 800bd5e:	4613      	mov	r3, r2
 800bd60:	eb42 0303 	adc.w	r3, r2, r3
 800bd64:	647b      	str	r3, [r7, #68]	; 0x44
 800bd66:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bd6a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800bd6e:	f7f4 ff17 	bl	8000ba0 <__aeabi_uldivmod>
 800bd72:	4602      	mov	r2, r0
 800bd74:	460b      	mov	r3, r1
 800bd76:	4611      	mov	r1, r2
 800bd78:	4b3b      	ldr	r3, [pc, #236]	; (800be68 <UART_SetConfig+0x2d4>)
 800bd7a:	fba3 2301 	umull	r2, r3, r3, r1
 800bd7e:	095b      	lsrs	r3, r3, #5
 800bd80:	2264      	movs	r2, #100	; 0x64
 800bd82:	fb02 f303 	mul.w	r3, r2, r3
 800bd86:	1acb      	subs	r3, r1, r3
 800bd88:	00db      	lsls	r3, r3, #3
 800bd8a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800bd8e:	4b36      	ldr	r3, [pc, #216]	; (800be68 <UART_SetConfig+0x2d4>)
 800bd90:	fba3 2302 	umull	r2, r3, r3, r2
 800bd94:	095b      	lsrs	r3, r3, #5
 800bd96:	005b      	lsls	r3, r3, #1
 800bd98:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800bd9c:	441c      	add	r4, r3
 800bd9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bda2:	2200      	movs	r2, #0
 800bda4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800bda8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800bdac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800bdb0:	4642      	mov	r2, r8
 800bdb2:	464b      	mov	r3, r9
 800bdb4:	1891      	adds	r1, r2, r2
 800bdb6:	63b9      	str	r1, [r7, #56]	; 0x38
 800bdb8:	415b      	adcs	r3, r3
 800bdba:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bdbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800bdc0:	4641      	mov	r1, r8
 800bdc2:	1851      	adds	r1, r2, r1
 800bdc4:	6339      	str	r1, [r7, #48]	; 0x30
 800bdc6:	4649      	mov	r1, r9
 800bdc8:	414b      	adcs	r3, r1
 800bdca:	637b      	str	r3, [r7, #52]	; 0x34
 800bdcc:	f04f 0200 	mov.w	r2, #0
 800bdd0:	f04f 0300 	mov.w	r3, #0
 800bdd4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800bdd8:	4659      	mov	r1, fp
 800bdda:	00cb      	lsls	r3, r1, #3
 800bddc:	4651      	mov	r1, sl
 800bdde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bde2:	4651      	mov	r1, sl
 800bde4:	00ca      	lsls	r2, r1, #3
 800bde6:	4610      	mov	r0, r2
 800bde8:	4619      	mov	r1, r3
 800bdea:	4603      	mov	r3, r0
 800bdec:	4642      	mov	r2, r8
 800bdee:	189b      	adds	r3, r3, r2
 800bdf0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800bdf4:	464b      	mov	r3, r9
 800bdf6:	460a      	mov	r2, r1
 800bdf8:	eb42 0303 	adc.w	r3, r2, r3
 800bdfc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800be00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be04:	685b      	ldr	r3, [r3, #4]
 800be06:	2200      	movs	r2, #0
 800be08:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800be0c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800be10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800be14:	460b      	mov	r3, r1
 800be16:	18db      	adds	r3, r3, r3
 800be18:	62bb      	str	r3, [r7, #40]	; 0x28
 800be1a:	4613      	mov	r3, r2
 800be1c:	eb42 0303 	adc.w	r3, r2, r3
 800be20:	62fb      	str	r3, [r7, #44]	; 0x2c
 800be22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800be26:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800be2a:	f7f4 feb9 	bl	8000ba0 <__aeabi_uldivmod>
 800be2e:	4602      	mov	r2, r0
 800be30:	460b      	mov	r3, r1
 800be32:	4b0d      	ldr	r3, [pc, #52]	; (800be68 <UART_SetConfig+0x2d4>)
 800be34:	fba3 1302 	umull	r1, r3, r3, r2
 800be38:	095b      	lsrs	r3, r3, #5
 800be3a:	2164      	movs	r1, #100	; 0x64
 800be3c:	fb01 f303 	mul.w	r3, r1, r3
 800be40:	1ad3      	subs	r3, r2, r3
 800be42:	00db      	lsls	r3, r3, #3
 800be44:	3332      	adds	r3, #50	; 0x32
 800be46:	4a08      	ldr	r2, [pc, #32]	; (800be68 <UART_SetConfig+0x2d4>)
 800be48:	fba2 2303 	umull	r2, r3, r2, r3
 800be4c:	095b      	lsrs	r3, r3, #5
 800be4e:	f003 0207 	and.w	r2, r3, #7
 800be52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	4422      	add	r2, r4
 800be5a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800be5c:	e105      	b.n	800c06a <UART_SetConfig+0x4d6>
 800be5e:	bf00      	nop
 800be60:	40011000 	.word	0x40011000
 800be64:	40011400 	.word	0x40011400
 800be68:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800be6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be70:	2200      	movs	r2, #0
 800be72:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800be76:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800be7a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800be7e:	4642      	mov	r2, r8
 800be80:	464b      	mov	r3, r9
 800be82:	1891      	adds	r1, r2, r2
 800be84:	6239      	str	r1, [r7, #32]
 800be86:	415b      	adcs	r3, r3
 800be88:	627b      	str	r3, [r7, #36]	; 0x24
 800be8a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800be8e:	4641      	mov	r1, r8
 800be90:	1854      	adds	r4, r2, r1
 800be92:	4649      	mov	r1, r9
 800be94:	eb43 0501 	adc.w	r5, r3, r1
 800be98:	f04f 0200 	mov.w	r2, #0
 800be9c:	f04f 0300 	mov.w	r3, #0
 800bea0:	00eb      	lsls	r3, r5, #3
 800bea2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bea6:	00e2      	lsls	r2, r4, #3
 800bea8:	4614      	mov	r4, r2
 800beaa:	461d      	mov	r5, r3
 800beac:	4643      	mov	r3, r8
 800beae:	18e3      	adds	r3, r4, r3
 800beb0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800beb4:	464b      	mov	r3, r9
 800beb6:	eb45 0303 	adc.w	r3, r5, r3
 800beba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bebe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bec2:	685b      	ldr	r3, [r3, #4]
 800bec4:	2200      	movs	r2, #0
 800bec6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800beca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bece:	f04f 0200 	mov.w	r2, #0
 800bed2:	f04f 0300 	mov.w	r3, #0
 800bed6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800beda:	4629      	mov	r1, r5
 800bedc:	008b      	lsls	r3, r1, #2
 800bede:	4621      	mov	r1, r4
 800bee0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bee4:	4621      	mov	r1, r4
 800bee6:	008a      	lsls	r2, r1, #2
 800bee8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800beec:	f7f4 fe58 	bl	8000ba0 <__aeabi_uldivmod>
 800bef0:	4602      	mov	r2, r0
 800bef2:	460b      	mov	r3, r1
 800bef4:	4b60      	ldr	r3, [pc, #384]	; (800c078 <UART_SetConfig+0x4e4>)
 800bef6:	fba3 2302 	umull	r2, r3, r3, r2
 800befa:	095b      	lsrs	r3, r3, #5
 800befc:	011c      	lsls	r4, r3, #4
 800befe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bf02:	2200      	movs	r2, #0
 800bf04:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bf08:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bf0c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bf10:	4642      	mov	r2, r8
 800bf12:	464b      	mov	r3, r9
 800bf14:	1891      	adds	r1, r2, r2
 800bf16:	61b9      	str	r1, [r7, #24]
 800bf18:	415b      	adcs	r3, r3
 800bf1a:	61fb      	str	r3, [r7, #28]
 800bf1c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bf20:	4641      	mov	r1, r8
 800bf22:	1851      	adds	r1, r2, r1
 800bf24:	6139      	str	r1, [r7, #16]
 800bf26:	4649      	mov	r1, r9
 800bf28:	414b      	adcs	r3, r1
 800bf2a:	617b      	str	r3, [r7, #20]
 800bf2c:	f04f 0200 	mov.w	r2, #0
 800bf30:	f04f 0300 	mov.w	r3, #0
 800bf34:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bf38:	4659      	mov	r1, fp
 800bf3a:	00cb      	lsls	r3, r1, #3
 800bf3c:	4651      	mov	r1, sl
 800bf3e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bf42:	4651      	mov	r1, sl
 800bf44:	00ca      	lsls	r2, r1, #3
 800bf46:	4610      	mov	r0, r2
 800bf48:	4619      	mov	r1, r3
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	4642      	mov	r2, r8
 800bf4e:	189b      	adds	r3, r3, r2
 800bf50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bf54:	464b      	mov	r3, r9
 800bf56:	460a      	mov	r2, r1
 800bf58:	eb42 0303 	adc.w	r3, r2, r3
 800bf5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bf60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bf64:	685b      	ldr	r3, [r3, #4]
 800bf66:	2200      	movs	r2, #0
 800bf68:	67bb      	str	r3, [r7, #120]	; 0x78
 800bf6a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bf6c:	f04f 0200 	mov.w	r2, #0
 800bf70:	f04f 0300 	mov.w	r3, #0
 800bf74:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bf78:	4649      	mov	r1, r9
 800bf7a:	008b      	lsls	r3, r1, #2
 800bf7c:	4641      	mov	r1, r8
 800bf7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf82:	4641      	mov	r1, r8
 800bf84:	008a      	lsls	r2, r1, #2
 800bf86:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800bf8a:	f7f4 fe09 	bl	8000ba0 <__aeabi_uldivmod>
 800bf8e:	4602      	mov	r2, r0
 800bf90:	460b      	mov	r3, r1
 800bf92:	4b39      	ldr	r3, [pc, #228]	; (800c078 <UART_SetConfig+0x4e4>)
 800bf94:	fba3 1302 	umull	r1, r3, r3, r2
 800bf98:	095b      	lsrs	r3, r3, #5
 800bf9a:	2164      	movs	r1, #100	; 0x64
 800bf9c:	fb01 f303 	mul.w	r3, r1, r3
 800bfa0:	1ad3      	subs	r3, r2, r3
 800bfa2:	011b      	lsls	r3, r3, #4
 800bfa4:	3332      	adds	r3, #50	; 0x32
 800bfa6:	4a34      	ldr	r2, [pc, #208]	; (800c078 <UART_SetConfig+0x4e4>)
 800bfa8:	fba2 2303 	umull	r2, r3, r2, r3
 800bfac:	095b      	lsrs	r3, r3, #5
 800bfae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bfb2:	441c      	add	r4, r3
 800bfb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bfb8:	2200      	movs	r2, #0
 800bfba:	673b      	str	r3, [r7, #112]	; 0x70
 800bfbc:	677a      	str	r2, [r7, #116]	; 0x74
 800bfbe:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800bfc2:	4642      	mov	r2, r8
 800bfc4:	464b      	mov	r3, r9
 800bfc6:	1891      	adds	r1, r2, r2
 800bfc8:	60b9      	str	r1, [r7, #8]
 800bfca:	415b      	adcs	r3, r3
 800bfcc:	60fb      	str	r3, [r7, #12]
 800bfce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800bfd2:	4641      	mov	r1, r8
 800bfd4:	1851      	adds	r1, r2, r1
 800bfd6:	6039      	str	r1, [r7, #0]
 800bfd8:	4649      	mov	r1, r9
 800bfda:	414b      	adcs	r3, r1
 800bfdc:	607b      	str	r3, [r7, #4]
 800bfde:	f04f 0200 	mov.w	r2, #0
 800bfe2:	f04f 0300 	mov.w	r3, #0
 800bfe6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bfea:	4659      	mov	r1, fp
 800bfec:	00cb      	lsls	r3, r1, #3
 800bfee:	4651      	mov	r1, sl
 800bff0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bff4:	4651      	mov	r1, sl
 800bff6:	00ca      	lsls	r2, r1, #3
 800bff8:	4610      	mov	r0, r2
 800bffa:	4619      	mov	r1, r3
 800bffc:	4603      	mov	r3, r0
 800bffe:	4642      	mov	r2, r8
 800c000:	189b      	adds	r3, r3, r2
 800c002:	66bb      	str	r3, [r7, #104]	; 0x68
 800c004:	464b      	mov	r3, r9
 800c006:	460a      	mov	r2, r1
 800c008:	eb42 0303 	adc.w	r3, r2, r3
 800c00c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c00e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c012:	685b      	ldr	r3, [r3, #4]
 800c014:	2200      	movs	r2, #0
 800c016:	663b      	str	r3, [r7, #96]	; 0x60
 800c018:	667a      	str	r2, [r7, #100]	; 0x64
 800c01a:	f04f 0200 	mov.w	r2, #0
 800c01e:	f04f 0300 	mov.w	r3, #0
 800c022:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800c026:	4649      	mov	r1, r9
 800c028:	008b      	lsls	r3, r1, #2
 800c02a:	4641      	mov	r1, r8
 800c02c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c030:	4641      	mov	r1, r8
 800c032:	008a      	lsls	r2, r1, #2
 800c034:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c038:	f7f4 fdb2 	bl	8000ba0 <__aeabi_uldivmod>
 800c03c:	4602      	mov	r2, r0
 800c03e:	460b      	mov	r3, r1
 800c040:	4b0d      	ldr	r3, [pc, #52]	; (800c078 <UART_SetConfig+0x4e4>)
 800c042:	fba3 1302 	umull	r1, r3, r3, r2
 800c046:	095b      	lsrs	r3, r3, #5
 800c048:	2164      	movs	r1, #100	; 0x64
 800c04a:	fb01 f303 	mul.w	r3, r1, r3
 800c04e:	1ad3      	subs	r3, r2, r3
 800c050:	011b      	lsls	r3, r3, #4
 800c052:	3332      	adds	r3, #50	; 0x32
 800c054:	4a08      	ldr	r2, [pc, #32]	; (800c078 <UART_SetConfig+0x4e4>)
 800c056:	fba2 2303 	umull	r2, r3, r2, r3
 800c05a:	095b      	lsrs	r3, r3, #5
 800c05c:	f003 020f 	and.w	r2, r3, #15
 800c060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	4422      	add	r2, r4
 800c068:	609a      	str	r2, [r3, #8]
}
 800c06a:	bf00      	nop
 800c06c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800c070:	46bd      	mov	sp, r7
 800c072:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c076:	bf00      	nop
 800c078:	51eb851f 	.word	0x51eb851f

0800c07c <__errno>:
 800c07c:	4b01      	ldr	r3, [pc, #4]	; (800c084 <__errno+0x8>)
 800c07e:	6818      	ldr	r0, [r3, #0]
 800c080:	4770      	bx	lr
 800c082:	bf00      	nop
 800c084:	20000294 	.word	0x20000294

0800c088 <__libc_init_array>:
 800c088:	b570      	push	{r4, r5, r6, lr}
 800c08a:	4d0d      	ldr	r5, [pc, #52]	; (800c0c0 <__libc_init_array+0x38>)
 800c08c:	4c0d      	ldr	r4, [pc, #52]	; (800c0c4 <__libc_init_array+0x3c>)
 800c08e:	1b64      	subs	r4, r4, r5
 800c090:	10a4      	asrs	r4, r4, #2
 800c092:	2600      	movs	r6, #0
 800c094:	42a6      	cmp	r6, r4
 800c096:	d109      	bne.n	800c0ac <__libc_init_array+0x24>
 800c098:	4d0b      	ldr	r5, [pc, #44]	; (800c0c8 <__libc_init_array+0x40>)
 800c09a:	4c0c      	ldr	r4, [pc, #48]	; (800c0cc <__libc_init_array+0x44>)
 800c09c:	f001 ff86 	bl	800dfac <_init>
 800c0a0:	1b64      	subs	r4, r4, r5
 800c0a2:	10a4      	asrs	r4, r4, #2
 800c0a4:	2600      	movs	r6, #0
 800c0a6:	42a6      	cmp	r6, r4
 800c0a8:	d105      	bne.n	800c0b6 <__libc_init_array+0x2e>
 800c0aa:	bd70      	pop	{r4, r5, r6, pc}
 800c0ac:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0b0:	4798      	blx	r3
 800c0b2:	3601      	adds	r6, #1
 800c0b4:	e7ee      	b.n	800c094 <__libc_init_array+0xc>
 800c0b6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c0ba:	4798      	blx	r3
 800c0bc:	3601      	adds	r6, #1
 800c0be:	e7f2      	b.n	800c0a6 <__libc_init_array+0x1e>
 800c0c0:	0800e410 	.word	0x0800e410
 800c0c4:	0800e410 	.word	0x0800e410
 800c0c8:	0800e410 	.word	0x0800e410
 800c0cc:	0800e414 	.word	0x0800e414

0800c0d0 <memcpy>:
 800c0d0:	440a      	add	r2, r1
 800c0d2:	4291      	cmp	r1, r2
 800c0d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800c0d8:	d100      	bne.n	800c0dc <memcpy+0xc>
 800c0da:	4770      	bx	lr
 800c0dc:	b510      	push	{r4, lr}
 800c0de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c0e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c0e6:	4291      	cmp	r1, r2
 800c0e8:	d1f9      	bne.n	800c0de <memcpy+0xe>
 800c0ea:	bd10      	pop	{r4, pc}

0800c0ec <memset>:
 800c0ec:	4402      	add	r2, r0
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	4293      	cmp	r3, r2
 800c0f2:	d100      	bne.n	800c0f6 <memset+0xa>
 800c0f4:	4770      	bx	lr
 800c0f6:	f803 1b01 	strb.w	r1, [r3], #1
 800c0fa:	e7f9      	b.n	800c0f0 <memset+0x4>

0800c0fc <cosf>:
 800c0fc:	ee10 3a10 	vmov	r3, s0
 800c100:	b507      	push	{r0, r1, r2, lr}
 800c102:	4a1e      	ldr	r2, [pc, #120]	; (800c17c <cosf+0x80>)
 800c104:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c108:	4293      	cmp	r3, r2
 800c10a:	dc06      	bgt.n	800c11a <cosf+0x1e>
 800c10c:	eddf 0a1c 	vldr	s1, [pc, #112]	; 800c180 <cosf+0x84>
 800c110:	b003      	add	sp, #12
 800c112:	f85d eb04 	ldr.w	lr, [sp], #4
 800c116:	f001 ba9b 	b.w	800d650 <__kernel_cosf>
 800c11a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c11e:	db04      	blt.n	800c12a <cosf+0x2e>
 800c120:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c124:	b003      	add	sp, #12
 800c126:	f85d fb04 	ldr.w	pc, [sp], #4
 800c12a:	4668      	mov	r0, sp
 800c12c:	f001 f954 	bl	800d3d8 <__ieee754_rem_pio2f>
 800c130:	f000 0003 	and.w	r0, r0, #3
 800c134:	2801      	cmp	r0, #1
 800c136:	d009      	beq.n	800c14c <cosf+0x50>
 800c138:	2802      	cmp	r0, #2
 800c13a:	d010      	beq.n	800c15e <cosf+0x62>
 800c13c:	b9b0      	cbnz	r0, 800c16c <cosf+0x70>
 800c13e:	eddd 0a01 	vldr	s1, [sp, #4]
 800c142:	ed9d 0a00 	vldr	s0, [sp]
 800c146:	f001 fa83 	bl	800d650 <__kernel_cosf>
 800c14a:	e7eb      	b.n	800c124 <cosf+0x28>
 800c14c:	eddd 0a01 	vldr	s1, [sp, #4]
 800c150:	ed9d 0a00 	vldr	s0, [sp]
 800c154:	f001 fd52 	bl	800dbfc <__kernel_sinf>
 800c158:	eeb1 0a40 	vneg.f32	s0, s0
 800c15c:	e7e2      	b.n	800c124 <cosf+0x28>
 800c15e:	eddd 0a01 	vldr	s1, [sp, #4]
 800c162:	ed9d 0a00 	vldr	s0, [sp]
 800c166:	f001 fa73 	bl	800d650 <__kernel_cosf>
 800c16a:	e7f5      	b.n	800c158 <cosf+0x5c>
 800c16c:	eddd 0a01 	vldr	s1, [sp, #4]
 800c170:	ed9d 0a00 	vldr	s0, [sp]
 800c174:	2001      	movs	r0, #1
 800c176:	f001 fd41 	bl	800dbfc <__kernel_sinf>
 800c17a:	e7d3      	b.n	800c124 <cosf+0x28>
 800c17c:	3f490fd8 	.word	0x3f490fd8
 800c180:	00000000 	.word	0x00000000

0800c184 <sinf>:
 800c184:	ee10 3a10 	vmov	r3, s0
 800c188:	b507      	push	{r0, r1, r2, lr}
 800c18a:	4a1f      	ldr	r2, [pc, #124]	; (800c208 <sinf+0x84>)
 800c18c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c190:	4293      	cmp	r3, r2
 800c192:	dc07      	bgt.n	800c1a4 <sinf+0x20>
 800c194:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800c20c <sinf+0x88>
 800c198:	2000      	movs	r0, #0
 800c19a:	b003      	add	sp, #12
 800c19c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c1a0:	f001 bd2c 	b.w	800dbfc <__kernel_sinf>
 800c1a4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c1a8:	db04      	blt.n	800c1b4 <sinf+0x30>
 800c1aa:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c1ae:	b003      	add	sp, #12
 800c1b0:	f85d fb04 	ldr.w	pc, [sp], #4
 800c1b4:	4668      	mov	r0, sp
 800c1b6:	f001 f90f 	bl	800d3d8 <__ieee754_rem_pio2f>
 800c1ba:	f000 0003 	and.w	r0, r0, #3
 800c1be:	2801      	cmp	r0, #1
 800c1c0:	d00a      	beq.n	800c1d8 <sinf+0x54>
 800c1c2:	2802      	cmp	r0, #2
 800c1c4:	d00f      	beq.n	800c1e6 <sinf+0x62>
 800c1c6:	b9c0      	cbnz	r0, 800c1fa <sinf+0x76>
 800c1c8:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1cc:	ed9d 0a00 	vldr	s0, [sp]
 800c1d0:	2001      	movs	r0, #1
 800c1d2:	f001 fd13 	bl	800dbfc <__kernel_sinf>
 800c1d6:	e7ea      	b.n	800c1ae <sinf+0x2a>
 800c1d8:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1dc:	ed9d 0a00 	vldr	s0, [sp]
 800c1e0:	f001 fa36 	bl	800d650 <__kernel_cosf>
 800c1e4:	e7e3      	b.n	800c1ae <sinf+0x2a>
 800c1e6:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1ea:	ed9d 0a00 	vldr	s0, [sp]
 800c1ee:	2001      	movs	r0, #1
 800c1f0:	f001 fd04 	bl	800dbfc <__kernel_sinf>
 800c1f4:	eeb1 0a40 	vneg.f32	s0, s0
 800c1f8:	e7d9      	b.n	800c1ae <sinf+0x2a>
 800c1fa:	eddd 0a01 	vldr	s1, [sp, #4]
 800c1fe:	ed9d 0a00 	vldr	s0, [sp]
 800c202:	f001 fa25 	bl	800d650 <__kernel_cosf>
 800c206:	e7f5      	b.n	800c1f4 <sinf+0x70>
 800c208:	3f490fd8 	.word	0x3f490fd8
 800c20c:	00000000 	.word	0x00000000

0800c210 <acos>:
 800c210:	b538      	push	{r3, r4, r5, lr}
 800c212:	ed2d 8b02 	vpush	{d8}
 800c216:	ec55 4b10 	vmov	r4, r5, d0
 800c21a:	f000 f89d 	bl	800c358 <__ieee754_acos>
 800c21e:	4622      	mov	r2, r4
 800c220:	462b      	mov	r3, r5
 800c222:	4620      	mov	r0, r4
 800c224:	4629      	mov	r1, r5
 800c226:	eeb0 8a40 	vmov.f32	s16, s0
 800c22a:	eef0 8a60 	vmov.f32	s17, s1
 800c22e:	f7f4 fc29 	bl	8000a84 <__aeabi_dcmpun>
 800c232:	b9a8      	cbnz	r0, 800c260 <acos+0x50>
 800c234:	ec45 4b10 	vmov	d0, r4, r5
 800c238:	f001 fd58 	bl	800dcec <fabs>
 800c23c:	4b0c      	ldr	r3, [pc, #48]	; (800c270 <acos+0x60>)
 800c23e:	ec51 0b10 	vmov	r0, r1, d0
 800c242:	2200      	movs	r2, #0
 800c244:	f7f4 fc14 	bl	8000a70 <__aeabi_dcmpgt>
 800c248:	b150      	cbz	r0, 800c260 <acos+0x50>
 800c24a:	f7ff ff17 	bl	800c07c <__errno>
 800c24e:	ecbd 8b02 	vpop	{d8}
 800c252:	2321      	movs	r3, #33	; 0x21
 800c254:	6003      	str	r3, [r0, #0]
 800c256:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c25a:	4806      	ldr	r0, [pc, #24]	; (800c274 <acos+0x64>)
 800c25c:	f001 bd5c 	b.w	800dd18 <nan>
 800c260:	eeb0 0a48 	vmov.f32	s0, s16
 800c264:	eef0 0a68 	vmov.f32	s1, s17
 800c268:	ecbd 8b02 	vpop	{d8}
 800c26c:	bd38      	pop	{r3, r4, r5, pc}
 800c26e:	bf00      	nop
 800c270:	3ff00000 	.word	0x3ff00000
 800c274:	0800e000 	.word	0x0800e000

0800c278 <pow>:
 800c278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c27a:	ed2d 8b02 	vpush	{d8}
 800c27e:	eeb0 8a40 	vmov.f32	s16, s0
 800c282:	eef0 8a60 	vmov.f32	s17, s1
 800c286:	ec55 4b11 	vmov	r4, r5, d1
 800c28a:	f000 fac5 	bl	800c818 <__ieee754_pow>
 800c28e:	4622      	mov	r2, r4
 800c290:	462b      	mov	r3, r5
 800c292:	4620      	mov	r0, r4
 800c294:	4629      	mov	r1, r5
 800c296:	ec57 6b10 	vmov	r6, r7, d0
 800c29a:	f7f4 fbf3 	bl	8000a84 <__aeabi_dcmpun>
 800c29e:	2800      	cmp	r0, #0
 800c2a0:	d13b      	bne.n	800c31a <pow+0xa2>
 800c2a2:	ec51 0b18 	vmov	r0, r1, d8
 800c2a6:	2200      	movs	r2, #0
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	f7f4 fbb9 	bl	8000a20 <__aeabi_dcmpeq>
 800c2ae:	b1b8      	cbz	r0, 800c2e0 <pow+0x68>
 800c2b0:	2200      	movs	r2, #0
 800c2b2:	2300      	movs	r3, #0
 800c2b4:	4620      	mov	r0, r4
 800c2b6:	4629      	mov	r1, r5
 800c2b8:	f7f4 fbb2 	bl	8000a20 <__aeabi_dcmpeq>
 800c2bc:	2800      	cmp	r0, #0
 800c2be:	d146      	bne.n	800c34e <pow+0xd6>
 800c2c0:	ec45 4b10 	vmov	d0, r4, r5
 800c2c4:	f001 fd1b 	bl	800dcfe <finite>
 800c2c8:	b338      	cbz	r0, 800c31a <pow+0xa2>
 800c2ca:	2200      	movs	r2, #0
 800c2cc:	2300      	movs	r3, #0
 800c2ce:	4620      	mov	r0, r4
 800c2d0:	4629      	mov	r1, r5
 800c2d2:	f7f4 fbaf 	bl	8000a34 <__aeabi_dcmplt>
 800c2d6:	b300      	cbz	r0, 800c31a <pow+0xa2>
 800c2d8:	f7ff fed0 	bl	800c07c <__errno>
 800c2dc:	2322      	movs	r3, #34	; 0x22
 800c2de:	e01b      	b.n	800c318 <pow+0xa0>
 800c2e0:	ec47 6b10 	vmov	d0, r6, r7
 800c2e4:	f001 fd0b 	bl	800dcfe <finite>
 800c2e8:	b9e0      	cbnz	r0, 800c324 <pow+0xac>
 800c2ea:	eeb0 0a48 	vmov.f32	s0, s16
 800c2ee:	eef0 0a68 	vmov.f32	s1, s17
 800c2f2:	f001 fd04 	bl	800dcfe <finite>
 800c2f6:	b1a8      	cbz	r0, 800c324 <pow+0xac>
 800c2f8:	ec45 4b10 	vmov	d0, r4, r5
 800c2fc:	f001 fcff 	bl	800dcfe <finite>
 800c300:	b180      	cbz	r0, 800c324 <pow+0xac>
 800c302:	4632      	mov	r2, r6
 800c304:	463b      	mov	r3, r7
 800c306:	4630      	mov	r0, r6
 800c308:	4639      	mov	r1, r7
 800c30a:	f7f4 fbbb 	bl	8000a84 <__aeabi_dcmpun>
 800c30e:	2800      	cmp	r0, #0
 800c310:	d0e2      	beq.n	800c2d8 <pow+0x60>
 800c312:	f7ff feb3 	bl	800c07c <__errno>
 800c316:	2321      	movs	r3, #33	; 0x21
 800c318:	6003      	str	r3, [r0, #0]
 800c31a:	ecbd 8b02 	vpop	{d8}
 800c31e:	ec47 6b10 	vmov	d0, r6, r7
 800c322:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c324:	2200      	movs	r2, #0
 800c326:	2300      	movs	r3, #0
 800c328:	4630      	mov	r0, r6
 800c32a:	4639      	mov	r1, r7
 800c32c:	f7f4 fb78 	bl	8000a20 <__aeabi_dcmpeq>
 800c330:	2800      	cmp	r0, #0
 800c332:	d0f2      	beq.n	800c31a <pow+0xa2>
 800c334:	eeb0 0a48 	vmov.f32	s0, s16
 800c338:	eef0 0a68 	vmov.f32	s1, s17
 800c33c:	f001 fcdf 	bl	800dcfe <finite>
 800c340:	2800      	cmp	r0, #0
 800c342:	d0ea      	beq.n	800c31a <pow+0xa2>
 800c344:	ec45 4b10 	vmov	d0, r4, r5
 800c348:	f001 fcd9 	bl	800dcfe <finite>
 800c34c:	e7c3      	b.n	800c2d6 <pow+0x5e>
 800c34e:	4f01      	ldr	r7, [pc, #4]	; (800c354 <pow+0xdc>)
 800c350:	2600      	movs	r6, #0
 800c352:	e7e2      	b.n	800c31a <pow+0xa2>
 800c354:	3ff00000 	.word	0x3ff00000

0800c358 <__ieee754_acos>:
 800c358:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35c:	ec55 4b10 	vmov	r4, r5, d0
 800c360:	49b7      	ldr	r1, [pc, #732]	; (800c640 <__ieee754_acos+0x2e8>)
 800c362:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c366:	428b      	cmp	r3, r1
 800c368:	dd1b      	ble.n	800c3a2 <__ieee754_acos+0x4a>
 800c36a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800c36e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c372:	4323      	orrs	r3, r4
 800c374:	d106      	bne.n	800c384 <__ieee754_acos+0x2c>
 800c376:	2d00      	cmp	r5, #0
 800c378:	f300 8211 	bgt.w	800c79e <__ieee754_acos+0x446>
 800c37c:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800c5d8 <__ieee754_acos+0x280>
 800c380:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c384:	ee10 2a10 	vmov	r2, s0
 800c388:	462b      	mov	r3, r5
 800c38a:	ee10 0a10 	vmov	r0, s0
 800c38e:	4629      	mov	r1, r5
 800c390:	f7f3 ff26 	bl	80001e0 <__aeabi_dsub>
 800c394:	4602      	mov	r2, r0
 800c396:	460b      	mov	r3, r1
 800c398:	f7f4 fa04 	bl	80007a4 <__aeabi_ddiv>
 800c39c:	ec41 0b10 	vmov	d0, r0, r1
 800c3a0:	e7ee      	b.n	800c380 <__ieee754_acos+0x28>
 800c3a2:	49a8      	ldr	r1, [pc, #672]	; (800c644 <__ieee754_acos+0x2ec>)
 800c3a4:	428b      	cmp	r3, r1
 800c3a6:	f300 8087 	bgt.w	800c4b8 <__ieee754_acos+0x160>
 800c3aa:	4aa7      	ldr	r2, [pc, #668]	; (800c648 <__ieee754_acos+0x2f0>)
 800c3ac:	4293      	cmp	r3, r2
 800c3ae:	f340 81f9 	ble.w	800c7a4 <__ieee754_acos+0x44c>
 800c3b2:	ee10 2a10 	vmov	r2, s0
 800c3b6:	ee10 0a10 	vmov	r0, s0
 800c3ba:	462b      	mov	r3, r5
 800c3bc:	4629      	mov	r1, r5
 800c3be:	f7f4 f8c7 	bl	8000550 <__aeabi_dmul>
 800c3c2:	a387      	add	r3, pc, #540	; (adr r3, 800c5e0 <__ieee754_acos+0x288>)
 800c3c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3c8:	4606      	mov	r6, r0
 800c3ca:	460f      	mov	r7, r1
 800c3cc:	f7f4 f8c0 	bl	8000550 <__aeabi_dmul>
 800c3d0:	a385      	add	r3, pc, #532	; (adr r3, 800c5e8 <__ieee754_acos+0x290>)
 800c3d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3d6:	f7f3 ff05 	bl	80001e4 <__adddf3>
 800c3da:	4632      	mov	r2, r6
 800c3dc:	463b      	mov	r3, r7
 800c3de:	f7f4 f8b7 	bl	8000550 <__aeabi_dmul>
 800c3e2:	a383      	add	r3, pc, #524	; (adr r3, 800c5f0 <__ieee754_acos+0x298>)
 800c3e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3e8:	f7f3 fefa 	bl	80001e0 <__aeabi_dsub>
 800c3ec:	4632      	mov	r2, r6
 800c3ee:	463b      	mov	r3, r7
 800c3f0:	f7f4 f8ae 	bl	8000550 <__aeabi_dmul>
 800c3f4:	a380      	add	r3, pc, #512	; (adr r3, 800c5f8 <__ieee754_acos+0x2a0>)
 800c3f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3fa:	f7f3 fef3 	bl	80001e4 <__adddf3>
 800c3fe:	4632      	mov	r2, r6
 800c400:	463b      	mov	r3, r7
 800c402:	f7f4 f8a5 	bl	8000550 <__aeabi_dmul>
 800c406:	a37e      	add	r3, pc, #504	; (adr r3, 800c600 <__ieee754_acos+0x2a8>)
 800c408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c40c:	f7f3 fee8 	bl	80001e0 <__aeabi_dsub>
 800c410:	4632      	mov	r2, r6
 800c412:	463b      	mov	r3, r7
 800c414:	f7f4 f89c 	bl	8000550 <__aeabi_dmul>
 800c418:	a37b      	add	r3, pc, #492	; (adr r3, 800c608 <__ieee754_acos+0x2b0>)
 800c41a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c41e:	f7f3 fee1 	bl	80001e4 <__adddf3>
 800c422:	4632      	mov	r2, r6
 800c424:	463b      	mov	r3, r7
 800c426:	f7f4 f893 	bl	8000550 <__aeabi_dmul>
 800c42a:	a379      	add	r3, pc, #484	; (adr r3, 800c610 <__ieee754_acos+0x2b8>)
 800c42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c430:	4680      	mov	r8, r0
 800c432:	4689      	mov	r9, r1
 800c434:	4630      	mov	r0, r6
 800c436:	4639      	mov	r1, r7
 800c438:	f7f4 f88a 	bl	8000550 <__aeabi_dmul>
 800c43c:	a376      	add	r3, pc, #472	; (adr r3, 800c618 <__ieee754_acos+0x2c0>)
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	f7f3 fecd 	bl	80001e0 <__aeabi_dsub>
 800c446:	4632      	mov	r2, r6
 800c448:	463b      	mov	r3, r7
 800c44a:	f7f4 f881 	bl	8000550 <__aeabi_dmul>
 800c44e:	a374      	add	r3, pc, #464	; (adr r3, 800c620 <__ieee754_acos+0x2c8>)
 800c450:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c454:	f7f3 fec6 	bl	80001e4 <__adddf3>
 800c458:	4632      	mov	r2, r6
 800c45a:	463b      	mov	r3, r7
 800c45c:	f7f4 f878 	bl	8000550 <__aeabi_dmul>
 800c460:	a371      	add	r3, pc, #452	; (adr r3, 800c628 <__ieee754_acos+0x2d0>)
 800c462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c466:	f7f3 febb 	bl	80001e0 <__aeabi_dsub>
 800c46a:	4632      	mov	r2, r6
 800c46c:	463b      	mov	r3, r7
 800c46e:	f7f4 f86f 	bl	8000550 <__aeabi_dmul>
 800c472:	4b76      	ldr	r3, [pc, #472]	; (800c64c <__ieee754_acos+0x2f4>)
 800c474:	2200      	movs	r2, #0
 800c476:	f7f3 feb5 	bl	80001e4 <__adddf3>
 800c47a:	4602      	mov	r2, r0
 800c47c:	460b      	mov	r3, r1
 800c47e:	4640      	mov	r0, r8
 800c480:	4649      	mov	r1, r9
 800c482:	f7f4 f98f 	bl	80007a4 <__aeabi_ddiv>
 800c486:	4622      	mov	r2, r4
 800c488:	462b      	mov	r3, r5
 800c48a:	f7f4 f861 	bl	8000550 <__aeabi_dmul>
 800c48e:	4602      	mov	r2, r0
 800c490:	460b      	mov	r3, r1
 800c492:	a167      	add	r1, pc, #412	; (adr r1, 800c630 <__ieee754_acos+0x2d8>)
 800c494:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c498:	f7f3 fea2 	bl	80001e0 <__aeabi_dsub>
 800c49c:	4602      	mov	r2, r0
 800c49e:	460b      	mov	r3, r1
 800c4a0:	4620      	mov	r0, r4
 800c4a2:	4629      	mov	r1, r5
 800c4a4:	f7f3 fe9c 	bl	80001e0 <__aeabi_dsub>
 800c4a8:	4602      	mov	r2, r0
 800c4aa:	460b      	mov	r3, r1
 800c4ac:	a162      	add	r1, pc, #392	; (adr r1, 800c638 <__ieee754_acos+0x2e0>)
 800c4ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4b2:	f7f3 fe95 	bl	80001e0 <__aeabi_dsub>
 800c4b6:	e771      	b.n	800c39c <__ieee754_acos+0x44>
 800c4b8:	2d00      	cmp	r5, #0
 800c4ba:	f280 80cb 	bge.w	800c654 <__ieee754_acos+0x2fc>
 800c4be:	ee10 0a10 	vmov	r0, s0
 800c4c2:	4b62      	ldr	r3, [pc, #392]	; (800c64c <__ieee754_acos+0x2f4>)
 800c4c4:	2200      	movs	r2, #0
 800c4c6:	4629      	mov	r1, r5
 800c4c8:	f7f3 fe8c 	bl	80001e4 <__adddf3>
 800c4cc:	4b60      	ldr	r3, [pc, #384]	; (800c650 <__ieee754_acos+0x2f8>)
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f7f4 f83e 	bl	8000550 <__aeabi_dmul>
 800c4d4:	a342      	add	r3, pc, #264	; (adr r3, 800c5e0 <__ieee754_acos+0x288>)
 800c4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4da:	4604      	mov	r4, r0
 800c4dc:	460d      	mov	r5, r1
 800c4de:	f7f4 f837 	bl	8000550 <__aeabi_dmul>
 800c4e2:	a341      	add	r3, pc, #260	; (adr r3, 800c5e8 <__ieee754_acos+0x290>)
 800c4e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4e8:	f7f3 fe7c 	bl	80001e4 <__adddf3>
 800c4ec:	4622      	mov	r2, r4
 800c4ee:	462b      	mov	r3, r5
 800c4f0:	f7f4 f82e 	bl	8000550 <__aeabi_dmul>
 800c4f4:	a33e      	add	r3, pc, #248	; (adr r3, 800c5f0 <__ieee754_acos+0x298>)
 800c4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c4fa:	f7f3 fe71 	bl	80001e0 <__aeabi_dsub>
 800c4fe:	4622      	mov	r2, r4
 800c500:	462b      	mov	r3, r5
 800c502:	f7f4 f825 	bl	8000550 <__aeabi_dmul>
 800c506:	a33c      	add	r3, pc, #240	; (adr r3, 800c5f8 <__ieee754_acos+0x2a0>)
 800c508:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c50c:	f7f3 fe6a 	bl	80001e4 <__adddf3>
 800c510:	4622      	mov	r2, r4
 800c512:	462b      	mov	r3, r5
 800c514:	f7f4 f81c 	bl	8000550 <__aeabi_dmul>
 800c518:	a339      	add	r3, pc, #228	; (adr r3, 800c600 <__ieee754_acos+0x2a8>)
 800c51a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c51e:	f7f3 fe5f 	bl	80001e0 <__aeabi_dsub>
 800c522:	4622      	mov	r2, r4
 800c524:	462b      	mov	r3, r5
 800c526:	f7f4 f813 	bl	8000550 <__aeabi_dmul>
 800c52a:	a337      	add	r3, pc, #220	; (adr r3, 800c608 <__ieee754_acos+0x2b0>)
 800c52c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c530:	f7f3 fe58 	bl	80001e4 <__adddf3>
 800c534:	4622      	mov	r2, r4
 800c536:	462b      	mov	r3, r5
 800c538:	f7f4 f80a 	bl	8000550 <__aeabi_dmul>
 800c53c:	ec45 4b10 	vmov	d0, r4, r5
 800c540:	4680      	mov	r8, r0
 800c542:	4689      	mov	r9, r1
 800c544:	f000 fe96 	bl	800d274 <__ieee754_sqrt>
 800c548:	a331      	add	r3, pc, #196	; (adr r3, 800c610 <__ieee754_acos+0x2b8>)
 800c54a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c54e:	4620      	mov	r0, r4
 800c550:	4629      	mov	r1, r5
 800c552:	ec57 6b10 	vmov	r6, r7, d0
 800c556:	f7f3 fffb 	bl	8000550 <__aeabi_dmul>
 800c55a:	a32f      	add	r3, pc, #188	; (adr r3, 800c618 <__ieee754_acos+0x2c0>)
 800c55c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c560:	f7f3 fe3e 	bl	80001e0 <__aeabi_dsub>
 800c564:	4622      	mov	r2, r4
 800c566:	462b      	mov	r3, r5
 800c568:	f7f3 fff2 	bl	8000550 <__aeabi_dmul>
 800c56c:	a32c      	add	r3, pc, #176	; (adr r3, 800c620 <__ieee754_acos+0x2c8>)
 800c56e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c572:	f7f3 fe37 	bl	80001e4 <__adddf3>
 800c576:	4622      	mov	r2, r4
 800c578:	462b      	mov	r3, r5
 800c57a:	f7f3 ffe9 	bl	8000550 <__aeabi_dmul>
 800c57e:	a32a      	add	r3, pc, #168	; (adr r3, 800c628 <__ieee754_acos+0x2d0>)
 800c580:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c584:	f7f3 fe2c 	bl	80001e0 <__aeabi_dsub>
 800c588:	4622      	mov	r2, r4
 800c58a:	462b      	mov	r3, r5
 800c58c:	f7f3 ffe0 	bl	8000550 <__aeabi_dmul>
 800c590:	4b2e      	ldr	r3, [pc, #184]	; (800c64c <__ieee754_acos+0x2f4>)
 800c592:	2200      	movs	r2, #0
 800c594:	f7f3 fe26 	bl	80001e4 <__adddf3>
 800c598:	4602      	mov	r2, r0
 800c59a:	460b      	mov	r3, r1
 800c59c:	4640      	mov	r0, r8
 800c59e:	4649      	mov	r1, r9
 800c5a0:	f7f4 f900 	bl	80007a4 <__aeabi_ddiv>
 800c5a4:	4632      	mov	r2, r6
 800c5a6:	463b      	mov	r3, r7
 800c5a8:	f7f3 ffd2 	bl	8000550 <__aeabi_dmul>
 800c5ac:	a320      	add	r3, pc, #128	; (adr r3, 800c630 <__ieee754_acos+0x2d8>)
 800c5ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5b2:	f7f3 fe15 	bl	80001e0 <__aeabi_dsub>
 800c5b6:	4632      	mov	r2, r6
 800c5b8:	463b      	mov	r3, r7
 800c5ba:	f7f3 fe13 	bl	80001e4 <__adddf3>
 800c5be:	4602      	mov	r2, r0
 800c5c0:	460b      	mov	r3, r1
 800c5c2:	f7f3 fe0f 	bl	80001e4 <__adddf3>
 800c5c6:	4602      	mov	r2, r0
 800c5c8:	460b      	mov	r3, r1
 800c5ca:	a103      	add	r1, pc, #12	; (adr r1, 800c5d8 <__ieee754_acos+0x280>)
 800c5cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c5d0:	e76f      	b.n	800c4b2 <__ieee754_acos+0x15a>
 800c5d2:	bf00      	nop
 800c5d4:	f3af 8000 	nop.w
 800c5d8:	54442d18 	.word	0x54442d18
 800c5dc:	400921fb 	.word	0x400921fb
 800c5e0:	0dfdf709 	.word	0x0dfdf709
 800c5e4:	3f023de1 	.word	0x3f023de1
 800c5e8:	7501b288 	.word	0x7501b288
 800c5ec:	3f49efe0 	.word	0x3f49efe0
 800c5f0:	b5688f3b 	.word	0xb5688f3b
 800c5f4:	3fa48228 	.word	0x3fa48228
 800c5f8:	0e884455 	.word	0x0e884455
 800c5fc:	3fc9c155 	.word	0x3fc9c155
 800c600:	03eb6f7d 	.word	0x03eb6f7d
 800c604:	3fd4d612 	.word	0x3fd4d612
 800c608:	55555555 	.word	0x55555555
 800c60c:	3fc55555 	.word	0x3fc55555
 800c610:	b12e9282 	.word	0xb12e9282
 800c614:	3fb3b8c5 	.word	0x3fb3b8c5
 800c618:	1b8d0159 	.word	0x1b8d0159
 800c61c:	3fe6066c 	.word	0x3fe6066c
 800c620:	9c598ac8 	.word	0x9c598ac8
 800c624:	40002ae5 	.word	0x40002ae5
 800c628:	1c8a2d4b 	.word	0x1c8a2d4b
 800c62c:	40033a27 	.word	0x40033a27
 800c630:	33145c07 	.word	0x33145c07
 800c634:	3c91a626 	.word	0x3c91a626
 800c638:	54442d18 	.word	0x54442d18
 800c63c:	3ff921fb 	.word	0x3ff921fb
 800c640:	3fefffff 	.word	0x3fefffff
 800c644:	3fdfffff 	.word	0x3fdfffff
 800c648:	3c600000 	.word	0x3c600000
 800c64c:	3ff00000 	.word	0x3ff00000
 800c650:	3fe00000 	.word	0x3fe00000
 800c654:	ee10 2a10 	vmov	r2, s0
 800c658:	462b      	mov	r3, r5
 800c65a:	496d      	ldr	r1, [pc, #436]	; (800c810 <__ieee754_acos+0x4b8>)
 800c65c:	2000      	movs	r0, #0
 800c65e:	f7f3 fdbf 	bl	80001e0 <__aeabi_dsub>
 800c662:	4b6c      	ldr	r3, [pc, #432]	; (800c814 <__ieee754_acos+0x4bc>)
 800c664:	2200      	movs	r2, #0
 800c666:	f7f3 ff73 	bl	8000550 <__aeabi_dmul>
 800c66a:	4604      	mov	r4, r0
 800c66c:	460d      	mov	r5, r1
 800c66e:	ec45 4b10 	vmov	d0, r4, r5
 800c672:	f000 fdff 	bl	800d274 <__ieee754_sqrt>
 800c676:	a34e      	add	r3, pc, #312	; (adr r3, 800c7b0 <__ieee754_acos+0x458>)
 800c678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c67c:	4620      	mov	r0, r4
 800c67e:	4629      	mov	r1, r5
 800c680:	ec59 8b10 	vmov	r8, r9, d0
 800c684:	f7f3 ff64 	bl	8000550 <__aeabi_dmul>
 800c688:	a34b      	add	r3, pc, #300	; (adr r3, 800c7b8 <__ieee754_acos+0x460>)
 800c68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c68e:	f7f3 fda9 	bl	80001e4 <__adddf3>
 800c692:	4622      	mov	r2, r4
 800c694:	462b      	mov	r3, r5
 800c696:	f7f3 ff5b 	bl	8000550 <__aeabi_dmul>
 800c69a:	a349      	add	r3, pc, #292	; (adr r3, 800c7c0 <__ieee754_acos+0x468>)
 800c69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a0:	f7f3 fd9e 	bl	80001e0 <__aeabi_dsub>
 800c6a4:	4622      	mov	r2, r4
 800c6a6:	462b      	mov	r3, r5
 800c6a8:	f7f3 ff52 	bl	8000550 <__aeabi_dmul>
 800c6ac:	a346      	add	r3, pc, #280	; (adr r3, 800c7c8 <__ieee754_acos+0x470>)
 800c6ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b2:	f7f3 fd97 	bl	80001e4 <__adddf3>
 800c6b6:	4622      	mov	r2, r4
 800c6b8:	462b      	mov	r3, r5
 800c6ba:	f7f3 ff49 	bl	8000550 <__aeabi_dmul>
 800c6be:	a344      	add	r3, pc, #272	; (adr r3, 800c7d0 <__ieee754_acos+0x478>)
 800c6c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c4:	f7f3 fd8c 	bl	80001e0 <__aeabi_dsub>
 800c6c8:	4622      	mov	r2, r4
 800c6ca:	462b      	mov	r3, r5
 800c6cc:	f7f3 ff40 	bl	8000550 <__aeabi_dmul>
 800c6d0:	a341      	add	r3, pc, #260	; (adr r3, 800c7d8 <__ieee754_acos+0x480>)
 800c6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d6:	f7f3 fd85 	bl	80001e4 <__adddf3>
 800c6da:	4622      	mov	r2, r4
 800c6dc:	462b      	mov	r3, r5
 800c6de:	f7f3 ff37 	bl	8000550 <__aeabi_dmul>
 800c6e2:	a33f      	add	r3, pc, #252	; (adr r3, 800c7e0 <__ieee754_acos+0x488>)
 800c6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e8:	4682      	mov	sl, r0
 800c6ea:	468b      	mov	fp, r1
 800c6ec:	4620      	mov	r0, r4
 800c6ee:	4629      	mov	r1, r5
 800c6f0:	f7f3 ff2e 	bl	8000550 <__aeabi_dmul>
 800c6f4:	a33c      	add	r3, pc, #240	; (adr r3, 800c7e8 <__ieee754_acos+0x490>)
 800c6f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6fa:	f7f3 fd71 	bl	80001e0 <__aeabi_dsub>
 800c6fe:	4622      	mov	r2, r4
 800c700:	462b      	mov	r3, r5
 800c702:	f7f3 ff25 	bl	8000550 <__aeabi_dmul>
 800c706:	a33a      	add	r3, pc, #232	; (adr r3, 800c7f0 <__ieee754_acos+0x498>)
 800c708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c70c:	f7f3 fd6a 	bl	80001e4 <__adddf3>
 800c710:	4622      	mov	r2, r4
 800c712:	462b      	mov	r3, r5
 800c714:	f7f3 ff1c 	bl	8000550 <__aeabi_dmul>
 800c718:	a337      	add	r3, pc, #220	; (adr r3, 800c7f8 <__ieee754_acos+0x4a0>)
 800c71a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c71e:	f7f3 fd5f 	bl	80001e0 <__aeabi_dsub>
 800c722:	4622      	mov	r2, r4
 800c724:	462b      	mov	r3, r5
 800c726:	f7f3 ff13 	bl	8000550 <__aeabi_dmul>
 800c72a:	4b39      	ldr	r3, [pc, #228]	; (800c810 <__ieee754_acos+0x4b8>)
 800c72c:	2200      	movs	r2, #0
 800c72e:	f7f3 fd59 	bl	80001e4 <__adddf3>
 800c732:	4602      	mov	r2, r0
 800c734:	460b      	mov	r3, r1
 800c736:	4650      	mov	r0, sl
 800c738:	4659      	mov	r1, fp
 800c73a:	f7f4 f833 	bl	80007a4 <__aeabi_ddiv>
 800c73e:	4642      	mov	r2, r8
 800c740:	464b      	mov	r3, r9
 800c742:	f7f3 ff05 	bl	8000550 <__aeabi_dmul>
 800c746:	2600      	movs	r6, #0
 800c748:	4682      	mov	sl, r0
 800c74a:	468b      	mov	fp, r1
 800c74c:	4632      	mov	r2, r6
 800c74e:	464b      	mov	r3, r9
 800c750:	4630      	mov	r0, r6
 800c752:	4649      	mov	r1, r9
 800c754:	f7f3 fefc 	bl	8000550 <__aeabi_dmul>
 800c758:	4602      	mov	r2, r0
 800c75a:	460b      	mov	r3, r1
 800c75c:	4620      	mov	r0, r4
 800c75e:	4629      	mov	r1, r5
 800c760:	f7f3 fd3e 	bl	80001e0 <__aeabi_dsub>
 800c764:	4632      	mov	r2, r6
 800c766:	4604      	mov	r4, r0
 800c768:	460d      	mov	r5, r1
 800c76a:	464b      	mov	r3, r9
 800c76c:	4640      	mov	r0, r8
 800c76e:	4649      	mov	r1, r9
 800c770:	f7f3 fd38 	bl	80001e4 <__adddf3>
 800c774:	4602      	mov	r2, r0
 800c776:	460b      	mov	r3, r1
 800c778:	4620      	mov	r0, r4
 800c77a:	4629      	mov	r1, r5
 800c77c:	f7f4 f812 	bl	80007a4 <__aeabi_ddiv>
 800c780:	4602      	mov	r2, r0
 800c782:	460b      	mov	r3, r1
 800c784:	4650      	mov	r0, sl
 800c786:	4659      	mov	r1, fp
 800c788:	f7f3 fd2c 	bl	80001e4 <__adddf3>
 800c78c:	4632      	mov	r2, r6
 800c78e:	464b      	mov	r3, r9
 800c790:	f7f3 fd28 	bl	80001e4 <__adddf3>
 800c794:	4602      	mov	r2, r0
 800c796:	460b      	mov	r3, r1
 800c798:	f7f3 fd24 	bl	80001e4 <__adddf3>
 800c79c:	e5fe      	b.n	800c39c <__ieee754_acos+0x44>
 800c79e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800c800 <__ieee754_acos+0x4a8>
 800c7a2:	e5ed      	b.n	800c380 <__ieee754_acos+0x28>
 800c7a4:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800c808 <__ieee754_acos+0x4b0>
 800c7a8:	e5ea      	b.n	800c380 <__ieee754_acos+0x28>
 800c7aa:	bf00      	nop
 800c7ac:	f3af 8000 	nop.w
 800c7b0:	0dfdf709 	.word	0x0dfdf709
 800c7b4:	3f023de1 	.word	0x3f023de1
 800c7b8:	7501b288 	.word	0x7501b288
 800c7bc:	3f49efe0 	.word	0x3f49efe0
 800c7c0:	b5688f3b 	.word	0xb5688f3b
 800c7c4:	3fa48228 	.word	0x3fa48228
 800c7c8:	0e884455 	.word	0x0e884455
 800c7cc:	3fc9c155 	.word	0x3fc9c155
 800c7d0:	03eb6f7d 	.word	0x03eb6f7d
 800c7d4:	3fd4d612 	.word	0x3fd4d612
 800c7d8:	55555555 	.word	0x55555555
 800c7dc:	3fc55555 	.word	0x3fc55555
 800c7e0:	b12e9282 	.word	0xb12e9282
 800c7e4:	3fb3b8c5 	.word	0x3fb3b8c5
 800c7e8:	1b8d0159 	.word	0x1b8d0159
 800c7ec:	3fe6066c 	.word	0x3fe6066c
 800c7f0:	9c598ac8 	.word	0x9c598ac8
 800c7f4:	40002ae5 	.word	0x40002ae5
 800c7f8:	1c8a2d4b 	.word	0x1c8a2d4b
 800c7fc:	40033a27 	.word	0x40033a27
	...
 800c808:	54442d18 	.word	0x54442d18
 800c80c:	3ff921fb 	.word	0x3ff921fb
 800c810:	3ff00000 	.word	0x3ff00000
 800c814:	3fe00000 	.word	0x3fe00000

0800c818 <__ieee754_pow>:
 800c818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c81c:	ed2d 8b06 	vpush	{d8-d10}
 800c820:	b089      	sub	sp, #36	; 0x24
 800c822:	ed8d 1b00 	vstr	d1, [sp]
 800c826:	e9dd 2900 	ldrd	r2, r9, [sp]
 800c82a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800c82e:	ea58 0102 	orrs.w	r1, r8, r2
 800c832:	ec57 6b10 	vmov	r6, r7, d0
 800c836:	d115      	bne.n	800c864 <__ieee754_pow+0x4c>
 800c838:	19b3      	adds	r3, r6, r6
 800c83a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800c83e:	4152      	adcs	r2, r2
 800c840:	4299      	cmp	r1, r3
 800c842:	4b89      	ldr	r3, [pc, #548]	; (800ca68 <__ieee754_pow+0x250>)
 800c844:	4193      	sbcs	r3, r2
 800c846:	f080 84d2 	bcs.w	800d1ee <__ieee754_pow+0x9d6>
 800c84a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c84e:	4630      	mov	r0, r6
 800c850:	4639      	mov	r1, r7
 800c852:	f7f3 fcc7 	bl	80001e4 <__adddf3>
 800c856:	ec41 0b10 	vmov	d0, r0, r1
 800c85a:	b009      	add	sp, #36	; 0x24
 800c85c:	ecbd 8b06 	vpop	{d8-d10}
 800c860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c864:	4b81      	ldr	r3, [pc, #516]	; (800ca6c <__ieee754_pow+0x254>)
 800c866:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800c86a:	429c      	cmp	r4, r3
 800c86c:	ee10 aa10 	vmov	sl, s0
 800c870:	463d      	mov	r5, r7
 800c872:	dc06      	bgt.n	800c882 <__ieee754_pow+0x6a>
 800c874:	d101      	bne.n	800c87a <__ieee754_pow+0x62>
 800c876:	2e00      	cmp	r6, #0
 800c878:	d1e7      	bne.n	800c84a <__ieee754_pow+0x32>
 800c87a:	4598      	cmp	r8, r3
 800c87c:	dc01      	bgt.n	800c882 <__ieee754_pow+0x6a>
 800c87e:	d10f      	bne.n	800c8a0 <__ieee754_pow+0x88>
 800c880:	b172      	cbz	r2, 800c8a0 <__ieee754_pow+0x88>
 800c882:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800c886:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800c88a:	ea55 050a 	orrs.w	r5, r5, sl
 800c88e:	d1dc      	bne.n	800c84a <__ieee754_pow+0x32>
 800c890:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c894:	18db      	adds	r3, r3, r3
 800c896:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800c89a:	4152      	adcs	r2, r2
 800c89c:	429d      	cmp	r5, r3
 800c89e:	e7d0      	b.n	800c842 <__ieee754_pow+0x2a>
 800c8a0:	2d00      	cmp	r5, #0
 800c8a2:	da3b      	bge.n	800c91c <__ieee754_pow+0x104>
 800c8a4:	4b72      	ldr	r3, [pc, #456]	; (800ca70 <__ieee754_pow+0x258>)
 800c8a6:	4598      	cmp	r8, r3
 800c8a8:	dc51      	bgt.n	800c94e <__ieee754_pow+0x136>
 800c8aa:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800c8ae:	4598      	cmp	r8, r3
 800c8b0:	f340 84ac 	ble.w	800d20c <__ieee754_pow+0x9f4>
 800c8b4:	ea4f 5328 	mov.w	r3, r8, asr #20
 800c8b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800c8bc:	2b14      	cmp	r3, #20
 800c8be:	dd0f      	ble.n	800c8e0 <__ieee754_pow+0xc8>
 800c8c0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800c8c4:	fa22 f103 	lsr.w	r1, r2, r3
 800c8c8:	fa01 f303 	lsl.w	r3, r1, r3
 800c8cc:	4293      	cmp	r3, r2
 800c8ce:	f040 849d 	bne.w	800d20c <__ieee754_pow+0x9f4>
 800c8d2:	f001 0101 	and.w	r1, r1, #1
 800c8d6:	f1c1 0302 	rsb	r3, r1, #2
 800c8da:	9304      	str	r3, [sp, #16]
 800c8dc:	b182      	cbz	r2, 800c900 <__ieee754_pow+0xe8>
 800c8de:	e05f      	b.n	800c9a0 <__ieee754_pow+0x188>
 800c8e0:	2a00      	cmp	r2, #0
 800c8e2:	d15b      	bne.n	800c99c <__ieee754_pow+0x184>
 800c8e4:	f1c3 0314 	rsb	r3, r3, #20
 800c8e8:	fa48 f103 	asr.w	r1, r8, r3
 800c8ec:	fa01 f303 	lsl.w	r3, r1, r3
 800c8f0:	4543      	cmp	r3, r8
 800c8f2:	f040 8488 	bne.w	800d206 <__ieee754_pow+0x9ee>
 800c8f6:	f001 0101 	and.w	r1, r1, #1
 800c8fa:	f1c1 0302 	rsb	r3, r1, #2
 800c8fe:	9304      	str	r3, [sp, #16]
 800c900:	4b5c      	ldr	r3, [pc, #368]	; (800ca74 <__ieee754_pow+0x25c>)
 800c902:	4598      	cmp	r8, r3
 800c904:	d132      	bne.n	800c96c <__ieee754_pow+0x154>
 800c906:	f1b9 0f00 	cmp.w	r9, #0
 800c90a:	f280 8478 	bge.w	800d1fe <__ieee754_pow+0x9e6>
 800c90e:	4959      	ldr	r1, [pc, #356]	; (800ca74 <__ieee754_pow+0x25c>)
 800c910:	4632      	mov	r2, r6
 800c912:	463b      	mov	r3, r7
 800c914:	2000      	movs	r0, #0
 800c916:	f7f3 ff45 	bl	80007a4 <__aeabi_ddiv>
 800c91a:	e79c      	b.n	800c856 <__ieee754_pow+0x3e>
 800c91c:	2300      	movs	r3, #0
 800c91e:	9304      	str	r3, [sp, #16]
 800c920:	2a00      	cmp	r2, #0
 800c922:	d13d      	bne.n	800c9a0 <__ieee754_pow+0x188>
 800c924:	4b51      	ldr	r3, [pc, #324]	; (800ca6c <__ieee754_pow+0x254>)
 800c926:	4598      	cmp	r8, r3
 800c928:	d1ea      	bne.n	800c900 <__ieee754_pow+0xe8>
 800c92a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800c92e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800c932:	ea53 030a 	orrs.w	r3, r3, sl
 800c936:	f000 845a 	beq.w	800d1ee <__ieee754_pow+0x9d6>
 800c93a:	4b4f      	ldr	r3, [pc, #316]	; (800ca78 <__ieee754_pow+0x260>)
 800c93c:	429c      	cmp	r4, r3
 800c93e:	dd08      	ble.n	800c952 <__ieee754_pow+0x13a>
 800c940:	f1b9 0f00 	cmp.w	r9, #0
 800c944:	f2c0 8457 	blt.w	800d1f6 <__ieee754_pow+0x9de>
 800c948:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c94c:	e783      	b.n	800c856 <__ieee754_pow+0x3e>
 800c94e:	2302      	movs	r3, #2
 800c950:	e7e5      	b.n	800c91e <__ieee754_pow+0x106>
 800c952:	f1b9 0f00 	cmp.w	r9, #0
 800c956:	f04f 0000 	mov.w	r0, #0
 800c95a:	f04f 0100 	mov.w	r1, #0
 800c95e:	f6bf af7a 	bge.w	800c856 <__ieee754_pow+0x3e>
 800c962:	e9dd 0300 	ldrd	r0, r3, [sp]
 800c966:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800c96a:	e774      	b.n	800c856 <__ieee754_pow+0x3e>
 800c96c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800c970:	d106      	bne.n	800c980 <__ieee754_pow+0x168>
 800c972:	4632      	mov	r2, r6
 800c974:	463b      	mov	r3, r7
 800c976:	4630      	mov	r0, r6
 800c978:	4639      	mov	r1, r7
 800c97a:	f7f3 fde9 	bl	8000550 <__aeabi_dmul>
 800c97e:	e76a      	b.n	800c856 <__ieee754_pow+0x3e>
 800c980:	4b3e      	ldr	r3, [pc, #248]	; (800ca7c <__ieee754_pow+0x264>)
 800c982:	4599      	cmp	r9, r3
 800c984:	d10c      	bne.n	800c9a0 <__ieee754_pow+0x188>
 800c986:	2d00      	cmp	r5, #0
 800c988:	db0a      	blt.n	800c9a0 <__ieee754_pow+0x188>
 800c98a:	ec47 6b10 	vmov	d0, r6, r7
 800c98e:	b009      	add	sp, #36	; 0x24
 800c990:	ecbd 8b06 	vpop	{d8-d10}
 800c994:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c998:	f000 bc6c 	b.w	800d274 <__ieee754_sqrt>
 800c99c:	2300      	movs	r3, #0
 800c99e:	9304      	str	r3, [sp, #16]
 800c9a0:	ec47 6b10 	vmov	d0, r6, r7
 800c9a4:	f001 f9a2 	bl	800dcec <fabs>
 800c9a8:	ec51 0b10 	vmov	r0, r1, d0
 800c9ac:	f1ba 0f00 	cmp.w	sl, #0
 800c9b0:	d129      	bne.n	800ca06 <__ieee754_pow+0x1ee>
 800c9b2:	b124      	cbz	r4, 800c9be <__ieee754_pow+0x1a6>
 800c9b4:	4b2f      	ldr	r3, [pc, #188]	; (800ca74 <__ieee754_pow+0x25c>)
 800c9b6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800c9ba:	429a      	cmp	r2, r3
 800c9bc:	d123      	bne.n	800ca06 <__ieee754_pow+0x1ee>
 800c9be:	f1b9 0f00 	cmp.w	r9, #0
 800c9c2:	da05      	bge.n	800c9d0 <__ieee754_pow+0x1b8>
 800c9c4:	4602      	mov	r2, r0
 800c9c6:	460b      	mov	r3, r1
 800c9c8:	2000      	movs	r0, #0
 800c9ca:	492a      	ldr	r1, [pc, #168]	; (800ca74 <__ieee754_pow+0x25c>)
 800c9cc:	f7f3 feea 	bl	80007a4 <__aeabi_ddiv>
 800c9d0:	2d00      	cmp	r5, #0
 800c9d2:	f6bf af40 	bge.w	800c856 <__ieee754_pow+0x3e>
 800c9d6:	9b04      	ldr	r3, [sp, #16]
 800c9d8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800c9dc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800c9e0:	4323      	orrs	r3, r4
 800c9e2:	d108      	bne.n	800c9f6 <__ieee754_pow+0x1de>
 800c9e4:	4602      	mov	r2, r0
 800c9e6:	460b      	mov	r3, r1
 800c9e8:	4610      	mov	r0, r2
 800c9ea:	4619      	mov	r1, r3
 800c9ec:	f7f3 fbf8 	bl	80001e0 <__aeabi_dsub>
 800c9f0:	4602      	mov	r2, r0
 800c9f2:	460b      	mov	r3, r1
 800c9f4:	e78f      	b.n	800c916 <__ieee754_pow+0xfe>
 800c9f6:	9b04      	ldr	r3, [sp, #16]
 800c9f8:	2b01      	cmp	r3, #1
 800c9fa:	f47f af2c 	bne.w	800c856 <__ieee754_pow+0x3e>
 800c9fe:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ca02:	4619      	mov	r1, r3
 800ca04:	e727      	b.n	800c856 <__ieee754_pow+0x3e>
 800ca06:	0feb      	lsrs	r3, r5, #31
 800ca08:	3b01      	subs	r3, #1
 800ca0a:	9306      	str	r3, [sp, #24]
 800ca0c:	9a06      	ldr	r2, [sp, #24]
 800ca0e:	9b04      	ldr	r3, [sp, #16]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	d102      	bne.n	800ca1a <__ieee754_pow+0x202>
 800ca14:	4632      	mov	r2, r6
 800ca16:	463b      	mov	r3, r7
 800ca18:	e7e6      	b.n	800c9e8 <__ieee754_pow+0x1d0>
 800ca1a:	4b19      	ldr	r3, [pc, #100]	; (800ca80 <__ieee754_pow+0x268>)
 800ca1c:	4598      	cmp	r8, r3
 800ca1e:	f340 80fb 	ble.w	800cc18 <__ieee754_pow+0x400>
 800ca22:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800ca26:	4598      	cmp	r8, r3
 800ca28:	4b13      	ldr	r3, [pc, #76]	; (800ca78 <__ieee754_pow+0x260>)
 800ca2a:	dd0c      	ble.n	800ca46 <__ieee754_pow+0x22e>
 800ca2c:	429c      	cmp	r4, r3
 800ca2e:	dc0f      	bgt.n	800ca50 <__ieee754_pow+0x238>
 800ca30:	f1b9 0f00 	cmp.w	r9, #0
 800ca34:	da0f      	bge.n	800ca56 <__ieee754_pow+0x23e>
 800ca36:	2000      	movs	r0, #0
 800ca38:	b009      	add	sp, #36	; 0x24
 800ca3a:	ecbd 8b06 	vpop	{d8-d10}
 800ca3e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca42:	f001 b94a 	b.w	800dcda <__math_oflow>
 800ca46:	429c      	cmp	r4, r3
 800ca48:	dbf2      	blt.n	800ca30 <__ieee754_pow+0x218>
 800ca4a:	4b0a      	ldr	r3, [pc, #40]	; (800ca74 <__ieee754_pow+0x25c>)
 800ca4c:	429c      	cmp	r4, r3
 800ca4e:	dd19      	ble.n	800ca84 <__ieee754_pow+0x26c>
 800ca50:	f1b9 0f00 	cmp.w	r9, #0
 800ca54:	dcef      	bgt.n	800ca36 <__ieee754_pow+0x21e>
 800ca56:	2000      	movs	r0, #0
 800ca58:	b009      	add	sp, #36	; 0x24
 800ca5a:	ecbd 8b06 	vpop	{d8-d10}
 800ca5e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca62:	f001 b931 	b.w	800dcc8 <__math_uflow>
 800ca66:	bf00      	nop
 800ca68:	fff00000 	.word	0xfff00000
 800ca6c:	7ff00000 	.word	0x7ff00000
 800ca70:	433fffff 	.word	0x433fffff
 800ca74:	3ff00000 	.word	0x3ff00000
 800ca78:	3fefffff 	.word	0x3fefffff
 800ca7c:	3fe00000 	.word	0x3fe00000
 800ca80:	41e00000 	.word	0x41e00000
 800ca84:	4b60      	ldr	r3, [pc, #384]	; (800cc08 <__ieee754_pow+0x3f0>)
 800ca86:	2200      	movs	r2, #0
 800ca88:	f7f3 fbaa 	bl	80001e0 <__aeabi_dsub>
 800ca8c:	a354      	add	r3, pc, #336	; (adr r3, 800cbe0 <__ieee754_pow+0x3c8>)
 800ca8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca92:	4604      	mov	r4, r0
 800ca94:	460d      	mov	r5, r1
 800ca96:	f7f3 fd5b 	bl	8000550 <__aeabi_dmul>
 800ca9a:	a353      	add	r3, pc, #332	; (adr r3, 800cbe8 <__ieee754_pow+0x3d0>)
 800ca9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caa0:	4606      	mov	r6, r0
 800caa2:	460f      	mov	r7, r1
 800caa4:	4620      	mov	r0, r4
 800caa6:	4629      	mov	r1, r5
 800caa8:	f7f3 fd52 	bl	8000550 <__aeabi_dmul>
 800caac:	4b57      	ldr	r3, [pc, #348]	; (800cc0c <__ieee754_pow+0x3f4>)
 800caae:	4682      	mov	sl, r0
 800cab0:	468b      	mov	fp, r1
 800cab2:	2200      	movs	r2, #0
 800cab4:	4620      	mov	r0, r4
 800cab6:	4629      	mov	r1, r5
 800cab8:	f7f3 fd4a 	bl	8000550 <__aeabi_dmul>
 800cabc:	4602      	mov	r2, r0
 800cabe:	460b      	mov	r3, r1
 800cac0:	a14b      	add	r1, pc, #300	; (adr r1, 800cbf0 <__ieee754_pow+0x3d8>)
 800cac2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cac6:	f7f3 fb8b 	bl	80001e0 <__aeabi_dsub>
 800caca:	4622      	mov	r2, r4
 800cacc:	462b      	mov	r3, r5
 800cace:	f7f3 fd3f 	bl	8000550 <__aeabi_dmul>
 800cad2:	4602      	mov	r2, r0
 800cad4:	460b      	mov	r3, r1
 800cad6:	2000      	movs	r0, #0
 800cad8:	494d      	ldr	r1, [pc, #308]	; (800cc10 <__ieee754_pow+0x3f8>)
 800cada:	f7f3 fb81 	bl	80001e0 <__aeabi_dsub>
 800cade:	4622      	mov	r2, r4
 800cae0:	4680      	mov	r8, r0
 800cae2:	4689      	mov	r9, r1
 800cae4:	462b      	mov	r3, r5
 800cae6:	4620      	mov	r0, r4
 800cae8:	4629      	mov	r1, r5
 800caea:	f7f3 fd31 	bl	8000550 <__aeabi_dmul>
 800caee:	4602      	mov	r2, r0
 800caf0:	460b      	mov	r3, r1
 800caf2:	4640      	mov	r0, r8
 800caf4:	4649      	mov	r1, r9
 800caf6:	f7f3 fd2b 	bl	8000550 <__aeabi_dmul>
 800cafa:	a33f      	add	r3, pc, #252	; (adr r3, 800cbf8 <__ieee754_pow+0x3e0>)
 800cafc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb00:	f7f3 fd26 	bl	8000550 <__aeabi_dmul>
 800cb04:	4602      	mov	r2, r0
 800cb06:	460b      	mov	r3, r1
 800cb08:	4650      	mov	r0, sl
 800cb0a:	4659      	mov	r1, fp
 800cb0c:	f7f3 fb68 	bl	80001e0 <__aeabi_dsub>
 800cb10:	4602      	mov	r2, r0
 800cb12:	460b      	mov	r3, r1
 800cb14:	4680      	mov	r8, r0
 800cb16:	4689      	mov	r9, r1
 800cb18:	4630      	mov	r0, r6
 800cb1a:	4639      	mov	r1, r7
 800cb1c:	f7f3 fb62 	bl	80001e4 <__adddf3>
 800cb20:	2000      	movs	r0, #0
 800cb22:	4632      	mov	r2, r6
 800cb24:	463b      	mov	r3, r7
 800cb26:	4604      	mov	r4, r0
 800cb28:	460d      	mov	r5, r1
 800cb2a:	f7f3 fb59 	bl	80001e0 <__aeabi_dsub>
 800cb2e:	4602      	mov	r2, r0
 800cb30:	460b      	mov	r3, r1
 800cb32:	4640      	mov	r0, r8
 800cb34:	4649      	mov	r1, r9
 800cb36:	f7f3 fb53 	bl	80001e0 <__aeabi_dsub>
 800cb3a:	9b04      	ldr	r3, [sp, #16]
 800cb3c:	9a06      	ldr	r2, [sp, #24]
 800cb3e:	3b01      	subs	r3, #1
 800cb40:	4313      	orrs	r3, r2
 800cb42:	4682      	mov	sl, r0
 800cb44:	468b      	mov	fp, r1
 800cb46:	f040 81e7 	bne.w	800cf18 <__ieee754_pow+0x700>
 800cb4a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800cc00 <__ieee754_pow+0x3e8>
 800cb4e:	eeb0 8a47 	vmov.f32	s16, s14
 800cb52:	eef0 8a67 	vmov.f32	s17, s15
 800cb56:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cb5a:	2600      	movs	r6, #0
 800cb5c:	4632      	mov	r2, r6
 800cb5e:	463b      	mov	r3, r7
 800cb60:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cb64:	f7f3 fb3c 	bl	80001e0 <__aeabi_dsub>
 800cb68:	4622      	mov	r2, r4
 800cb6a:	462b      	mov	r3, r5
 800cb6c:	f7f3 fcf0 	bl	8000550 <__aeabi_dmul>
 800cb70:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb74:	4680      	mov	r8, r0
 800cb76:	4689      	mov	r9, r1
 800cb78:	4650      	mov	r0, sl
 800cb7a:	4659      	mov	r1, fp
 800cb7c:	f7f3 fce8 	bl	8000550 <__aeabi_dmul>
 800cb80:	4602      	mov	r2, r0
 800cb82:	460b      	mov	r3, r1
 800cb84:	4640      	mov	r0, r8
 800cb86:	4649      	mov	r1, r9
 800cb88:	f7f3 fb2c 	bl	80001e4 <__adddf3>
 800cb8c:	4632      	mov	r2, r6
 800cb8e:	463b      	mov	r3, r7
 800cb90:	4680      	mov	r8, r0
 800cb92:	4689      	mov	r9, r1
 800cb94:	4620      	mov	r0, r4
 800cb96:	4629      	mov	r1, r5
 800cb98:	f7f3 fcda 	bl	8000550 <__aeabi_dmul>
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	4604      	mov	r4, r0
 800cba0:	460d      	mov	r5, r1
 800cba2:	4602      	mov	r2, r0
 800cba4:	4649      	mov	r1, r9
 800cba6:	4640      	mov	r0, r8
 800cba8:	f7f3 fb1c 	bl	80001e4 <__adddf3>
 800cbac:	4b19      	ldr	r3, [pc, #100]	; (800cc14 <__ieee754_pow+0x3fc>)
 800cbae:	4299      	cmp	r1, r3
 800cbb0:	ec45 4b19 	vmov	d9, r4, r5
 800cbb4:	4606      	mov	r6, r0
 800cbb6:	460f      	mov	r7, r1
 800cbb8:	468b      	mov	fp, r1
 800cbba:	f340 82f1 	ble.w	800d1a0 <__ieee754_pow+0x988>
 800cbbe:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800cbc2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800cbc6:	4303      	orrs	r3, r0
 800cbc8:	f000 81e4 	beq.w	800cf94 <__ieee754_pow+0x77c>
 800cbcc:	ec51 0b18 	vmov	r0, r1, d8
 800cbd0:	2200      	movs	r2, #0
 800cbd2:	2300      	movs	r3, #0
 800cbd4:	f7f3 ff2e 	bl	8000a34 <__aeabi_dcmplt>
 800cbd8:	3800      	subs	r0, #0
 800cbda:	bf18      	it	ne
 800cbdc:	2001      	movne	r0, #1
 800cbde:	e72b      	b.n	800ca38 <__ieee754_pow+0x220>
 800cbe0:	60000000 	.word	0x60000000
 800cbe4:	3ff71547 	.word	0x3ff71547
 800cbe8:	f85ddf44 	.word	0xf85ddf44
 800cbec:	3e54ae0b 	.word	0x3e54ae0b
 800cbf0:	55555555 	.word	0x55555555
 800cbf4:	3fd55555 	.word	0x3fd55555
 800cbf8:	652b82fe 	.word	0x652b82fe
 800cbfc:	3ff71547 	.word	0x3ff71547
 800cc00:	00000000 	.word	0x00000000
 800cc04:	bff00000 	.word	0xbff00000
 800cc08:	3ff00000 	.word	0x3ff00000
 800cc0c:	3fd00000 	.word	0x3fd00000
 800cc10:	3fe00000 	.word	0x3fe00000
 800cc14:	408fffff 	.word	0x408fffff
 800cc18:	4bd5      	ldr	r3, [pc, #852]	; (800cf70 <__ieee754_pow+0x758>)
 800cc1a:	402b      	ands	r3, r5
 800cc1c:	2200      	movs	r2, #0
 800cc1e:	b92b      	cbnz	r3, 800cc2c <__ieee754_pow+0x414>
 800cc20:	4bd4      	ldr	r3, [pc, #848]	; (800cf74 <__ieee754_pow+0x75c>)
 800cc22:	f7f3 fc95 	bl	8000550 <__aeabi_dmul>
 800cc26:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800cc2a:	460c      	mov	r4, r1
 800cc2c:	1523      	asrs	r3, r4, #20
 800cc2e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800cc32:	4413      	add	r3, r2
 800cc34:	9305      	str	r3, [sp, #20]
 800cc36:	4bd0      	ldr	r3, [pc, #832]	; (800cf78 <__ieee754_pow+0x760>)
 800cc38:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800cc3c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800cc40:	429c      	cmp	r4, r3
 800cc42:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800cc46:	dd08      	ble.n	800cc5a <__ieee754_pow+0x442>
 800cc48:	4bcc      	ldr	r3, [pc, #816]	; (800cf7c <__ieee754_pow+0x764>)
 800cc4a:	429c      	cmp	r4, r3
 800cc4c:	f340 8162 	ble.w	800cf14 <__ieee754_pow+0x6fc>
 800cc50:	9b05      	ldr	r3, [sp, #20]
 800cc52:	3301      	adds	r3, #1
 800cc54:	9305      	str	r3, [sp, #20]
 800cc56:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800cc5a:	2400      	movs	r4, #0
 800cc5c:	00e3      	lsls	r3, r4, #3
 800cc5e:	9307      	str	r3, [sp, #28]
 800cc60:	4bc7      	ldr	r3, [pc, #796]	; (800cf80 <__ieee754_pow+0x768>)
 800cc62:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc66:	ed93 7b00 	vldr	d7, [r3]
 800cc6a:	4629      	mov	r1, r5
 800cc6c:	ec53 2b17 	vmov	r2, r3, d7
 800cc70:	eeb0 9a47 	vmov.f32	s18, s14
 800cc74:	eef0 9a67 	vmov.f32	s19, s15
 800cc78:	4682      	mov	sl, r0
 800cc7a:	f7f3 fab1 	bl	80001e0 <__aeabi_dsub>
 800cc7e:	4652      	mov	r2, sl
 800cc80:	4606      	mov	r6, r0
 800cc82:	460f      	mov	r7, r1
 800cc84:	462b      	mov	r3, r5
 800cc86:	ec51 0b19 	vmov	r0, r1, d9
 800cc8a:	f7f3 faab 	bl	80001e4 <__adddf3>
 800cc8e:	4602      	mov	r2, r0
 800cc90:	460b      	mov	r3, r1
 800cc92:	2000      	movs	r0, #0
 800cc94:	49bb      	ldr	r1, [pc, #748]	; (800cf84 <__ieee754_pow+0x76c>)
 800cc96:	f7f3 fd85 	bl	80007a4 <__aeabi_ddiv>
 800cc9a:	ec41 0b1a 	vmov	d10, r0, r1
 800cc9e:	4602      	mov	r2, r0
 800cca0:	460b      	mov	r3, r1
 800cca2:	4630      	mov	r0, r6
 800cca4:	4639      	mov	r1, r7
 800cca6:	f7f3 fc53 	bl	8000550 <__aeabi_dmul>
 800ccaa:	2300      	movs	r3, #0
 800ccac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccb0:	9302      	str	r3, [sp, #8]
 800ccb2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ccb6:	46ab      	mov	fp, r5
 800ccb8:	106d      	asrs	r5, r5, #1
 800ccba:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800ccbe:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800ccc2:	ec41 0b18 	vmov	d8, r0, r1
 800ccc6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800ccca:	2200      	movs	r2, #0
 800cccc:	4640      	mov	r0, r8
 800ccce:	4649      	mov	r1, r9
 800ccd0:	4614      	mov	r4, r2
 800ccd2:	461d      	mov	r5, r3
 800ccd4:	f7f3 fc3c 	bl	8000550 <__aeabi_dmul>
 800ccd8:	4602      	mov	r2, r0
 800ccda:	460b      	mov	r3, r1
 800ccdc:	4630      	mov	r0, r6
 800ccde:	4639      	mov	r1, r7
 800cce0:	f7f3 fa7e 	bl	80001e0 <__aeabi_dsub>
 800cce4:	ec53 2b19 	vmov	r2, r3, d9
 800cce8:	4606      	mov	r6, r0
 800ccea:	460f      	mov	r7, r1
 800ccec:	4620      	mov	r0, r4
 800ccee:	4629      	mov	r1, r5
 800ccf0:	f7f3 fa76 	bl	80001e0 <__aeabi_dsub>
 800ccf4:	4602      	mov	r2, r0
 800ccf6:	460b      	mov	r3, r1
 800ccf8:	4650      	mov	r0, sl
 800ccfa:	4659      	mov	r1, fp
 800ccfc:	f7f3 fa70 	bl	80001e0 <__aeabi_dsub>
 800cd00:	4642      	mov	r2, r8
 800cd02:	464b      	mov	r3, r9
 800cd04:	f7f3 fc24 	bl	8000550 <__aeabi_dmul>
 800cd08:	4602      	mov	r2, r0
 800cd0a:	460b      	mov	r3, r1
 800cd0c:	4630      	mov	r0, r6
 800cd0e:	4639      	mov	r1, r7
 800cd10:	f7f3 fa66 	bl	80001e0 <__aeabi_dsub>
 800cd14:	ec53 2b1a 	vmov	r2, r3, d10
 800cd18:	f7f3 fc1a 	bl	8000550 <__aeabi_dmul>
 800cd1c:	ec53 2b18 	vmov	r2, r3, d8
 800cd20:	ec41 0b19 	vmov	d9, r0, r1
 800cd24:	ec51 0b18 	vmov	r0, r1, d8
 800cd28:	f7f3 fc12 	bl	8000550 <__aeabi_dmul>
 800cd2c:	a37c      	add	r3, pc, #496	; (adr r3, 800cf20 <__ieee754_pow+0x708>)
 800cd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd32:	4604      	mov	r4, r0
 800cd34:	460d      	mov	r5, r1
 800cd36:	f7f3 fc0b 	bl	8000550 <__aeabi_dmul>
 800cd3a:	a37b      	add	r3, pc, #492	; (adr r3, 800cf28 <__ieee754_pow+0x710>)
 800cd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd40:	f7f3 fa50 	bl	80001e4 <__adddf3>
 800cd44:	4622      	mov	r2, r4
 800cd46:	462b      	mov	r3, r5
 800cd48:	f7f3 fc02 	bl	8000550 <__aeabi_dmul>
 800cd4c:	a378      	add	r3, pc, #480	; (adr r3, 800cf30 <__ieee754_pow+0x718>)
 800cd4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd52:	f7f3 fa47 	bl	80001e4 <__adddf3>
 800cd56:	4622      	mov	r2, r4
 800cd58:	462b      	mov	r3, r5
 800cd5a:	f7f3 fbf9 	bl	8000550 <__aeabi_dmul>
 800cd5e:	a376      	add	r3, pc, #472	; (adr r3, 800cf38 <__ieee754_pow+0x720>)
 800cd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd64:	f7f3 fa3e 	bl	80001e4 <__adddf3>
 800cd68:	4622      	mov	r2, r4
 800cd6a:	462b      	mov	r3, r5
 800cd6c:	f7f3 fbf0 	bl	8000550 <__aeabi_dmul>
 800cd70:	a373      	add	r3, pc, #460	; (adr r3, 800cf40 <__ieee754_pow+0x728>)
 800cd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd76:	f7f3 fa35 	bl	80001e4 <__adddf3>
 800cd7a:	4622      	mov	r2, r4
 800cd7c:	462b      	mov	r3, r5
 800cd7e:	f7f3 fbe7 	bl	8000550 <__aeabi_dmul>
 800cd82:	a371      	add	r3, pc, #452	; (adr r3, 800cf48 <__ieee754_pow+0x730>)
 800cd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd88:	f7f3 fa2c 	bl	80001e4 <__adddf3>
 800cd8c:	4622      	mov	r2, r4
 800cd8e:	4606      	mov	r6, r0
 800cd90:	460f      	mov	r7, r1
 800cd92:	462b      	mov	r3, r5
 800cd94:	4620      	mov	r0, r4
 800cd96:	4629      	mov	r1, r5
 800cd98:	f7f3 fbda 	bl	8000550 <__aeabi_dmul>
 800cd9c:	4602      	mov	r2, r0
 800cd9e:	460b      	mov	r3, r1
 800cda0:	4630      	mov	r0, r6
 800cda2:	4639      	mov	r1, r7
 800cda4:	f7f3 fbd4 	bl	8000550 <__aeabi_dmul>
 800cda8:	4642      	mov	r2, r8
 800cdaa:	4604      	mov	r4, r0
 800cdac:	460d      	mov	r5, r1
 800cdae:	464b      	mov	r3, r9
 800cdb0:	ec51 0b18 	vmov	r0, r1, d8
 800cdb4:	f7f3 fa16 	bl	80001e4 <__adddf3>
 800cdb8:	ec53 2b19 	vmov	r2, r3, d9
 800cdbc:	f7f3 fbc8 	bl	8000550 <__aeabi_dmul>
 800cdc0:	4622      	mov	r2, r4
 800cdc2:	462b      	mov	r3, r5
 800cdc4:	f7f3 fa0e 	bl	80001e4 <__adddf3>
 800cdc8:	4642      	mov	r2, r8
 800cdca:	4682      	mov	sl, r0
 800cdcc:	468b      	mov	fp, r1
 800cdce:	464b      	mov	r3, r9
 800cdd0:	4640      	mov	r0, r8
 800cdd2:	4649      	mov	r1, r9
 800cdd4:	f7f3 fbbc 	bl	8000550 <__aeabi_dmul>
 800cdd8:	4b6b      	ldr	r3, [pc, #428]	; (800cf88 <__ieee754_pow+0x770>)
 800cdda:	2200      	movs	r2, #0
 800cddc:	4606      	mov	r6, r0
 800cdde:	460f      	mov	r7, r1
 800cde0:	f7f3 fa00 	bl	80001e4 <__adddf3>
 800cde4:	4652      	mov	r2, sl
 800cde6:	465b      	mov	r3, fp
 800cde8:	f7f3 f9fc 	bl	80001e4 <__adddf3>
 800cdec:	2000      	movs	r0, #0
 800cdee:	4604      	mov	r4, r0
 800cdf0:	460d      	mov	r5, r1
 800cdf2:	4602      	mov	r2, r0
 800cdf4:	460b      	mov	r3, r1
 800cdf6:	4640      	mov	r0, r8
 800cdf8:	4649      	mov	r1, r9
 800cdfa:	f7f3 fba9 	bl	8000550 <__aeabi_dmul>
 800cdfe:	4b62      	ldr	r3, [pc, #392]	; (800cf88 <__ieee754_pow+0x770>)
 800ce00:	4680      	mov	r8, r0
 800ce02:	4689      	mov	r9, r1
 800ce04:	2200      	movs	r2, #0
 800ce06:	4620      	mov	r0, r4
 800ce08:	4629      	mov	r1, r5
 800ce0a:	f7f3 f9e9 	bl	80001e0 <__aeabi_dsub>
 800ce0e:	4632      	mov	r2, r6
 800ce10:	463b      	mov	r3, r7
 800ce12:	f7f3 f9e5 	bl	80001e0 <__aeabi_dsub>
 800ce16:	4602      	mov	r2, r0
 800ce18:	460b      	mov	r3, r1
 800ce1a:	4650      	mov	r0, sl
 800ce1c:	4659      	mov	r1, fp
 800ce1e:	f7f3 f9df 	bl	80001e0 <__aeabi_dsub>
 800ce22:	ec53 2b18 	vmov	r2, r3, d8
 800ce26:	f7f3 fb93 	bl	8000550 <__aeabi_dmul>
 800ce2a:	4622      	mov	r2, r4
 800ce2c:	4606      	mov	r6, r0
 800ce2e:	460f      	mov	r7, r1
 800ce30:	462b      	mov	r3, r5
 800ce32:	ec51 0b19 	vmov	r0, r1, d9
 800ce36:	f7f3 fb8b 	bl	8000550 <__aeabi_dmul>
 800ce3a:	4602      	mov	r2, r0
 800ce3c:	460b      	mov	r3, r1
 800ce3e:	4630      	mov	r0, r6
 800ce40:	4639      	mov	r1, r7
 800ce42:	f7f3 f9cf 	bl	80001e4 <__adddf3>
 800ce46:	4606      	mov	r6, r0
 800ce48:	460f      	mov	r7, r1
 800ce4a:	4602      	mov	r2, r0
 800ce4c:	460b      	mov	r3, r1
 800ce4e:	4640      	mov	r0, r8
 800ce50:	4649      	mov	r1, r9
 800ce52:	f7f3 f9c7 	bl	80001e4 <__adddf3>
 800ce56:	a33e      	add	r3, pc, #248	; (adr r3, 800cf50 <__ieee754_pow+0x738>)
 800ce58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5c:	2000      	movs	r0, #0
 800ce5e:	4604      	mov	r4, r0
 800ce60:	460d      	mov	r5, r1
 800ce62:	f7f3 fb75 	bl	8000550 <__aeabi_dmul>
 800ce66:	4642      	mov	r2, r8
 800ce68:	ec41 0b18 	vmov	d8, r0, r1
 800ce6c:	464b      	mov	r3, r9
 800ce6e:	4620      	mov	r0, r4
 800ce70:	4629      	mov	r1, r5
 800ce72:	f7f3 f9b5 	bl	80001e0 <__aeabi_dsub>
 800ce76:	4602      	mov	r2, r0
 800ce78:	460b      	mov	r3, r1
 800ce7a:	4630      	mov	r0, r6
 800ce7c:	4639      	mov	r1, r7
 800ce7e:	f7f3 f9af 	bl	80001e0 <__aeabi_dsub>
 800ce82:	a335      	add	r3, pc, #212	; (adr r3, 800cf58 <__ieee754_pow+0x740>)
 800ce84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce88:	f7f3 fb62 	bl	8000550 <__aeabi_dmul>
 800ce8c:	a334      	add	r3, pc, #208	; (adr r3, 800cf60 <__ieee754_pow+0x748>)
 800ce8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce92:	4606      	mov	r6, r0
 800ce94:	460f      	mov	r7, r1
 800ce96:	4620      	mov	r0, r4
 800ce98:	4629      	mov	r1, r5
 800ce9a:	f7f3 fb59 	bl	8000550 <__aeabi_dmul>
 800ce9e:	4602      	mov	r2, r0
 800cea0:	460b      	mov	r3, r1
 800cea2:	4630      	mov	r0, r6
 800cea4:	4639      	mov	r1, r7
 800cea6:	f7f3 f99d 	bl	80001e4 <__adddf3>
 800ceaa:	9a07      	ldr	r2, [sp, #28]
 800ceac:	4b37      	ldr	r3, [pc, #220]	; (800cf8c <__ieee754_pow+0x774>)
 800ceae:	4413      	add	r3, r2
 800ceb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceb4:	f7f3 f996 	bl	80001e4 <__adddf3>
 800ceb8:	4682      	mov	sl, r0
 800ceba:	9805      	ldr	r0, [sp, #20]
 800cebc:	468b      	mov	fp, r1
 800cebe:	f7f3 fadd 	bl	800047c <__aeabi_i2d>
 800cec2:	9a07      	ldr	r2, [sp, #28]
 800cec4:	4b32      	ldr	r3, [pc, #200]	; (800cf90 <__ieee754_pow+0x778>)
 800cec6:	4413      	add	r3, r2
 800cec8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cecc:	4606      	mov	r6, r0
 800cece:	460f      	mov	r7, r1
 800ced0:	4652      	mov	r2, sl
 800ced2:	465b      	mov	r3, fp
 800ced4:	ec51 0b18 	vmov	r0, r1, d8
 800ced8:	f7f3 f984 	bl	80001e4 <__adddf3>
 800cedc:	4642      	mov	r2, r8
 800cede:	464b      	mov	r3, r9
 800cee0:	f7f3 f980 	bl	80001e4 <__adddf3>
 800cee4:	4632      	mov	r2, r6
 800cee6:	463b      	mov	r3, r7
 800cee8:	f7f3 f97c 	bl	80001e4 <__adddf3>
 800ceec:	2000      	movs	r0, #0
 800ceee:	4632      	mov	r2, r6
 800cef0:	463b      	mov	r3, r7
 800cef2:	4604      	mov	r4, r0
 800cef4:	460d      	mov	r5, r1
 800cef6:	f7f3 f973 	bl	80001e0 <__aeabi_dsub>
 800cefa:	4642      	mov	r2, r8
 800cefc:	464b      	mov	r3, r9
 800cefe:	f7f3 f96f 	bl	80001e0 <__aeabi_dsub>
 800cf02:	ec53 2b18 	vmov	r2, r3, d8
 800cf06:	f7f3 f96b 	bl	80001e0 <__aeabi_dsub>
 800cf0a:	4602      	mov	r2, r0
 800cf0c:	460b      	mov	r3, r1
 800cf0e:	4650      	mov	r0, sl
 800cf10:	4659      	mov	r1, fp
 800cf12:	e610      	b.n	800cb36 <__ieee754_pow+0x31e>
 800cf14:	2401      	movs	r4, #1
 800cf16:	e6a1      	b.n	800cc5c <__ieee754_pow+0x444>
 800cf18:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800cf68 <__ieee754_pow+0x750>
 800cf1c:	e617      	b.n	800cb4e <__ieee754_pow+0x336>
 800cf1e:	bf00      	nop
 800cf20:	4a454eef 	.word	0x4a454eef
 800cf24:	3fca7e28 	.word	0x3fca7e28
 800cf28:	93c9db65 	.word	0x93c9db65
 800cf2c:	3fcd864a 	.word	0x3fcd864a
 800cf30:	a91d4101 	.word	0xa91d4101
 800cf34:	3fd17460 	.word	0x3fd17460
 800cf38:	518f264d 	.word	0x518f264d
 800cf3c:	3fd55555 	.word	0x3fd55555
 800cf40:	db6fabff 	.word	0xdb6fabff
 800cf44:	3fdb6db6 	.word	0x3fdb6db6
 800cf48:	33333303 	.word	0x33333303
 800cf4c:	3fe33333 	.word	0x3fe33333
 800cf50:	e0000000 	.word	0xe0000000
 800cf54:	3feec709 	.word	0x3feec709
 800cf58:	dc3a03fd 	.word	0xdc3a03fd
 800cf5c:	3feec709 	.word	0x3feec709
 800cf60:	145b01f5 	.word	0x145b01f5
 800cf64:	be3e2fe0 	.word	0xbe3e2fe0
 800cf68:	00000000 	.word	0x00000000
 800cf6c:	3ff00000 	.word	0x3ff00000
 800cf70:	7ff00000 	.word	0x7ff00000
 800cf74:	43400000 	.word	0x43400000
 800cf78:	0003988e 	.word	0x0003988e
 800cf7c:	000bb679 	.word	0x000bb679
 800cf80:	0800e008 	.word	0x0800e008
 800cf84:	3ff00000 	.word	0x3ff00000
 800cf88:	40080000 	.word	0x40080000
 800cf8c:	0800e028 	.word	0x0800e028
 800cf90:	0800e018 	.word	0x0800e018
 800cf94:	a3b5      	add	r3, pc, #724	; (adr r3, 800d26c <__ieee754_pow+0xa54>)
 800cf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf9a:	4640      	mov	r0, r8
 800cf9c:	4649      	mov	r1, r9
 800cf9e:	f7f3 f921 	bl	80001e4 <__adddf3>
 800cfa2:	4622      	mov	r2, r4
 800cfa4:	ec41 0b1a 	vmov	d10, r0, r1
 800cfa8:	462b      	mov	r3, r5
 800cfaa:	4630      	mov	r0, r6
 800cfac:	4639      	mov	r1, r7
 800cfae:	f7f3 f917 	bl	80001e0 <__aeabi_dsub>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	460b      	mov	r3, r1
 800cfb6:	ec51 0b1a 	vmov	r0, r1, d10
 800cfba:	f7f3 fd59 	bl	8000a70 <__aeabi_dcmpgt>
 800cfbe:	2800      	cmp	r0, #0
 800cfc0:	f47f ae04 	bne.w	800cbcc <__ieee754_pow+0x3b4>
 800cfc4:	4aa4      	ldr	r2, [pc, #656]	; (800d258 <__ieee754_pow+0xa40>)
 800cfc6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800cfca:	4293      	cmp	r3, r2
 800cfcc:	f340 8108 	ble.w	800d1e0 <__ieee754_pow+0x9c8>
 800cfd0:	151b      	asrs	r3, r3, #20
 800cfd2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800cfd6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800cfda:	fa4a f303 	asr.w	r3, sl, r3
 800cfde:	445b      	add	r3, fp
 800cfe0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800cfe4:	4e9d      	ldr	r6, [pc, #628]	; (800d25c <__ieee754_pow+0xa44>)
 800cfe6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800cfea:	4116      	asrs	r6, r2
 800cfec:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800cff0:	2000      	movs	r0, #0
 800cff2:	ea23 0106 	bic.w	r1, r3, r6
 800cff6:	f1c2 0214 	rsb	r2, r2, #20
 800cffa:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800cffe:	fa4a fa02 	asr.w	sl, sl, r2
 800d002:	f1bb 0f00 	cmp.w	fp, #0
 800d006:	4602      	mov	r2, r0
 800d008:	460b      	mov	r3, r1
 800d00a:	4620      	mov	r0, r4
 800d00c:	4629      	mov	r1, r5
 800d00e:	bfb8      	it	lt
 800d010:	f1ca 0a00 	rsblt	sl, sl, #0
 800d014:	f7f3 f8e4 	bl	80001e0 <__aeabi_dsub>
 800d018:	ec41 0b19 	vmov	d9, r0, r1
 800d01c:	4642      	mov	r2, r8
 800d01e:	464b      	mov	r3, r9
 800d020:	ec51 0b19 	vmov	r0, r1, d9
 800d024:	f7f3 f8de 	bl	80001e4 <__adddf3>
 800d028:	a37b      	add	r3, pc, #492	; (adr r3, 800d218 <__ieee754_pow+0xa00>)
 800d02a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d02e:	2000      	movs	r0, #0
 800d030:	4604      	mov	r4, r0
 800d032:	460d      	mov	r5, r1
 800d034:	f7f3 fa8c 	bl	8000550 <__aeabi_dmul>
 800d038:	ec53 2b19 	vmov	r2, r3, d9
 800d03c:	4606      	mov	r6, r0
 800d03e:	460f      	mov	r7, r1
 800d040:	4620      	mov	r0, r4
 800d042:	4629      	mov	r1, r5
 800d044:	f7f3 f8cc 	bl	80001e0 <__aeabi_dsub>
 800d048:	4602      	mov	r2, r0
 800d04a:	460b      	mov	r3, r1
 800d04c:	4640      	mov	r0, r8
 800d04e:	4649      	mov	r1, r9
 800d050:	f7f3 f8c6 	bl	80001e0 <__aeabi_dsub>
 800d054:	a372      	add	r3, pc, #456	; (adr r3, 800d220 <__ieee754_pow+0xa08>)
 800d056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d05a:	f7f3 fa79 	bl	8000550 <__aeabi_dmul>
 800d05e:	a372      	add	r3, pc, #456	; (adr r3, 800d228 <__ieee754_pow+0xa10>)
 800d060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d064:	4680      	mov	r8, r0
 800d066:	4689      	mov	r9, r1
 800d068:	4620      	mov	r0, r4
 800d06a:	4629      	mov	r1, r5
 800d06c:	f7f3 fa70 	bl	8000550 <__aeabi_dmul>
 800d070:	4602      	mov	r2, r0
 800d072:	460b      	mov	r3, r1
 800d074:	4640      	mov	r0, r8
 800d076:	4649      	mov	r1, r9
 800d078:	f7f3 f8b4 	bl	80001e4 <__adddf3>
 800d07c:	4604      	mov	r4, r0
 800d07e:	460d      	mov	r5, r1
 800d080:	4602      	mov	r2, r0
 800d082:	460b      	mov	r3, r1
 800d084:	4630      	mov	r0, r6
 800d086:	4639      	mov	r1, r7
 800d088:	f7f3 f8ac 	bl	80001e4 <__adddf3>
 800d08c:	4632      	mov	r2, r6
 800d08e:	463b      	mov	r3, r7
 800d090:	4680      	mov	r8, r0
 800d092:	4689      	mov	r9, r1
 800d094:	f7f3 f8a4 	bl	80001e0 <__aeabi_dsub>
 800d098:	4602      	mov	r2, r0
 800d09a:	460b      	mov	r3, r1
 800d09c:	4620      	mov	r0, r4
 800d09e:	4629      	mov	r1, r5
 800d0a0:	f7f3 f89e 	bl	80001e0 <__aeabi_dsub>
 800d0a4:	4642      	mov	r2, r8
 800d0a6:	4606      	mov	r6, r0
 800d0a8:	460f      	mov	r7, r1
 800d0aa:	464b      	mov	r3, r9
 800d0ac:	4640      	mov	r0, r8
 800d0ae:	4649      	mov	r1, r9
 800d0b0:	f7f3 fa4e 	bl	8000550 <__aeabi_dmul>
 800d0b4:	a35e      	add	r3, pc, #376	; (adr r3, 800d230 <__ieee754_pow+0xa18>)
 800d0b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ba:	4604      	mov	r4, r0
 800d0bc:	460d      	mov	r5, r1
 800d0be:	f7f3 fa47 	bl	8000550 <__aeabi_dmul>
 800d0c2:	a35d      	add	r3, pc, #372	; (adr r3, 800d238 <__ieee754_pow+0xa20>)
 800d0c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0c8:	f7f3 f88a 	bl	80001e0 <__aeabi_dsub>
 800d0cc:	4622      	mov	r2, r4
 800d0ce:	462b      	mov	r3, r5
 800d0d0:	f7f3 fa3e 	bl	8000550 <__aeabi_dmul>
 800d0d4:	a35a      	add	r3, pc, #360	; (adr r3, 800d240 <__ieee754_pow+0xa28>)
 800d0d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0da:	f7f3 f883 	bl	80001e4 <__adddf3>
 800d0de:	4622      	mov	r2, r4
 800d0e0:	462b      	mov	r3, r5
 800d0e2:	f7f3 fa35 	bl	8000550 <__aeabi_dmul>
 800d0e6:	a358      	add	r3, pc, #352	; (adr r3, 800d248 <__ieee754_pow+0xa30>)
 800d0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0ec:	f7f3 f878 	bl	80001e0 <__aeabi_dsub>
 800d0f0:	4622      	mov	r2, r4
 800d0f2:	462b      	mov	r3, r5
 800d0f4:	f7f3 fa2c 	bl	8000550 <__aeabi_dmul>
 800d0f8:	a355      	add	r3, pc, #340	; (adr r3, 800d250 <__ieee754_pow+0xa38>)
 800d0fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0fe:	f7f3 f871 	bl	80001e4 <__adddf3>
 800d102:	4622      	mov	r2, r4
 800d104:	462b      	mov	r3, r5
 800d106:	f7f3 fa23 	bl	8000550 <__aeabi_dmul>
 800d10a:	4602      	mov	r2, r0
 800d10c:	460b      	mov	r3, r1
 800d10e:	4640      	mov	r0, r8
 800d110:	4649      	mov	r1, r9
 800d112:	f7f3 f865 	bl	80001e0 <__aeabi_dsub>
 800d116:	4604      	mov	r4, r0
 800d118:	460d      	mov	r5, r1
 800d11a:	4602      	mov	r2, r0
 800d11c:	460b      	mov	r3, r1
 800d11e:	4640      	mov	r0, r8
 800d120:	4649      	mov	r1, r9
 800d122:	f7f3 fa15 	bl	8000550 <__aeabi_dmul>
 800d126:	2200      	movs	r2, #0
 800d128:	ec41 0b19 	vmov	d9, r0, r1
 800d12c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d130:	4620      	mov	r0, r4
 800d132:	4629      	mov	r1, r5
 800d134:	f7f3 f854 	bl	80001e0 <__aeabi_dsub>
 800d138:	4602      	mov	r2, r0
 800d13a:	460b      	mov	r3, r1
 800d13c:	ec51 0b19 	vmov	r0, r1, d9
 800d140:	f7f3 fb30 	bl	80007a4 <__aeabi_ddiv>
 800d144:	4632      	mov	r2, r6
 800d146:	4604      	mov	r4, r0
 800d148:	460d      	mov	r5, r1
 800d14a:	463b      	mov	r3, r7
 800d14c:	4640      	mov	r0, r8
 800d14e:	4649      	mov	r1, r9
 800d150:	f7f3 f9fe 	bl	8000550 <__aeabi_dmul>
 800d154:	4632      	mov	r2, r6
 800d156:	463b      	mov	r3, r7
 800d158:	f7f3 f844 	bl	80001e4 <__adddf3>
 800d15c:	4602      	mov	r2, r0
 800d15e:	460b      	mov	r3, r1
 800d160:	4620      	mov	r0, r4
 800d162:	4629      	mov	r1, r5
 800d164:	f7f3 f83c 	bl	80001e0 <__aeabi_dsub>
 800d168:	4642      	mov	r2, r8
 800d16a:	464b      	mov	r3, r9
 800d16c:	f7f3 f838 	bl	80001e0 <__aeabi_dsub>
 800d170:	460b      	mov	r3, r1
 800d172:	4602      	mov	r2, r0
 800d174:	493a      	ldr	r1, [pc, #232]	; (800d260 <__ieee754_pow+0xa48>)
 800d176:	2000      	movs	r0, #0
 800d178:	f7f3 f832 	bl	80001e0 <__aeabi_dsub>
 800d17c:	ec41 0b10 	vmov	d0, r0, r1
 800d180:	ee10 3a90 	vmov	r3, s1
 800d184:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800d188:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d18c:	da2b      	bge.n	800d1e6 <__ieee754_pow+0x9ce>
 800d18e:	4650      	mov	r0, sl
 800d190:	f000 fdca 	bl	800dd28 <scalbn>
 800d194:	ec51 0b10 	vmov	r0, r1, d0
 800d198:	ec53 2b18 	vmov	r2, r3, d8
 800d19c:	f7ff bbed 	b.w	800c97a <__ieee754_pow+0x162>
 800d1a0:	4b30      	ldr	r3, [pc, #192]	; (800d264 <__ieee754_pow+0xa4c>)
 800d1a2:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800d1a6:	429e      	cmp	r6, r3
 800d1a8:	f77f af0c 	ble.w	800cfc4 <__ieee754_pow+0x7ac>
 800d1ac:	4b2e      	ldr	r3, [pc, #184]	; (800d268 <__ieee754_pow+0xa50>)
 800d1ae:	440b      	add	r3, r1
 800d1b0:	4303      	orrs	r3, r0
 800d1b2:	d009      	beq.n	800d1c8 <__ieee754_pow+0x9b0>
 800d1b4:	ec51 0b18 	vmov	r0, r1, d8
 800d1b8:	2200      	movs	r2, #0
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	f7f3 fc3a 	bl	8000a34 <__aeabi_dcmplt>
 800d1c0:	3800      	subs	r0, #0
 800d1c2:	bf18      	it	ne
 800d1c4:	2001      	movne	r0, #1
 800d1c6:	e447      	b.n	800ca58 <__ieee754_pow+0x240>
 800d1c8:	4622      	mov	r2, r4
 800d1ca:	462b      	mov	r3, r5
 800d1cc:	f7f3 f808 	bl	80001e0 <__aeabi_dsub>
 800d1d0:	4642      	mov	r2, r8
 800d1d2:	464b      	mov	r3, r9
 800d1d4:	f7f3 fc42 	bl	8000a5c <__aeabi_dcmpge>
 800d1d8:	2800      	cmp	r0, #0
 800d1da:	f43f aef3 	beq.w	800cfc4 <__ieee754_pow+0x7ac>
 800d1de:	e7e9      	b.n	800d1b4 <__ieee754_pow+0x99c>
 800d1e0:	f04f 0a00 	mov.w	sl, #0
 800d1e4:	e71a      	b.n	800d01c <__ieee754_pow+0x804>
 800d1e6:	ec51 0b10 	vmov	r0, r1, d0
 800d1ea:	4619      	mov	r1, r3
 800d1ec:	e7d4      	b.n	800d198 <__ieee754_pow+0x980>
 800d1ee:	491c      	ldr	r1, [pc, #112]	; (800d260 <__ieee754_pow+0xa48>)
 800d1f0:	2000      	movs	r0, #0
 800d1f2:	f7ff bb30 	b.w	800c856 <__ieee754_pow+0x3e>
 800d1f6:	2000      	movs	r0, #0
 800d1f8:	2100      	movs	r1, #0
 800d1fa:	f7ff bb2c 	b.w	800c856 <__ieee754_pow+0x3e>
 800d1fe:	4630      	mov	r0, r6
 800d200:	4639      	mov	r1, r7
 800d202:	f7ff bb28 	b.w	800c856 <__ieee754_pow+0x3e>
 800d206:	9204      	str	r2, [sp, #16]
 800d208:	f7ff bb7a 	b.w	800c900 <__ieee754_pow+0xe8>
 800d20c:	2300      	movs	r3, #0
 800d20e:	f7ff bb64 	b.w	800c8da <__ieee754_pow+0xc2>
 800d212:	bf00      	nop
 800d214:	f3af 8000 	nop.w
 800d218:	00000000 	.word	0x00000000
 800d21c:	3fe62e43 	.word	0x3fe62e43
 800d220:	fefa39ef 	.word	0xfefa39ef
 800d224:	3fe62e42 	.word	0x3fe62e42
 800d228:	0ca86c39 	.word	0x0ca86c39
 800d22c:	be205c61 	.word	0xbe205c61
 800d230:	72bea4d0 	.word	0x72bea4d0
 800d234:	3e663769 	.word	0x3e663769
 800d238:	c5d26bf1 	.word	0xc5d26bf1
 800d23c:	3ebbbd41 	.word	0x3ebbbd41
 800d240:	af25de2c 	.word	0xaf25de2c
 800d244:	3f11566a 	.word	0x3f11566a
 800d248:	16bebd93 	.word	0x16bebd93
 800d24c:	3f66c16c 	.word	0x3f66c16c
 800d250:	5555553e 	.word	0x5555553e
 800d254:	3fc55555 	.word	0x3fc55555
 800d258:	3fe00000 	.word	0x3fe00000
 800d25c:	000fffff 	.word	0x000fffff
 800d260:	3ff00000 	.word	0x3ff00000
 800d264:	4090cbff 	.word	0x4090cbff
 800d268:	3f6f3400 	.word	0x3f6f3400
 800d26c:	652b82fe 	.word	0x652b82fe
 800d270:	3c971547 	.word	0x3c971547

0800d274 <__ieee754_sqrt>:
 800d274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d278:	ec55 4b10 	vmov	r4, r5, d0
 800d27c:	4e55      	ldr	r6, [pc, #340]	; (800d3d4 <__ieee754_sqrt+0x160>)
 800d27e:	43ae      	bics	r6, r5
 800d280:	ee10 0a10 	vmov	r0, s0
 800d284:	ee10 3a10 	vmov	r3, s0
 800d288:	462a      	mov	r2, r5
 800d28a:	4629      	mov	r1, r5
 800d28c:	d110      	bne.n	800d2b0 <__ieee754_sqrt+0x3c>
 800d28e:	ee10 2a10 	vmov	r2, s0
 800d292:	462b      	mov	r3, r5
 800d294:	f7f3 f95c 	bl	8000550 <__aeabi_dmul>
 800d298:	4602      	mov	r2, r0
 800d29a:	460b      	mov	r3, r1
 800d29c:	4620      	mov	r0, r4
 800d29e:	4629      	mov	r1, r5
 800d2a0:	f7f2 ffa0 	bl	80001e4 <__adddf3>
 800d2a4:	4604      	mov	r4, r0
 800d2a6:	460d      	mov	r5, r1
 800d2a8:	ec45 4b10 	vmov	d0, r4, r5
 800d2ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2b0:	2d00      	cmp	r5, #0
 800d2b2:	dc10      	bgt.n	800d2d6 <__ieee754_sqrt+0x62>
 800d2b4:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d2b8:	4330      	orrs	r0, r6
 800d2ba:	d0f5      	beq.n	800d2a8 <__ieee754_sqrt+0x34>
 800d2bc:	b15d      	cbz	r5, 800d2d6 <__ieee754_sqrt+0x62>
 800d2be:	ee10 2a10 	vmov	r2, s0
 800d2c2:	462b      	mov	r3, r5
 800d2c4:	ee10 0a10 	vmov	r0, s0
 800d2c8:	f7f2 ff8a 	bl	80001e0 <__aeabi_dsub>
 800d2cc:	4602      	mov	r2, r0
 800d2ce:	460b      	mov	r3, r1
 800d2d0:	f7f3 fa68 	bl	80007a4 <__aeabi_ddiv>
 800d2d4:	e7e6      	b.n	800d2a4 <__ieee754_sqrt+0x30>
 800d2d6:	1512      	asrs	r2, r2, #20
 800d2d8:	d074      	beq.n	800d3c4 <__ieee754_sqrt+0x150>
 800d2da:	07d4      	lsls	r4, r2, #31
 800d2dc:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800d2e0:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800d2e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d2e8:	bf5e      	ittt	pl
 800d2ea:	0fda      	lsrpl	r2, r3, #31
 800d2ec:	005b      	lslpl	r3, r3, #1
 800d2ee:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800d2f2:	2400      	movs	r4, #0
 800d2f4:	0fda      	lsrs	r2, r3, #31
 800d2f6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800d2fa:	107f      	asrs	r7, r7, #1
 800d2fc:	005b      	lsls	r3, r3, #1
 800d2fe:	2516      	movs	r5, #22
 800d300:	4620      	mov	r0, r4
 800d302:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800d306:	1886      	adds	r6, r0, r2
 800d308:	428e      	cmp	r6, r1
 800d30a:	bfde      	ittt	le
 800d30c:	1b89      	suble	r1, r1, r6
 800d30e:	18b0      	addle	r0, r6, r2
 800d310:	18a4      	addle	r4, r4, r2
 800d312:	0049      	lsls	r1, r1, #1
 800d314:	3d01      	subs	r5, #1
 800d316:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800d31a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800d31e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d322:	d1f0      	bne.n	800d306 <__ieee754_sqrt+0x92>
 800d324:	462a      	mov	r2, r5
 800d326:	f04f 0e20 	mov.w	lr, #32
 800d32a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800d32e:	4281      	cmp	r1, r0
 800d330:	eb06 0c05 	add.w	ip, r6, r5
 800d334:	dc02      	bgt.n	800d33c <__ieee754_sqrt+0xc8>
 800d336:	d113      	bne.n	800d360 <__ieee754_sqrt+0xec>
 800d338:	459c      	cmp	ip, r3
 800d33a:	d811      	bhi.n	800d360 <__ieee754_sqrt+0xec>
 800d33c:	f1bc 0f00 	cmp.w	ip, #0
 800d340:	eb0c 0506 	add.w	r5, ip, r6
 800d344:	da43      	bge.n	800d3ce <__ieee754_sqrt+0x15a>
 800d346:	2d00      	cmp	r5, #0
 800d348:	db41      	blt.n	800d3ce <__ieee754_sqrt+0x15a>
 800d34a:	f100 0801 	add.w	r8, r0, #1
 800d34e:	1a09      	subs	r1, r1, r0
 800d350:	459c      	cmp	ip, r3
 800d352:	bf88      	it	hi
 800d354:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800d358:	eba3 030c 	sub.w	r3, r3, ip
 800d35c:	4432      	add	r2, r6
 800d35e:	4640      	mov	r0, r8
 800d360:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800d364:	f1be 0e01 	subs.w	lr, lr, #1
 800d368:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800d36c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d370:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800d374:	d1db      	bne.n	800d32e <__ieee754_sqrt+0xba>
 800d376:	430b      	orrs	r3, r1
 800d378:	d006      	beq.n	800d388 <__ieee754_sqrt+0x114>
 800d37a:	1c50      	adds	r0, r2, #1
 800d37c:	bf13      	iteet	ne
 800d37e:	3201      	addne	r2, #1
 800d380:	3401      	addeq	r4, #1
 800d382:	4672      	moveq	r2, lr
 800d384:	f022 0201 	bicne.w	r2, r2, #1
 800d388:	1063      	asrs	r3, r4, #1
 800d38a:	0852      	lsrs	r2, r2, #1
 800d38c:	07e1      	lsls	r1, r4, #31
 800d38e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d392:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d396:	bf48      	it	mi
 800d398:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800d39c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800d3a0:	4614      	mov	r4, r2
 800d3a2:	e781      	b.n	800d2a8 <__ieee754_sqrt+0x34>
 800d3a4:	0ad9      	lsrs	r1, r3, #11
 800d3a6:	3815      	subs	r0, #21
 800d3a8:	055b      	lsls	r3, r3, #21
 800d3aa:	2900      	cmp	r1, #0
 800d3ac:	d0fa      	beq.n	800d3a4 <__ieee754_sqrt+0x130>
 800d3ae:	02cd      	lsls	r5, r1, #11
 800d3b0:	d50a      	bpl.n	800d3c8 <__ieee754_sqrt+0x154>
 800d3b2:	f1c2 0420 	rsb	r4, r2, #32
 800d3b6:	fa23 f404 	lsr.w	r4, r3, r4
 800d3ba:	1e55      	subs	r5, r2, #1
 800d3bc:	4093      	lsls	r3, r2
 800d3be:	4321      	orrs	r1, r4
 800d3c0:	1b42      	subs	r2, r0, r5
 800d3c2:	e78a      	b.n	800d2da <__ieee754_sqrt+0x66>
 800d3c4:	4610      	mov	r0, r2
 800d3c6:	e7f0      	b.n	800d3aa <__ieee754_sqrt+0x136>
 800d3c8:	0049      	lsls	r1, r1, #1
 800d3ca:	3201      	adds	r2, #1
 800d3cc:	e7ef      	b.n	800d3ae <__ieee754_sqrt+0x13a>
 800d3ce:	4680      	mov	r8, r0
 800d3d0:	e7bd      	b.n	800d34e <__ieee754_sqrt+0xda>
 800d3d2:	bf00      	nop
 800d3d4:	7ff00000 	.word	0x7ff00000

0800d3d8 <__ieee754_rem_pio2f>:
 800d3d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d3da:	ee10 6a10 	vmov	r6, s0
 800d3de:	4b8e      	ldr	r3, [pc, #568]	; (800d618 <__ieee754_rem_pio2f+0x240>)
 800d3e0:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800d3e4:	429d      	cmp	r5, r3
 800d3e6:	b087      	sub	sp, #28
 800d3e8:	eef0 7a40 	vmov.f32	s15, s0
 800d3ec:	4604      	mov	r4, r0
 800d3ee:	dc05      	bgt.n	800d3fc <__ieee754_rem_pio2f+0x24>
 800d3f0:	2300      	movs	r3, #0
 800d3f2:	ed80 0a00 	vstr	s0, [r0]
 800d3f6:	6043      	str	r3, [r0, #4]
 800d3f8:	2000      	movs	r0, #0
 800d3fa:	e01a      	b.n	800d432 <__ieee754_rem_pio2f+0x5a>
 800d3fc:	4b87      	ldr	r3, [pc, #540]	; (800d61c <__ieee754_rem_pio2f+0x244>)
 800d3fe:	429d      	cmp	r5, r3
 800d400:	dc46      	bgt.n	800d490 <__ieee754_rem_pio2f+0xb8>
 800d402:	2e00      	cmp	r6, #0
 800d404:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800d620 <__ieee754_rem_pio2f+0x248>
 800d408:	4b86      	ldr	r3, [pc, #536]	; (800d624 <__ieee754_rem_pio2f+0x24c>)
 800d40a:	f025 050f 	bic.w	r5, r5, #15
 800d40e:	dd1f      	ble.n	800d450 <__ieee754_rem_pio2f+0x78>
 800d410:	429d      	cmp	r5, r3
 800d412:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d416:	d00e      	beq.n	800d436 <__ieee754_rem_pio2f+0x5e>
 800d418:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800d628 <__ieee754_rem_pio2f+0x250>
 800d41c:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800d420:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d424:	ed80 0a00 	vstr	s0, [r0]
 800d428:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d42c:	2001      	movs	r0, #1
 800d42e:	edc4 7a01 	vstr	s15, [r4, #4]
 800d432:	b007      	add	sp, #28
 800d434:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d436:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800d62c <__ieee754_rem_pio2f+0x254>
 800d43a:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800d630 <__ieee754_rem_pio2f+0x258>
 800d43e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d442:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800d446:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d44a:	edc0 6a00 	vstr	s13, [r0]
 800d44e:	e7eb      	b.n	800d428 <__ieee754_rem_pio2f+0x50>
 800d450:	429d      	cmp	r5, r3
 800d452:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d456:	d00e      	beq.n	800d476 <__ieee754_rem_pio2f+0x9e>
 800d458:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800d628 <__ieee754_rem_pio2f+0x250>
 800d45c:	ee37 0a87 	vadd.f32	s0, s15, s14
 800d460:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800d464:	ed80 0a00 	vstr	s0, [r0]
 800d468:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d46c:	f04f 30ff 	mov.w	r0, #4294967295
 800d470:	edc4 7a01 	vstr	s15, [r4, #4]
 800d474:	e7dd      	b.n	800d432 <__ieee754_rem_pio2f+0x5a>
 800d476:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800d62c <__ieee754_rem_pio2f+0x254>
 800d47a:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800d630 <__ieee754_rem_pio2f+0x258>
 800d47e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800d482:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d486:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d48a:	edc0 6a00 	vstr	s13, [r0]
 800d48e:	e7eb      	b.n	800d468 <__ieee754_rem_pio2f+0x90>
 800d490:	4b68      	ldr	r3, [pc, #416]	; (800d634 <__ieee754_rem_pio2f+0x25c>)
 800d492:	429d      	cmp	r5, r3
 800d494:	dc72      	bgt.n	800d57c <__ieee754_rem_pio2f+0x1a4>
 800d496:	f000 fccd 	bl	800de34 <fabsf>
 800d49a:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800d638 <__ieee754_rem_pio2f+0x260>
 800d49e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d4a2:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d4a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d4aa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d4ae:	ee17 0a90 	vmov	r0, s15
 800d4b2:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800d620 <__ieee754_rem_pio2f+0x248>
 800d4b6:	eea7 0a67 	vfms.f32	s0, s14, s15
 800d4ba:	281f      	cmp	r0, #31
 800d4bc:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800d628 <__ieee754_rem_pio2f+0x250>
 800d4c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d4c4:	eeb1 6a47 	vneg.f32	s12, s14
 800d4c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d4cc:	ee16 2a90 	vmov	r2, s13
 800d4d0:	dc1c      	bgt.n	800d50c <__ieee754_rem_pio2f+0x134>
 800d4d2:	495a      	ldr	r1, [pc, #360]	; (800d63c <__ieee754_rem_pio2f+0x264>)
 800d4d4:	1e47      	subs	r7, r0, #1
 800d4d6:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800d4da:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800d4de:	428b      	cmp	r3, r1
 800d4e0:	d014      	beq.n	800d50c <__ieee754_rem_pio2f+0x134>
 800d4e2:	6022      	str	r2, [r4, #0]
 800d4e4:	ed94 7a00 	vldr	s14, [r4]
 800d4e8:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d4ec:	2e00      	cmp	r6, #0
 800d4ee:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d4f2:	ed84 0a01 	vstr	s0, [r4, #4]
 800d4f6:	da9c      	bge.n	800d432 <__ieee754_rem_pio2f+0x5a>
 800d4f8:	eeb1 7a47 	vneg.f32	s14, s14
 800d4fc:	eeb1 0a40 	vneg.f32	s0, s0
 800d500:	ed84 7a00 	vstr	s14, [r4]
 800d504:	ed84 0a01 	vstr	s0, [r4, #4]
 800d508:	4240      	negs	r0, r0
 800d50a:	e792      	b.n	800d432 <__ieee754_rem_pio2f+0x5a>
 800d50c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d510:	15eb      	asrs	r3, r5, #23
 800d512:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800d516:	2d08      	cmp	r5, #8
 800d518:	dde3      	ble.n	800d4e2 <__ieee754_rem_pio2f+0x10a>
 800d51a:	eddf 7a44 	vldr	s15, [pc, #272]	; 800d62c <__ieee754_rem_pio2f+0x254>
 800d51e:	eddf 5a44 	vldr	s11, [pc, #272]	; 800d630 <__ieee754_rem_pio2f+0x258>
 800d522:	eef0 6a40 	vmov.f32	s13, s0
 800d526:	eee6 6a27 	vfma.f32	s13, s12, s15
 800d52a:	ee30 0a66 	vsub.f32	s0, s0, s13
 800d52e:	eea6 0a27 	vfma.f32	s0, s12, s15
 800d532:	eef0 7a40 	vmov.f32	s15, s0
 800d536:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800d53a:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800d53e:	ee15 2a90 	vmov	r2, s11
 800d542:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800d546:	1a5b      	subs	r3, r3, r1
 800d548:	2b19      	cmp	r3, #25
 800d54a:	dc04      	bgt.n	800d556 <__ieee754_rem_pio2f+0x17e>
 800d54c:	edc4 5a00 	vstr	s11, [r4]
 800d550:	eeb0 0a66 	vmov.f32	s0, s13
 800d554:	e7c6      	b.n	800d4e4 <__ieee754_rem_pio2f+0x10c>
 800d556:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800d640 <__ieee754_rem_pio2f+0x268>
 800d55a:	eeb0 0a66 	vmov.f32	s0, s13
 800d55e:	eea6 0a25 	vfma.f32	s0, s12, s11
 800d562:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d566:	eddf 6a37 	vldr	s13, [pc, #220]	; 800d644 <__ieee754_rem_pio2f+0x26c>
 800d56a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800d56e:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800d572:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d576:	ed84 7a00 	vstr	s14, [r4]
 800d57a:	e7b3      	b.n	800d4e4 <__ieee754_rem_pio2f+0x10c>
 800d57c:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800d580:	db06      	blt.n	800d590 <__ieee754_rem_pio2f+0x1b8>
 800d582:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d586:	edc0 7a01 	vstr	s15, [r0, #4]
 800d58a:	edc0 7a00 	vstr	s15, [r0]
 800d58e:	e733      	b.n	800d3f8 <__ieee754_rem_pio2f+0x20>
 800d590:	15ea      	asrs	r2, r5, #23
 800d592:	3a86      	subs	r2, #134	; 0x86
 800d594:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800d598:	ee07 3a90 	vmov	s15, r3
 800d59c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d5a0:	eddf 6a29 	vldr	s13, [pc, #164]	; 800d648 <__ieee754_rem_pio2f+0x270>
 800d5a4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d5a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5ac:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d5b0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d5b4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d5b8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d5bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d5c0:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d5c4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d5c8:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d5cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5d0:	edcd 7a05 	vstr	s15, [sp, #20]
 800d5d4:	d11e      	bne.n	800d614 <__ieee754_rem_pio2f+0x23c>
 800d5d6:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d5da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5de:	bf14      	ite	ne
 800d5e0:	2302      	movne	r3, #2
 800d5e2:	2301      	moveq	r3, #1
 800d5e4:	4919      	ldr	r1, [pc, #100]	; (800d64c <__ieee754_rem_pio2f+0x274>)
 800d5e6:	9101      	str	r1, [sp, #4]
 800d5e8:	2102      	movs	r1, #2
 800d5ea:	9100      	str	r1, [sp, #0]
 800d5ec:	a803      	add	r0, sp, #12
 800d5ee:	4621      	mov	r1, r4
 800d5f0:	f000 f88e 	bl	800d710 <__kernel_rem_pio2f>
 800d5f4:	2e00      	cmp	r6, #0
 800d5f6:	f6bf af1c 	bge.w	800d432 <__ieee754_rem_pio2f+0x5a>
 800d5fa:	edd4 7a00 	vldr	s15, [r4]
 800d5fe:	eef1 7a67 	vneg.f32	s15, s15
 800d602:	edc4 7a00 	vstr	s15, [r4]
 800d606:	edd4 7a01 	vldr	s15, [r4, #4]
 800d60a:	eef1 7a67 	vneg.f32	s15, s15
 800d60e:	edc4 7a01 	vstr	s15, [r4, #4]
 800d612:	e779      	b.n	800d508 <__ieee754_rem_pio2f+0x130>
 800d614:	2303      	movs	r3, #3
 800d616:	e7e5      	b.n	800d5e4 <__ieee754_rem_pio2f+0x20c>
 800d618:	3f490fd8 	.word	0x3f490fd8
 800d61c:	4016cbe3 	.word	0x4016cbe3
 800d620:	3fc90f80 	.word	0x3fc90f80
 800d624:	3fc90fd0 	.word	0x3fc90fd0
 800d628:	37354443 	.word	0x37354443
 800d62c:	37354400 	.word	0x37354400
 800d630:	2e85a308 	.word	0x2e85a308
 800d634:	43490f80 	.word	0x43490f80
 800d638:	3f22f984 	.word	0x3f22f984
 800d63c:	0800e038 	.word	0x0800e038
 800d640:	2e85a300 	.word	0x2e85a300
 800d644:	248d3132 	.word	0x248d3132
 800d648:	43800000 	.word	0x43800000
 800d64c:	0800e0b8 	.word	0x0800e0b8

0800d650 <__kernel_cosf>:
 800d650:	ee10 3a10 	vmov	r3, s0
 800d654:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d658:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d65c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800d660:	da05      	bge.n	800d66e <__kernel_cosf+0x1e>
 800d662:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d666:	ee17 2a90 	vmov	r2, s15
 800d66a:	2a00      	cmp	r2, #0
 800d66c:	d03d      	beq.n	800d6ea <__kernel_cosf+0x9a>
 800d66e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800d672:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d6f0 <__kernel_cosf+0xa0>
 800d676:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800d6f4 <__kernel_cosf+0xa4>
 800d67a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800d6f8 <__kernel_cosf+0xa8>
 800d67e:	4a1f      	ldr	r2, [pc, #124]	; (800d6fc <__kernel_cosf+0xac>)
 800d680:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800d684:	4293      	cmp	r3, r2
 800d686:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800d700 <__kernel_cosf+0xb0>
 800d68a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800d68e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800d704 <__kernel_cosf+0xb4>
 800d692:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800d696:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800d708 <__kernel_cosf+0xb8>
 800d69a:	eee7 7a25 	vfma.f32	s15, s14, s11
 800d69e:	eeb0 7a66 	vmov.f32	s14, s13
 800d6a2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800d6a6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800d6aa:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800d6ae:	ee67 6a25 	vmul.f32	s13, s14, s11
 800d6b2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800d6b6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800d6ba:	dc04      	bgt.n	800d6c6 <__kernel_cosf+0x76>
 800d6bc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800d6c0:	ee36 0a47 	vsub.f32	s0, s12, s14
 800d6c4:	4770      	bx	lr
 800d6c6:	4a11      	ldr	r2, [pc, #68]	; (800d70c <__kernel_cosf+0xbc>)
 800d6c8:	4293      	cmp	r3, r2
 800d6ca:	bfda      	itte	le
 800d6cc:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800d6d0:	ee06 3a90 	vmovle	s13, r3
 800d6d4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800d6d8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d6dc:	ee36 0a66 	vsub.f32	s0, s12, s13
 800d6e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d6e4:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d6e8:	4770      	bx	lr
 800d6ea:	eeb0 0a46 	vmov.f32	s0, s12
 800d6ee:	4770      	bx	lr
 800d6f0:	ad47d74e 	.word	0xad47d74e
 800d6f4:	310f74f6 	.word	0x310f74f6
 800d6f8:	3d2aaaab 	.word	0x3d2aaaab
 800d6fc:	3e999999 	.word	0x3e999999
 800d700:	b493f27c 	.word	0xb493f27c
 800d704:	37d00d01 	.word	0x37d00d01
 800d708:	bab60b61 	.word	0xbab60b61
 800d70c:	3f480000 	.word	0x3f480000

0800d710 <__kernel_rem_pio2f>:
 800d710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d714:	ed2d 8b04 	vpush	{d8-d9}
 800d718:	b0d9      	sub	sp, #356	; 0x164
 800d71a:	4688      	mov	r8, r1
 800d71c:	9002      	str	r0, [sp, #8]
 800d71e:	49bb      	ldr	r1, [pc, #748]	; (800da0c <__kernel_rem_pio2f+0x2fc>)
 800d720:	9866      	ldr	r0, [sp, #408]	; 0x198
 800d722:	9301      	str	r3, [sp, #4]
 800d724:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800d728:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800d72c:	1e59      	subs	r1, r3, #1
 800d72e:	1d13      	adds	r3, r2, #4
 800d730:	db27      	blt.n	800d782 <__kernel_rem_pio2f+0x72>
 800d732:	f1b2 0b03 	subs.w	fp, r2, #3
 800d736:	bf48      	it	mi
 800d738:	f102 0b04 	addmi.w	fp, r2, #4
 800d73c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800d740:	1c45      	adds	r5, r0, #1
 800d742:	00ec      	lsls	r4, r5, #3
 800d744:	1a47      	subs	r7, r0, r1
 800d746:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800da1c <__kernel_rem_pio2f+0x30c>
 800d74a:	9403      	str	r4, [sp, #12]
 800d74c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800d750:	eb0a 0c01 	add.w	ip, sl, r1
 800d754:	ae1c      	add	r6, sp, #112	; 0x70
 800d756:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800d75a:	2400      	movs	r4, #0
 800d75c:	4564      	cmp	r4, ip
 800d75e:	dd12      	ble.n	800d786 <__kernel_rem_pio2f+0x76>
 800d760:	9b01      	ldr	r3, [sp, #4]
 800d762:	ac1c      	add	r4, sp, #112	; 0x70
 800d764:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800d768:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800d76c:	f04f 0c00 	mov.w	ip, #0
 800d770:	45d4      	cmp	ip, sl
 800d772:	dc27      	bgt.n	800d7c4 <__kernel_rem_pio2f+0xb4>
 800d774:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800d778:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800da1c <__kernel_rem_pio2f+0x30c>
 800d77c:	4627      	mov	r7, r4
 800d77e:	2600      	movs	r6, #0
 800d780:	e016      	b.n	800d7b0 <__kernel_rem_pio2f+0xa0>
 800d782:	2000      	movs	r0, #0
 800d784:	e7dc      	b.n	800d740 <__kernel_rem_pio2f+0x30>
 800d786:	42e7      	cmn	r7, r4
 800d788:	bf5d      	ittte	pl
 800d78a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800d78e:	ee07 3a90 	vmovpl	s15, r3
 800d792:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d796:	eef0 7a47 	vmovmi.f32	s15, s14
 800d79a:	ece6 7a01 	vstmia	r6!, {s15}
 800d79e:	3401      	adds	r4, #1
 800d7a0:	e7dc      	b.n	800d75c <__kernel_rem_pio2f+0x4c>
 800d7a2:	ecf9 6a01 	vldmia	r9!, {s13}
 800d7a6:	ed97 7a00 	vldr	s14, [r7]
 800d7aa:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d7ae:	3601      	adds	r6, #1
 800d7b0:	428e      	cmp	r6, r1
 800d7b2:	f1a7 0704 	sub.w	r7, r7, #4
 800d7b6:	ddf4      	ble.n	800d7a2 <__kernel_rem_pio2f+0x92>
 800d7b8:	eceb 7a01 	vstmia	fp!, {s15}
 800d7bc:	f10c 0c01 	add.w	ip, ip, #1
 800d7c0:	3404      	adds	r4, #4
 800d7c2:	e7d5      	b.n	800d770 <__kernel_rem_pio2f+0x60>
 800d7c4:	ab08      	add	r3, sp, #32
 800d7c6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800d7ca:	eddf 8a93 	vldr	s17, [pc, #588]	; 800da18 <__kernel_rem_pio2f+0x308>
 800d7ce:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800da14 <__kernel_rem_pio2f+0x304>
 800d7d2:	9304      	str	r3, [sp, #16]
 800d7d4:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800d7d8:	4656      	mov	r6, sl
 800d7da:	00b3      	lsls	r3, r6, #2
 800d7dc:	9305      	str	r3, [sp, #20]
 800d7de:	ab58      	add	r3, sp, #352	; 0x160
 800d7e0:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d7e4:	ac08      	add	r4, sp, #32
 800d7e6:	ab44      	add	r3, sp, #272	; 0x110
 800d7e8:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800d7ec:	46a4      	mov	ip, r4
 800d7ee:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800d7f2:	4637      	mov	r7, r6
 800d7f4:	2f00      	cmp	r7, #0
 800d7f6:	f1a0 0004 	sub.w	r0, r0, #4
 800d7fa:	dc4f      	bgt.n	800d89c <__kernel_rem_pio2f+0x18c>
 800d7fc:	4628      	mov	r0, r5
 800d7fe:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800d802:	f000 fb61 	bl	800dec8 <scalbnf>
 800d806:	eeb0 8a40 	vmov.f32	s16, s0
 800d80a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d80e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d812:	f000 fb17 	bl	800de44 <floorf>
 800d816:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d81a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d81e:	2d00      	cmp	r5, #0
 800d820:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800d824:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d828:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800d82c:	ee17 9a90 	vmov	r9, s15
 800d830:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d834:	dd44      	ble.n	800d8c0 <__kernel_rem_pio2f+0x1b0>
 800d836:	f106 3cff 	add.w	ip, r6, #4294967295
 800d83a:	ab08      	add	r3, sp, #32
 800d83c:	f1c5 0e08 	rsb	lr, r5, #8
 800d840:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800d844:	fa47 f00e 	asr.w	r0, r7, lr
 800d848:	4481      	add	r9, r0
 800d84a:	fa00 f00e 	lsl.w	r0, r0, lr
 800d84e:	1a3f      	subs	r7, r7, r0
 800d850:	f1c5 0007 	rsb	r0, r5, #7
 800d854:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800d858:	4107      	asrs	r7, r0
 800d85a:	2f00      	cmp	r7, #0
 800d85c:	dd3f      	ble.n	800d8de <__kernel_rem_pio2f+0x1ce>
 800d85e:	f04f 0e00 	mov.w	lr, #0
 800d862:	f109 0901 	add.w	r9, r9, #1
 800d866:	4673      	mov	r3, lr
 800d868:	4576      	cmp	r6, lr
 800d86a:	dc6b      	bgt.n	800d944 <__kernel_rem_pio2f+0x234>
 800d86c:	2d00      	cmp	r5, #0
 800d86e:	dd04      	ble.n	800d87a <__kernel_rem_pio2f+0x16a>
 800d870:	2d01      	cmp	r5, #1
 800d872:	d078      	beq.n	800d966 <__kernel_rem_pio2f+0x256>
 800d874:	2d02      	cmp	r5, #2
 800d876:	f000 8081 	beq.w	800d97c <__kernel_rem_pio2f+0x26c>
 800d87a:	2f02      	cmp	r7, #2
 800d87c:	d12f      	bne.n	800d8de <__kernel_rem_pio2f+0x1ce>
 800d87e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d882:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d886:	b353      	cbz	r3, 800d8de <__kernel_rem_pio2f+0x1ce>
 800d888:	4628      	mov	r0, r5
 800d88a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800d88e:	f000 fb1b 	bl	800dec8 <scalbnf>
 800d892:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800d896:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d89a:	e020      	b.n	800d8de <__kernel_rem_pio2f+0x1ce>
 800d89c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d8a0:	3f01      	subs	r7, #1
 800d8a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d8a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d8aa:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d8ae:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d8b2:	ecac 0a01 	vstmia	ip!, {s0}
 800d8b6:	ed90 0a00 	vldr	s0, [r0]
 800d8ba:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d8be:	e799      	b.n	800d7f4 <__kernel_rem_pio2f+0xe4>
 800d8c0:	d105      	bne.n	800d8ce <__kernel_rem_pio2f+0x1be>
 800d8c2:	1e70      	subs	r0, r6, #1
 800d8c4:	ab08      	add	r3, sp, #32
 800d8c6:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800d8ca:	11ff      	asrs	r7, r7, #7
 800d8cc:	e7c5      	b.n	800d85a <__kernel_rem_pio2f+0x14a>
 800d8ce:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d8d2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d8d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8da:	da31      	bge.n	800d940 <__kernel_rem_pio2f+0x230>
 800d8dc:	2700      	movs	r7, #0
 800d8de:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d8e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8e6:	f040 809b 	bne.w	800da20 <__kernel_rem_pio2f+0x310>
 800d8ea:	1e74      	subs	r4, r6, #1
 800d8ec:	46a4      	mov	ip, r4
 800d8ee:	2000      	movs	r0, #0
 800d8f0:	45d4      	cmp	ip, sl
 800d8f2:	da4a      	bge.n	800d98a <__kernel_rem_pio2f+0x27a>
 800d8f4:	2800      	cmp	r0, #0
 800d8f6:	d07a      	beq.n	800d9ee <__kernel_rem_pio2f+0x2de>
 800d8f8:	ab08      	add	r3, sp, #32
 800d8fa:	3d08      	subs	r5, #8
 800d8fc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800d900:	2b00      	cmp	r3, #0
 800d902:	f000 8081 	beq.w	800da08 <__kernel_rem_pio2f+0x2f8>
 800d906:	4628      	mov	r0, r5
 800d908:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d90c:	00a5      	lsls	r5, r4, #2
 800d90e:	f000 fadb 	bl	800dec8 <scalbnf>
 800d912:	aa44      	add	r2, sp, #272	; 0x110
 800d914:	1d2b      	adds	r3, r5, #4
 800d916:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800da18 <__kernel_rem_pio2f+0x308>
 800d91a:	18d1      	adds	r1, r2, r3
 800d91c:	4622      	mov	r2, r4
 800d91e:	2a00      	cmp	r2, #0
 800d920:	f280 80ae 	bge.w	800da80 <__kernel_rem_pio2f+0x370>
 800d924:	4622      	mov	r2, r4
 800d926:	2a00      	cmp	r2, #0
 800d928:	f2c0 80cc 	blt.w	800dac4 <__kernel_rem_pio2f+0x3b4>
 800d92c:	a944      	add	r1, sp, #272	; 0x110
 800d92e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800d932:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800da10 <__kernel_rem_pio2f+0x300>
 800d936:	eddf 7a39 	vldr	s15, [pc, #228]	; 800da1c <__kernel_rem_pio2f+0x30c>
 800d93a:	2000      	movs	r0, #0
 800d93c:	1aa1      	subs	r1, r4, r2
 800d93e:	e0b6      	b.n	800daae <__kernel_rem_pio2f+0x39e>
 800d940:	2702      	movs	r7, #2
 800d942:	e78c      	b.n	800d85e <__kernel_rem_pio2f+0x14e>
 800d944:	6820      	ldr	r0, [r4, #0]
 800d946:	b94b      	cbnz	r3, 800d95c <__kernel_rem_pio2f+0x24c>
 800d948:	b118      	cbz	r0, 800d952 <__kernel_rem_pio2f+0x242>
 800d94a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800d94e:	6020      	str	r0, [r4, #0]
 800d950:	2001      	movs	r0, #1
 800d952:	f10e 0e01 	add.w	lr, lr, #1
 800d956:	3404      	adds	r4, #4
 800d958:	4603      	mov	r3, r0
 800d95a:	e785      	b.n	800d868 <__kernel_rem_pio2f+0x158>
 800d95c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800d960:	6020      	str	r0, [r4, #0]
 800d962:	4618      	mov	r0, r3
 800d964:	e7f5      	b.n	800d952 <__kernel_rem_pio2f+0x242>
 800d966:	1e74      	subs	r4, r6, #1
 800d968:	a808      	add	r0, sp, #32
 800d96a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800d96e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800d972:	f10d 0c20 	add.w	ip, sp, #32
 800d976:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800d97a:	e77e      	b.n	800d87a <__kernel_rem_pio2f+0x16a>
 800d97c:	1e74      	subs	r4, r6, #1
 800d97e:	a808      	add	r0, sp, #32
 800d980:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800d984:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800d988:	e7f3      	b.n	800d972 <__kernel_rem_pio2f+0x262>
 800d98a:	ab08      	add	r3, sp, #32
 800d98c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800d990:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d994:	4318      	orrs	r0, r3
 800d996:	e7ab      	b.n	800d8f0 <__kernel_rem_pio2f+0x1e0>
 800d998:	f10c 0c01 	add.w	ip, ip, #1
 800d99c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800d9a0:	2c00      	cmp	r4, #0
 800d9a2:	d0f9      	beq.n	800d998 <__kernel_rem_pio2f+0x288>
 800d9a4:	9b05      	ldr	r3, [sp, #20]
 800d9a6:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800d9aa:	eb0d 0003 	add.w	r0, sp, r3
 800d9ae:	9b01      	ldr	r3, [sp, #4]
 800d9b0:	18f4      	adds	r4, r6, r3
 800d9b2:	ab1c      	add	r3, sp, #112	; 0x70
 800d9b4:	1c77      	adds	r7, r6, #1
 800d9b6:	384c      	subs	r0, #76	; 0x4c
 800d9b8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d9bc:	4466      	add	r6, ip
 800d9be:	42be      	cmp	r6, r7
 800d9c0:	f6ff af0b 	blt.w	800d7da <__kernel_rem_pio2f+0xca>
 800d9c4:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800d9c8:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d9cc:	ee07 3a90 	vmov	s15, r3
 800d9d0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d9d4:	f04f 0c00 	mov.w	ip, #0
 800d9d8:	ece4 7a01 	vstmia	r4!, {s15}
 800d9dc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800da1c <__kernel_rem_pio2f+0x30c>
 800d9e0:	46a1      	mov	r9, r4
 800d9e2:	458c      	cmp	ip, r1
 800d9e4:	dd07      	ble.n	800d9f6 <__kernel_rem_pio2f+0x2e6>
 800d9e6:	ece0 7a01 	vstmia	r0!, {s15}
 800d9ea:	3701      	adds	r7, #1
 800d9ec:	e7e7      	b.n	800d9be <__kernel_rem_pio2f+0x2ae>
 800d9ee:	9804      	ldr	r0, [sp, #16]
 800d9f0:	f04f 0c01 	mov.w	ip, #1
 800d9f4:	e7d2      	b.n	800d99c <__kernel_rem_pio2f+0x28c>
 800d9f6:	ecfe 6a01 	vldmia	lr!, {s13}
 800d9fa:	ed39 7a01 	vldmdb	r9!, {s14}
 800d9fe:	f10c 0c01 	add.w	ip, ip, #1
 800da02:	eee6 7a87 	vfma.f32	s15, s13, s14
 800da06:	e7ec      	b.n	800d9e2 <__kernel_rem_pio2f+0x2d2>
 800da08:	3c01      	subs	r4, #1
 800da0a:	e775      	b.n	800d8f8 <__kernel_rem_pio2f+0x1e8>
 800da0c:	0800e3fc 	.word	0x0800e3fc
 800da10:	0800e3d0 	.word	0x0800e3d0
 800da14:	43800000 	.word	0x43800000
 800da18:	3b800000 	.word	0x3b800000
 800da1c:	00000000 	.word	0x00000000
 800da20:	9b03      	ldr	r3, [sp, #12]
 800da22:	eeb0 0a48 	vmov.f32	s0, s16
 800da26:	1a98      	subs	r0, r3, r2
 800da28:	f000 fa4e 	bl	800dec8 <scalbnf>
 800da2c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800da14 <__kernel_rem_pio2f+0x304>
 800da30:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800da34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800da38:	db19      	blt.n	800da6e <__kernel_rem_pio2f+0x35e>
 800da3a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800da18 <__kernel_rem_pio2f+0x308>
 800da3e:	ee60 7a27 	vmul.f32	s15, s0, s15
 800da42:	aa08      	add	r2, sp, #32
 800da44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800da48:	1c74      	adds	r4, r6, #1
 800da4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da4e:	3508      	adds	r5, #8
 800da50:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800da54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800da58:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800da5c:	ee10 3a10 	vmov	r3, s0
 800da60:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800da64:	ee17 3a90 	vmov	r3, s15
 800da68:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800da6c:	e74b      	b.n	800d906 <__kernel_rem_pio2f+0x1f6>
 800da6e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800da72:	aa08      	add	r2, sp, #32
 800da74:	ee10 3a10 	vmov	r3, s0
 800da78:	4634      	mov	r4, r6
 800da7a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800da7e:	e742      	b.n	800d906 <__kernel_rem_pio2f+0x1f6>
 800da80:	a808      	add	r0, sp, #32
 800da82:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800da86:	9001      	str	r0, [sp, #4]
 800da88:	ee07 0a90 	vmov	s15, r0
 800da8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800da90:	3a01      	subs	r2, #1
 800da92:	ee67 7a80 	vmul.f32	s15, s15, s0
 800da96:	ee20 0a07 	vmul.f32	s0, s0, s14
 800da9a:	ed61 7a01 	vstmdb	r1!, {s15}
 800da9e:	e73e      	b.n	800d91e <__kernel_rem_pio2f+0x20e>
 800daa0:	ecfc 6a01 	vldmia	ip!, {s13}
 800daa4:	ecb6 7a01 	vldmia	r6!, {s14}
 800daa8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800daac:	3001      	adds	r0, #1
 800daae:	4550      	cmp	r0, sl
 800dab0:	dc01      	bgt.n	800dab6 <__kernel_rem_pio2f+0x3a6>
 800dab2:	4288      	cmp	r0, r1
 800dab4:	ddf4      	ble.n	800daa0 <__kernel_rem_pio2f+0x390>
 800dab6:	a858      	add	r0, sp, #352	; 0x160
 800dab8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800dabc:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800dac0:	3a01      	subs	r2, #1
 800dac2:	e730      	b.n	800d926 <__kernel_rem_pio2f+0x216>
 800dac4:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800dac6:	2a02      	cmp	r2, #2
 800dac8:	dc09      	bgt.n	800dade <__kernel_rem_pio2f+0x3ce>
 800daca:	2a00      	cmp	r2, #0
 800dacc:	dc2a      	bgt.n	800db24 <__kernel_rem_pio2f+0x414>
 800dace:	d043      	beq.n	800db58 <__kernel_rem_pio2f+0x448>
 800dad0:	f009 0007 	and.w	r0, r9, #7
 800dad4:	b059      	add	sp, #356	; 0x164
 800dad6:	ecbd 8b04 	vpop	{d8-d9}
 800dada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dade:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800dae0:	2b03      	cmp	r3, #3
 800dae2:	d1f5      	bne.n	800dad0 <__kernel_rem_pio2f+0x3c0>
 800dae4:	ab30      	add	r3, sp, #192	; 0xc0
 800dae6:	442b      	add	r3, r5
 800dae8:	461a      	mov	r2, r3
 800daea:	4619      	mov	r1, r3
 800daec:	4620      	mov	r0, r4
 800daee:	2800      	cmp	r0, #0
 800daf0:	f1a1 0104 	sub.w	r1, r1, #4
 800daf4:	dc51      	bgt.n	800db9a <__kernel_rem_pio2f+0x48a>
 800daf6:	4621      	mov	r1, r4
 800daf8:	2901      	cmp	r1, #1
 800dafa:	f1a2 0204 	sub.w	r2, r2, #4
 800dafe:	dc5c      	bgt.n	800dbba <__kernel_rem_pio2f+0x4aa>
 800db00:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800da1c <__kernel_rem_pio2f+0x30c>
 800db04:	3304      	adds	r3, #4
 800db06:	2c01      	cmp	r4, #1
 800db08:	dc67      	bgt.n	800dbda <__kernel_rem_pio2f+0x4ca>
 800db0a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800db0e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800db12:	2f00      	cmp	r7, #0
 800db14:	d167      	bne.n	800dbe6 <__kernel_rem_pio2f+0x4d6>
 800db16:	edc8 6a00 	vstr	s13, [r8]
 800db1a:	ed88 7a01 	vstr	s14, [r8, #4]
 800db1e:	edc8 7a02 	vstr	s15, [r8, #8]
 800db22:	e7d5      	b.n	800dad0 <__kernel_rem_pio2f+0x3c0>
 800db24:	aa30      	add	r2, sp, #192	; 0xc0
 800db26:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800da1c <__kernel_rem_pio2f+0x30c>
 800db2a:	4413      	add	r3, r2
 800db2c:	4622      	mov	r2, r4
 800db2e:	2a00      	cmp	r2, #0
 800db30:	da24      	bge.n	800db7c <__kernel_rem_pio2f+0x46c>
 800db32:	b34f      	cbz	r7, 800db88 <__kernel_rem_pio2f+0x478>
 800db34:	eef1 7a47 	vneg.f32	s15, s14
 800db38:	edc8 7a00 	vstr	s15, [r8]
 800db3c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800db40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800db44:	aa31      	add	r2, sp, #196	; 0xc4
 800db46:	2301      	movs	r3, #1
 800db48:	429c      	cmp	r4, r3
 800db4a:	da20      	bge.n	800db8e <__kernel_rem_pio2f+0x47e>
 800db4c:	b10f      	cbz	r7, 800db52 <__kernel_rem_pio2f+0x442>
 800db4e:	eef1 7a67 	vneg.f32	s15, s15
 800db52:	edc8 7a01 	vstr	s15, [r8, #4]
 800db56:	e7bb      	b.n	800dad0 <__kernel_rem_pio2f+0x3c0>
 800db58:	aa30      	add	r2, sp, #192	; 0xc0
 800db5a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800da1c <__kernel_rem_pio2f+0x30c>
 800db5e:	4413      	add	r3, r2
 800db60:	2c00      	cmp	r4, #0
 800db62:	da05      	bge.n	800db70 <__kernel_rem_pio2f+0x460>
 800db64:	b10f      	cbz	r7, 800db6a <__kernel_rem_pio2f+0x45a>
 800db66:	eef1 7a67 	vneg.f32	s15, s15
 800db6a:	edc8 7a00 	vstr	s15, [r8]
 800db6e:	e7af      	b.n	800dad0 <__kernel_rem_pio2f+0x3c0>
 800db70:	ed33 7a01 	vldmdb	r3!, {s14}
 800db74:	3c01      	subs	r4, #1
 800db76:	ee77 7a87 	vadd.f32	s15, s15, s14
 800db7a:	e7f1      	b.n	800db60 <__kernel_rem_pio2f+0x450>
 800db7c:	ed73 7a01 	vldmdb	r3!, {s15}
 800db80:	3a01      	subs	r2, #1
 800db82:	ee37 7a27 	vadd.f32	s14, s14, s15
 800db86:	e7d2      	b.n	800db2e <__kernel_rem_pio2f+0x41e>
 800db88:	eef0 7a47 	vmov.f32	s15, s14
 800db8c:	e7d4      	b.n	800db38 <__kernel_rem_pio2f+0x428>
 800db8e:	ecb2 7a01 	vldmia	r2!, {s14}
 800db92:	3301      	adds	r3, #1
 800db94:	ee77 7a87 	vadd.f32	s15, s15, s14
 800db98:	e7d6      	b.n	800db48 <__kernel_rem_pio2f+0x438>
 800db9a:	edd1 7a00 	vldr	s15, [r1]
 800db9e:	edd1 6a01 	vldr	s13, [r1, #4]
 800dba2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dba6:	3801      	subs	r0, #1
 800dba8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dbac:	ed81 7a00 	vstr	s14, [r1]
 800dbb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbb4:	edc1 7a01 	vstr	s15, [r1, #4]
 800dbb8:	e799      	b.n	800daee <__kernel_rem_pio2f+0x3de>
 800dbba:	edd2 7a00 	vldr	s15, [r2]
 800dbbe:	edd2 6a01 	vldr	s13, [r2, #4]
 800dbc2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800dbc6:	3901      	subs	r1, #1
 800dbc8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800dbcc:	ed82 7a00 	vstr	s14, [r2]
 800dbd0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbd4:	edc2 7a01 	vstr	s15, [r2, #4]
 800dbd8:	e78e      	b.n	800daf8 <__kernel_rem_pio2f+0x3e8>
 800dbda:	ed33 7a01 	vldmdb	r3!, {s14}
 800dbde:	3c01      	subs	r4, #1
 800dbe0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dbe4:	e78f      	b.n	800db06 <__kernel_rem_pio2f+0x3f6>
 800dbe6:	eef1 6a66 	vneg.f32	s13, s13
 800dbea:	eeb1 7a47 	vneg.f32	s14, s14
 800dbee:	edc8 6a00 	vstr	s13, [r8]
 800dbf2:	ed88 7a01 	vstr	s14, [r8, #4]
 800dbf6:	eef1 7a67 	vneg.f32	s15, s15
 800dbfa:	e790      	b.n	800db1e <__kernel_rem_pio2f+0x40e>

0800dbfc <__kernel_sinf>:
 800dbfc:	ee10 3a10 	vmov	r3, s0
 800dc00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800dc04:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800dc08:	da04      	bge.n	800dc14 <__kernel_sinf+0x18>
 800dc0a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800dc0e:	ee17 3a90 	vmov	r3, s15
 800dc12:	b35b      	cbz	r3, 800dc6c <__kernel_sinf+0x70>
 800dc14:	ee20 7a00 	vmul.f32	s14, s0, s0
 800dc18:	eddf 7a15 	vldr	s15, [pc, #84]	; 800dc70 <__kernel_sinf+0x74>
 800dc1c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800dc74 <__kernel_sinf+0x78>
 800dc20:	eea7 6a27 	vfma.f32	s12, s14, s15
 800dc24:	eddf 7a14 	vldr	s15, [pc, #80]	; 800dc78 <__kernel_sinf+0x7c>
 800dc28:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dc2c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800dc7c <__kernel_sinf+0x80>
 800dc30:	eea7 6a87 	vfma.f32	s12, s15, s14
 800dc34:	eddf 7a12 	vldr	s15, [pc, #72]	; 800dc80 <__kernel_sinf+0x84>
 800dc38:	ee60 6a07 	vmul.f32	s13, s0, s14
 800dc3c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800dc40:	b930      	cbnz	r0, 800dc50 <__kernel_sinf+0x54>
 800dc42:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800dc84 <__kernel_sinf+0x88>
 800dc46:	eea7 6a27 	vfma.f32	s12, s14, s15
 800dc4a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800dc4e:	4770      	bx	lr
 800dc50:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800dc54:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800dc58:	eee0 7a86 	vfma.f32	s15, s1, s12
 800dc5c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800dc60:	eddf 7a09 	vldr	s15, [pc, #36]	; 800dc88 <__kernel_sinf+0x8c>
 800dc64:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800dc68:	ee30 0a60 	vsub.f32	s0, s0, s1
 800dc6c:	4770      	bx	lr
 800dc6e:	bf00      	nop
 800dc70:	2f2ec9d3 	.word	0x2f2ec9d3
 800dc74:	b2d72f34 	.word	0xb2d72f34
 800dc78:	3638ef1b 	.word	0x3638ef1b
 800dc7c:	b9500d01 	.word	0xb9500d01
 800dc80:	3c088889 	.word	0x3c088889
 800dc84:	be2aaaab 	.word	0xbe2aaaab
 800dc88:	3e2aaaab 	.word	0x3e2aaaab

0800dc8c <with_errno>:
 800dc8c:	b570      	push	{r4, r5, r6, lr}
 800dc8e:	4604      	mov	r4, r0
 800dc90:	460d      	mov	r5, r1
 800dc92:	4616      	mov	r6, r2
 800dc94:	f7fe f9f2 	bl	800c07c <__errno>
 800dc98:	4629      	mov	r1, r5
 800dc9a:	6006      	str	r6, [r0, #0]
 800dc9c:	4620      	mov	r0, r4
 800dc9e:	bd70      	pop	{r4, r5, r6, pc}

0800dca0 <xflow>:
 800dca0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dca2:	4614      	mov	r4, r2
 800dca4:	461d      	mov	r5, r3
 800dca6:	b108      	cbz	r0, 800dcac <xflow+0xc>
 800dca8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800dcac:	e9cd 2300 	strd	r2, r3, [sp]
 800dcb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dcb4:	4620      	mov	r0, r4
 800dcb6:	4629      	mov	r1, r5
 800dcb8:	f7f2 fc4a 	bl	8000550 <__aeabi_dmul>
 800dcbc:	2222      	movs	r2, #34	; 0x22
 800dcbe:	b003      	add	sp, #12
 800dcc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dcc4:	f7ff bfe2 	b.w	800dc8c <with_errno>

0800dcc8 <__math_uflow>:
 800dcc8:	b508      	push	{r3, lr}
 800dcca:	2200      	movs	r2, #0
 800dccc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800dcd0:	f7ff ffe6 	bl	800dca0 <xflow>
 800dcd4:	ec41 0b10 	vmov	d0, r0, r1
 800dcd8:	bd08      	pop	{r3, pc}

0800dcda <__math_oflow>:
 800dcda:	b508      	push	{r3, lr}
 800dcdc:	2200      	movs	r2, #0
 800dcde:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800dce2:	f7ff ffdd 	bl	800dca0 <xflow>
 800dce6:	ec41 0b10 	vmov	d0, r0, r1
 800dcea:	bd08      	pop	{r3, pc}

0800dcec <fabs>:
 800dcec:	ec51 0b10 	vmov	r0, r1, d0
 800dcf0:	ee10 2a10 	vmov	r2, s0
 800dcf4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dcf8:	ec43 2b10 	vmov	d0, r2, r3
 800dcfc:	4770      	bx	lr

0800dcfe <finite>:
 800dcfe:	b082      	sub	sp, #8
 800dd00:	ed8d 0b00 	vstr	d0, [sp]
 800dd04:	9801      	ldr	r0, [sp, #4]
 800dd06:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800dd0a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800dd0e:	0fc0      	lsrs	r0, r0, #31
 800dd10:	b002      	add	sp, #8
 800dd12:	4770      	bx	lr
 800dd14:	0000      	movs	r0, r0
	...

0800dd18 <nan>:
 800dd18:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800dd20 <nan+0x8>
 800dd1c:	4770      	bx	lr
 800dd1e:	bf00      	nop
 800dd20:	00000000 	.word	0x00000000
 800dd24:	7ff80000 	.word	0x7ff80000

0800dd28 <scalbn>:
 800dd28:	b570      	push	{r4, r5, r6, lr}
 800dd2a:	ec55 4b10 	vmov	r4, r5, d0
 800dd2e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800dd32:	4606      	mov	r6, r0
 800dd34:	462b      	mov	r3, r5
 800dd36:	b99a      	cbnz	r2, 800dd60 <scalbn+0x38>
 800dd38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800dd3c:	4323      	orrs	r3, r4
 800dd3e:	d036      	beq.n	800ddae <scalbn+0x86>
 800dd40:	4b39      	ldr	r3, [pc, #228]	; (800de28 <scalbn+0x100>)
 800dd42:	4629      	mov	r1, r5
 800dd44:	ee10 0a10 	vmov	r0, s0
 800dd48:	2200      	movs	r2, #0
 800dd4a:	f7f2 fc01 	bl	8000550 <__aeabi_dmul>
 800dd4e:	4b37      	ldr	r3, [pc, #220]	; (800de2c <scalbn+0x104>)
 800dd50:	429e      	cmp	r6, r3
 800dd52:	4604      	mov	r4, r0
 800dd54:	460d      	mov	r5, r1
 800dd56:	da10      	bge.n	800dd7a <scalbn+0x52>
 800dd58:	a32b      	add	r3, pc, #172	; (adr r3, 800de08 <scalbn+0xe0>)
 800dd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd5e:	e03a      	b.n	800ddd6 <scalbn+0xae>
 800dd60:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800dd64:	428a      	cmp	r2, r1
 800dd66:	d10c      	bne.n	800dd82 <scalbn+0x5a>
 800dd68:	ee10 2a10 	vmov	r2, s0
 800dd6c:	4620      	mov	r0, r4
 800dd6e:	4629      	mov	r1, r5
 800dd70:	f7f2 fa38 	bl	80001e4 <__adddf3>
 800dd74:	4604      	mov	r4, r0
 800dd76:	460d      	mov	r5, r1
 800dd78:	e019      	b.n	800ddae <scalbn+0x86>
 800dd7a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800dd7e:	460b      	mov	r3, r1
 800dd80:	3a36      	subs	r2, #54	; 0x36
 800dd82:	4432      	add	r2, r6
 800dd84:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800dd88:	428a      	cmp	r2, r1
 800dd8a:	dd08      	ble.n	800dd9e <scalbn+0x76>
 800dd8c:	2d00      	cmp	r5, #0
 800dd8e:	a120      	add	r1, pc, #128	; (adr r1, 800de10 <scalbn+0xe8>)
 800dd90:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd94:	da1c      	bge.n	800ddd0 <scalbn+0xa8>
 800dd96:	a120      	add	r1, pc, #128	; (adr r1, 800de18 <scalbn+0xf0>)
 800dd98:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dd9c:	e018      	b.n	800ddd0 <scalbn+0xa8>
 800dd9e:	2a00      	cmp	r2, #0
 800dda0:	dd08      	ble.n	800ddb4 <scalbn+0x8c>
 800dda2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800dda6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ddaa:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ddae:	ec45 4b10 	vmov	d0, r4, r5
 800ddb2:	bd70      	pop	{r4, r5, r6, pc}
 800ddb4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ddb8:	da19      	bge.n	800ddee <scalbn+0xc6>
 800ddba:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ddbe:	429e      	cmp	r6, r3
 800ddc0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800ddc4:	dd0a      	ble.n	800dddc <scalbn+0xb4>
 800ddc6:	a112      	add	r1, pc, #72	; (adr r1, 800de10 <scalbn+0xe8>)
 800ddc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddcc:	2b00      	cmp	r3, #0
 800ddce:	d1e2      	bne.n	800dd96 <scalbn+0x6e>
 800ddd0:	a30f      	add	r3, pc, #60	; (adr r3, 800de10 <scalbn+0xe8>)
 800ddd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd6:	f7f2 fbbb 	bl	8000550 <__aeabi_dmul>
 800ddda:	e7cb      	b.n	800dd74 <scalbn+0x4c>
 800dddc:	a10a      	add	r1, pc, #40	; (adr r1, 800de08 <scalbn+0xe0>)
 800ddde:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dde2:	2b00      	cmp	r3, #0
 800dde4:	d0b8      	beq.n	800dd58 <scalbn+0x30>
 800dde6:	a10e      	add	r1, pc, #56	; (adr r1, 800de20 <scalbn+0xf8>)
 800dde8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ddec:	e7b4      	b.n	800dd58 <scalbn+0x30>
 800ddee:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ddf2:	3236      	adds	r2, #54	; 0x36
 800ddf4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ddf8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ddfc:	4620      	mov	r0, r4
 800ddfe:	4b0c      	ldr	r3, [pc, #48]	; (800de30 <scalbn+0x108>)
 800de00:	2200      	movs	r2, #0
 800de02:	e7e8      	b.n	800ddd6 <scalbn+0xae>
 800de04:	f3af 8000 	nop.w
 800de08:	c2f8f359 	.word	0xc2f8f359
 800de0c:	01a56e1f 	.word	0x01a56e1f
 800de10:	8800759c 	.word	0x8800759c
 800de14:	7e37e43c 	.word	0x7e37e43c
 800de18:	8800759c 	.word	0x8800759c
 800de1c:	fe37e43c 	.word	0xfe37e43c
 800de20:	c2f8f359 	.word	0xc2f8f359
 800de24:	81a56e1f 	.word	0x81a56e1f
 800de28:	43500000 	.word	0x43500000
 800de2c:	ffff3cb0 	.word	0xffff3cb0
 800de30:	3c900000 	.word	0x3c900000

0800de34 <fabsf>:
 800de34:	ee10 3a10 	vmov	r3, s0
 800de38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800de3c:	ee00 3a10 	vmov	s0, r3
 800de40:	4770      	bx	lr
	...

0800de44 <floorf>:
 800de44:	ee10 3a10 	vmov	r3, s0
 800de48:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800de4c:	3a7f      	subs	r2, #127	; 0x7f
 800de4e:	2a16      	cmp	r2, #22
 800de50:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800de54:	dc2a      	bgt.n	800deac <floorf+0x68>
 800de56:	2a00      	cmp	r2, #0
 800de58:	da11      	bge.n	800de7e <floorf+0x3a>
 800de5a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800debc <floorf+0x78>
 800de5e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800de62:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800de66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de6a:	dd05      	ble.n	800de78 <floorf+0x34>
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	da23      	bge.n	800deb8 <floorf+0x74>
 800de70:	4a13      	ldr	r2, [pc, #76]	; (800dec0 <floorf+0x7c>)
 800de72:	2900      	cmp	r1, #0
 800de74:	bf18      	it	ne
 800de76:	4613      	movne	r3, r2
 800de78:	ee00 3a10 	vmov	s0, r3
 800de7c:	4770      	bx	lr
 800de7e:	4911      	ldr	r1, [pc, #68]	; (800dec4 <floorf+0x80>)
 800de80:	4111      	asrs	r1, r2
 800de82:	420b      	tst	r3, r1
 800de84:	d0fa      	beq.n	800de7c <floorf+0x38>
 800de86:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800debc <floorf+0x78>
 800de8a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800de8e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800de92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de96:	ddef      	ble.n	800de78 <floorf+0x34>
 800de98:	2b00      	cmp	r3, #0
 800de9a:	bfbe      	ittt	lt
 800de9c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800dea0:	fa40 f202 	asrlt.w	r2, r0, r2
 800dea4:	189b      	addlt	r3, r3, r2
 800dea6:	ea23 0301 	bic.w	r3, r3, r1
 800deaa:	e7e5      	b.n	800de78 <floorf+0x34>
 800deac:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800deb0:	d3e4      	bcc.n	800de7c <floorf+0x38>
 800deb2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800deb6:	4770      	bx	lr
 800deb8:	2300      	movs	r3, #0
 800deba:	e7dd      	b.n	800de78 <floorf+0x34>
 800debc:	7149f2ca 	.word	0x7149f2ca
 800dec0:	bf800000 	.word	0xbf800000
 800dec4:	007fffff 	.word	0x007fffff

0800dec8 <scalbnf>:
 800dec8:	ee10 3a10 	vmov	r3, s0
 800decc:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800ded0:	d025      	beq.n	800df1e <scalbnf+0x56>
 800ded2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800ded6:	d302      	bcc.n	800dede <scalbnf+0x16>
 800ded8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800dedc:	4770      	bx	lr
 800dede:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800dee2:	d122      	bne.n	800df2a <scalbnf+0x62>
 800dee4:	4b2a      	ldr	r3, [pc, #168]	; (800df90 <scalbnf+0xc8>)
 800dee6:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800df94 <scalbnf+0xcc>
 800deea:	4298      	cmp	r0, r3
 800deec:	ee20 0a27 	vmul.f32	s0, s0, s15
 800def0:	db16      	blt.n	800df20 <scalbnf+0x58>
 800def2:	ee10 3a10 	vmov	r3, s0
 800def6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800defa:	3a19      	subs	r2, #25
 800defc:	4402      	add	r2, r0
 800defe:	2afe      	cmp	r2, #254	; 0xfe
 800df00:	dd15      	ble.n	800df2e <scalbnf+0x66>
 800df02:	ee10 3a10 	vmov	r3, s0
 800df06:	eddf 7a24 	vldr	s15, [pc, #144]	; 800df98 <scalbnf+0xd0>
 800df0a:	eddf 6a24 	vldr	s13, [pc, #144]	; 800df9c <scalbnf+0xd4>
 800df0e:	2b00      	cmp	r3, #0
 800df10:	eeb0 7a67 	vmov.f32	s14, s15
 800df14:	bfb8      	it	lt
 800df16:	eef0 7a66 	vmovlt.f32	s15, s13
 800df1a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800df1e:	4770      	bx	lr
 800df20:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800dfa0 <scalbnf+0xd8>
 800df24:	ee20 0a27 	vmul.f32	s0, s0, s15
 800df28:	4770      	bx	lr
 800df2a:	0dd2      	lsrs	r2, r2, #23
 800df2c:	e7e6      	b.n	800defc <scalbnf+0x34>
 800df2e:	2a00      	cmp	r2, #0
 800df30:	dd06      	ble.n	800df40 <scalbnf+0x78>
 800df32:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800df36:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800df3a:	ee00 3a10 	vmov	s0, r3
 800df3e:	4770      	bx	lr
 800df40:	f112 0f16 	cmn.w	r2, #22
 800df44:	da1a      	bge.n	800df7c <scalbnf+0xb4>
 800df46:	f24c 3350 	movw	r3, #50000	; 0xc350
 800df4a:	4298      	cmp	r0, r3
 800df4c:	ee10 3a10 	vmov	r3, s0
 800df50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800df54:	dd0a      	ble.n	800df6c <scalbnf+0xa4>
 800df56:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800df98 <scalbnf+0xd0>
 800df5a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800df9c <scalbnf+0xd4>
 800df5e:	eef0 7a40 	vmov.f32	s15, s0
 800df62:	2b00      	cmp	r3, #0
 800df64:	bf18      	it	ne
 800df66:	eeb0 0a47 	vmovne.f32	s0, s14
 800df6a:	e7db      	b.n	800df24 <scalbnf+0x5c>
 800df6c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800dfa0 <scalbnf+0xd8>
 800df70:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800dfa4 <scalbnf+0xdc>
 800df74:	eef0 7a40 	vmov.f32	s15, s0
 800df78:	2b00      	cmp	r3, #0
 800df7a:	e7f3      	b.n	800df64 <scalbnf+0x9c>
 800df7c:	3219      	adds	r2, #25
 800df7e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800df82:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800df86:	eddf 7a08 	vldr	s15, [pc, #32]	; 800dfa8 <scalbnf+0xe0>
 800df8a:	ee07 3a10 	vmov	s14, r3
 800df8e:	e7c4      	b.n	800df1a <scalbnf+0x52>
 800df90:	ffff3cb0 	.word	0xffff3cb0
 800df94:	4c000000 	.word	0x4c000000
 800df98:	7149f2ca 	.word	0x7149f2ca
 800df9c:	f149f2ca 	.word	0xf149f2ca
 800dfa0:	0da24260 	.word	0x0da24260
 800dfa4:	8da24260 	.word	0x8da24260
 800dfa8:	33000000 	.word	0x33000000

0800dfac <_init>:
 800dfac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfae:	bf00      	nop
 800dfb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfb2:	bc08      	pop	{r3}
 800dfb4:	469e      	mov	lr, r3
 800dfb6:	4770      	bx	lr

0800dfb8 <_fini>:
 800dfb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfba:	bf00      	nop
 800dfbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfbe:	bc08      	pop	{r3}
 800dfc0:	469e      	mov	lr, r3
 800dfc2:	4770      	bx	lr
