Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Tue Aug 27 02:31:29 2024

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   MISO<0>_IBUF
   MISO<1>_IBUF
   MISO<2>_IBUF
   MISO<3>_IBUF


