// Seed: 2877972147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout uwire id_3;
  assign module_1.id_4 = 0;
  output tri id_2;
  output wire id_1;
  assign id_5 = -1 ? id_4 : -1'b0;
  assign id_2 = id_3;
  assign id_3 = 1'b0;
  assign #(id_6) id_2 = -1;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wire id_3,
    output supply0 id_4,
    input wor id_5
    , id_16,
    input tri1 id_6,
    input tri id_7,
    output logic id_8,
    input supply1 id_9,
    input wire id_10,
    output logic id_11,
    output uwire id_12,
    input wire id_13,
    input tri1 id_14
);
  always begin : LABEL_0
    id_11 <= id_5;
    id_8  <= id_7;
  end
  assign id_12 = id_9;
  tri1 id_17 = -1 - -1, id_18 = id_6;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18,
      id_18,
      id_16,
      id_17
  );
  wand id_19 = -1;
  assign id_8 = id_13;
endmodule
