#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fdb57804580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fdb578046f0 .scope module, "fifo_solver" "fifo_solver" 3 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "option";
    .port_info 3 /INPUT 4 "line_ind";
    .port_info 4 /INPUT 1 "valid_op";
    .port_info 5 /INPUT 1 "row";
    .port_info 6 /INPUT 5 "option_num";
    .port_info 7 /OUTPUT 16 "assigned";
    .port_info 8 /OUTPUT 1 "put_back_to_FIFO";
    .port_info 9 /OUTPUT 1 "new_option_num";
P_0x7fdb57804860 .param/l "SIZE" 0 3 19, +C4<00000000000000000000000000000100>;
v0x7fdb57819e90_0 .var "assi_simp", 3 0;
v0x7fdb57819f40_0 .var "assigned", 15 0;
v0x7fdb57819fd0_0 .net "assigned_t", 15 0, L_0x7fdb5781c510;  1 drivers
o0x7fdb57932668 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdb5781a080_0 .net "clk", 0 0, o0x7fdb57932668;  0 drivers
v0x7fdb5781a130_0 .net "contradict", 0 0, v0x7fdb57819a20_0;  1 drivers
v0x7fdb5781a200_0 .var "known", 15 0;
v0x7fdb5781a2b0_0 .var "known_simp", 3 0;
v0x7fdb5781a360_0 .net "known_t", 15 0, L_0x7fdb5781c390;  1 drivers
o0x7fdb579329f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fdb5781a410_0 .net "line_ind", 3 0, o0x7fdb579329f8;  0 drivers
v0x7fdb5781a540_0 .var "new_option_num", 0 0;
o0x7fdb579326f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x7fdb5781a5e0_0 .net "option", 3 0, o0x7fdb579326f8;  0 drivers
o0x7fdb57932a58 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x7fdb5781a6a0_0 .net "option_num", 4 0, o0x7fdb57932a58;  0 drivers
v0x7fdb5781a730_0 .var "put_back_to_FIFO", 0 0;
o0x7fdb57932ab8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdb5781a7c0_0 .net "row", 0 0, o0x7fdb57932ab8;  0 drivers
o0x7fdb57932728 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdb5781a850_0 .net "rst", 0 0, o0x7fdb57932728;  0 drivers
v0x7fdb5781a900_0 .net "simp_valid", 0 0, v0x7fdb57819c90_0;  1 drivers
o0x7fdb57932788 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fdb5781a9b0_0 .net "valid_op", 0 0, o0x7fdb57932788;  0 drivers
E_0x7fdb578048e0 .event posedge, v0x7fdb57819980_0;
E_0x7fdb57804930/0 .event edge, v0x7fdb5781a7c0_0, v0x7fdb5781a410_0, v0x7fdb57819f40_0, v0x7fdb5781a200_0;
E_0x7fdb57804930/1 .event edge, v0x7fdb57819fd0_0, v0x7fdb5781a360_0;
E_0x7fdb57804930 .event/or E_0x7fdb57804930/0, E_0x7fdb57804930/1;
L_0x7fdb5781ab90 .part v0x7fdb5781a200_0, 0, 1;
L_0x7fdb5781ac50 .part v0x7fdb57819f40_0, 0, 1;
L_0x7fdb5781ad10 .part v0x7fdb5781a200_0, 1, 1;
L_0x7fdb5781ae10 .part v0x7fdb57819f40_0, 1, 1;
L_0x7fdb5781af10 .part v0x7fdb5781a200_0, 2, 1;
L_0x7fdb5781afe0 .part v0x7fdb57819f40_0, 2, 1;
L_0x7fdb5781b080 .part v0x7fdb5781a200_0, 3, 1;
L_0x7fdb5781b1c0 .part v0x7fdb57819f40_0, 3, 1;
L_0x7fdb5781b300 .part v0x7fdb5781a200_0, 4, 1;
L_0x7fdb5781b3f0 .part v0x7fdb57819f40_0, 4, 1;
L_0x7fdb5781b490 .part v0x7fdb5781a200_0, 5, 1;
L_0x7fdb5781b590 .part v0x7fdb57819f40_0, 5, 1;
L_0x7fdb5781b630 .part v0x7fdb5781a200_0, 6, 1;
L_0x7fdb5781b740 .part v0x7fdb57819f40_0, 6, 1;
L_0x7fdb5781b7e0 .part v0x7fdb5781a200_0, 7, 1;
L_0x7fdb5781b980 .part v0x7fdb57819f40_0, 7, 1;
L_0x7fdb5781bb20 .part v0x7fdb5781a200_0, 8, 1;
L_0x7fdb5781bc50 .part v0x7fdb57819f40_0, 8, 1;
L_0x7fdb5781bcf0 .part v0x7fdb5781a200_0, 9, 1;
L_0x7fdb5781be30 .part v0x7fdb57819f40_0, 9, 1;
L_0x7fdb5781bed0 .part v0x7fdb5781a200_0, 10, 1;
L_0x7fdb5781bd90 .part v0x7fdb57819f40_0, 10, 1;
L_0x7fdb5781c020 .part v0x7fdb5781a200_0, 11, 1;
L_0x7fdb5781c180 .part v0x7fdb57819f40_0, 11, 1;
L_0x7fdb5781bf70 .part v0x7fdb5781a200_0, 12, 1;
L_0x7fdb5781c2f0 .part v0x7fdb57819f40_0, 12, 1;
L_0x7fdb5781c0c0 .part v0x7fdb5781a200_0, 13, 1;
L_0x7fdb5781c470 .part v0x7fdb57819f40_0, 13, 1;
L_0x7fdb5781c220 .part v0x7fdb5781a200_0, 14, 1;
L_0x7fdb5781c600 .part v0x7fdb57819f40_0, 14, 1;
LS_0x7fdb5781c390_0_0 .concat8 [ 1 1 1 1], L_0x7fdb5781ab90, L_0x7fdb5781b300, L_0x7fdb5781bb20, L_0x7fdb5781bf70;
LS_0x7fdb5781c390_0_4 .concat8 [ 1 1 1 1], L_0x7fdb5781ad10, L_0x7fdb5781b490, L_0x7fdb5781bcf0, L_0x7fdb5781c0c0;
LS_0x7fdb5781c390_0_8 .concat8 [ 1 1 1 1], L_0x7fdb5781af10, L_0x7fdb5781b630, L_0x7fdb5781bed0, L_0x7fdb5781c220;
LS_0x7fdb5781c390_0_12 .concat8 [ 1 1 1 1], L_0x7fdb5781b080, L_0x7fdb5781b7e0, L_0x7fdb5781c020, L_0x7fdb5781cb20;
L_0x7fdb5781c390 .concat8 [ 4 4 4 4], LS_0x7fdb5781c390_0_0, LS_0x7fdb5781c390_0_4, LS_0x7fdb5781c390_0_8, LS_0x7fdb5781c390_0_12;
L_0x7fdb5781cb20 .part v0x7fdb5781a200_0, 15, 1;
LS_0x7fdb5781c510_0_0 .concat8 [ 1 1 1 1], L_0x7fdb5781ac50, L_0x7fdb5781b3f0, L_0x7fdb5781bc50, L_0x7fdb5781c2f0;
LS_0x7fdb5781c510_0_4 .concat8 [ 1 1 1 1], L_0x7fdb5781ae10, L_0x7fdb5781b590, L_0x7fdb5781be30, L_0x7fdb5781c470;
LS_0x7fdb5781c510_0_8 .concat8 [ 1 1 1 1], L_0x7fdb5781afe0, L_0x7fdb5781b740, L_0x7fdb5781bd90, L_0x7fdb5781c600;
LS_0x7fdb5781c510_0_12 .concat8 [ 1 1 1 1], L_0x7fdb5781b1c0, L_0x7fdb5781b980, L_0x7fdb5781c180, L_0x7fdb5781ca20;
L_0x7fdb5781c510 .concat8 [ 4 4 4 4], LS_0x7fdb5781c510_0_0, LS_0x7fdb5781c510_0_4, LS_0x7fdb5781c510_0_8, LS_0x7fdb5781c510_0_12;
L_0x7fdb5781ca20 .part v0x7fdb57819f40_0, 15, 1;
S_0x7fdb57804ae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 83, 3 83 0, S_0x7fdb578046f0;
 .timescale -9 -12;
v0x7fdb57804cb0_0 .var/i "row", 31 0;
S_0x7fdb57814d70 .scope generate, "genblk1[0]" "genblk1[0]" 3 45, 3 45 0, S_0x7fdb578046f0;
 .timescale -9 -12;
P_0x7fdb57814f50 .param/l "m" 0 3 45, +C4<00>;
S_0x7fdb57814fd0 .scope generate, "genblk2[0]" "genblk2[0]" 3 46, 3 46 0, S_0x7fdb57814d70;
 .timescale -9 -12;
P_0x7fdb57815190 .param/l "n" 0 3 46, +C4<00>;
v0x7fdb57815230_0 .net *"_ivl_0", 0 0, L_0x7fdb5781ab90;  1 drivers
v0x7fdb578152e0_0 .net *"_ivl_1", 0 0, L_0x7fdb5781ac50;  1 drivers
S_0x7fdb57815390 .scope generate, "genblk2[1]" "genblk2[1]" 3 46, 3 46 0, S_0x7fdb57814d70;
 .timescale -9 -12;
P_0x7fdb57815570 .param/l "n" 0 3 46, +C4<01>;
v0x7fdb57815600_0 .net *"_ivl_0", 0 0, L_0x7fdb5781ad10;  1 drivers
v0x7fdb578156b0_0 .net *"_ivl_1", 0 0, L_0x7fdb5781ae10;  1 drivers
S_0x7fdb57815760 .scope generate, "genblk2[2]" "genblk2[2]" 3 46, 3 46 0, S_0x7fdb57814d70;
 .timescale -9 -12;
P_0x7fdb57815950 .param/l "n" 0 3 46, +C4<010>;
v0x7fdb578159e0_0 .net *"_ivl_0", 0 0, L_0x7fdb5781af10;  1 drivers
v0x7fdb57815a90_0 .net *"_ivl_1", 0 0, L_0x7fdb5781afe0;  1 drivers
S_0x7fdb57815b40 .scope generate, "genblk2[3]" "genblk2[3]" 3 46, 3 46 0, S_0x7fdb57814d70;
 .timescale -9 -12;
P_0x7fdb57815d10 .param/l "n" 0 3 46, +C4<011>;
v0x7fdb57815db0_0 .net *"_ivl_0", 0 0, L_0x7fdb5781b080;  1 drivers
v0x7fdb57815e60_0 .net *"_ivl_1", 0 0, L_0x7fdb5781b1c0;  1 drivers
S_0x7fdb57815f10 .scope generate, "genblk1[1]" "genblk1[1]" 3 45, 3 45 0, S_0x7fdb578046f0;
 .timescale -9 -12;
P_0x7fdb57816100 .param/l "m" 0 3 45, +C4<01>;
S_0x7fdb57816190 .scope generate, "genblk2[0]" "genblk2[0]" 3 46, 3 46 0, S_0x7fdb57815f10;
 .timescale -9 -12;
P_0x7fdb57816360 .param/l "n" 0 3 46, +C4<00>;
v0x7fdb57816400_0 .net *"_ivl_0", 0 0, L_0x7fdb5781b300;  1 drivers
v0x7fdb578164b0_0 .net *"_ivl_1", 0 0, L_0x7fdb5781b3f0;  1 drivers
S_0x7fdb57816560 .scope generate, "genblk2[1]" "genblk2[1]" 3 46, 3 46 0, S_0x7fdb57815f10;
 .timescale -9 -12;
P_0x7fdb57816740 .param/l "n" 0 3 46, +C4<01>;
v0x7fdb578167d0_0 .net *"_ivl_0", 0 0, L_0x7fdb5781b490;  1 drivers
v0x7fdb57816880_0 .net *"_ivl_1", 0 0, L_0x7fdb5781b590;  1 drivers
S_0x7fdb57816930 .scope generate, "genblk2[2]" "genblk2[2]" 3 46, 3 46 0, S_0x7fdb57815f10;
 .timescale -9 -12;
P_0x7fdb57816b20 .param/l "n" 0 3 46, +C4<010>;
v0x7fdb57816bb0_0 .net *"_ivl_0", 0 0, L_0x7fdb5781b630;  1 drivers
v0x7fdb57816c60_0 .net *"_ivl_1", 0 0, L_0x7fdb5781b740;  1 drivers
S_0x7fdb57816d10 .scope generate, "genblk2[3]" "genblk2[3]" 3 46, 3 46 0, S_0x7fdb57815f10;
 .timescale -9 -12;
P_0x7fdb57816ee0 .param/l "n" 0 3 46, +C4<011>;
v0x7fdb57816f80_0 .net *"_ivl_0", 0 0, L_0x7fdb5781b7e0;  1 drivers
v0x7fdb57817030_0 .net *"_ivl_1", 0 0, L_0x7fdb5781b980;  1 drivers
S_0x7fdb578170e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 45, 3 45 0, S_0x7fdb578046f0;
 .timescale -9 -12;
P_0x7fdb578172b0 .param/l "m" 0 3 45, +C4<010>;
S_0x7fdb57817350 .scope generate, "genblk2[0]" "genblk2[0]" 3 46, 3 46 0, S_0x7fdb578170e0;
 .timescale -9 -12;
P_0x7fdb57817520 .param/l "n" 0 3 46, +C4<00>;
v0x7fdb578175c0_0 .net *"_ivl_0", 0 0, L_0x7fdb5781bb20;  1 drivers
v0x7fdb57817670_0 .net *"_ivl_1", 0 0, L_0x7fdb5781bc50;  1 drivers
S_0x7fdb57817720 .scope generate, "genblk2[1]" "genblk2[1]" 3 46, 3 46 0, S_0x7fdb578170e0;
 .timescale -9 -12;
P_0x7fdb57817900 .param/l "n" 0 3 46, +C4<01>;
v0x7fdb57817990_0 .net *"_ivl_0", 0 0, L_0x7fdb5781bcf0;  1 drivers
v0x7fdb57817a40_0 .net *"_ivl_1", 0 0, L_0x7fdb5781be30;  1 drivers
S_0x7fdb57817af0 .scope generate, "genblk2[2]" "genblk2[2]" 3 46, 3 46 0, S_0x7fdb578170e0;
 .timescale -9 -12;
P_0x7fdb57817ce0 .param/l "n" 0 3 46, +C4<010>;
v0x7fdb57817d70_0 .net *"_ivl_0", 0 0, L_0x7fdb5781bed0;  1 drivers
v0x7fdb57817e20_0 .net *"_ivl_1", 0 0, L_0x7fdb5781bd90;  1 drivers
S_0x7fdb57817ed0 .scope generate, "genblk2[3]" "genblk2[3]" 3 46, 3 46 0, S_0x7fdb578170e0;
 .timescale -9 -12;
P_0x7fdb578180a0 .param/l "n" 0 3 46, +C4<011>;
v0x7fdb57818140_0 .net *"_ivl_0", 0 0, L_0x7fdb5781c020;  1 drivers
v0x7fdb578181f0_0 .net *"_ivl_1", 0 0, L_0x7fdb5781c180;  1 drivers
S_0x7fdb578182a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 45, 3 45 0, S_0x7fdb578046f0;
 .timescale -9 -12;
P_0x7fdb578184b0 .param/l "m" 0 3 45, +C4<011>;
S_0x7fdb57818550 .scope generate, "genblk2[0]" "genblk2[0]" 3 46, 3 46 0, S_0x7fdb578182a0;
 .timescale -9 -12;
P_0x7fdb57818710 .param/l "n" 0 3 46, +C4<00>;
v0x7fdb578187a0_0 .net *"_ivl_0", 0 0, L_0x7fdb5781bf70;  1 drivers
v0x7fdb57818850_0 .net *"_ivl_1", 0 0, L_0x7fdb5781c2f0;  1 drivers
S_0x7fdb57818900 .scope generate, "genblk2[1]" "genblk2[1]" 3 46, 3 46 0, S_0x7fdb578182a0;
 .timescale -9 -12;
P_0x7fdb57818ae0 .param/l "n" 0 3 46, +C4<01>;
v0x7fdb57818b70_0 .net *"_ivl_0", 0 0, L_0x7fdb5781c0c0;  1 drivers
v0x7fdb57818c20_0 .net *"_ivl_1", 0 0, L_0x7fdb5781c470;  1 drivers
S_0x7fdb57818cd0 .scope generate, "genblk2[2]" "genblk2[2]" 3 46, 3 46 0, S_0x7fdb578182a0;
 .timescale -9 -12;
P_0x7fdb57818ec0 .param/l "n" 0 3 46, +C4<010>;
v0x7fdb57818f50_0 .net *"_ivl_0", 0 0, L_0x7fdb5781c220;  1 drivers
v0x7fdb57819000_0 .net *"_ivl_1", 0 0, L_0x7fdb5781c600;  1 drivers
S_0x7fdb578190b0 .scope generate, "genblk2[3]" "genblk2[3]" 3 46, 3 46 0, S_0x7fdb578182a0;
 .timescale -9 -12;
P_0x7fdb57819280 .param/l "n" 0 3 46, +C4<011>;
v0x7fdb57819320_0 .net *"_ivl_0", 0 0, L_0x7fdb5781cb20;  1 drivers
v0x7fdb578193d0_0 .net *"_ivl_1", 0 0, L_0x7fdb5781ca20;  1 drivers
S_0x7fdb57819480 .scope module, "simplify_m" "simplify" 3 28, 4 4 0, S_0x7fdb578046f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 4 "assigned";
    .port_info 4 /INPUT 4 "known";
    .port_info 5 /INPUT 4 "option";
    .port_info 6 /OUTPUT 1 "valid";
    .port_info 7 /OUTPUT 1 "contradict";
P_0x7fdb57819640 .param/l "size" 0 4 4, +C4<00000000000000000000000000000100>;
v0x7fdb578198c0_0 .net "assigned", 3 0, v0x7fdb57819e90_0;  1 drivers
v0x7fdb57819980_0 .net "clk", 0 0, o0x7fdb57932668;  alias, 0 drivers
v0x7fdb57819a20_0 .var "contradict", 0 0;
v0x7fdb57819ab0_0 .net "known", 3 0, v0x7fdb5781a2b0_0;  1 drivers
v0x7fdb57819b40_0 .net "option", 3 0, o0x7fdb579326f8;  alias, 0 drivers
v0x7fdb57819bf0_0 .net "rst", 0 0, o0x7fdb57932728;  alias, 0 drivers
v0x7fdb57819c90_0 .var "valid", 0 0;
v0x7fdb57819d30_0 .net "valid_in", 0 0, o0x7fdb57932788;  alias, 0 drivers
E_0x7fdb57819860 .event edge, v0x7fdb57819d30_0, v0x7fdb578198c0_0, v0x7fdb57819b40_0, v0x7fdb57819ab0_0;
    .scope S_0x7fdb57819480;
T_0 ;
Ewait_0 .event/or E_0x7fdb57819860, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fdb57819d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fdb578198c0_0;
    %pad/u 32;
    %load/vec4 v0x7fdb57819b40_0;
    %pad/u 32;
    %xor;
    %load/vec4 v0x7fdb57819ab0_0;
    %pad/u 32;
    %and;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb57819a20_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb57819a20_0, 0, 1;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdb57819c90_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdb57819c90_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fdb578046f0;
T_1 ;
Ewait_1 .event/or E_0x7fdb57804930, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fdb5781a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fdb57819f40_0;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 6;
    %muli 4, 0, 6;
    %part/u 4;
    %store/vec4 v0x7fdb57819e90_0, 0, 4;
    %load/vec4 v0x7fdb5781a200_0;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 6;
    %muli 4, 0, 6;
    %part/u 4;
    %store/vec4 v0x7fdb5781a2b0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdb57819fd0_0;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 6;
    %muli 4, 0, 6;
    %part/u 4;
    %store/vec4 v0x7fdb57819e90_0, 0, 4;
    %load/vec4 v0x7fdb5781a360_0;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 6;
    %muli 4, 0, 6;
    %part/u 4;
    %store/vec4 v0x7fdb5781a2b0_0, 0, 4;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdb578046f0;
T_2 ;
    %wait E_0x7fdb578048e0;
    %load/vec4 v0x7fdb5781a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdb5781a200_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fdb57819f40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fdb5781a6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb5781a730_0, 0;
    %load/vec4 v0x7fdb5781a7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 15, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 6;
    %muli 4, 0, 6;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7fdb5781a200_0, 4, 5;
    %load/vec4 v0x7fdb5781a5e0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 6;
    %muli 4, 0, 6;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7fdb57819f40_0, 4, 5;
    %jmp T_2.5;
T_2.4 ;
    %fork t_1, S_0x7fdb57804ae0;
    %jmp t_0;
    .scope S_0x7fdb57804ae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdb57804cb0_0, 0, 32;
T_2.6 ;
    %load/vec4 v0x7fdb57804cb0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 1, 0, 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7fdb57804cb0_0;
    %muli 4, 0, 32;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 32;
    %add;
    %pad/u 34;
    %muli 4, 0, 34;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7fdb5781a200_0, 4, 5;
    %load/vec4 v0x7fdb5781a5e0_0;
    %load/vec4 v0x7fdb57804cb0_0;
    %part/s 1;
    %pad/u 4;
    %ix/load 5, 0, 0;
    %load/vec4 v0x7fdb57804cb0_0;
    %muli 4, 0, 32;
    %load/vec4 v0x7fdb5781a410_0;
    %pad/u 32;
    %add;
    %pad/u 34;
    %muli 4, 0, 34;
    %ix/vec4 4;
    %assign/vec4/off/d v0x7fdb57819f40_0, 4, 5;
    %load/vec4 v0x7fdb57804cb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdb57804cb0_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %end;
    .scope S_0x7fdb578046f0;
t_0 %join;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fdb5781a9b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x7fdb5781a130_0;
    %load/vec4 v0x7fdb5781a900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdb5781a730_0, 0;
    %load/vec4 v0x7fdb5781a6a0_0;
    %subi 1, 0, 5;
    %pad/u 1;
    %assign/vec4 v0x7fdb5781a540_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdb5781a730_0, 0;
T_2.11 ;
T_2.8 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "src/fifo_solver.sv";
    "src/simplify.sv";
