[INF:CM0023] Creating log file ../../build/regression/BindStmt2/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<556> s<555> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<209> s<3> l<1:1> el<1:7>
n<rv_dm> u<3> t<StringConst> p<209> s<42> l<1:8> el<1:13>
n<> u<4> t<IntegerAtomType_Int> p<5> l<2:13> el<2:16>
n<> u<5> t<Data_type> p<6> c<4> l<2:13> el<2:16>
n<> u<6> t<Data_type_or_implicit> p<16> c<5> s<15> l<2:13> el<2:16>
n<NrHarts> u<7> t<StringConst> p<14> s<13> l<2:30> el<2:37>
n<1> u<8> t<IntConst> p<9> l<2:40> el<2:41>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:40> el<2:41>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:40> el<2:41>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:40> el<2:41>
n<> u<12> t<Constant_mintypmax_expression> p<13> c<11> l<2:40> el<2:41>
n<> u<13> t<Constant_param_expression> p<14> c<12> l<2:40> el<2:41>
n<> u<14> t<Param_assignment> p<15> c<7> l<2:30> el<2:41>
n<> u<15> t<List_of_param_assignments> p<16> c<14> l<2:30> el<2:41>
n<> u<16> t<Parameter_declaration> p<17> c<6> l<2:3> el<2:41>
n<> u<17> t<Parameter_port_declaration> p<42> c<16> s<41> l<2:3> el<2:41>
n<> u<18> t<IntVec_TypeLogic> p<29> s<28> l<3:13> el<3:18>
n<31> u<19> t<IntConst> p<20> l<3:20> el<3:22>
n<> u<20> t<Primary_literal> p<21> c<19> l<3:20> el<3:22>
n<> u<21> t<Constant_primary> p<22> c<20> l<3:20> el<3:22>
n<> u<22> t<Constant_expression> p<27> c<21> s<26> l<3:20> el<3:22>
n<0> u<23> t<IntConst> p<24> l<3:23> el<3:24>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:23> el<3:24>
n<> u<25> t<Constant_primary> p<26> c<24> l<3:23> el<3:24>
n<> u<26> t<Constant_expression> p<27> c<25> l<3:23> el<3:24>
n<> u<27> t<Constant_range> p<28> c<22> l<3:20> el<3:24>
n<> u<28> t<Packed_dimension> p<29> c<27> l<3:19> el<3:25>
n<> u<29> t<Data_type> p<30> c<18> l<3:13> el<3:25>
n<> u<30> t<Data_type_or_implicit> p<40> c<29> s<39> l<3:13> el<3:25>
n<IdcodeValue> u<31> t<StringConst> p<38> s<37> l<3:30> el<3:41>
n<32'h0000_0001> u<32> t<IntConst> p<33> l<3:44> el<3:57>
n<> u<33> t<Primary_literal> p<34> c<32> l<3:44> el<3:57>
n<> u<34> t<Constant_primary> p<35> c<33> l<3:44> el<3:57>
n<> u<35> t<Constant_expression> p<36> c<34> l<3:44> el<3:57>
n<> u<36> t<Constant_mintypmax_expression> p<37> c<35> l<3:44> el<3:57>
n<> u<37> t<Constant_param_expression> p<38> c<36> l<3:44> el<3:57>
n<> u<38> t<Param_assignment> p<39> c<31> l<3:30> el<3:57>
n<> u<39> t<List_of_param_assignments> p<40> c<38> l<3:30> el<3:57>
n<> u<40> t<Parameter_declaration> p<41> c<30> l<3:3> el<3:57>
n<> u<41> t<Parameter_port_declaration> p<42> c<40> l<3:3> el<3:57>
n<> u<42> t<Parameter_port_list> p<209> c<17> s<208> l<1:14> el<4:2>
n<> u<43> t<PortDir_Inp> p<48> s<47> l<5:3> el<5:8>
n<> u<44> t<IntVec_TypeLogic> p<45> l<5:10> el<5:15>
n<> u<45> t<Data_type> p<46> c<44> l<5:10> el<5:15>
n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<5:10> el<5:15>
n<> u<47> t<Net_port_type> p<48> c<46> l<5:10> el<5:15>
n<> u<48> t<Net_port_header> p<50> c<43> s<49> l<5:3> el<5:15>
n<clk_i> u<49> t<StringConst> p<50> l<5:30> el<5:35>
n<> u<50> t<Ansi_port_declaration> p<208> c<48> s<58> l<5:3> el<5:35>
n<> u<51> t<PortDir_Inp> p<56> s<55> l<6:3> el<6:8>
n<> u<52> t<IntVec_TypeLogic> p<53> l<6:10> el<6:15>
n<> u<53> t<Data_type> p<54> c<52> l<6:10> el<6:15>
n<> u<54> t<Data_type_or_implicit> p<55> c<53> l<6:10> el<6:15>
n<> u<55> t<Net_port_type> p<56> c<54> l<6:10> el<6:15>
n<> u<56> t<Net_port_header> p<58> c<51> s<57> l<6:3> el<6:15>
n<rst_ni> u<57> t<StringConst> p<58> l<6:30> el<6:36>
n<> u<58> t<Ansi_port_declaration> p<208> c<56> s<69> l<6:3> el<6:36>
n<> u<59> t<PortDir_Inp> p<67> s<66> l<8:3> el<8:8>
n<lc_ctrl_pkg> u<60> t<StringConst> p<61> l<8:10> el<8:21>
n<> u<61> t<Class_type> p<62> c<60> l<8:10> el<8:21>
n<> u<62> t<Class_scope> p<64> c<61> s<63> l<8:10> el<8:23>
n<lc_tx_t> u<63> t<StringConst> p<64> l<8:23> el<8:30>
n<> u<64> t<Data_type> p<65> c<62> l<8:10> el<8:30>
n<> u<65> t<Data_type_or_implicit> p<66> c<64> l<8:10> el<8:30>
n<> u<66> t<Net_port_type> p<67> c<65> l<8:10> el<8:30>
n<> u<67> t<Net_port_header> p<69> c<59> s<68> l<8:3> el<8:30>
n<hw_debug_en_i> u<68> t<StringConst> p<69> l<8:31> el<8:44>
n<> u<69> t<Ansi_port_declaration> p<208> c<67> s<77> l<8:3> el<8:44>
n<> u<70> t<PortDir_Inp> p<75> s<74> l<9:3> el<9:8>
n<> u<71> t<IntVec_TypeLogic> p<72> l<9:10> el<9:15>
n<> u<72> t<Data_type> p<73> c<71> l<9:10> el<9:15>
n<> u<73> t<Data_type_or_implicit> p<74> c<72> l<9:10> el<9:15>
n<> u<74> t<Net_port_type> p<75> c<73> l<9:10> el<9:15>
n<> u<75> t<Net_port_header> p<77> c<70> s<76> l<9:3> el<9:15>
n<testmode_i> u<76> t<StringConst> p<77> l<9:30> el<9:40>
n<> u<77> t<Ansi_port_declaration> p<208> c<75> s<85> l<9:3> el<9:40>
n<> u<78> t<PortDir_Out> p<83> s<82> l<10:3> el<10:9>
n<> u<79> t<IntVec_TypeLogic> p<80> l<10:10> el<10:15>
n<> u<80> t<Data_type> p<81> c<79> l<10:10> el<10:15>
n<> u<81> t<Data_type_or_implicit> p<82> c<80> l<10:10> el<10:15>
n<> u<82> t<Net_port_type> p<83> c<81> l<10:10> el<10:15>
n<> u<83> t<Net_port_header> p<85> c<78> s<84> l<10:3> el<10:15>
n<ndmreset_o> u<84> t<StringConst> p<85> l<10:30> el<10:40>
n<> u<85> t<Ansi_port_declaration> p<208> c<83> s<93> l<10:3> el<10:40>
n<> u<86> t<PortDir_Out> p<91> s<90> l<11:3> el<11:9>
n<> u<87> t<IntVec_TypeLogic> p<88> l<11:10> el<11:15>
n<> u<88> t<Data_type> p<89> c<87> l<11:10> el<11:15>
n<> u<89> t<Data_type_or_implicit> p<90> c<88> l<11:10> el<11:15>
n<> u<90> t<Net_port_type> p<91> c<89> l<11:10> el<11:15>
n<> u<91> t<Net_port_header> p<93> c<86> s<92> l<11:3> el<11:15>
n<dmactive_o> u<92> t<StringConst> p<93> l<11:30> el<11:40>
n<> u<93> t<Ansi_port_declaration> p<208> c<91> s<117> l<11:3> el<11:40>
n<> u<94> t<PortDir_Out> p<115> s<114> l<12:3> el<12:9>
n<> u<95> t<IntVec_TypeLogic> p<112> s<111> l<12:10> el<12:15>
n<NrHarts> u<96> t<StringConst> p<97> l<12:17> el<12:24>
n<> u<97> t<Primary_literal> p<98> c<96> l<12:17> el<12:24>
n<> u<98> t<Constant_primary> p<99> c<97> l<12:17> el<12:24>
n<> u<99> t<Constant_expression> p<105> c<98> s<104> l<12:17> el<12:24>
n<1> u<100> t<IntConst> p<101> l<12:25> el<12:26>
n<> u<101> t<Primary_literal> p<102> c<100> l<12:25> el<12:26>
n<> u<102> t<Constant_primary> p<103> c<101> l<12:25> el<12:26>
n<> u<103> t<Constant_expression> p<105> c<102> l<12:25> el<12:26>
n<> u<104> t<BinOp_Minus> p<105> s<103> l<12:24> el<12:25>
n<> u<105> t<Constant_expression> p<110> c<99> s<109> l<12:17> el<12:26>
n<0> u<106> t<IntConst> p<107> l<12:27> el<12:28>
n<> u<107> t<Primary_literal> p<108> c<106> l<12:27> el<12:28>
n<> u<108> t<Constant_primary> p<109> c<107> l<12:27> el<12:28>
n<> u<109> t<Constant_expression> p<110> c<108> l<12:27> el<12:28>
n<> u<110> t<Constant_range> p<111> c<105> l<12:17> el<12:28>
n<> u<111> t<Packed_dimension> p<112> c<110> l<12:16> el<12:29>
n<> u<112> t<Data_type> p<113> c<95> l<12:10> el<12:29>
n<> u<113> t<Data_type_or_implicit> p<114> c<112> l<12:10> el<12:29>
n<> u<114> t<Net_port_type> p<115> c<113> l<12:10> el<12:29>
n<> u<115> t<Net_port_header> p<117> c<94> s<116> l<12:3> el<12:29>
n<debug_req_o> u<116> t<StringConst> p<117> l<12:30> el<12:41>
n<> u<117> t<Ansi_port_declaration> p<208> c<115> s<141> l<12:3> el<12:41>
n<> u<118> t<PortDir_Inp> p<139> s<138> l<13:3> el<13:8>
n<> u<119> t<IntVec_TypeLogic> p<136> s<135> l<13:10> el<13:15>
n<NrHarts> u<120> t<StringConst> p<121> l<13:17> el<13:24>
n<> u<121> t<Primary_literal> p<122> c<120> l<13:17> el<13:24>
n<> u<122> t<Constant_primary> p<123> c<121> l<13:17> el<13:24>
n<> u<123> t<Constant_expression> p<129> c<122> s<128> l<13:17> el<13:24>
n<1> u<124> t<IntConst> p<125> l<13:25> el<13:26>
n<> u<125> t<Primary_literal> p<126> c<124> l<13:25> el<13:26>
n<> u<126> t<Constant_primary> p<127> c<125> l<13:25> el<13:26>
n<> u<127> t<Constant_expression> p<129> c<126> l<13:25> el<13:26>
n<> u<128> t<BinOp_Minus> p<129> s<127> l<13:24> el<13:25>
n<> u<129> t<Constant_expression> p<134> c<123> s<133> l<13:17> el<13:26>
n<0> u<130> t<IntConst> p<131> l<13:27> el<13:28>
n<> u<131> t<Primary_literal> p<132> c<130> l<13:27> el<13:28>
n<> u<132> t<Constant_primary> p<133> c<131> l<13:27> el<13:28>
n<> u<133> t<Constant_expression> p<134> c<132> l<13:27> el<13:28>
n<> u<134> t<Constant_range> p<135> c<129> l<13:17> el<13:28>
n<> u<135> t<Packed_dimension> p<136> c<134> l<13:16> el<13:29>
n<> u<136> t<Data_type> p<137> c<119> l<13:10> el<13:29>
n<> u<137> t<Data_type_or_implicit> p<138> c<136> l<13:10> el<13:29>
n<> u<138> t<Net_port_type> p<139> c<137> l<13:10> el<13:29>
n<> u<139> t<Net_port_header> p<141> c<118> s<140> l<13:3> el<13:29>
n<unavailable_i> u<140> t<StringConst> p<141> l<13:30> el<13:43>
n<> u<141> t<Ansi_port_declaration> p<208> c<139> s<152> l<13:3> el<13:43>
n<> u<142> t<PortDir_Inp> p<150> s<149> l<17:3> el<17:8>
n<tlul_pkg> u<143> t<StringConst> p<144> l<17:10> el<17:18>
n<> u<144> t<Class_type> p<145> c<143> l<17:10> el<17:18>
n<> u<145> t<Class_scope> p<147> c<144> s<146> l<17:10> el<17:20>
n<tl_h2d_t> u<146> t<StringConst> p<147> l<17:20> el<17:28>
n<> u<147> t<Data_type> p<148> c<145> l<17:10> el<17:28>
n<> u<148> t<Data_type_or_implicit> p<149> c<147> l<17:10> el<17:28>
n<> u<149> t<Net_port_type> p<150> c<148> l<17:10> el<17:28>
n<> u<150> t<Net_port_header> p<152> c<142> s<151> l<17:3> el<17:28>
n<tl_d_i> u<151> t<StringConst> p<152> l<17:30> el<17:36>
n<> u<152> t<Ansi_port_declaration> p<208> c<150> s<163> l<17:3> el<17:36>
n<> u<153> t<PortDir_Out> p<161> s<160> l<18:3> el<18:9>
n<tlul_pkg> u<154> t<StringConst> p<155> l<18:10> el<18:18>
n<> u<155> t<Class_type> p<156> c<154> l<18:10> el<18:18>
n<> u<156> t<Class_scope> p<158> c<155> s<157> l<18:10> el<18:20>
n<tl_d2h_t> u<157> t<StringConst> p<158> l<18:20> el<18:28>
n<> u<158> t<Data_type> p<159> c<156> l<18:10> el<18:28>
n<> u<159> t<Data_type_or_implicit> p<160> c<158> l<18:10> el<18:28>
n<> u<160> t<Net_port_type> p<161> c<159> l<18:10> el<18:28>
n<> u<161> t<Net_port_header> p<163> c<153> s<162> l<18:3> el<18:28>
n<tl_d_o> u<162> t<StringConst> p<163> l<18:30> el<18:36>
n<> u<163> t<Ansi_port_declaration> p<208> c<161> s<174> l<18:3> el<18:36>
n<> u<164> t<PortDir_Out> p<172> s<171> l<21:3> el<21:9>
n<tlul_pkg> u<165> t<StringConst> p<166> l<21:10> el<21:18>
n<> u<166> t<Class_type> p<167> c<165> l<21:10> el<21:18>
n<> u<167> t<Class_scope> p<169> c<166> s<168> l<21:10> el<21:20>
n<tl_h2d_t> u<168> t<StringConst> p<169> l<21:20> el<21:28>
n<> u<169> t<Data_type> p<170> c<167> l<21:10> el<21:28>
n<> u<170> t<Data_type_or_implicit> p<171> c<169> l<21:10> el<21:28>
n<> u<171> t<Net_port_type> p<172> c<170> l<21:10> el<21:28>
n<> u<172> t<Net_port_header> p<174> c<164> s<173> l<21:3> el<21:28>
n<tl_h_o> u<173> t<StringConst> p<174> l<21:30> el<21:36>
n<> u<174> t<Ansi_port_declaration> p<208> c<172> s<185> l<21:3> el<21:36>
n<> u<175> t<PortDir_Inp> p<183> s<182> l<22:3> el<22:8>
n<tlul_pkg> u<176> t<StringConst> p<177> l<22:10> el<22:18>
n<> u<177> t<Class_type> p<178> c<176> l<22:10> el<22:18>
n<> u<178> t<Class_scope> p<180> c<177> s<179> l<22:10> el<22:20>
n<tl_d2h_t> u<179> t<StringConst> p<180> l<22:20> el<22:28>
n<> u<180> t<Data_type> p<181> c<178> l<22:10> el<22:28>
n<> u<181> t<Data_type_or_implicit> p<182> c<180> l<22:10> el<22:28>
n<> u<182> t<Net_port_type> p<183> c<181> l<22:10> el<22:28>
n<> u<183> t<Net_port_header> p<185> c<175> s<184> l<22:3> el<22:28>
n<tl_h_i> u<184> t<StringConst> p<185> l<22:30> el<22:36>
n<> u<185> t<Ansi_port_declaration> p<208> c<183> s<196> l<22:3> el<22:36>
n<> u<186> t<PortDir_Inp> p<194> s<193> l<24:3> el<24:8>
n<jtag_pkg> u<187> t<StringConst> p<188> l<24:10> el<24:18>
n<> u<188> t<Class_type> p<189> c<187> l<24:10> el<24:18>
n<> u<189> t<Class_scope> p<191> c<188> s<190> l<24:10> el<24:20>
n<jtag_req_t> u<190> t<StringConst> p<191> l<24:20> el<24:30>
n<> u<191> t<Data_type> p<192> c<189> l<24:10> el<24:30>
n<> u<192> t<Data_type_or_implicit> p<193> c<191> l<24:10> el<24:30>
n<> u<193> t<Net_port_type> p<194> c<192> l<24:10> el<24:30>
n<> u<194> t<Net_port_header> p<196> c<186> s<195> l<24:3> el<24:30>
n<jtag_req_i> u<195> t<StringConst> p<196> l<24:31> el<24:41>
n<> u<196> t<Ansi_port_declaration> p<208> c<194> s<207> l<24:3> el<24:41>
n<> u<197> t<PortDir_Out> p<205> s<204> l<25:3> el<25:9>
n<jtag_pkg> u<198> t<StringConst> p<199> l<25:10> el<25:18>
n<> u<199> t<Class_type> p<200> c<198> l<25:10> el<25:18>
n<> u<200> t<Class_scope> p<202> c<199> s<201> l<25:10> el<25:20>
n<jtag_rsp_t> u<201> t<StringConst> p<202> l<25:20> el<25:30>
n<> u<202> t<Data_type> p<203> c<200> l<25:10> el<25:30>
n<> u<203> t<Data_type_or_implicit> p<204> c<202> l<25:10> el<25:30>
n<> u<204> t<Net_port_type> p<205> c<203> l<25:10> el<25:30>
n<> u<205> t<Net_port_header> p<207> c<197> s<206> l<25:3> el<25:30>
n<jtag_rsp_o> u<206> t<StringConst> p<207> l<25:31> el<25:41>
n<> u<207> t<Ansi_port_declaration> p<208> c<205> l<25:3> el<25:41>
n<> u<208> t<List_of_port_declarations> p<209> c<50> l<4:3> el<26:2>
n<> u<209> t<Module_ansi_header> p<280> c<2> s<224> l<1:1> el<26:3>
n<dm> u<210> t<StringConst> p<211> l<28:3> el<28:5>
n<> u<211> t<Class_type> p<212> c<210> l<28:3> el<28:5>
n<> u<212> t<Class_scope> p<214> c<211> s<213> l<28:3> el<28:7>
n<dmi_req_t> u<213> t<StringConst> p<214> l<28:7> el<28:16>
n<> u<214> t<Data_type> p<218> c<212> s<217> l<28:3> el<28:16>
n<dmi_req> u<215> t<StringConst> p<216> l<28:18> el<28:25>
n<> u<216> t<Variable_decl_assignment> p<217> c<215> l<28:18> el<28:25>
n<> u<217> t<List_of_variable_decl_assignments> p<218> c<216> l<28:18> el<28:25>
n<> u<218> t<Variable_declaration> p<219> c<214> l<28:3> el<28:26>
n<> u<219> t<Data_declaration> p<220> c<218> l<28:3> el<28:26>
n<> u<220> t<Package_or_generate_item_declaration> p<221> c<219> l<28:3> el<28:26>
n<> u<221> t<Module_or_generate_item_declaration> p<222> c<220> l<28:3> el<28:26>
n<> u<222> t<Module_common_item> p<223> c<221> l<28:3> el<28:26>
n<> u<223> t<Module_or_generate_item> p<224> c<222> l<28:3> el<28:26>
n<> u<224> t<Non_port_module_item> p<280> c<223> s<239> l<28:3> el<28:26>
n<dm> u<225> t<StringConst> p<226> l<29:3> el<29:5>
n<> u<226> t<Class_type> p<227> c<225> l<29:3> el<29:5>
n<> u<227> t<Class_scope> p<229> c<226> s<228> l<29:3> el<29:7>
n<dmi_resp_t> u<228> t<StringConst> p<229> l<29:7> el<29:17>
n<> u<229> t<Data_type> p<233> c<227> s<232> l<29:3> el<29:17>
n<dmi_rsp> u<230> t<StringConst> p<231> l<29:18> el<29:25>
n<> u<231> t<Variable_decl_assignment> p<232> c<230> l<29:18> el<29:25>
n<> u<232> t<List_of_variable_decl_assignments> p<233> c<231> l<29:18> el<29:25>
n<> u<233> t<Variable_declaration> p<234> c<229> l<29:3> el<29:26>
n<> u<234> t<Data_declaration> p<235> c<233> l<29:3> el<29:26>
n<> u<235> t<Package_or_generate_item_declaration> p<236> c<234> l<29:3> el<29:26>
n<> u<236> t<Module_or_generate_item_declaration> p<237> c<235> l<29:3> el<29:26>
n<> u<237> t<Module_common_item> p<238> c<236> l<29:3> el<29:26>
n<> u<238> t<Module_or_generate_item> p<239> c<237> l<29:3> el<29:26>
n<> u<239> t<Non_port_module_item> p<280> c<238> s<253> l<29:3> el<29:26>
n<> u<240> t<IntVec_TypeLogic> p<241> l<30:3> el<30:8>
n<> u<241> t<Data_type> p<247> c<240> s<246> l<30:3> el<30:8>
n<dmi_req_valid> u<242> t<StringConst> p<243> l<30:9> el<30:22>
n<> u<243> t<Variable_decl_assignment> p<246> c<242> s<245> l<30:9> el<30:22>
n<dmi_req_ready> u<244> t<StringConst> p<245> l<30:24> el<30:37>
n<> u<245> t<Variable_decl_assignment> p<246> c<244> l<30:24> el<30:37>
n<> u<246> t<List_of_variable_decl_assignments> p<247> c<243> l<30:9> el<30:37>
n<> u<247> t<Variable_declaration> p<248> c<241> l<30:3> el<30:38>
n<> u<248> t<Data_declaration> p<249> c<247> l<30:3> el<30:38>
n<> u<249> t<Package_or_generate_item_declaration> p<250> c<248> l<30:3> el<30:38>
n<> u<250> t<Module_or_generate_item_declaration> p<251> c<249> l<30:3> el<30:38>
n<> u<251> t<Module_common_item> p<252> c<250> l<30:3> el<30:38>
n<> u<252> t<Module_or_generate_item> p<253> c<251> l<30:3> el<30:38>
n<> u<253> t<Non_port_module_item> p<280> c<252> s<267> l<30:3> el<30:38>
n<> u<254> t<IntVec_TypeLogic> p<255> l<31:3> el<31:8>
n<> u<255> t<Data_type> p<261> c<254> s<260> l<31:3> el<31:8>
n<dmi_rsp_valid> u<256> t<StringConst> p<257> l<31:9> el<31:22>
n<> u<257> t<Variable_decl_assignment> p<260> c<256> s<259> l<31:9> el<31:22>
n<dmi_rsp_ready> u<258> t<StringConst> p<259> l<31:24> el<31:37>
n<> u<259> t<Variable_decl_assignment> p<260> c<258> l<31:24> el<31:37>
n<> u<260> t<List_of_variable_decl_assignments> p<261> c<257> l<31:9> el<31:37>
n<> u<261> t<Variable_declaration> p<262> c<255> l<31:3> el<31:38>
n<> u<262> t<Data_declaration> p<263> c<261> l<31:3> el<31:38>
n<> u<263> t<Package_or_generate_item_declaration> p<264> c<262> l<31:3> el<31:38>
n<> u<264> t<Module_or_generate_item_declaration> p<265> c<263> l<31:3> el<31:38>
n<> u<265> t<Module_common_item> p<266> c<264> l<31:3> el<31:38>
n<> u<266> t<Module_or_generate_item> p<267> c<265> l<31:3> el<31:38>
n<> u<267> t<Non_port_module_item> p<280> c<266> s<279> l<31:3> el<31:38>
n<> u<268> t<IntVec_TypeLogic> p<269> l<32:3> el<32:8>
n<> u<269> t<Data_type> p<273> c<268> s<272> l<32:3> el<32:8>
n<dmi_rst_n> u<270> t<StringConst> p<271> l<32:9> el<32:18>
n<> u<271> t<Variable_decl_assignment> p<272> c<270> l<32:9> el<32:18>
n<> u<272> t<List_of_variable_decl_assignments> p<273> c<271> l<32:9> el<32:18>
n<> u<273> t<Variable_declaration> p<274> c<269> l<32:3> el<32:19>
n<> u<274> t<Data_declaration> p<275> c<273> l<32:3> el<32:19>
n<> u<275> t<Package_or_generate_item_declaration> p<276> c<274> l<32:3> el<32:19>
n<> u<276> t<Module_or_generate_item_declaration> p<277> c<275> l<32:3> el<32:19>
n<> u<277> t<Module_common_item> p<278> c<276> l<32:3> el<32:19>
n<> u<278> t<Module_or_generate_item> p<279> c<277> l<32:3> el<32:19>
n<> u<279> t<Non_port_module_item> p<280> c<278> l<32:3> el<32:19>
n<> u<280> t<Module_declaration> p<281> c<209> l<1:1> el<34:10>
n<> u<281> t<Description> p<555> c<280> s<462> l<1:1> el<34:10>
n<> u<282> t<Module_keyword> p<460> s<283> l<36:1> el<36:7>
n<dmidpi> u<283> t<StringConst> p<460> s<312> l<36:8> el<36:14>
n<> u<284> t<String_type> p<285> l<37:13> el<37:19>
n<> u<285> t<Data_type> p<286> c<284> l<37:13> el<37:19>
n<> u<286> t<Data_type_or_implicit> p<296> c<285> s<295> l<37:13> el<37:19>
n<Name> u<287> t<StringConst> p<294> s<293> l<37:20> el<37:24>
n<"dmi0"> u<288> t<StringLiteral> p<289> l<37:27> el<37:33>
n<> u<289> t<Primary_literal> p<290> c<288> l<37:27> el<37:33>
n<> u<290> t<Constant_primary> p<291> c<289> l<37:27> el<37:33>
n<> u<291> t<Constant_expression> p<292> c<290> l<37:27> el<37:33>
n<> u<292> t<Constant_mintypmax_expression> p<293> c<291> l<37:27> el<37:33>
n<> u<293> t<Constant_param_expression> p<294> c<292> l<37:27> el<37:33>
n<> u<294> t<Param_assignment> p<295> c<287> l<37:20> el<37:33>
n<> u<295> t<List_of_param_assignments> p<296> c<294> l<37:20> el<37:33>
n<> u<296> t<Parameter_declaration> p<297> c<286> l<37:3> el<37:33>
n<> u<297> t<Parameter_port_declaration> p<312> c<296> s<311> l<37:3> el<37:33>
n<> u<298> t<IntegerAtomType_Int> p<299> l<38:13> el<38:16>
n<> u<299> t<Data_type> p<300> c<298> l<38:13> el<38:16>
n<> u<300> t<Data_type_or_implicit> p<310> c<299> s<309> l<38:13> el<38:16>
n<ListenPort> u<301> t<StringConst> p<308> s<307> l<38:17> el<38:27>
n<44853> u<302> t<IntConst> p<303> l<38:30> el<38:35>
n<> u<303> t<Primary_literal> p<304> c<302> l<38:30> el<38:35>
n<> u<304> t<Constant_primary> p<305> c<303> l<38:30> el<38:35>
n<> u<305> t<Constant_expression> p<306> c<304> l<38:30> el<38:35>
n<> u<306> t<Constant_mintypmax_expression> p<307> c<305> l<38:30> el<38:35>
n<> u<307> t<Constant_param_expression> p<308> c<306> l<38:30> el<38:35>
n<> u<308> t<Param_assignment> p<309> c<301> l<38:17> el<38:35>
n<> u<309> t<List_of_param_assignments> p<310> c<308> l<38:17> el<38:35>
n<> u<310> t<Parameter_declaration> p<311> c<300> l<38:3> el<38:35>
n<> u<311> t<Parameter_port_declaration> p<312> c<310> l<38:3> el<38:35>
n<> u<312> t<Parameter_port_list> p<460> c<297> s<459> l<36:15> el<39:2>
n<> u<313> t<PortDir_Inp> p<318> s<317> l<40:3> el<40:8>
n<> u<314> t<IntVec_TypeBit> p<315> l<40:10> el<40:13>
n<> u<315> t<Data_type> p<316> c<314> l<40:10> el<40:13>
n<> u<316> t<Data_type_or_implicit> p<317> c<315> l<40:10> el<40:13>
n<> u<317> t<Net_port_type> p<318> c<316> l<40:10> el<40:13>
n<> u<318> t<Net_port_header> p<320> c<313> s<319> l<40:3> el<40:13>
n<clk_i> u<319> t<StringConst> p<320> l<40:21> el<40:26>
n<> u<320> t<Ansi_port_declaration> p<459> c<318> s<328> l<40:3> el<40:26>
n<> u<321> t<PortDir_Inp> p<326> s<325> l<41:3> el<41:8>
n<> u<322> t<IntVec_TypeBit> p<323> l<41:10> el<41:13>
n<> u<323> t<Data_type> p<324> c<322> l<41:10> el<41:13>
n<> u<324> t<Data_type_or_implicit> p<325> c<323> l<41:10> el<41:13>
n<> u<325> t<Net_port_type> p<326> c<324> l<41:10> el<41:13>
n<> u<326> t<Net_port_header> p<328> c<321> s<327> l<41:3> el<41:13>
n<rst_ni> u<327> t<StringConst> p<328> l<41:21> el<41:27>
n<> u<328> t<Ansi_port_declaration> p<459> c<326> s<336> l<41:3> el<41:27>
n<> u<329> t<PortDir_Out> p<334> s<333> l<43:3> el<43:9>
n<> u<330> t<IntVec_TypeBit> p<331> l<43:10> el<43:13>
n<> u<331> t<Data_type> p<332> c<330> l<43:10> el<43:13>
n<> u<332> t<Data_type_or_implicit> p<333> c<331> l<43:10> el<43:13>
n<> u<333> t<Net_port_type> p<334> c<332> l<43:10> el<43:13>
n<> u<334> t<Net_port_header> p<336> c<329> s<335> l<43:3> el<43:13>
n<dmi_req_valid> u<335> t<StringConst> p<336> l<43:21> el<43:34>
n<> u<336> t<Ansi_port_declaration> p<459> c<334> s<344> l<43:3> el<43:34>
n<> u<337> t<PortDir_Inp> p<342> s<341> l<44:3> el<44:8>
n<> u<338> t<IntVec_TypeBit> p<339> l<44:10> el<44:13>
n<> u<339> t<Data_type> p<340> c<338> l<44:10> el<44:13>
n<> u<340> t<Data_type_or_implicit> p<341> c<339> l<44:10> el<44:13>
n<> u<341> t<Net_port_type> p<342> c<340> l<44:10> el<44:13>
n<> u<342> t<Net_port_header> p<344> c<337> s<343> l<44:3> el<44:13>
n<dmi_req_ready> u<343> t<StringConst> p<344> l<44:21> el<44:34>
n<> u<344> t<Ansi_port_declaration> p<459> c<342> s<362> l<44:3> el<44:34>
n<> u<345> t<PortDir_Out> p<360> s<359> l<45:3> el<45:9>
n<> u<346> t<IntVec_TypeBit> p<357> s<356> l<45:10> el<45:13>
n<6> u<347> t<IntConst> p<348> l<45:15> el<45:16>
n<> u<348> t<Primary_literal> p<349> c<347> l<45:15> el<45:16>
n<> u<349> t<Constant_primary> p<350> c<348> l<45:15> el<45:16>
n<> u<350> t<Constant_expression> p<355> c<349> s<354> l<45:15> el<45:16>
n<0> u<351> t<IntConst> p<352> l<45:17> el<45:18>
n<> u<352> t<Primary_literal> p<353> c<351> l<45:17> el<45:18>
n<> u<353> t<Constant_primary> p<354> c<352> l<45:17> el<45:18>
n<> u<354> t<Constant_expression> p<355> c<353> l<45:17> el<45:18>
n<> u<355> t<Constant_range> p<356> c<350> l<45:15> el<45:18>
n<> u<356> t<Packed_dimension> p<357> c<355> l<45:14> el<45:19>
n<> u<357> t<Data_type> p<358> c<346> l<45:10> el<45:19>
n<> u<358> t<Data_type_or_implicit> p<359> c<357> l<45:10> el<45:19>
n<> u<359> t<Net_port_type> p<360> c<358> l<45:10> el<45:19>
n<> u<360> t<Net_port_header> p<362> c<345> s<361> l<45:3> el<45:19>
n<dmi_req_addr> u<361> t<StringConst> p<362> l<45:21> el<45:33>
n<> u<362> t<Ansi_port_declaration> p<459> c<360> s<380> l<45:3> el<45:33>
n<> u<363> t<PortDir_Out> p<378> s<377> l<46:3> el<46:9>
n<> u<364> t<IntVec_TypeBit> p<375> s<374> l<46:10> el<46:13>
n<1> u<365> t<IntConst> p<366> l<46:15> el<46:16>
n<> u<366> t<Primary_literal> p<367> c<365> l<46:15> el<46:16>
n<> u<367> t<Constant_primary> p<368> c<366> l<46:15> el<46:16>
n<> u<368> t<Constant_expression> p<373> c<367> s<372> l<46:15> el<46:16>
n<0> u<369> t<IntConst> p<370> l<46:17> el<46:18>
n<> u<370> t<Primary_literal> p<371> c<369> l<46:17> el<46:18>
n<> u<371> t<Constant_primary> p<372> c<370> l<46:17> el<46:18>
n<> u<372> t<Constant_expression> p<373> c<371> l<46:17> el<46:18>
n<> u<373> t<Constant_range> p<374> c<368> l<46:15> el<46:18>
n<> u<374> t<Packed_dimension> p<375> c<373> l<46:14> el<46:19>
n<> u<375> t<Data_type> p<376> c<364> l<46:10> el<46:19>
n<> u<376> t<Data_type_or_implicit> p<377> c<375> l<46:10> el<46:19>
n<> u<377> t<Net_port_type> p<378> c<376> l<46:10> el<46:19>
n<> u<378> t<Net_port_header> p<380> c<363> s<379> l<46:3> el<46:19>
n<dmi_req_op> u<379> t<StringConst> p<380> l<46:21> el<46:31>
n<> u<380> t<Ansi_port_declaration> p<459> c<378> s<398> l<46:3> el<46:31>
n<> u<381> t<PortDir_Out> p<396> s<395> l<47:3> el<47:9>
n<> u<382> t<IntVec_TypeBit> p<393> s<392> l<47:10> el<47:13>
n<31> u<383> t<IntConst> p<384> l<47:15> el<47:17>
n<> u<384> t<Primary_literal> p<385> c<383> l<47:15> el<47:17>
n<> u<385> t<Constant_primary> p<386> c<384> l<47:15> el<47:17>
n<> u<386> t<Constant_expression> p<391> c<385> s<390> l<47:15> el<47:17>
n<0> u<387> t<IntConst> p<388> l<47:18> el<47:19>
n<> u<388> t<Primary_literal> p<389> c<387> l<47:18> el<47:19>
n<> u<389> t<Constant_primary> p<390> c<388> l<47:18> el<47:19>
n<> u<390> t<Constant_expression> p<391> c<389> l<47:18> el<47:19>
n<> u<391> t<Constant_range> p<392> c<386> l<47:15> el<47:19>
n<> u<392> t<Packed_dimension> p<393> c<391> l<47:14> el<47:20>
n<> u<393> t<Data_type> p<394> c<382> l<47:10> el<47:20>
n<> u<394> t<Data_type_or_implicit> p<395> c<393> l<47:10> el<47:20>
n<> u<395> t<Net_port_type> p<396> c<394> l<47:10> el<47:20>
n<> u<396> t<Net_port_header> p<398> c<381> s<397> l<47:3> el<47:20>
n<dmi_req_data> u<397> t<StringConst> p<398> l<47:21> el<47:33>
n<> u<398> t<Ansi_port_declaration> p<459> c<396> s<406> l<47:3> el<47:33>
n<> u<399> t<PortDir_Inp> p<404> s<403> l<48:3> el<48:8>
n<> u<400> t<IntVec_TypeBit> p<401> l<48:10> el<48:13>
n<> u<401> t<Data_type> p<402> c<400> l<48:10> el<48:13>
n<> u<402> t<Data_type_or_implicit> p<403> c<401> l<48:10> el<48:13>
n<> u<403> t<Net_port_type> p<404> c<402> l<48:10> el<48:13>
n<> u<404> t<Net_port_header> p<406> c<399> s<405> l<48:3> el<48:13>
n<dmi_rsp_valid> u<405> t<StringConst> p<406> l<48:21> el<48:34>
n<> u<406> t<Ansi_port_declaration> p<459> c<404> s<414> l<48:3> el<48:34>
n<> u<407> t<PortDir_Out> p<412> s<411> l<49:3> el<49:9>
n<> u<408> t<IntVec_TypeBit> p<409> l<49:10> el<49:13>
n<> u<409> t<Data_type> p<410> c<408> l<49:10> el<49:13>
n<> u<410> t<Data_type_or_implicit> p<411> c<409> l<49:10> el<49:13>
n<> u<411> t<Net_port_type> p<412> c<410> l<49:10> el<49:13>
n<> u<412> t<Net_port_header> p<414> c<407> s<413> l<49:3> el<49:13>
n<dmi_rsp_ready> u<413> t<StringConst> p<414> l<49:21> el<49:34>
n<> u<414> t<Ansi_port_declaration> p<459> c<412> s<432> l<49:3> el<49:34>
n<> u<415> t<PortDir_Inp> p<430> s<429> l<50:3> el<50:8>
n<> u<416> t<IntVec_TypeBit> p<427> s<426> l<50:10> el<50:13>
n<31> u<417> t<IntConst> p<418> l<50:15> el<50:17>
n<> u<418> t<Primary_literal> p<419> c<417> l<50:15> el<50:17>
n<> u<419> t<Constant_primary> p<420> c<418> l<50:15> el<50:17>
n<> u<420> t<Constant_expression> p<425> c<419> s<424> l<50:15> el<50:17>
n<0> u<421> t<IntConst> p<422> l<50:18> el<50:19>
n<> u<422> t<Primary_literal> p<423> c<421> l<50:18> el<50:19>
n<> u<423> t<Constant_primary> p<424> c<422> l<50:18> el<50:19>
n<> u<424> t<Constant_expression> p<425> c<423> l<50:18> el<50:19>
n<> u<425> t<Constant_range> p<426> c<420> l<50:15> el<50:19>
n<> u<426> t<Packed_dimension> p<427> c<425> l<50:14> el<50:20>
n<> u<427> t<Data_type> p<428> c<416> l<50:10> el<50:20>
n<> u<428> t<Data_type_or_implicit> p<429> c<427> l<50:10> el<50:20>
n<> u<429> t<Net_port_type> p<430> c<428> l<50:10> el<50:20>
n<> u<430> t<Net_port_header> p<432> c<415> s<431> l<50:3> el<50:20>
n<dmi_rsp_data> u<431> t<StringConst> p<432> l<50:21> el<50:33>
n<> u<432> t<Ansi_port_declaration> p<459> c<430> s<450> l<50:3> el<50:33>
n<> u<433> t<PortDir_Inp> p<448> s<447> l<51:3> el<51:8>
n<> u<434> t<IntVec_TypeBit> p<445> s<444> l<51:10> el<51:13>
n<1> u<435> t<IntConst> p<436> l<51:15> el<51:16>
n<> u<436> t<Primary_literal> p<437> c<435> l<51:15> el<51:16>
n<> u<437> t<Constant_primary> p<438> c<436> l<51:15> el<51:16>
n<> u<438> t<Constant_expression> p<443> c<437> s<442> l<51:15> el<51:16>
n<0> u<439> t<IntConst> p<440> l<51:17> el<51:18>
n<> u<440> t<Primary_literal> p<441> c<439> l<51:17> el<51:18>
n<> u<441> t<Constant_primary> p<442> c<440> l<51:17> el<51:18>
n<> u<442> t<Constant_expression> p<443> c<441> l<51:17> el<51:18>
n<> u<443> t<Constant_range> p<444> c<438> l<51:15> el<51:18>
n<> u<444> t<Packed_dimension> p<445> c<443> l<51:14> el<51:19>
n<> u<445> t<Data_type> p<446> c<434> l<51:10> el<51:19>
n<> u<446> t<Data_type_or_implicit> p<447> c<445> l<51:10> el<51:19>
n<> u<447> t<Net_port_type> p<448> c<446> l<51:10> el<51:19>
n<> u<448> t<Net_port_header> p<450> c<433> s<449> l<51:3> el<51:19>
n<dmi_rsp_resp> u<449> t<StringConst> p<450> l<51:21> el<51:33>
n<> u<450> t<Ansi_port_declaration> p<459> c<448> s<458> l<51:3> el<51:33>
n<> u<451> t<PortDir_Out> p<456> s<455> l<52:3> el<52:9>
n<> u<452> t<IntVec_TypeBit> p<453> l<52:10> el<52:13>
n<> u<453> t<Data_type> p<454> c<452> l<52:10> el<52:13>
n<> u<454> t<Data_type_or_implicit> p<455> c<453> l<52:10> el<52:13>
n<> u<455> t<Net_port_type> p<456> c<454> l<52:10> el<52:13>
n<> u<456> t<Net_port_header> p<458> c<451> s<457> l<52:3> el<52:13>
n<dmi_rst_n> u<457> t<StringConst> p<458> l<52:21> el<52:30>
n<> u<458> t<Ansi_port_declaration> p<459> c<456> l<52:3> el<52:30>
n<> u<459> t<List_of_port_declarations> p<460> c<320> l<39:2> el<53:2>
n<> u<460> t<Module_ansi_header> p<461> c<282> l<36:1> el<53:3>
n<> u<461> t<Module_declaration> p<462> c<460> l<36:1> el<54:10>
n<> u<462> t<Description> p<555> c<461> s<554> l<36:1> el<54:10>
n<> u<463> t<Module_keyword> p<465> s<464> l<56:1> el<56:7>
n<top> u<464> t<StringConst> p<465> l<56:8> el<56:11>
n<> u<465> t<Module_ansi_header> p<553> c<463> s<552> l<56:1> el<56:12>
n<rv_dm> u<466> t<StringConst> p<549> s<548> l<57:8> el<57:13>
n<dmidpi> u<467> t<StringConst> p<547> s<546> l<57:14> el<57:20>
n<u_dmidpi> u<468> t<StringConst> p<469> l<57:21> el<57:29>
n<> u<469> t<Name_of_instance> p<546> c<468> s<545> l<57:21> el<57:29>
n<clk_i> u<470> t<StringConst> p<471> l<58:6> el<58:11>
n<> u<471> t<Named_port_connection> p<545> c<470> s<473> l<58:5> el<58:11>
n<rst_ni> u<472> t<StringConst> p<473> l<59:6> el<59:12>
n<> u<473> t<Named_port_connection> p<545> c<472> s<475> l<59:5> el<59:12>
n<dmi_req_valid> u<474> t<StringConst> p<475> l<60:6> el<60:19>
n<> u<475> t<Named_port_connection> p<545> c<474> s<477> l<60:5> el<60:19>
n<dmi_req_ready> u<476> t<StringConst> p<477> l<61:6> el<61:19>
n<> u<477> t<Named_port_connection> p<545> c<476> s<488> l<61:5> el<61:19>
n<dmi_req_addr> u<478> t<StringConst> p<488> s<486> l<62:6> el<62:18>
n<dmi_req> u<479> t<StringConst> p<483> s<480> l<62:22> el<62:29>
n<addr> u<480> t<StringConst> p<483> s<482> l<62:30> el<62:34>
n<> u<481> t<Bit_select> p<482> l<62:34> el<62:34>
n<> u<482> t<Select> p<483> c<481> l<62:34> el<62:34>
n<> u<483> t<Complex_func_call> p<484> c<479> l<62:22> el<62:34>
n<> u<484> t<Primary> p<485> c<483> l<62:22> el<62:34>
n<> u<485> t<Expression> p<488> c<484> s<487> l<62:22> el<62:34>
n<> u<486> t<OpenParens> p<488> s<485> l<62:21> el<62:22>
n<> u<487> t<CloseParens> p<488> l<62:34> el<62:35>
n<> u<488> t<Named_port_connection> p<545> c<478> s<499> l<62:5> el<62:35>
n<dmi_req_op> u<489> t<StringConst> p<499> s<497> l<63:6> el<63:16>
n<dmi_req> u<490> t<StringConst> p<494> s<491> l<63:22> el<63:29>
n<op> u<491> t<StringConst> p<494> s<493> l<63:30> el<63:32>
n<> u<492> t<Bit_select> p<493> l<63:32> el<63:32>
n<> u<493> t<Select> p<494> c<492> l<63:32> el<63:32>
n<> u<494> t<Complex_func_call> p<495> c<490> l<63:22> el<63:32>
n<> u<495> t<Primary> p<496> c<494> l<63:22> el<63:32>
n<> u<496> t<Expression> p<499> c<495> s<498> l<63:22> el<63:32>
n<> u<497> t<OpenParens> p<499> s<496> l<63:21> el<63:22>
n<> u<498> t<CloseParens> p<499> l<63:32> el<63:33>
n<> u<499> t<Named_port_connection> p<545> c<489> s<510> l<63:5> el<63:33>
n<dmi_req_data> u<500> t<StringConst> p<510> s<508> l<64:6> el<64:18>
n<dmi_req> u<501> t<StringConst> p<505> s<502> l<64:22> el<64:29>
n<data> u<502> t<StringConst> p<505> s<504> l<64:30> el<64:34>
n<> u<503> t<Bit_select> p<504> l<64:34> el<64:34>
n<> u<504> t<Select> p<505> c<503> l<64:34> el<64:34>
n<> u<505> t<Complex_func_call> p<506> c<501> l<64:22> el<64:34>
n<> u<506> t<Primary> p<507> c<505> l<64:22> el<64:34>
n<> u<507> t<Expression> p<510> c<506> s<509> l<64:22> el<64:34>
n<> u<508> t<OpenParens> p<510> s<507> l<64:21> el<64:22>
n<> u<509> t<CloseParens> p<510> l<64:34> el<64:35>
n<> u<510> t<Named_port_connection> p<545> c<500> s<512> l<64:5> el<64:35>
n<dmi_rsp_valid> u<511> t<StringConst> p<512> l<65:6> el<65:19>
n<> u<512> t<Named_port_connection> p<545> c<511> s<514> l<65:5> el<65:19>
n<dmi_rsp_ready> u<513> t<StringConst> p<514> l<66:6> el<66:19>
n<> u<514> t<Named_port_connection> p<545> c<513> s<525> l<66:5> el<66:19>
n<dmi_rsp_data> u<515> t<StringConst> p<525> s<523> l<67:6> el<67:18>
n<dmi_rsp> u<516> t<StringConst> p<520> s<517> l<67:22> el<67:29>
n<data> u<517> t<StringConst> p<520> s<519> l<67:30> el<67:34>
n<> u<518> t<Bit_select> p<519> l<67:34> el<67:34>
n<> u<519> t<Select> p<520> c<518> l<67:34> el<67:34>
n<> u<520> t<Complex_func_call> p<521> c<516> l<67:22> el<67:34>
n<> u<521> t<Primary> p<522> c<520> l<67:22> el<67:34>
n<> u<522> t<Expression> p<525> c<521> s<524> l<67:22> el<67:34>
n<> u<523> t<OpenParens> p<525> s<522> l<67:21> el<67:22>
n<> u<524> t<CloseParens> p<525> l<67:34> el<67:35>
n<> u<525> t<Named_port_connection> p<545> c<515> s<536> l<67:5> el<67:35>
n<dmi_rsp_resp> u<526> t<StringConst> p<536> s<534> l<68:6> el<68:18>
n<dmi_rsp> u<527> t<StringConst> p<531> s<528> l<68:22> el<68:29>
n<resp> u<528> t<StringConst> p<531> s<530> l<68:30> el<68:34>
n<> u<529> t<Bit_select> p<530> l<68:34> el<68:34>
n<> u<530> t<Select> p<531> c<529> l<68:34> el<68:34>
n<> u<531> t<Complex_func_call> p<532> c<527> l<68:22> el<68:34>
n<> u<532> t<Primary> p<533> c<531> l<68:22> el<68:34>
n<> u<533> t<Expression> p<536> c<532> s<535> l<68:22> el<68:34>
n<> u<534> t<OpenParens> p<536> s<533> l<68:21> el<68:22>
n<> u<535> t<CloseParens> p<536> l<68:34> el<68:35>
n<> u<536> t<Named_port_connection> p<545> c<526> s<544> l<68:5> el<68:35>
n<dmi_rst_n> u<537> t<StringConst> p<544> s<542> l<69:6> el<69:15>
n<dmi_rst_n> u<538> t<StringConst> p<539> l<69:22> el<69:31>
n<> u<539> t<Primary_literal> p<540> c<538> l<69:22> el<69:31>
n<> u<540> t<Primary> p<541> c<539> l<69:22> el<69:31>
n<> u<541> t<Expression> p<544> c<540> s<543> l<69:22> el<69:31>
n<> u<542> t<OpenParens> p<544> s<541> l<69:21> el<69:22>
n<> u<543> t<CloseParens> p<544> l<69:31> el<69:32>
n<> u<544> t<Named_port_connection> p<545> c<537> l<69:5> el<69:32>
n<> u<545> t<List_of_port_connections> p<546> c<471> l<58:5> el<69:32>
n<> u<546> t<Hierarchical_instance> p<547> c<469> l<57:21> el<70:4>
n<> u<547> t<Module_instantiation> p<548> c<467> l<57:14> el<70:5>
n<> u<548> t<Bind_instantiation> p<549> c<547> l<57:14> el<70:5>
n<> u<549> t<Bind_directive> p<550> c<466> l<57:3> el<70:5>
n<> u<550> t<Module_common_item> p<551> c<549> l<57:3> el<70:5>
n<> u<551> t<Module_or_generate_item> p<552> c<550> l<57:3> el<70:5>
n<> u<552> t<Non_port_module_item> p<553> c<551> l<57:3> el<70:5>
n<> u<553> t<Module_declaration> p<554> c<465> l<56:1> el<71:10>
n<> u<554> t<Description> p<555> c<553> l<56:1> el<71:10>
n<> u<555> t<Source_text> p<556> c<281> l<1:1> el<71:10>
n<> u<556> t<Top_level_rule> c<1> l<1:1> el<72:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "rv_dm".

[WRN:PA0205] dut.sv:36:1: No timescale set for "dmidpi".

[WRN:PA0205] dut.sv:56:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:36:1: Compile module "work@dmidpi".

[INF:CP0303] dut.sv:1:1: Compile module "work@rv_dm".

[INF:CP0303] dut.sv:56:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@rv_dm".

[NTE:EL0503] dut.sv:56:1: Top level module "work@top".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 3.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/BindStmt2/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/BindStmt2/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/BindStmt2/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@rv_dm)
|vpiElaborated:1
|vpiName:work@rv_dm
|uhdmallModules:
\_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiFullName:work@dmidpi
  |vpiParameter:
  \_parameter: (work@dmidpi.Name), line:37:20, endln:37:24, parent:work@dmidpi
    |STRING:dmi0
    |vpiTypespec:
    \_string_typespec: , line:37:13, endln:37:19, parent:work@dmidpi.Name
      |vpiParent:
      \_parameter: (work@dmidpi.Name), line:37:20, endln:37:24, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
    |vpiName:Name
    |vpiFullName:work@dmidpi.Name
  |vpiParameter:
  \_parameter: (work@dmidpi.ListenPort), line:38:17, endln:38:27, parent:work@dmidpi
    |UINT:44853
    |vpiTypespec:
    \_int_typespec: , line:38:13, endln:38:16, parent:work@dmidpi.ListenPort
      |vpiParent:
      \_parameter: (work@dmidpi.ListenPort), line:38:17, endln:38:27, parent:work@dmidpi
      |vpiSigned:1
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
    |vpiSigned:1
    |vpiName:ListenPort
    |vpiFullName:work@dmidpi.ListenPort
  |vpiParamAssign:
  \_param_assign: , line:37:20, endln:37:33, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
    |vpiRhs:
    \_constant: , line:37:27, endln:37:33
      |vpiDecompile:dmi0
      |vpiSize:4
      |STRING:dmi0
      |vpiTypespec:
      \_string_typespec: , line:37:13, endln:37:19, parent:work@dmidpi.Name
      |vpiConstType:6
    |vpiLhs:
    \_parameter: (work@dmidpi.Name), line:37:20, endln:37:24, parent:work@dmidpi
  |vpiParamAssign:
  \_param_assign: , line:38:17, endln:38:35, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
    |vpiRhs:
    \_constant: , line:38:30, endln:38:35
      |vpiDecompile:44853
      |vpiSize:32
      |UINT:44853
      |vpiTypespec:
      \_int_typespec: , line:38:13, endln:38:16, parent:work@dmidpi.ListenPort
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@dmidpi.ListenPort), line:38:17, endln:38:27, parent:work@dmidpi
  |vpiDefName:work@dmidpi
  |vpiNet:
  \_logic_net: (work@dmidpi.clk_i), line:40:21, endln:40:26, parent:work@dmidpi
    |vpiName:clk_i
    |vpiFullName:work@dmidpi.clk_i
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.rst_ni), line:41:21, endln:41:27, parent:work@dmidpi
    |vpiName:rst_ni
    |vpiFullName:work@dmidpi.rst_ni
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_req_valid), line:43:21, endln:43:34, parent:work@dmidpi
    |vpiName:dmi_req_valid
    |vpiFullName:work@dmidpi.dmi_req_valid
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_req_ready), line:44:21, endln:44:34, parent:work@dmidpi
    |vpiName:dmi_req_ready
    |vpiFullName:work@dmidpi.dmi_req_ready
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_req_addr), line:45:21, endln:45:33, parent:work@dmidpi
    |vpiName:dmi_req_addr
    |vpiFullName:work@dmidpi.dmi_req_addr
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_req_op), line:46:21, endln:46:31, parent:work@dmidpi
    |vpiName:dmi_req_op
    |vpiFullName:work@dmidpi.dmi_req_op
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_req_data), line:47:21, endln:47:33, parent:work@dmidpi
    |vpiName:dmi_req_data
    |vpiFullName:work@dmidpi.dmi_req_data
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_rsp_valid), line:48:21, endln:48:34, parent:work@dmidpi
    |vpiName:dmi_rsp_valid
    |vpiFullName:work@dmidpi.dmi_rsp_valid
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_rsp_ready), line:49:21, endln:49:34, parent:work@dmidpi
    |vpiName:dmi_rsp_ready
    |vpiFullName:work@dmidpi.dmi_rsp_ready
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_rsp_data), line:50:21, endln:50:33, parent:work@dmidpi
    |vpiName:dmi_rsp_data
    |vpiFullName:work@dmidpi.dmi_rsp_data
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_rsp_resp), line:51:21, endln:51:33, parent:work@dmidpi
    |vpiName:dmi_rsp_resp
    |vpiFullName:work@dmidpi.dmi_rsp_resp
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@dmidpi.dmi_rst_n), line:52:21, endln:52:30, parent:work@dmidpi
    |vpiName:dmi_rst_n
    |vpiFullName:work@dmidpi.dmi_rst_n
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiParent:
  \_design: (work@rv_dm)
  |vpiPort:
  \_port: (clk_i), line:40:21, endln:40:26, parent:work@dmidpi
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.clk_i), line:40:21, endln:40:26, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (rst_ni), line:41:21, endln:41:27, parent:work@dmidpi
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.rst_ni), line:41:21, endln:41:27, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_req_valid), line:43:21, endln:43:34, parent:work@dmidpi
    |vpiName:dmi_req_valid
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_req_valid), line:43:21, endln:43:34, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_req_ready), line:44:21, endln:44:34, parent:work@dmidpi
    |vpiName:dmi_req_ready
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_req_ready), line:44:21, endln:44:34, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_req_addr), line:45:21, endln:45:33, parent:work@dmidpi
    |vpiName:dmi_req_addr
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_req_addr), line:45:21, endln:45:33, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_req_op), line:46:21, endln:46:31, parent:work@dmidpi
    |vpiName:dmi_req_op
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_req_op), line:46:21, endln:46:31, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_req_data), line:47:21, endln:47:33, parent:work@dmidpi
    |vpiName:dmi_req_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_req_data), line:47:21, endln:47:33, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_rsp_valid), line:48:21, endln:48:34, parent:work@dmidpi
    |vpiName:dmi_rsp_valid
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_rsp_valid), line:48:21, endln:48:34, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_rsp_ready), line:49:21, endln:49:34, parent:work@dmidpi
    |vpiName:dmi_rsp_ready
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_rsp_ready), line:49:21, endln:49:34, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_rsp_data), line:50:21, endln:50:33, parent:work@dmidpi
    |vpiName:dmi_rsp_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_rsp_data), line:50:21, endln:50:33, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_rsp_resp), line:51:21, endln:51:33, parent:work@dmidpi
    |vpiName:dmi_rsp_resp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_rsp_resp), line:51:21, endln:51:33, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmi_rst_n), line:52:21, endln:52:30, parent:work@dmidpi
    |vpiName:dmi_rst_n
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dmidpi.dmi_rst_n), line:52:21, endln:52:30, parent:work@dmidpi
    |vpiParent:
    \_module: work@dmidpi (work@dmidpi) dut.sv:36:1: , endln:54:10, parent:work@rv_dm
|uhdmallModules:
\_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiFullName:work@rv_dm
  |vpiParameter:
  \_parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:37, parent:work@rv_dm
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:13, endln:2:16, parent:work@rv_dm.NrHarts
      |vpiParent:
      \_parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:37, parent:work@rv_dm
      |vpiSigned:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@rv_dm.NrHarts
  |vpiParameter:
  \_parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:41, parent:work@rv_dm
    |HEX:00000001
    |vpiTypespec:
    \_logic_typespec: , line:3:13, endln:3:18, parent:work@rv_dm.IdcodeValue
      |vpiParent:
      \_parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:41, parent:work@rv_dm
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
    |vpiName:IdcodeValue
    |vpiFullName:work@rv_dm.IdcodeValue
  |vpiParamAssign:
  \_param_assign: , line:2:30, endln:2:41, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
    |vpiRhs:
    \_constant: , line:2:40, endln:2:41
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:13, endln:2:16, parent:work@rv_dm.NrHarts
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:37, parent:work@rv_dm
  |vpiParamAssign:
  \_param_assign: , line:3:30, endln:3:57, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
    |vpiRhs:
    \_constant: , line:3:44, endln:3:57
      |vpiDecompile:32'h0000_0001
      |vpiSize:32
      |HEX:00000001
      |vpiTypespec:
      \_logic_typespec: , line:3:13, endln:3:18, parent:work@rv_dm.IdcodeValue
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:41, parent:work@rv_dm
  |vpiDefName:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.clk_i), line:5:30, endln:5:35, parent:work@rv_dm
    |vpiName:clk_i
    |vpiFullName:work@rv_dm.clk_i
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.rst_ni), line:6:30, endln:6:36, parent:work@rv_dm
    |vpiName:rst_ni
    |vpiFullName:work@rv_dm.rst_ni
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44, parent:work@rv_dm
    |vpiName:hw_debug_en_i
    |vpiFullName:work@rv_dm.hw_debug_en_i
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.testmode_i), line:9:30, endln:9:40, parent:work@rv_dm
    |vpiName:testmode_i
    |vpiFullName:work@rv_dm.testmode_i
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40, parent:work@rv_dm
    |vpiName:ndmreset_o
    |vpiFullName:work@rv_dm.ndmreset_o
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmactive_o), line:11:30, endln:11:40, parent:work@rv_dm
    |vpiName:dmactive_o
    |vpiFullName:work@rv_dm.dmactive_o
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
    |vpiName:debug_req_o
    |vpiFullName:work@rv_dm.debug_req_o
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
    |vpiName:unavailable_i
    |vpiFullName:work@rv_dm.unavailable_i
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.tl_d_i), line:17:30, endln:17:36, parent:work@rv_dm
    |vpiName:tl_d_i
    |vpiFullName:work@rv_dm.tl_d_i
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.tl_d_o), line:18:30, endln:18:36, parent:work@rv_dm
    |vpiName:tl_d_o
    |vpiFullName:work@rv_dm.tl_d_o
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.tl_h_o), line:21:30, endln:21:36, parent:work@rv_dm
    |vpiName:tl_h_o
    |vpiFullName:work@rv_dm.tl_h_o
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.tl_h_i), line:22:30, endln:22:36, parent:work@rv_dm
    |vpiName:tl_h_i
    |vpiFullName:work@rv_dm.tl_h_i
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41, parent:work@rv_dm
    |vpiName:jtag_req_i
    |vpiFullName:work@rv_dm.jtag_req_i
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41, parent:work@rv_dm
    |vpiName:jtag_rsp_o
    |vpiFullName:work@rv_dm.jtag_rsp_o
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmi_req), line:28:18, endln:28:25, parent:work@rv_dm
    |vpiName:dmi_req
    |vpiFullName:work@rv_dm.dmi_req
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmi_rsp), line:29:18, endln:29:25, parent:work@rv_dm
    |vpiName:dmi_rsp
    |vpiFullName:work@rv_dm.dmi_rsp
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmi_req_valid), line:30:9, endln:30:22, parent:work@rv_dm
    |vpiName:dmi_req_valid
    |vpiFullName:work@rv_dm.dmi_req_valid
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmi_req_ready), line:30:24, endln:30:37, parent:work@rv_dm
    |vpiName:dmi_req_ready
    |vpiFullName:work@rv_dm.dmi_req_ready
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmi_rsp_valid), line:31:9, endln:31:22, parent:work@rv_dm
    |vpiName:dmi_rsp_valid
    |vpiFullName:work@rv_dm.dmi_rsp_valid
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmi_rsp_ready), line:31:24, endln:31:37, parent:work@rv_dm
    |vpiName:dmi_rsp_ready
    |vpiFullName:work@rv_dm.dmi_rsp_ready
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiNet:
  \_logic_net: (work@rv_dm.dmi_rst_n), line:32:9, endln:32:18, parent:work@rv_dm
    |vpiName:dmi_rst_n
    |vpiFullName:work@rv_dm.dmi_rst_n
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiParent:
  \_design: (work@rv_dm)
  |vpiPort:
  \_port: (clk_i), line:5:30, endln:5:35, parent:work@rv_dm
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.clk_i), line:5:30, endln:5:35, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (rst_ni), line:6:30, endln:6:36, parent:work@rv_dm
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.rst_ni), line:6:30, endln:6:36, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (hw_debug_en_i), line:8:31, endln:8:44, parent:work@rv_dm
    |vpiName:hw_debug_en_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (testmode_i), line:9:30, endln:9:40, parent:work@rv_dm
    |vpiName:testmode_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.testmode_i), line:9:30, endln:9:40, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (ndmreset_o), line:10:30, endln:10:40, parent:work@rv_dm
    |vpiName:ndmreset_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (dmactive_o), line:11:30, endln:11:40, parent:work@rv_dm
    |vpiName:dmactive_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.dmactive_o), line:11:30, endln:11:40, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
    |vpiName:debug_req_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
    |vpiName:unavailable_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (tl_d_i), line:17:30, endln:17:36, parent:work@rv_dm
    |vpiName:tl_d_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.tl_d_i), line:17:30, endln:17:36, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (tl_d_o), line:18:30, endln:18:36, parent:work@rv_dm
    |vpiName:tl_d_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.tl_d_o), line:18:30, endln:18:36, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (tl_h_o), line:21:30, endln:21:36, parent:work@rv_dm
    |vpiName:tl_h_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.tl_h_o), line:21:30, endln:21:36, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (tl_h_i), line:22:30, endln:22:36, parent:work@rv_dm
    |vpiName:tl_h_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.tl_h_i), line:22:30, endln:22:36, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (jtag_req_i), line:24:31, endln:24:41, parent:work@rv_dm
    |vpiName:jtag_req_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
  |vpiPort:
  \_port: (jtag_rsp_o), line:25:31, endln:25:41, parent:work@rv_dm
    |vpiName:jtag_rsp_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10, parent:work@rv_dm
|uhdmallModules:
\_module: work@top (work@top) dut.sv:56:1: , endln:71:10, parent:work@rv_dm
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiParent:
  \_design: (work@rv_dm)
|uhdmtopModules:
\_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiName:work@rv_dm
  |vpiVariables:
  \_logic_var: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44, parent:work@rv_dm
    |vpiName:hw_debug_en_i
    |vpiFullName:work@rv_dm.hw_debug_en_i
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.tl_d_i), line:17:30, endln:17:36, parent:work@rv_dm
    |vpiName:tl_d_i
    |vpiFullName:work@rv_dm.tl_d_i
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.tl_d_o), line:18:30, endln:18:36, parent:work@rv_dm
    |vpiName:tl_d_o
    |vpiFullName:work@rv_dm.tl_d_o
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.tl_h_o), line:21:30, endln:21:36, parent:work@rv_dm
    |vpiName:tl_h_o
    |vpiFullName:work@rv_dm.tl_h_o
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.tl_h_i), line:22:30, endln:22:36, parent:work@rv_dm
    |vpiName:tl_h_i
    |vpiFullName:work@rv_dm.tl_h_i
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41, parent:work@rv_dm
    |vpiName:jtag_req_i
    |vpiFullName:work@rv_dm.jtag_req_i
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41, parent:work@rv_dm
    |vpiName:jtag_rsp_o
    |vpiFullName:work@rv_dm.jtag_rsp_o
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.dmi_req), line:28:18, endln:28:25, parent:work@rv_dm
    |vpiName:dmi_req
    |vpiFullName:work@rv_dm.dmi_req
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.dmi_rsp), line:29:18, endln:29:25, parent:work@rv_dm
    |vpiName:dmi_rsp
    |vpiFullName:work@rv_dm.dmi_rsp
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.dmi_req_valid), line:30:9, endln:30:22, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:30:3, endln:30:8
    |vpiName:dmi_req_valid
    |vpiFullName:work@rv_dm.dmi_req_valid
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.dmi_req_ready), line:30:24, endln:30:37, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:30:3, endln:30:8
    |vpiName:dmi_req_ready
    |vpiFullName:work@rv_dm.dmi_req_ready
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.dmi_rsp_valid), line:31:9, endln:31:22, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:31:3, endln:31:8
    |vpiName:dmi_rsp_valid
    |vpiFullName:work@rv_dm.dmi_rsp_valid
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.dmi_rsp_ready), line:31:24, endln:31:37, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:31:3, endln:31:8
    |vpiName:dmi_rsp_ready
    |vpiFullName:work@rv_dm.dmi_rsp_ready
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiVariables:
  \_logic_var: (work@rv_dm.dmi_rst_n), line:32:9, endln:32:18, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:32:3, endln:32:8
    |vpiName:dmi_rst_n
    |vpiFullName:work@rv_dm.dmi_rst_n
    |vpiVisibility:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiParameter:
  \_parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:37, parent:work@rv_dm
    |UINT:1
    |vpiTypespec:
    \_int_typespec: , line:2:13, endln:2:16, parent:work@rv_dm.NrHarts
      |vpiParent:
      \_parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:37, parent:work@rv_dm
      |vpiSigned:1
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiSigned:1
    |vpiName:NrHarts
    |vpiFullName:work@rv_dm.NrHarts
  |vpiParameter:
  \_parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:41, parent:work@rv_dm
    |HEX:00000001
    |vpiTypespec:
    \_logic_typespec: , line:3:13, endln:3:18, parent:work@rv_dm.IdcodeValue
      |vpiParent:
      \_parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:41, parent:work@rv_dm
      |vpiRange:
      \_range: , line:3:20, endln:3:24
        |vpiParent:
        \_logic_typespec: , line:3:13, endln:3:18, parent:work@rv_dm.IdcodeValue
        |vpiLeftRange:
        \_constant: , line:3:20, endln:3:22
          |vpiDecompile:31
          |vpiSize:64
          |UINT:31
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:23, endln:3:24
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:3:20, endln:3:24
          |vpiConstType:9
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiName:IdcodeValue
    |vpiFullName:work@rv_dm.IdcodeValue
  |vpiParamAssign:
  \_param_assign: , line:2:30, endln:2:41, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiRhs:
    \_constant: , line:2:40, endln:2:41
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_int_typespec: , line:2:13, endln:2:16, parent:work@rv_dm.NrHarts
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rv_dm.NrHarts), line:2:30, endln:2:37, parent:work@rv_dm
  |vpiParamAssign:
  \_param_assign: , line:3:30, endln:3:57, parent:work@rv_dm
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiRhs:
    \_constant: , line:3:44, endln:3:57
      |vpiDecompile:32'h00000001
      |vpiSize:32
      |HEX:00000001
      |vpiTypespec:
      \_logic_typespec: , line:3:13, endln:3:18, parent:work@rv_dm.IdcodeValue
      |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@rv_dm.IdcodeValue), line:3:30, endln:3:41, parent:work@rv_dm
  |vpiDefName:work@rv_dm
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@rv_dm.clk_i), line:5:30, endln:5:35, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:5:10, endln:5:15
    |vpiName:clk_i
    |vpiFullName:work@rv_dm.clk_i
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiNet:
  \_logic_net: (work@rv_dm.rst_ni), line:6:30, endln:6:36, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:6:10, endln:6:15
    |vpiName:rst_ni
    |vpiFullName:work@rv_dm.rst_ni
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiNet:
  \_logic_net: (work@rv_dm.testmode_i), line:9:30, endln:9:40, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:9:10, endln:9:15
    |vpiName:testmode_i
    |vpiFullName:work@rv_dm.testmode_i
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiNet:
  \_logic_net: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:10:10, endln:10:15
    |vpiName:ndmreset_o
    |vpiFullName:work@rv_dm.ndmreset_o
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiNet:
  \_logic_net: (work@rv_dm.dmactive_o), line:11:30, endln:11:40, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:11:10, endln:11:15
    |vpiName:dmactive_o
    |vpiFullName:work@rv_dm.dmactive_o
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiNet:
  \_logic_net: (work@rv_dm.debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:12:10, endln:12:15
      |vpiRange:
      \_range: , line:12:17, endln:12:28
        |vpiLeftRange:
        \_constant: , line:12:17, endln:12:24
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
          |vpiParent:
          \_range: , line:12:17, endln:12:28
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:12:27, endln:12:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:12:17, endln:12:28
          |vpiConstType:9
    |vpiName:debug_req_o
    |vpiFullName:work@rv_dm.debug_req_o
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiNet:
  \_logic_net: (work@rv_dm.unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
    |vpiTypespec:
    \_logic_typespec: , line:13:10, endln:13:15
      |vpiRange:
      \_range: , line:13:17, endln:13:28
        |vpiLeftRange:
        \_constant: , line:13:17, endln:13:24
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
          |vpiParent:
          \_range: , line:13:17, endln:13:28
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:13:27, endln:13:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:13:17, endln:13:28
          |vpiConstType:9
    |vpiName:unavailable_i
    |vpiFullName:work@rv_dm.unavailable_i
    |vpiNetType:36
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiTopModule:1
  |vpiPort:
  \_port: (clk_i), line:5:30, endln:5:35, parent:work@rv_dm
    |vpiName:clk_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.clk_i), line:5:30, endln:5:35, parent:clk_i
      |vpiParent:
      \_port: (clk_i), line:5:30, endln:5:35, parent:work@rv_dm
      |vpiName:clk_i
      |vpiFullName:work@rv_dm.clk_i
      |vpiActual:
      \_logic_net: (work@rv_dm.clk_i), line:5:30, endln:5:35, parent:work@rv_dm
    |vpiTypedef:
    \_logic_typespec: , line:5:10, endln:5:15
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (rst_ni), line:6:30, endln:6:36, parent:work@rv_dm
    |vpiName:rst_ni
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.rst_ni), line:6:30, endln:6:36, parent:rst_ni
      |vpiParent:
      \_port: (rst_ni), line:6:30, endln:6:36, parent:work@rv_dm
      |vpiName:rst_ni
      |vpiFullName:work@rv_dm.rst_ni
      |vpiActual:
      \_logic_net: (work@rv_dm.rst_ni), line:6:30, endln:6:36, parent:work@rv_dm
    |vpiTypedef:
    \_logic_typespec: , line:6:10, endln:6:15
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (hw_debug_en_i), line:8:31, endln:8:44, parent:work@rv_dm
    |vpiName:hw_debug_en_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44, parent:hw_debug_en_i
      |vpiParent:
      \_port: (hw_debug_en_i), line:8:31, endln:8:44, parent:work@rv_dm
      |vpiName:hw_debug_en_i
      |vpiFullName:work@rv_dm.hw_debug_en_i
      |vpiActual:
      \_logic_var: (work@rv_dm.hw_debug_en_i), line:8:31, endln:8:44, parent:work@rv_dm
    |vpiTypedef:
    \_unsupported_typespec: (lc_ctrl_pkg::lc_tx_t), line:8:10, endln:8:23
      |vpiName:lc_ctrl_pkg::lc_tx_t
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (testmode_i), line:9:30, endln:9:40, parent:work@rv_dm
    |vpiName:testmode_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.testmode_i), line:9:30, endln:9:40, parent:testmode_i
      |vpiParent:
      \_port: (testmode_i), line:9:30, endln:9:40, parent:work@rv_dm
      |vpiName:testmode_i
      |vpiFullName:work@rv_dm.testmode_i
      |vpiActual:
      \_logic_net: (work@rv_dm.testmode_i), line:9:30, endln:9:40, parent:work@rv_dm
    |vpiTypedef:
    \_logic_typespec: , line:9:10, endln:9:15
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (ndmreset_o), line:10:30, endln:10:40, parent:work@rv_dm
    |vpiName:ndmreset_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40, parent:ndmreset_o
      |vpiParent:
      \_port: (ndmreset_o), line:10:30, endln:10:40, parent:work@rv_dm
      |vpiName:ndmreset_o
      |vpiFullName:work@rv_dm.ndmreset_o
      |vpiActual:
      \_logic_net: (work@rv_dm.ndmreset_o), line:10:30, endln:10:40, parent:work@rv_dm
    |vpiTypedef:
    \_logic_typespec: , line:10:10, endln:10:15
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (dmactive_o), line:11:30, endln:11:40, parent:work@rv_dm
    |vpiName:dmactive_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.dmactive_o), line:11:30, endln:11:40, parent:dmactive_o
      |vpiParent:
      \_port: (dmactive_o), line:11:30, endln:11:40, parent:work@rv_dm
      |vpiName:dmactive_o
      |vpiFullName:work@rv_dm.dmactive_o
      |vpiActual:
      \_logic_net: (work@rv_dm.dmactive_o), line:11:30, endln:11:40, parent:work@rv_dm
    |vpiTypedef:
    \_logic_typespec: , line:11:10, endln:11:15
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
    |vpiName:debug_req_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.debug_req_o), line:12:30, endln:12:41, parent:debug_req_o
      |vpiParent:
      \_port: (debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
      |vpiName:debug_req_o
      |vpiFullName:work@rv_dm.debug_req_o
      |vpiActual:
      \_logic_net: (work@rv_dm.debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
    |vpiTypedef:
    \_logic_typespec: , line:12:10, endln:12:15
      |vpiRange:
      \_range: , line:12:17, endln:12:28, parent:debug_req_o
        |vpiParent:
        \_port: (debug_req_o), line:12:30, endln:12:41, parent:work@rv_dm
        |vpiLeftRange:
        \_constant: , line:12:17, endln:12:24
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
          |vpiParent:
          \_range: , line:12:17, endln:12:28, parent:debug_req_o
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:12:27, endln:12:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:12:17, endln:12:28, parent:debug_req_o
          |vpiConstType:9
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
    |vpiName:unavailable_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.unavailable_i), line:13:30, endln:13:43, parent:unavailable_i
      |vpiParent:
      \_port: (unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
      |vpiName:unavailable_i
      |vpiFullName:work@rv_dm.unavailable_i
      |vpiActual:
      \_logic_net: (work@rv_dm.unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
    |vpiTypedef:
    \_logic_typespec: , line:13:10, endln:13:15
      |vpiRange:
      \_range: , line:13:17, endln:13:28, parent:unavailable_i
        |vpiParent:
        \_port: (unavailable_i), line:13:30, endln:13:43, parent:work@rv_dm
        |vpiLeftRange:
        \_constant: , line:13:17, endln:13:24
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
          |vpiParent:
          \_range: , line:13:17, endln:13:28, parent:unavailable_i
          |vpiConstType:7
        |vpiRightRange:
        \_constant: , line:13:27, endln:13:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiParent:
          \_range: , line:13:17, endln:13:28, parent:unavailable_i
          |vpiConstType:9
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (tl_d_i), line:17:30, endln:17:36, parent:work@rv_dm
    |vpiName:tl_d_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.tl_d_i), line:17:30, endln:17:36, parent:tl_d_i
      |vpiParent:
      \_port: (tl_d_i), line:17:30, endln:17:36, parent:work@rv_dm
      |vpiName:tl_d_i
      |vpiFullName:work@rv_dm.tl_d_i
      |vpiActual:
      \_logic_var: (work@rv_dm.tl_d_i), line:17:30, endln:17:36, parent:work@rv_dm
    |vpiTypedef:
    \_unsupported_typespec: (tlul_pkg::tl_h2d_t), line:17:10, endln:17:20
      |vpiName:tlul_pkg::tl_h2d_t
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (tl_d_o), line:18:30, endln:18:36, parent:work@rv_dm
    |vpiName:tl_d_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.tl_d_o), line:18:30, endln:18:36, parent:tl_d_o
      |vpiParent:
      \_port: (tl_d_o), line:18:30, endln:18:36, parent:work@rv_dm
      |vpiName:tl_d_o
      |vpiFullName:work@rv_dm.tl_d_o
      |vpiActual:
      \_logic_var: (work@rv_dm.tl_d_o), line:18:30, endln:18:36, parent:work@rv_dm
    |vpiTypedef:
    \_unsupported_typespec: (tlul_pkg::tl_d2h_t), line:18:10, endln:18:20
      |vpiName:tlul_pkg::tl_d2h_t
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (tl_h_o), line:21:30, endln:21:36, parent:work@rv_dm
    |vpiName:tl_h_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.tl_h_o), line:21:30, endln:21:36, parent:tl_h_o
      |vpiParent:
      \_port: (tl_h_o), line:21:30, endln:21:36, parent:work@rv_dm
      |vpiName:tl_h_o
      |vpiFullName:work@rv_dm.tl_h_o
      |vpiActual:
      \_logic_var: (work@rv_dm.tl_h_o), line:21:30, endln:21:36, parent:work@rv_dm
    |vpiTypedef:
    \_unsupported_typespec: (tlul_pkg::tl_h2d_t), line:21:10, endln:21:20
      |vpiName:tlul_pkg::tl_h2d_t
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (tl_h_i), line:22:30, endln:22:36, parent:work@rv_dm
    |vpiName:tl_h_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.tl_h_i), line:22:30, endln:22:36, parent:tl_h_i
      |vpiParent:
      \_port: (tl_h_i), line:22:30, endln:22:36, parent:work@rv_dm
      |vpiName:tl_h_i
      |vpiFullName:work@rv_dm.tl_h_i
      |vpiActual:
      \_logic_var: (work@rv_dm.tl_h_i), line:22:30, endln:22:36, parent:work@rv_dm
    |vpiTypedef:
    \_unsupported_typespec: (tlul_pkg::tl_d2h_t), line:22:10, endln:22:20
      |vpiName:tlul_pkg::tl_d2h_t
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (jtag_req_i), line:24:31, endln:24:41, parent:work@rv_dm
    |vpiName:jtag_req_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41, parent:jtag_req_i
      |vpiParent:
      \_port: (jtag_req_i), line:24:31, endln:24:41, parent:work@rv_dm
      |vpiName:jtag_req_i
      |vpiFullName:work@rv_dm.jtag_req_i
      |vpiActual:
      \_logic_var: (work@rv_dm.jtag_req_i), line:24:31, endln:24:41, parent:work@rv_dm
    |vpiTypedef:
    \_unsupported_typespec: (jtag_pkg::jtag_req_t), line:24:10, endln:24:20
      |vpiName:jtag_pkg::jtag_req_t
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiPort:
  \_port: (jtag_rsp_o), line:25:31, endln:25:41, parent:work@rv_dm
    |vpiName:jtag_rsp_o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41, parent:jtag_rsp_o
      |vpiParent:
      \_port: (jtag_rsp_o), line:25:31, endln:25:41, parent:work@rv_dm
      |vpiName:jtag_rsp_o
      |vpiFullName:work@rv_dm.jtag_rsp_o
      |vpiActual:
      \_logic_var: (work@rv_dm.jtag_rsp_o), line:25:31, endln:25:41, parent:work@rv_dm
    |vpiTypedef:
    \_unsupported_typespec: (jtag_pkg::jtag_rsp_t), line:25:10, endln:25:20
      |vpiName:jtag_pkg::jtag_rsp_t
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
  |vpiModule:
  \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiName:u_dmidpi
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.clk_i), line:40:21, endln:40:26, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:40:10, endln:40:13
      |vpiName:clk_i
      |vpiFullName:work@rv_dm.u_dmidpi.clk_i
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.rst_ni), line:41:21, endln:41:27, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:41:10, endln:41:13
      |vpiName:rst_ni
      |vpiFullName:work@rv_dm.u_dmidpi.rst_ni
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_valid), line:43:21, endln:43:34, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:43:10, endln:43:13
      |vpiName:dmi_req_valid
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_req_valid
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_ready), line:44:21, endln:44:34, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:44:10, endln:44:13
      |vpiName:dmi_req_ready
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_req_ready
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_addr), line:45:21, endln:45:33, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:45:10, endln:45:13
        |vpiRange:
        \_range: , line:45:15, endln:45:18
          |vpiLeftRange:
          \_constant: , line:45:15, endln:45:16
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiParent:
            \_range: , line:45:15, endln:45:18
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:45:17, endln:45:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:45:15, endln:45:18
            |vpiConstType:9
      |vpiName:dmi_req_addr
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_req_addr
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_op), line:46:21, endln:46:31, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:46:10, endln:46:13
        |vpiRange:
        \_range: , line:46:15, endln:46:18
          |vpiLeftRange:
          \_constant: , line:46:15, endln:46:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , line:46:15, endln:46:18
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:46:17, endln:46:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:46:15, endln:46:18
            |vpiConstType:9
      |vpiName:dmi_req_op
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_req_op
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_data), line:47:21, endln:47:33, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:47:10, endln:47:13
        |vpiRange:
        \_range: , line:47:15, endln:47:19
          |vpiLeftRange:
          \_constant: , line:47:15, endln:47:17
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiParent:
            \_range: , line:47:15, endln:47:19
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:47:18, endln:47:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:47:15, endln:47:19
            |vpiConstType:9
      |vpiName:dmi_req_data
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_req_data
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_valid), line:48:21, endln:48:34, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:48:10, endln:48:13
      |vpiName:dmi_rsp_valid
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_rsp_valid
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_ready), line:49:21, endln:49:34, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:49:10, endln:49:13
      |vpiName:dmi_rsp_ready
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_rsp_ready
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_data), line:50:21, endln:50:33, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:50:10, endln:50:13
        |vpiRange:
        \_range: , line:50:15, endln:50:19
          |vpiLeftRange:
          \_constant: , line:50:15, endln:50:17
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiParent:
            \_range: , line:50:15, endln:50:19
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:50:18, endln:50:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:50:15, endln:50:19
            |vpiConstType:9
      |vpiName:dmi_rsp_data
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_rsp_data
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_resp), line:51:21, endln:51:33, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:51:10, endln:51:13
        |vpiRange:
        \_range: , line:51:15, endln:51:18
          |vpiLeftRange:
          \_constant: , line:51:15, endln:51:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , line:51:15, endln:51:18
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:51:17, endln:51:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:51:15, endln:51:18
            |vpiConstType:9
      |vpiName:dmi_rsp_resp
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_rsp_resp
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiVariables:
    \_bit_var: (work@rv_dm.u_dmidpi.dmi_rst_n), line:52:21, endln:52:30, parent:u_dmidpi
      |vpiTypespec:
      \_bit_typespec: , line:52:10, endln:52:13
      |vpiName:dmi_rst_n
      |vpiFullName:work@rv_dm.u_dmidpi.dmi_rst_n
      |vpiVisibility:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiParameter:
    \_parameter: (work@rv_dm.u_dmidpi.Name), line:37:20, endln:37:24, parent:u_dmidpi
      |STRING:dmi0
      |vpiTypespec:
      \_string_typespec: , line:37:13, endln:37:19, parent:work@rv_dm.u_dmidpi.Name
        |vpiParent:
        \_parameter: (work@rv_dm.u_dmidpi.Name), line:37:20, endln:37:24, parent:u_dmidpi
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiName:Name
      |vpiFullName:work@rv_dm.u_dmidpi.Name
    |vpiParameter:
    \_parameter: (work@rv_dm.u_dmidpi.ListenPort), line:38:17, endln:38:27, parent:u_dmidpi
      |UINT:44853
      |vpiTypespec:
      \_int_typespec: , line:38:13, endln:38:16, parent:work@rv_dm.u_dmidpi.ListenPort
        |vpiParent:
        \_parameter: (work@rv_dm.u_dmidpi.ListenPort), line:38:17, endln:38:27, parent:u_dmidpi
        |vpiSigned:1
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiSigned:1
      |vpiName:ListenPort
      |vpiFullName:work@rv_dm.u_dmidpi.ListenPort
    |vpiParamAssign:
    \_param_assign: , line:37:20, endln:37:33, parent:u_dmidpi
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiRhs:
      \_constant: , line:37:27, endln:37:33
        |vpiDecompile:dmi0
        |vpiSize:4
        |STRING:dmi0
        |vpiTypespec:
        \_string_typespec: , line:37:13, endln:37:19, parent:work@dmidpi.Name
        |vpiConstType:6
      |vpiLhs:
      \_parameter: (work@rv_dm.u_dmidpi.Name), line:37:20, endln:37:24, parent:u_dmidpi
    |vpiParamAssign:
    \_param_assign: , line:38:17, endln:38:35, parent:u_dmidpi
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiRhs:
      \_constant: , line:38:30, endln:38:35
        |vpiDecompile:44853
        |vpiSize:32
        |UINT:44853
        |vpiTypespec:
        \_int_typespec: , line:38:13, endln:38:16, parent:work@dmidpi.ListenPort
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@rv_dm.u_dmidpi.ListenPort), line:38:17, endln:38:27, parent:u_dmidpi
    |vpiDefName:work@dmidpi
    |vpiDefFile:dut.sv
    |vpiDefLineNo:36
    |vpiInstance:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiParent:
    \_module: work@rv_dm (work@rv_dm) dut.sv:1:1: , endln:34:10
    |vpiPort:
    \_port: (clk_i), line:40:21, endln:40:26, parent:u_dmidpi
      |vpiName:clk_i
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.clk_i), line:58:6, endln:58:11, parent:clk_i
        |vpiParent:
        \_port: (clk_i), line:40:21, endln:40:26, parent:u_dmidpi
        |vpiName:clk_i
        |vpiFullName:u_dmidpi.clk_i
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.clk_i), line:40:21, endln:40:26, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:40:10, endln:40:13
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (rst_ni), line:41:21, endln:41:27, parent:u_dmidpi
      |vpiName:rst_ni
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.rst_ni), line:59:6, endln:59:12, parent:rst_ni
        |vpiParent:
        \_port: (rst_ni), line:41:21, endln:41:27, parent:u_dmidpi
        |vpiName:rst_ni
        |vpiFullName:u_dmidpi.rst_ni
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.rst_ni), line:41:21, endln:41:27, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:41:10, endln:41:13
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_req_valid), line:43:21, endln:43:34, parent:u_dmidpi
      |vpiName:dmi_req_valid
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_req_valid), line:60:6, endln:60:19, parent:dmi_req_valid
        |vpiParent:
        \_port: (dmi_req_valid), line:43:21, endln:43:34, parent:u_dmidpi
        |vpiName:dmi_req_valid
        |vpiFullName:u_dmidpi.dmi_req_valid
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_valid), line:43:21, endln:43:34, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:43:10, endln:43:13
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_req_ready), line:44:21, endln:44:34, parent:u_dmidpi
      |vpiName:dmi_req_ready
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_req_ready), line:61:6, endln:61:19, parent:dmi_req_ready
        |vpiParent:
        \_port: (dmi_req_ready), line:44:21, endln:44:34, parent:u_dmidpi
        |vpiName:dmi_req_ready
        |vpiFullName:u_dmidpi.dmi_req_ready
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_ready), line:44:21, endln:44:34, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:44:10, endln:44:13
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_req_addr), line:45:21, endln:45:33, parent:u_dmidpi
      |vpiName:dmi_req_addr
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (dmi_req.addr), line:62:22, endln:62:34
        |vpiName:dmi_req.addr
        |vpiActual:
        \_ref_obj: (dmi_req), line:62:22, endln:62:29, parent:dmi_req.addr
          |vpiParent:
          \_hier_path: (dmi_req.addr), line:62:22, endln:62:34
          |vpiName:dmi_req
          |vpiActual:
          \_logic_var: (work@rv_dm.dmi_req), line:28:18, endln:28:25, parent:work@rv_dm
        |vpiActual:
        \_ref_obj: (addr), line:62:30, endln:62:34
          |vpiName:addr
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_req_addr), line:62:6, endln:62:18, parent:dmi_req_addr
        |vpiParent:
        \_port: (dmi_req_addr), line:45:21, endln:45:33, parent:u_dmidpi
        |vpiName:dmi_req_addr
        |vpiFullName:u_dmidpi.dmi_req_addr
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_addr), line:45:21, endln:45:33, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:45:10, endln:45:13
        |vpiRange:
        \_range: , line:45:15, endln:45:18, parent:dmi_req_addr
          |vpiParent:
          \_port: (dmi_req_addr), line:45:21, endln:45:33, parent:u_dmidpi
          |vpiLeftRange:
          \_constant: , line:45:15, endln:45:16
            |vpiDecompile:6
            |vpiSize:64
            |UINT:6
            |vpiParent:
            \_range: , line:45:15, endln:45:18, parent:dmi_req_addr
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:45:17, endln:45:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:45:15, endln:45:18, parent:dmi_req_addr
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_req_op), line:46:21, endln:46:31, parent:u_dmidpi
      |vpiName:dmi_req_op
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (dmi_req.op), line:63:22, endln:63:32
        |vpiName:dmi_req.op
        |vpiActual:
        \_ref_obj: (dmi_req), line:63:22, endln:63:29, parent:dmi_req.op
          |vpiParent:
          \_hier_path: (dmi_req.op), line:63:22, endln:63:32
          |vpiName:dmi_req
          |vpiActual:
          \_logic_var: (work@rv_dm.dmi_req), line:28:18, endln:28:25, parent:work@rv_dm
        |vpiActual:
        \_ref_obj: (op), line:63:30, endln:63:32
          |vpiName:op
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_req_op), line:63:6, endln:63:16, parent:dmi_req_op
        |vpiParent:
        \_port: (dmi_req_op), line:46:21, endln:46:31, parent:u_dmidpi
        |vpiName:dmi_req_op
        |vpiFullName:u_dmidpi.dmi_req_op
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_op), line:46:21, endln:46:31, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:46:10, endln:46:13
        |vpiRange:
        \_range: , line:46:15, endln:46:18, parent:dmi_req_op
          |vpiParent:
          \_port: (dmi_req_op), line:46:21, endln:46:31, parent:u_dmidpi
          |vpiLeftRange:
          \_constant: , line:46:15, endln:46:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , line:46:15, endln:46:18, parent:dmi_req_op
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:46:17, endln:46:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:46:15, endln:46:18, parent:dmi_req_op
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_req_data), line:47:21, endln:47:33, parent:u_dmidpi
      |vpiName:dmi_req_data
      |vpiDirection:2
      |vpiHighConn:
      \_hier_path: (dmi_req.data), line:64:22, endln:64:34
        |vpiName:dmi_req.data
        |vpiActual:
        \_ref_obj: (dmi_req), line:64:22, endln:64:29, parent:dmi_req.data
          |vpiParent:
          \_hier_path: (dmi_req.data), line:64:22, endln:64:34
          |vpiName:dmi_req
          |vpiActual:
          \_logic_var: (work@rv_dm.dmi_req), line:28:18, endln:28:25, parent:work@rv_dm
        |vpiActual:
        \_ref_obj: (data), line:64:30, endln:64:34
          |vpiName:data
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_req_data), line:64:6, endln:64:18, parent:dmi_req_data
        |vpiParent:
        \_port: (dmi_req_data), line:47:21, endln:47:33, parent:u_dmidpi
        |vpiName:dmi_req_data
        |vpiFullName:u_dmidpi.dmi_req_data
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_req_data), line:47:21, endln:47:33, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:47:10, endln:47:13
        |vpiRange:
        \_range: , line:47:15, endln:47:19, parent:dmi_req_data
          |vpiParent:
          \_port: (dmi_req_data), line:47:21, endln:47:33, parent:u_dmidpi
          |vpiLeftRange:
          \_constant: , line:47:15, endln:47:17
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiParent:
            \_range: , line:47:15, endln:47:19, parent:dmi_req_data
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:47:18, endln:47:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:47:15, endln:47:19, parent:dmi_req_data
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_rsp_valid), line:48:21, endln:48:34, parent:u_dmidpi
      |vpiName:dmi_rsp_valid
      |vpiDirection:1
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_rsp_valid), line:65:6, endln:65:19, parent:dmi_rsp_valid
        |vpiParent:
        \_port: (dmi_rsp_valid), line:48:21, endln:48:34, parent:u_dmidpi
        |vpiName:dmi_rsp_valid
        |vpiFullName:u_dmidpi.dmi_rsp_valid
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_valid), line:48:21, endln:48:34, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:48:10, endln:48:13
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_rsp_ready), line:49:21, endln:49:34, parent:u_dmidpi
      |vpiName:dmi_rsp_ready
      |vpiDirection:2
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_rsp_ready), line:66:6, endln:66:19, parent:dmi_rsp_ready
        |vpiParent:
        \_port: (dmi_rsp_ready), line:49:21, endln:49:34, parent:u_dmidpi
        |vpiName:dmi_rsp_ready
        |vpiFullName:u_dmidpi.dmi_rsp_ready
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_ready), line:49:21, endln:49:34, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:49:10, endln:49:13
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_rsp_data), line:50:21, endln:50:33, parent:u_dmidpi
      |vpiName:dmi_rsp_data
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (dmi_rsp.data), line:67:22, endln:67:34
        |vpiName:dmi_rsp.data
        |vpiActual:
        \_ref_obj: (dmi_rsp), line:67:22, endln:67:29, parent:dmi_rsp.data
          |vpiParent:
          \_hier_path: (dmi_rsp.data), line:67:22, endln:67:34
          |vpiName:dmi_rsp
          |vpiActual:
          \_logic_var: (work@rv_dm.dmi_rsp), line:29:18, endln:29:25, parent:work@rv_dm
        |vpiActual:
        \_ref_obj: (data), line:67:30, endln:67:34
          |vpiName:data
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_rsp_data), line:67:6, endln:67:18, parent:dmi_rsp_data
        |vpiParent:
        \_port: (dmi_rsp_data), line:50:21, endln:50:33, parent:u_dmidpi
        |vpiName:dmi_rsp_data
        |vpiFullName:u_dmidpi.dmi_rsp_data
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_data), line:50:21, endln:50:33, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:50:10, endln:50:13
        |vpiRange:
        \_range: , line:50:15, endln:50:19, parent:dmi_rsp_data
          |vpiParent:
          \_port: (dmi_rsp_data), line:50:21, endln:50:33, parent:u_dmidpi
          |vpiLeftRange:
          \_constant: , line:50:15, endln:50:17
            |vpiDecompile:31
            |vpiSize:64
            |UINT:31
            |vpiParent:
            \_range: , line:50:15, endln:50:19, parent:dmi_rsp_data
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:50:18, endln:50:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:50:15, endln:50:19, parent:dmi_rsp_data
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_rsp_resp), line:51:21, endln:51:33, parent:u_dmidpi
      |vpiName:dmi_rsp_resp
      |vpiDirection:1
      |vpiHighConn:
      \_hier_path: (dmi_rsp.resp), line:68:22, endln:68:34
        |vpiName:dmi_rsp.resp
        |vpiActual:
        \_ref_obj: (dmi_rsp), line:68:22, endln:68:29, parent:dmi_rsp.resp
          |vpiParent:
          \_hier_path: (dmi_rsp.resp), line:68:22, endln:68:34
          |vpiName:dmi_rsp
          |vpiActual:
          \_logic_var: (work@rv_dm.dmi_rsp), line:29:18, endln:29:25, parent:work@rv_dm
        |vpiActual:
        \_ref_obj: (resp), line:68:30, endln:68:34
          |vpiName:resp
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_rsp_resp), line:68:6, endln:68:18, parent:dmi_rsp_resp
        |vpiParent:
        \_port: (dmi_rsp_resp), line:51:21, endln:51:33, parent:u_dmidpi
        |vpiName:dmi_rsp_resp
        |vpiFullName:u_dmidpi.dmi_rsp_resp
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_rsp_resp), line:51:21, endln:51:33, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:51:10, endln:51:13
        |vpiRange:
        \_range: , line:51:15, endln:51:18, parent:dmi_rsp_resp
          |vpiParent:
          \_port: (dmi_rsp_resp), line:51:21, endln:51:33, parent:u_dmidpi
          |vpiLeftRange:
          \_constant: , line:51:15, endln:51:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiParent:
            \_range: , line:51:15, endln:51:18, parent:dmi_rsp_resp
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:51:17, endln:51:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiParent:
            \_range: , line:51:15, endln:51:18, parent:dmi_rsp_resp
            |vpiConstType:9
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
    |vpiPort:
    \_port: (dmi_rst_n), line:52:21, endln:52:30, parent:u_dmidpi
      |vpiName:dmi_rst_n
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (dmi_rst_n), line:69:22, endln:69:31
        |vpiName:dmi_rst_n
        |vpiActual:
        \_logic_var: (work@rv_dm.dmi_rst_n), line:32:9, endln:32:18, parent:work@rv_dm
      |vpiLowConn:
      \_ref_obj: (u_dmidpi.dmi_rst_n), line:69:6, endln:69:15, parent:dmi_rst_n
        |vpiParent:
        \_port: (dmi_rst_n), line:52:21, endln:52:30, parent:u_dmidpi
        |vpiName:dmi_rst_n
        |vpiFullName:u_dmidpi.dmi_rst_n
        |vpiActual:
        \_bit_var: (work@rv_dm.u_dmidpi.dmi_rst_n), line:52:21, endln:52:30, parent:u_dmidpi
      |vpiTypedef:
      \_bit_typespec: , line:52:10, endln:52:13
      |vpiInstance:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
      |vpiParent:
      \_module: work@dmidpi (u_dmidpi) dut.sv:57:14: , endln:70:5, parent:work@rv_dm
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:56:1: , endln:71:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/BindStmt2/dut.sv | ${SURELOG_DIR}/build/regression/BindStmt2/roundtrip/dut_000.sv | 52 | 71 | 

