<!doctype html><meta charset=utf-8>

<title>Cartridge Pinout</title>
<link rel=icon sizes=16x16 href=fav.gif>
<link rel=stylesheet href=style.css>

<a href=home.html>Back</a>

<h1>Taito F3 Cartridge Pinout</h1>

<style>
	.cpu {
		background-color: hsl(0, 100%, 87%);
	}
	.fdp {
		background-color: hsl(120, 100%, 90%);
	}
	.otis {
		background-color: hsl(200, 80%, 80%);
	}
	.audiocpu {
		background-color: hsl(280, 70%, 90%);
	}
	.fio {
		background-color: hsl(60, 100%, 80%);
	}
	.fcm {
		background-color: hsl(40, 100%, 90%);
	}
</style>

<table>
	<tr><td class=cpu>MC68EC020 (Main <abbr>Cpu</abbr>)
	<tr><td class=audiocpu>MC68EC000 (Audio <abbr>Cpu</abbr>)
	<tr><td class=otis>ES5505 OTIS (Sound)
	<tr><td class=fdp>TC0630FDP (Graphics)
	<tr><td class=fio>TC0640FIO
	<tr><td class=fcm>TC0660FCM
</table>

<h3 id=port-a>Port <span class=portlabel>A</span>: Main <abbr>Cpu</abbr></h3>

<table class=port>
	<tr class=numbers>
		<th>1<th>2<th>3<th>4<th>5<th>6<th>7<th>8<th>9<th>10<th>11<th>12<th>13<th>14<th>15<th>16<th>17<th>18<th>19<th>20<th>21<th>22<th>23<th>24<th>25<th>26<th>27<th>28<th>29<th>30<th>31<th>32
	</tr>
	<tr>
		<td colspan=5 class=gnd>GND
		<td colspan=22 class=cpu>address<br>(a0&ctdot;a21)
		<td colspan=5 class=vcc>VCC
	</tr>
	<tr>
		<td colspan=16 class=gnd>GND
		<td class=nc>nc
		<td colspan=15 class=vcc>VCC
	</tr>
	<tr>
		<td colspan=2 class=cpu>address<br>(a22&ctdot;a23)
		<td class=cpu><o-l>as</o-l>
		<td class=cpu><o-l>ds</o-l>
		<td class=cpu>r/<o-l>w</o-l>
		<td class=cpu><o-l>ds<wbr>ack0</o-l>
		<td class=cpu><o-l>ds<wbr>ack1</o-l>
		<td class=cpu><o-l>ipl0</o-l>
		<td class=cpu><o-l>ilp1</o-l>
		<td class=cpu><o-l>ipl2</o-l>
		<td class=cpu>fc0
		<td class=cpu>fc1
		<td class=cpu>fc2
		<td class=cpu>siz0
		<td class=cpu>siz1
		<td class=cpu><o-l>reset</o-l>
		<td class=cpu><o-l>halt</o-l>
		<td class=cpu>15.238<span style='font-size:0;'>09</span><wbr>MHz clock
		<td class=cpu><o-l>br</o-l>
		<td class=cpu><o-l>bg</o-l>
		<td class=cpu><o-l>berr</o-l>
		<td class=cpu><o-l>rmc</o-l>
		<td class=cpu><o-l>avec</o-l>
		<td class=cpu><o-l>cdis</o-l>
		<td class=fdp>(C3)
		<td class=fcm>FCM<wbr>.127
		<td colspan=6 class=cpu>data<br>(d0&ctdot;d5)
	</tr>
	<tr class=numbers>
		<th>65<th>66<th>67<th>68<th>69<th>70<th>71<th>72<th>73<th>74<th>75<th>76<th>77<th>78<th>79<th>80<th>81<th>82<th>83<th>84<th>85<th>86<th>87<th>88<th>89<th>90<th>91<th>92<th>93<th>94<th>95<th>96
	</tr>
</table>

<h3 id=port-b>Port <span class=portlabel>B</span>: Main <abbr>Cpu</abbr> cont., Audio Samples</h3>

<table class=port>
	<tr class=numbers>
		<th>1<th>2<th>3<th>4<th>5<th>6<th>7<th>8<th>9<th>10<th>11<th>12<th>13<th>14<th>15<th>16<th>17<th>18<th>19<th>20<th>21<th>22<th>23<th>24<th>25<th>26<th>27<th>28<th>29<th>30<th>31<th>32
	</tr>
	<tr>
		<td class=fio>FIO<wbr>.86
		<td class=fio>FIO<wbr>.85
		<td class=fio>FIO<wbr>.84
		<td class=fio>FIO<wbr>.83
		<td class=fio>FIO<wbr>.80
		<td colspan=22 class=cpu>data<br>(d6&ctdot;d27)
		<td colspan=5 class=gnd>GND
	</tr>
	<tr>
		<td colspan=15 class=vcc>VCC
		<td class=nc>nc
		<td colspan=16 class=gnd>GND
	</tr>
	<tr>
		<td colspan=4 class=cpu>data<br>(d28&ctdot;d31)
		<td colspan=16 class=otis>address / data<br>(a4&ctdot;a19 / d0&ctdot;d15)
		<td colspan=4 class=otis>address<br>(a0&ctdot;a3)
		<td colspan=4 class=otis>address (expanded bank select)<br>(a20&ctdot;a23)
		<td class=otis>e
		<td class=otis>bs
		<td class=otis><o-l>ras</o-l>
		<td class=otis><o-l>cas</o-l>
	</tr>
	<tr class=numbers>
		<th>65<th>66<th>67<th>68<th>69<th>70<th>71<th>72<th>73<th>74<th>75<th>76<th>77<th>78<th>79<th>80<th>81<th>82<th>83<th>84<th>85<th>86<th>87<th>88<th>89<th>90<th>91<th>92<th>93<th>94<th>95<th>96
	</tr>
</table>

<h3 id=port-c>Port <span class=portlabel>C</span>: Graphics</h3>

<table class=port>
	<tr class=numbers>
		<th>1<th>2<th>3<th>4<th>5<th>6<th>7<th>8<th>9<th>10<th>11<th>12<th>13<th>14<th>15<th>16<th>17<th>18<th>19<th>20<th>21<th>22<th>23<th>24<th>25<th>26<th>27<th>28<th>29<th>30<th>31<th>32
	</tr>
	<tr>
		<td class=fdp>13.343<wbr>MHz clock
		<td class=fdp><o-l>data</o-l>/<wbr>addr
		<td class=fdp><o-l>tile</o-l>/<wbr>sprite
		<td class=fdp>FDP<wbr>.118
		<td colspan=24 class=fdp>tile address / sprite address / tile data / sprite data<br>(a0&ctdot;a23 / d0&ctdot;d23)
		<td colspan=4 class=fdp>tile data<br>(d24&ctdot;d27)
	</tr>
	<tr>
		<td colspan=16 class=gnd>GND
		<td class=nc>nc
		<td colspan=15 class=vcc>VCC
	</tr>
	<tr>
		<td colspan=4 class=gnd>GND
		<td colspan=20 class=fdp>tile data<br>(d28&ctdot;d47)
		<td colspan=4 class=audiocpu>address<br>(a1&ctdot;a4)
		<td colspan=4 class=vcc>VCC
	</tr>
	<tr class=numbers>
		<th>65<th>66<th>67<th>68<th>69<th>70<th>71<th>72<th>73<th>74<th>75<th>76<th>77<th>78<th>79<th>80<th>81<th>82<th>83<th>84<th>85<th>86<th>87<th>88<th>89<th>90<th>91<th>92<th>93<th>94<th>95<th>96
	</tr>
</table>

<h3 id=port-d>Port <span class=portlabel>D</span>: Audio <abbr>Cpu</abbr></h3>

<table class=port>
	<tr class=numbers>
		<th>1<th>2<th>3<th>4<th>5<th>6<th>7<th>8<th>9<th>10<th>11<th>12<th>13<th>14<th>15<th>16<th>17<th>18<th>19<th>20<th>21<th>22<th>23<th>24<th>25<th>26<th>27<th>28<th>29<th>30<th>31<th>32
	</tr>
	<tr>
		<td colspan=19 class=audiocpu>address<br>(a5&ctdot;a23)
		<td class=audiocpu><o-l>as</o-l>
		<td class=audiocpu><o-l>lds</o-l>
		<td class=audiocpu><o-l>uds</o-l>
		<td class=audiocpu>r/<o-l>w</o-l>
		<td class=audiocpu><o-l>dtack</o-l>
		<td class=audiocpu><o-l>ipl0</o-l>
		<td class=audiocpu><o-l>ipl1</o-l>
		<td class=audiocpu><o-l>ipl2</o-l>
		<td class=audiocpu>fc0
		<td class=audiocpu>fc1
		<td class=audiocpu>fc2
		<td class=audiocpu><o-l>reset</o-l>
		<td class=audiocpu><o-l>halt</o-l>
	</tr>
	<tr>
		<td colspan=15 class=vcc>VCC
		<td class=nc>nc
		<td colspan=16 class=gnd>GND
	</tr>
	<tr>
		<td colspan=4 class=vcc>VCC
		<td class=audiocpu>15.238<span style='font-size:0;'>09</span><wbr>MHz clock
		<td class=audiocpu><o-l>bgack</o-l>
		<td class=audiocpu><o-l>bg</o-l>
		<td class=audiocpu>mode
		<td class=audiocpu><o-l>berr</o-l>
		<td colspan=2>??
		<td class=audiocpu><o-l>avec</o-l>
		<td colspan=16 class=audiocpu>data<br>(d0&ctdot;d15)
		<td colspan=4 class=gnd>GND
	</tr>
	<tr class=numbers>
		<th>65<th>66<th>67<th>68<th>69<th>70<th>71<th>72<th>73<th>74<th>75<th>76<th>77<th>78<th>79<th>80<th>81<th>82<th>83<th>84<th>85<th>86<th>87<th>88<th>89<th>90<th>91<th>92<th>93<th>94<th>95<th>96
	</tr>
</table>

<h3>Notes</h3>
<p>
	A82 and D69 are connected (both <abbr>cpu</abbr>s use the same clock source)
<p>
	A89 and C03 are connected, and connect to both fdp.180 and fdp.207. it appears to be a 3.33575MHz clock (2 pixels)
<p>
	B1&ctdot;B5 are <abbr>fio</abbr> inputs (could be used for extra buttons)
<p>
	C01, C02, C03 are connected to 13.343MHz, 6.6715MHz, and 3.33575MHz clocks, respectively.
	C01 goes high during the first half of each cycle of C02, and likewise for C02 and C03.
<p>
	C04 is connected to fdp.118, fcm.119, fcm.128, and pal7.3
<p>
	C74 and C75 don't connect to anything, as far as i know

<script src=link.js></script>
