// Seed: 775011343
`define pp_0 0
`timescale 1ps / 1ps
module module_0;
  logic id_1;
  type_0 id_2 (
      .id_0(1),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(id_1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0 & id_0),
      .id_7(id_1)
  );
  reg id_3 = 0;
  always @(posedge id_1 or posedge id_0) id_3 <= 1;
  logic id_4;
  reg   id_5 = id_3;
endmodule
