Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 18:39:59 2024
| Host         : Kharazhan running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file sqrt_IP_v1_0_control_sets_placed.rpt
| Design       : sqrt_IP_v1_0
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |            9 |
| No           | No                    | Yes                    |              38 |           14 |
| No           | Yes                   | No                     |               6 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           28 |
| Yes          | Yes                   | No                     |              36 |           13 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                         Enable Signal                        |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | sqrt_IP_v1_0_S00_AXI_inst/axi_arready0                       | sqrt_module_inst/data_path_inst/AR[0] |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | sqrt_IP_v1_0_S00_AXI_inst/axi_awready0                       | sqrt_module_inst/data_path_inst/AR[0] |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | sqrt_IP_v1_0_S00_AXI_inst/E[0]                               | sqrt_module_inst/data_path_inst/AR[0] |               11 |             32 |         2.91 |
|  s00_axi_aclk_IBUF_BUFG | sqrt_module_inst/control_path_inst/E[0]                      | sqrt_module_inst/data_path_inst/AR[0] |               10 |             32 |         3.20 |
|  s00_axi_aclk_IBUF_BUFG | sqrt_module_inst/control_path_inst/current_state_reg[1]_0[0] | sqrt_module_inst/data_path_inst/AR[0] |                7 |             32 |         4.57 |
|  s00_axi_aclk_IBUF_BUFG | sqrt_IP_v1_0_S00_AXI_inst/slv_reg_rden                       | sqrt_module_inst/data_path_inst/AR[0] |               11 |             32 |         2.91 |
|  s00_axi_aclk_IBUF_BUFG |                                                              |                                       |                9 |             34 |         3.78 |
|  s00_axi_aclk_IBUF_BUFG |                                                              | sqrt_module_inst/data_path_inst/AR[0] |               17 |             44 |         2.59 |
+-------------------------+--------------------------------------------------------------+---------------------------------------+------------------+----------------+--------------+


