{
  "module_name": "mt6779-larb-port.h",
  "hash_id": "85b5a7fe444ddbfa6522311adfe4e8b47f57fb4d3615aee19f757235be6d3b28",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/mt6779-larb-port.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_MEMORY_MT6779_LARB_PORT_H_\n#define _DT_BINDINGS_MEMORY_MT6779_LARB_PORT_H_\n\n#include <dt-bindings/memory/mtk-memory-port.h>\n\n#define M4U_LARB0_ID\t\t\t 0\n#define M4U_LARB1_ID\t\t\t 1\n#define M4U_LARB2_ID\t\t\t 2\n#define M4U_LARB3_ID\t\t\t 3\n#define M4U_LARB4_ID\t\t\t 4\n#define M4U_LARB5_ID\t\t\t 5\n#define M4U_LARB6_ID\t\t\t 6\n#define M4U_LARB7_ID\t\t\t 7\n#define M4U_LARB8_ID\t\t\t 8\n#define M4U_LARB9_ID\t\t\t 9\n#define M4U_LARB10_ID\t\t\t 10\n#define M4U_LARB11_ID\t\t\t 11\n\n \n#define M4U_PORT_DISP_POSTMASK0\t\t MTK_M4U_ID(M4U_LARB0_ID, 0)\n#define M4U_PORT_DISP_OVL0_HDR\t\t MTK_M4U_ID(M4U_LARB0_ID, 1)\n#define M4U_PORT_DISP_OVL1_HDR\t\t MTK_M4U_ID(M4U_LARB0_ID, 2)\n#define M4U_PORT_DISP_OVL0\t\t MTK_M4U_ID(M4U_LARB0_ID, 3)\n#define M4U_PORT_DISP_OVL1\t\t MTK_M4U_ID(M4U_LARB0_ID, 4)\n#define M4U_PORT_DISP_PVRIC0\t\t MTK_M4U_ID(M4U_LARB0_ID, 5)\n#define M4U_PORT_DISP_RDMA0\t\t MTK_M4U_ID(M4U_LARB0_ID, 6)\n#define M4U_PORT_DISP_WDMA0\t\t MTK_M4U_ID(M4U_LARB0_ID, 7)\n#define M4U_PORT_DISP_FAKE0\t\t MTK_M4U_ID(M4U_LARB0_ID, 8)\n\n \n#define M4U_PORT_DISP_OVL0_2L_HDR\t MTK_M4U_ID(M4U_LARB1_ID, 0)\n#define M4U_PORT_DISP_OVL1_2L_HDR\t MTK_M4U_ID(M4U_LARB1_ID, 1)\n#define M4U_PORT_DISP_OVL0_2L\t\t MTK_M4U_ID(M4U_LARB1_ID, 2)\n#define M4U_PORT_DISP_OVL1_2L\t\t MTK_M4U_ID(M4U_LARB1_ID, 3)\n#define M4U_PORT_DISP_RDMA1\t\t MTK_M4U_ID(M4U_LARB1_ID, 4)\n#define M4U_PORT_MDP_PVRIC0\t\t MTK_M4U_ID(M4U_LARB1_ID, 5)\n#define M4U_PORT_MDP_PVRIC1\t\t MTK_M4U_ID(M4U_LARB1_ID, 6)\n#define M4U_PORT_MDP_RDMA0\t\t MTK_M4U_ID(M4U_LARB1_ID, 7)\n#define M4U_PORT_MDP_RDMA1\t\t MTK_M4U_ID(M4U_LARB1_ID, 8)\n#define M4U_PORT_MDP_WROT0_R\t\t MTK_M4U_ID(M4U_LARB1_ID, 9)\n#define M4U_PORT_MDP_WROT0_W\t\t MTK_M4U_ID(M4U_LARB1_ID, 10)\n#define M4U_PORT_MDP_WROT1_R\t\t MTK_M4U_ID(M4U_LARB1_ID, 11)\n#define M4U_PORT_MDP_WROT1_W\t\t MTK_M4U_ID(M4U_LARB1_ID, 12)\n#define M4U_PORT_DISP_FAKE1\t\t MTK_M4U_ID(M4U_LARB1_ID, 13)\n\n \n#define M4U_PORT_HW_VDEC_MC_EXT          MTK_M4U_ID(M4U_LARB2_ID, 0)\n#define M4U_PORT_HW_VDEC_UFO_EXT         MTK_M4U_ID(M4U_LARB2_ID, 1)\n#define M4U_PORT_HW_VDEC_PP_EXT          MTK_M4U_ID(M4U_LARB2_ID, 2)\n#define M4U_PORT_HW_VDEC_PRED_RD_EXT     MTK_M4U_ID(M4U_LARB2_ID, 3)\n#define M4U_PORT_HW_VDEC_PRED_WR_EXT     MTK_M4U_ID(M4U_LARB2_ID, 4)\n#define M4U_PORT_HW_VDEC_PPWRAP_EXT      MTK_M4U_ID(M4U_LARB2_ID, 5)\n#define M4U_PORT_HW_VDEC_TILE_EXT        MTK_M4U_ID(M4U_LARB2_ID, 6)\n#define M4U_PORT_HW_VDEC_VLD_EXT         MTK_M4U_ID(M4U_LARB2_ID, 7)\n#define M4U_PORT_HW_VDEC_VLD2_EXT        MTK_M4U_ID(M4U_LARB2_ID, 8)\n#define M4U_PORT_HW_VDEC_AVC_MV_EXT      MTK_M4U_ID(M4U_LARB2_ID, 9)\n#define M4U_PORT_HW_VDEC_UFO_ENC_EXT     MTK_M4U_ID(M4U_LARB2_ID, 10)\n#define M4U_PORT_HW_VDEC_RG_CTRL_DMA_EXT MTK_M4U_ID(M4U_LARB2_ID, 11)\n\n \n#define M4U_PORT_VENC_RCPU\t\t MTK_M4U_ID(M4U_LARB3_ID, 0)\n#define M4U_PORT_VENC_REC\t\t MTK_M4U_ID(M4U_LARB3_ID, 1)\n#define M4U_PORT_VENC_BSDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 2)\n#define M4U_PORT_VENC_SV_COMV\t\t MTK_M4U_ID(M4U_LARB3_ID, 3)\n#define M4U_PORT_VENC_RD_COMV\t\t MTK_M4U_ID(M4U_LARB3_ID, 4)\n#define M4U_PORT_VENC_NBM_RDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 5)\n#define M4U_PORT_VENC_NBM_RDMA_LITE\t MTK_M4U_ID(M4U_LARB3_ID, 6)\n#define M4U_PORT_JPGENC_Y_RDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 7)\n#define M4U_PORT_JPGENC_C_RDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 8)\n#define M4U_PORT_JPGENC_Q_TABLE\t\t MTK_M4U_ID(M4U_LARB3_ID, 9)\n#define M4U_PORT_JPGENC_BSDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 10)\n#define M4U_PORT_JPGDEC_WDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 11)\n#define M4U_PORT_JPGDEC_BSDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 12)\n#define M4U_PORT_VENC_NBM_WDMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 13)\n#define M4U_PORT_VENC_NBM_WDMA_LITE\t MTK_M4U_ID(M4U_LARB3_ID, 14)\n#define M4U_PORT_VENC_CUR_LUMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 15)\n#define M4U_PORT_VENC_CUR_CHROMA\t MTK_M4U_ID(M4U_LARB3_ID, 16)\n#define M4U_PORT_VENC_REF_LUMA\t\t MTK_M4U_ID(M4U_LARB3_ID, 17)\n#define M4U_PORT_VENC_REF_CHROMA\t MTK_M4U_ID(M4U_LARB3_ID, 18)\n\n \n\n \n#define M4U_PORT_IMGI_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 0)\n#define M4U_PORT_IMGBI_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 1)\n#define M4U_PORT_DMGI_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 2)\n#define M4U_PORT_DEPI_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 3)\n#define M4U_PORT_LCEI_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 4)\n#define M4U_PORT_SMTI_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 5)\n#define M4U_PORT_SMTO_D2\t\t MTK_M4U_ID(M4U_LARB5_ID, 6)\n#define M4U_PORT_SMTO_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 7)\n#define M4U_PORT_CRZO_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 8)\n#define M4U_PORT_IMG3O_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 9)\n#define M4U_PORT_VIPI_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 10)\n#define M4U_PORT_WPE_RDMA1\t\t MTK_M4U_ID(M4U_LARB5_ID, 11)\n#define M4U_PORT_WPE_RDMA0\t\t MTK_M4U_ID(M4U_LARB5_ID, 12)\n#define M4U_PORT_WPE_WDMA\t\t MTK_M4U_ID(M4U_LARB5_ID, 13)\n#define M4U_PORT_TIMGO_D1\t\t MTK_M4U_ID(M4U_LARB5_ID, 14)\n#define M4U_PORT_MFB_RDMA0\t\t MTK_M4U_ID(M4U_LARB5_ID, 15)\n#define M4U_PORT_MFB_RDMA1\t\t MTK_M4U_ID(M4U_LARB5_ID, 16)\n#define M4U_PORT_MFB_RDMA2\t\t MTK_M4U_ID(M4U_LARB5_ID, 17)\n#define M4U_PORT_MFB_RDMA3\t\t MTK_M4U_ID(M4U_LARB5_ID, 18)\n#define M4U_PORT_MFB_WDMA\t\t MTK_M4U_ID(M4U_LARB5_ID, 19)\n#define M4U_PORT_RESERVE1\t\t MTK_M4U_ID(M4U_LARB5_ID, 20)\n#define M4U_PORT_RESERVE2\t\t MTK_M4U_ID(M4U_LARB5_ID, 21)\n#define M4U_PORT_RESERVE3\t\t MTK_M4U_ID(M4U_LARB5_ID, 22)\n#define M4U_PORT_RESERVE4\t\t MTK_M4U_ID(M4U_LARB5_ID, 23)\n#define M4U_PORT_RESERVE5\t\t MTK_M4U_ID(M4U_LARB5_ID, 24)\n#define M4U_PORT_RESERVE6\t\t MTK_M4U_ID(M4U_LARB5_ID, 25)\n\n \n#define M4U_PORT_IMG_IPUO\t\t MTK_M4U_ID(M4U_LARB6_ID, 0)\n#define M4U_PORT_IMG_IPU3O\t\t MTK_M4U_ID(M4U_LARB6_ID, 1)\n#define M4U_PORT_IMG_IPUI\t\t MTK_M4U_ID(M4U_LARB6_ID, 2)\n\n \n#define M4U_PORT_DVS_RDMA\t\t MTK_M4U_ID(M4U_LARB7_ID, 0)\n#define M4U_PORT_DVS_WDMA\t\t MTK_M4U_ID(M4U_LARB7_ID, 1)\n#define M4U_PORT_DVP_RDMA\t\t MTK_M4U_ID(M4U_LARB7_ID, 2)\n#define M4U_PORT_DVP_WDMA\t\t MTK_M4U_ID(M4U_LARB7_ID, 3)\n\n \n#define M4U_PORT_FDVT_RDA\t\t MTK_M4U_ID(M4U_LARB8_ID, 0)\n#define M4U_PORT_FDVT_RDB\t\t MTK_M4U_ID(M4U_LARB8_ID, 1)\n#define M4U_PORT_FDVT_WRA\t\t MTK_M4U_ID(M4U_LARB8_ID, 2)\n#define M4U_PORT_FDVT_WRB\t\t MTK_M4U_ID(M4U_LARB8_ID, 3)\n#define M4U_PORT_FE_RD0\t\t\t MTK_M4U_ID(M4U_LARB8_ID, 4)\n#define M4U_PORT_FE_RD1\t\t\t MTK_M4U_ID(M4U_LARB8_ID, 5)\n#define M4U_PORT_FE_WR0\t\t\t MTK_M4U_ID(M4U_LARB8_ID, 6)\n#define M4U_PORT_FE_WR1\t\t\t MTK_M4U_ID(M4U_LARB8_ID, 7)\n#define M4U_PORT_RSC_RDMA0\t\t MTK_M4U_ID(M4U_LARB8_ID, 8)\n#define M4U_PORT_RSC_WDMA\t\t MTK_M4U_ID(M4U_LARB8_ID, 9)\n\n \n#define M4U_PORT_CAM_IMGO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 0)\n#define M4U_PORT_CAM_RRZO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 1)\n#define M4U_PORT_CAM_LSCI_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 2)\n#define M4U_PORT_CAM_BPCI_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 3)\n#define M4U_PORT_CAM_YUVO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 4)\n#define M4U_PORT_CAM_UFDI_R2_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 5)\n#define M4U_PORT_CAM_RAWI_R2_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 6)\n#define M4U_PORT_CAM_RAWI_R5_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 7)\n#define M4U_PORT_CAM_CAMSV_1\t\t MTK_M4U_ID(M4U_LARB9_ID, 8)\n#define M4U_PORT_CAM_CAMSV_2\t\t MTK_M4U_ID(M4U_LARB9_ID, 9)\n#define M4U_PORT_CAM_CAMSV_3\t\t MTK_M4U_ID(M4U_LARB9_ID, 10)\n#define M4U_PORT_CAM_CAMSV_4\t\t MTK_M4U_ID(M4U_LARB9_ID, 11)\n#define M4U_PORT_CAM_CAMSV_5\t\t MTK_M4U_ID(M4U_LARB9_ID, 12)\n#define M4U_PORT_CAM_CAMSV_6\t\t MTK_M4U_ID(M4U_LARB9_ID, 13)\n#define M4U_PORT_CAM_AAO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 14)\n#define M4U_PORT_CAM_AFO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 15)\n#define M4U_PORT_CAM_FLKO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 16)\n#define M4U_PORT_CAM_LCESO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 17)\n#define M4U_PORT_CAM_CRZO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 18)\n#define M4U_PORT_CAM_LTMSO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 19)\n#define M4U_PORT_CAM_RSSO_R1_C\t\t MTK_M4U_ID(M4U_LARB9_ID, 20)\n#define M4U_PORT_CAM_CCUI\t\t MTK_M4U_ID(M4U_LARB9_ID, 21)\n#define M4U_PORT_CAM_CCUO\t\t MTK_M4U_ID(M4U_LARB9_ID, 22)\n#define M4U_PORT_CAM_FAKE\t\t MTK_M4U_ID(M4U_LARB9_ID, 23)\n\n \n#define M4U_PORT_CAM_IMGO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 0)\n#define M4U_PORT_CAM_RRZO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 1)\n#define M4U_PORT_CAM_LSCI_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 2)\n#define M4U_PORT_CAM_BPCI_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 3)\n#define M4U_PORT_CAM_YUVO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 4)\n#define M4U_PORT_CAM_UFDI_R2_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 5)\n#define M4U_PORT_CAM_RAWI_R2_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 6)\n#define M4U_PORT_CAM_RAWI_R5_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 7)\n#define M4U_PORT_CAM_IMGO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 8)\n#define M4U_PORT_CAM_RRZO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 9)\n#define M4U_PORT_CAM_LSCI_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 10)\n#define M4U_PORT_CAM_BPCI_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 11)\n#define M4U_PORT_CAM_YUVO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 12)\n#define M4U_PORT_CAM_UFDI_R2_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 13)\n#define M4U_PORT_CAM_RAWI_R2_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 14)\n#define M4U_PORT_CAM_RAWI_R5_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 15)\n#define M4U_PORT_CAM_CAMSV_0\t\t MTK_M4U_ID(M4U_LARB10_ID, 16)\n#define M4U_PORT_CAM_AAO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 17)\n#define M4U_PORT_CAM_AFO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 18)\n#define M4U_PORT_CAM_FLKO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 19)\n#define M4U_PORT_CAM_LCESO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 20)\n#define M4U_PORT_CAM_CRZO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 21)\n#define M4U_PORT_CAM_AAO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 22)\n#define M4U_PORT_CAM_AFO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 23)\n#define M4U_PORT_CAM_FLKO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 24)\n#define M4U_PORT_CAM_LCESO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 25)\n#define M4U_PORT_CAM_CRZO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 26)\n#define M4U_PORT_CAM_LTMSO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 27)\n#define M4U_PORT_CAM_RSSO_R1_A\t\t MTK_M4U_ID(M4U_LARB10_ID, 28)\n#define M4U_PORT_CAM_LTMSO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 29)\n#define M4U_PORT_CAM_RSSO_R1_B\t\t MTK_M4U_ID(M4U_LARB10_ID, 30)\n\n \n#define M4U_PORT_CAM_IPUO\t\t MTK_M4U_ID(M4U_LARB11_ID, 0)\n#define M4U_PORT_CAM_IPU2O\t\t MTK_M4U_ID(M4U_LARB11_ID, 1)\n#define M4U_PORT_CAM_IPU3O\t\t MTK_M4U_ID(M4U_LARB11_ID, 2)\n#define M4U_PORT_CAM_IPUI\t\t MTK_M4U_ID(M4U_LARB11_ID, 3)\n#define M4U_PORT_CAM_IPU2I\t\t MTK_M4U_ID(M4U_LARB11_ID, 4)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}