_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - RET: 1 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          title = "Type of elements and instruction set",
          txt = "250 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your function (in the source code) and the binary function",
          txt = "The binary function is composed of 250 FP arithmetical operations:\n - 125: addition or subtraction\n - 125: multiply\nThe binary function is loading 1112 bytes (139 double precision FP elements).\nThe binary function is storing 328 bytes (41 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.17 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 372\nnb uops            : 373\nloop length        : 1966\nused x86 registers : 4\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 16\nADD-SUB / MUL ratio: 1.00\n",
        },
        {
          title = "Front-end",
          txt = "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 93.25 cycles\nfront end            : 93.25 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0     | P1     | P2    | P3    | P4    | P5\n-------------------------------------------------------\nuops   | 125.00 | 125.00 | 90.50 | 90.50 | 41.00 | 6.00\ncycles | 125.00 | 125.00 | 90.50 | 90.50 | 41.00 | 6.00\n\nCycles executing div or sqrt instructions: NA\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 93.25\nDispatch  : 125.00\nOverall L1: 125.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "all     : 0%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "all     : 25%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each call to the function takes 125.00 cycles. At this rate:\n - 27% of peak load performance is reached (8.90 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 16% of peak store performance is reached (2.62 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the function is: 197e0\n\nInstruction                      | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n--------------------------------------------------------------------------------------------------------------\nSUB $0x8,%RSP                    | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD (%RDI),%XMM4              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD (%RSI),%XMM7              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x28(%RDI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM7,%XMM4,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RSI),%XMM6           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD (%RDX),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM12        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x50(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x10(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x78(%RDI),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM9,%XMM8,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x20(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM0,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xa0(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM11,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM10,-0x78(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM13,%XMM10      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM8       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x58(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM9,%XMM8,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x8(%RDI),%XMM8           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x60(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x70(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RDX),%XMM8           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM10,%XMM11,%XMM12      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x30(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x80(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,-0x68(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM12,(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVAPD %XMM10,%XMM12            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVAPD %XMM15,%XMM10            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM9,%XMM8,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM5,%XMM8        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x58(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM10,-0x50(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM11,%XMM15,%XMM9       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM12,%XMM1,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x60(%RDI),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM8,%XMM9,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM10,%XMM13,%XMM9       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x88(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM11,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x38(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,-0x48(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM14,%XMM8        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM9        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x8(%RDX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RDX),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,-0x40(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM8,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,-0x38(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM5,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM10,%XMM1,%XMM8        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM10,-0x30(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x28(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM10,-0x18(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM6,%XMM10       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM15,%XMM9       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM9,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM13,%XMM9       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x90(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x8(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM14,%XMM1,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM15,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RDI),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,-0x20(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM11,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RDX),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x68(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x10(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVAPD %XMM15,%XMM12            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM11,-0x10(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM5,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM8,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM15,%XMM9       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM12,%XMM13,%XMM10      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x20(%RDI),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM12,%XMM7,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM9,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM11,%XMM6,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM8       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x20(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM8,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x70(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xc0(%RDI),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM10,%XMM5,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM9,0x18(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x98(%RDI),%XMM9          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM13,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM9,%XMM1,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x28(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x38(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM4,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x40(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x28(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x48(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x20(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x30(%RSI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM14,0x28(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x30(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x30(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x38(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM12,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x38(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM11,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM10,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM1,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM9,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM13,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM8,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x40(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x50(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x60(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM4,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x68(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x50(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x70(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x48(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x58(%RSI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x50(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x58(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x58(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM12,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x60(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x68(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM11,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM10,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM1,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM9,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM13,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM8,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x70(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x68(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x78(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x88(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM4,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x90(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x78(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x98(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x70(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x80(%RSI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x78(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x80(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x80(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x88(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM12,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x88(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x90(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM11,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM10,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM1,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM9,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM13,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM8,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x98(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x90(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM7,%XMM3,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa0(%RSI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM5,%XMM0,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xc0(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM7,%XMM11,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM15,%XMM4,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa0(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM15,%XMM12,%XMM12      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM5,%XMM9,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM8,%XMM8         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0x98(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM13,%XMM2,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM13,%XMM10,%XMM10      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM6,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM1,%XMM3   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM4,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RDX),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM0,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM15,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM6,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM7,%XMM6   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM4,0xa0(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM13,%XMM4  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x58(%RSP),%XMM5,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM0,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM1,%XMM6   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM3,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM15,%XMM4  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM7,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM6,%XMM0,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0xa8(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM13,%XMM3  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM1,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM6,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM15,%XMM3  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0xc0(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM4,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xb8(%RDX),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM4,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM5,%XMM4    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM7,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x10(%RSP),%XMM13,%XMM2  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0xb0(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM1,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM6,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM15,%XMM2       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM3,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM11,%XMM2,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM7,%XMM13       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0xb8(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM13,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM1,0xc0(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0x8,%RSP                    | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nRET                              | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 0       | 2\n",
        },
      },
      header = {
        "25% of peak computational performance is used (2.00 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized function can use their full power.\n",
          title = "Vectorization",
          txt = "Your function is probably not vectorized.\nOnly 25% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your function, you can lower the cost of an iteration from 125.00 to 34.75 cycles (3.60x speedup).",
        },
        {
          workaround = " - Reduce the number of FP add instructions\n - Reduce the number of FP multiply instructions\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - execution of FP add operations (the FP add unit is a bottleneck)\n - execution of FP multiply operations (the FP multiply unit is a bottleneck)\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 125.00 to 93.25 cycles (1.34x speedup).\n",
        },
      },
      potential = {
      },
    },
  },
  AVG = {
      hint = {
        {
          details = "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - RET: 1 occurrences\n",
          title = "Complex instructions",
          txt = "Detected COMPLEX INSTRUCTIONS.\n",
        },
        {
          title = "Type of elements and instruction set",
          txt = "250 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your function (in the source code) and the binary function",
          txt = "The binary function is composed of 250 FP arithmetical operations:\n - 125: addition or subtraction\n - 125: multiply\nThe binary function is loading 1112 bytes (139 double precision FP elements).\nThe binary function is storing 328 bytes (41 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.17 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 372\nnb uops            : 373\nloop length        : 1966\nused x86 registers : 4\nused mmx registers : 0\nused xmm registers : 16\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 16\nADD-SUB / MUL ratio: 1.00\n",
        },
        {
          title = "Front-end",
          txt = "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 93.25 cycles\nfront end            : 93.25 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0     | P1     | P2    | P3    | P4    | P5\n-------------------------------------------------------\nuops   | 125.00 | 125.00 | 90.50 | 90.50 | 41.00 | 6.00\ncycles | 125.00 | 125.00 | 90.50 | 90.50 | 41.00 | 6.00\n\nCycles executing div or sqrt instructions: NA\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 93.25\nDispatch  : 125.00\nOverall L1: 125.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "all     : 0%\nload    : 0%\nstore   : 0%\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 100%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "all     : 25%\nload    : 25%\nstore   : 25%\nmul     : 25%\nadd-sub : 25%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 50%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each call to the function takes 125.00 cycles. At this rate:\n - 27% of peak load performance is reached (8.90 out of 32.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 16% of peak store performance is reached (2.62 out of 16.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Found no such bottlenecks.",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the function is: 197e0\n\nInstruction                      | Nb FU | P0   | P1   | P2   | P3   | P4 | P5   | Latency | Recip. throughput\n--------------------------------------------------------------------------------------------------------------\nSUB $0x8,%RSP                    | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nVMOVSD (%RDI),%XMM4              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD (%RSI),%XMM7              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x28(%RDI),%XMM3          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM7,%XMM4,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x8(%RSI),%XMM6           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD (%RDX),%XMM8              | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM12        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x50(%RDI),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x10(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x78(%RDI),%XMM0          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM9,%XMM8,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x20(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM1,%XMM0,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xa0(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM12,%XMM11,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM10,-0x78(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM13,%XMM10      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM8       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x58(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM9,%XMM8,%XMM11        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x8(%RDI),%XMM8           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x60(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM8,-0x70(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x8(%RDX),%XMM8           | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM10,%XMM11,%XMM12      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x30(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x80(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,-0x68(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM12,(%RDX)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVAPD %XMM10,%XMM12            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVAPD %XMM15,%XMM10            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVSUBSD %XMM9,%XMM8,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM5,%XMM8        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM12,-0x58(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM10,-0x50(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM11,%XMM15,%XMM9       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM12,%XMM1,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x60(%RDI),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM8,%XMM9,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM10,%XMM13,%XMM9       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x88(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM11,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x10(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x38(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM15,-0x48(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM14,%XMM8        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM15,%XMM7,%XMM9        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,0x8(%RDX)           | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x10(%RDX),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM11,-0x40(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM6,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM8,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,-0x38(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM12,%XMM5,%XMM12       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM10,%XMM1,%XMM8        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM10,-0x30(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x28(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD %XMM10,-0x18(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM10,%XMM6,%XMM10       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM15,%XMM9       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM9,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM14,%XMM13,%XMM9       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x90(%RDI),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,-0x8(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM14,%XMM1,%XMM14       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM8,%XMM15,%XMM11       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x18(%RDI),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RDI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM8,-0x20(%RSP)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM11,%XMM12       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM8,%XMM7,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x18(%RDX),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x68(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM12,0x10(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVAPD %XMM15,%XMM12            | 1     | 0    | 0    | 0    | 0    | 0  | 1    | 1       | 1\nVMOVSD %XMM11,-0x10(%RSP)        | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM11,%XMM5,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM9,%XMM8,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM12,(%RSP)             | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM15,%XMM9       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM12,%XMM13,%XMM10      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x20(%RDI),%XMM12         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM12,%XMM7,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM11,%XMM9,%XMM15       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RDI),%XMM11         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM11,%XMM6,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM8       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x20(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM8,%XMM9        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x70(%RDI),%XMM10         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xc0(%RDI),%XMM8          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM10,%XMM5,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM9,0x18(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x98(%RDI),%XMM9          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM8,%XMM13,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM9,%XMM1,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x28(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x38(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM4,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x40(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x28(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x48(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x20(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x30(%RSI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM14,0x28(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0x30(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x30(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x38(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM12,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x38(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x40(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM11,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM10,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM1,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM9,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM13,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM8,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x48(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x40(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x50(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x60(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM4,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x68(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x50(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x70(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x48(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x58(%RSI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x50(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x58(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x58(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x60(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM12,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x60(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x68(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM11,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM10,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM1,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM9,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM13,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM8,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x70(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x68(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x78(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x88(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM7,%XMM4,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0x90(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x78(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0x98(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0x70(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x80(%RSI),%XMM6          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM6,%XMM3,%XMM15        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM5,%XMM2,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM1,%XMM0,%XMM14        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x78(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x80(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x58(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x80(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x88(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM1,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM13,%XMM15 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM7,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM7,%XMM12,%XMM7        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM14,0x88(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMOVSD 0x90(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM6,%XMM15  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM6,%XMM11,%XMM6        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x10(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM5,%XMM10,%XMM5        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM15      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM1,%XMM14   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM9,%XMM1         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM15,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM13,%XMM15      | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD %XMM13,%XMM8,%XMM13       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM15,%XMM14,%XMM14      | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0x98(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD %XMM14,0x90(%RDX)         | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM7,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM6,%XMM14,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM5,%XMM7,%XMM15        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RSI),%XMM7          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMOVSD 0xb8(%RSI),%XMM5          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM7,%XMM3,%XMM3         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM1,%XMM15,%XMM14       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa0(%RSI),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM5,%XMM0,%XMM0         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xc0(%RSI),%XMM1          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM7,%XMM11,%XMM11       | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM15,%XMM4,%XMM4        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM13,%XMM14,%XMM6       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa0(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM15,%XMM12,%XMM12      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RSI),%XMM13         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVMULSD %XMM5,%XMM9,%XMM9         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMULSD %XMM1,%XMM8,%XMM8         | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0x98(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD %XMM13,%XMM2,%XMM2        | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD %XMM13,%XMM10,%XMM10      | 1     | 1    | 0    | 0    | 0    | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM6,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x78(%RSP),%XMM1,%XMM3   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM4,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xa8(%RDX),%XMM2          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM0,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x70(%RSP),%XMM15,%XMM14 | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM6,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x68(%RSP),%XMM7,%XMM6   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM14,%XMM2,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM4,0xa0(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x60(%RSP),%XMM13,%XMM4  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x58(%RSP),%XMM5,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM6,%XMM0,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x50(%RSP),%XMM1,%XMM6   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM4,%XMM3,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x48(%RSP),%XMM15,%XMM4  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x40(%RSP),%XMM7,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0xb0(%RDX),%XMM14         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM6,%XMM0,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM14,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x30(%RSP),%XMM5,%XMM14  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM3,0xa8(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVMULSD -0x38(%RSP),%XMM13,%XMM3  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x28(%RSP),%XMM1,%XMM2   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM3,%XMM6,%XMM4         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x20(%RSP),%XMM15,%XMM3  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD 0xc0(%RDX),%XMM15         | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM14,%XMM4,%XMM0        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD 0xb8(%RDX),%XMM4          | 1     | 0    | 0    | 0.50 | 0.50 | 0  | 0    | 3       | 0.50\nVSUBSD %XMM3,%XMM4,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x8(%RSP),%XMM5,%XMM4    | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM0,%XMM6         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD -0x18(%RSP),%XMM7,%XMM0   | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMULSD -0x10(%RSP),%XMM13,%XMM2  | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVMOVSD %XMM6,0xb0(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMULSD (%RSP),%XMM1,%XMM0        | 1     | 1    | 0    | 0.50 | 0.50 | 0  | 0    | 5       | 1\nVSUBSD %XMM2,%XMM6,%XMM3         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM12,%XMM15,%XMM2       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM4,%XMM3,%XMM14        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM11,%XMM2,%XMM7        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM0,%XMM14,%XMM6        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM10,%XMM7,%XMM13       | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM6,0xb8(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nVSUBSD %XMM9,%XMM13,%XMM5        | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVSUBSD %XMM8,%XMM5,%XMM1         | 1     | 0    | 1    | 0    | 0    | 0  | 0    | 3       | 1\nVMOVSD %XMM1,0xc0(%RDX)          | 1     | 0    | 0    | 0.50 | 0.50 | 1  | 0    | 3       | 1\nADD $0x8,%RSP                    | 1     | 0.33 | 0.33 | 0    | 0    | 0  | 0.33 | 1       | 0.33\nRET                              | 2     | 0    | 0    | 0.50 | 0.50 | 0  | 1    | 0       | 2\n",
        },
      },
      header = {
        "25% of peak computational performance is used (2.00 out of 8.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "Store and arithmetical SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized function can use their full power.\n",
          title = "Vectorization",
          txt = "Your function is probably not vectorized.\nOnly 25% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your function, you can lower the cost of an iteration from 125.00 to 34.75 cycles (3.60x speedup).",
        },
        {
          workaround = " - Reduce the number of FP add instructions\n - Reduce the number of FP multiply instructions\n",
          title = "Execution units bottlenecks",
          txt = "Performance is limited by:\n - execution of FP add operations (the FP add unit is a bottleneck)\n - execution of FP multiply operations (the FP multiply unit is a bottleneck)\n\nBy removing all these bottlenecks, you can lower the cost of an iteration from 125.00 to 93.25 cycles (1.34x speedup).\n",
        },
      },
      potential = {
      },
    },
  common = {
    header = {
      "The function is defined in /users/user2210/NPB3.4-MZ-MPI/BT-MZ/solve_subs.f90:56,75-199.\n",
    },
    nb_paths = 1,
  },
}
