#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000204d737ccd0 .scope module, "tb_mips_single_cycle" "tb_mips_single_cycle" 2 3;
 .timescale -9 -12;
v00000204d73d81b0_0 .var "clk", 0 0;
v00000204d73d8250_0 .var/i "i", 31 0;
v00000204d73d9330_0 .var "reset", 0 0;
S_00000204d7334430 .scope module, "uut" "mips_single_cycle" 2 9, 3 1 0, S_00000204d737ccd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "alu_input_2";
L_00000204d7367410 .functor AND 1, v00000204d736b7a0_0, v00000204d736c7e0_0, C4<1>, C4<1>;
L_00000204d7367cd0 .functor AND 1, v00000204d736b7a0_0, v00000204d736c7e0_0, C4<1>, C4<1>;
L_00000204d73673a0 .functor BUFZ 32, L_00000204d73ebf30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204d7367bf0 .functor BUFZ 32, L_00000204d73ebe90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204d7367480 .functor BUFZ 32, L_00000204d73eb670, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204d7367100 .functor BUFZ 32, L_00000204d73eab30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000204d73f0088 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000204d736b840_0 .net/2u *"_ivl_0", 1 0, L_00000204d73f0088;  1 drivers
v00000204d736b160_0 .net *"_ivl_15", 3 0, L_00000204d73d8f70;  1 drivers
v00000204d736c880_0 .net *"_ivl_17", 25 0, L_00000204d73d9510;  1 drivers
L_00000204d73f0160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204d736bb60_0 .net/2u *"_ivl_18", 1 0, L_00000204d73f0160;  1 drivers
v00000204d736c1a0_0 .net *"_ivl_2", 0 0, L_00000204d7367410;  1 drivers
v00000204d736af80_0 .net *"_ivl_20", 31 0, L_00000204d73d95b0;  1 drivers
v00000204d736ad00_0 .net *"_ivl_22", 0 0, L_00000204d7367cd0;  1 drivers
L_00000204d73f01a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000204d736c240_0 .net/2u *"_ivl_24", 31 0, L_00000204d73f01a8;  1 drivers
v00000204d736b3e0_0 .net *"_ivl_26", 31 0, L_00000204d73d89d0;  1 drivers
v00000204d736b980_0 .net *"_ivl_28", 31 0, L_00000204d73d9f10;  1 drivers
v00000204d736bac0_0 .net *"_ivl_30", 29 0, L_00000204d73d9650;  1 drivers
L_00000204d73f01f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204d736b480_0 .net *"_ivl_32", 1 0, L_00000204d73f01f0;  1 drivers
v00000204d736c2e0_0 .net *"_ivl_34", 31 0, L_00000204d73d8070;  1 drivers
L_00000204d73f0238 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000204d736c380_0 .net/2u *"_ivl_36", 31 0, L_00000204d73f0238;  1 drivers
v00000204d736c6a0_0 .net *"_ivl_38", 31 0, L_00000204d73d9a10;  1 drivers
L_00000204d73f00d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000204d736ba20_0 .net/2u *"_ivl_4", 1 0, L_00000204d73f00d0;  1 drivers
v00000204d736bd40_0 .net *"_ivl_40", 31 0, L_00000204d73d9bf0;  1 drivers
v00000204d736c920_0 .net *"_ivl_44", 31 0, L_00000204d73ebf30;  1 drivers
v00000204d736b020_0 .net *"_ivl_46", 31 0, L_00000204d73eabd0;  1 drivers
v00000204d736bc00_0 .net *"_ivl_48", 29 0, L_00000204d73ea950;  1 drivers
L_00000204d73f0280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204d736b0c0_0 .net *"_ivl_50", 1 0, L_00000204d73f0280;  1 drivers
v00000204d736b200_0 .net *"_ivl_54", 31 0, L_00000204d73ebe90;  1 drivers
v00000204d736bca0_0 .net *"_ivl_57", 4 0, L_00000204d73ea770;  1 drivers
v00000204d736c420_0 .net *"_ivl_58", 6 0, L_00000204d73eac70;  1 drivers
L_00000204d73f0118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204d736b2a0_0 .net/2u *"_ivl_6", 1 0, L_00000204d73f0118;  1 drivers
L_00000204d73f02c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204d736b520_0 .net *"_ivl_61", 1 0, L_00000204d73f02c8;  1 drivers
v00000204d736c4c0_0 .net *"_ivl_64", 31 0, L_00000204d73eb670;  1 drivers
v00000204d736c9c0_0 .net *"_ivl_67", 4 0, L_00000204d73eb490;  1 drivers
v00000204d736c600_0 .net *"_ivl_68", 6 0, L_00000204d73eb530;  1 drivers
L_00000204d73f0310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204d736c740_0 .net *"_ivl_71", 1 0, L_00000204d73f0310;  1 drivers
v00000204d732ef30_0 .net *"_ivl_8", 1 0, L_00000204d73d98d0;  1 drivers
v00000204d732ed50_0 .net *"_ivl_81", 0 0, L_00000204d73eb850;  1 drivers
v00000204d73d8570_0 .net *"_ivl_82", 15 0, L_00000204d73ea270;  1 drivers
v00000204d73d9d30_0 .net *"_ivl_85", 15 0, L_00000204d73ea9f0;  1 drivers
v00000204d73d90b0_0 .net *"_ivl_88", 31 0, L_00000204d73eab30;  1 drivers
v00000204d73d9ab0_0 .net *"_ivl_90", 31 0, L_00000204d73eaf90;  1 drivers
v00000204d73d8ed0_0 .net *"_ivl_92", 29 0, L_00000204d73ea3b0;  1 drivers
L_00000204d73f0358 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000204d73d86b0_0 .net *"_ivl_94", 1 0, L_00000204d73f0358;  1 drivers
v00000204d73d93d0_0 .net "alu_control", 3 0, v00000204d736ca60_0;  1 drivers
v00000204d73d84d0_0 .net "alu_input_2", 31 0, L_00000204d73d9dd0;  1 drivers
v00000204d73d8610_0 .net "alu_op", 1 0, v00000204d736c100_0;  1 drivers
v00000204d73d8750_0 .net "alu_result", 31 0, v00000204d736bfc0_0;  1 drivers
v00000204d73d96f0_0 .net "alu_src", 0 0, v00000204d736b660_0;  1 drivers
v00000204d73d91f0_0 .net "branch", 0 0, v00000204d736b7a0_0;  1 drivers
v00000204d73d8b10_0 .net "clk", 0 0, v00000204d73d81b0_0;  1 drivers
v00000204d73d9b50 .array "data_memory", 0 1023, 31 0;
v00000204d73d9470_0 .var/i "i", 31 0;
v00000204d73d8e30_0 .net "instruction", 31 0, L_00000204d73673a0;  1 drivers
v00000204d73d8bb0_0 .net "jump", 0 0, v00000204d736ae40_0;  1 drivers
v00000204d73d8c50_0 .net "mem_read", 0 0, v00000204d736cb00_0;  1 drivers
v00000204d73d9010_0 .net "mem_read_data", 31 0, L_00000204d7367100;  1 drivers
v00000204d73d8430_0 .net "mem_to_reg", 0 0, v00000204d736aee0_0;  1 drivers
v00000204d73d9790_0 .net "mem_write", 0 0, v00000204d736c560_0;  1 drivers
v00000204d73d8890 .array "memory", 0 1023, 31 0;
v00000204d73d8390_0 .var "pc", 31 0;
v00000204d73d9290_0 .net "pc_next", 31 0, L_00000204d73d9c90;  1 drivers
v00000204d73d9830_0 .net "pc_src", 1 0, L_00000204d73d8930;  1 drivers
v00000204d73d9970_0 .net "read_data_1", 31 0, L_00000204d7367bf0;  1 drivers
v00000204d73d82f0_0 .net "read_data_2", 31 0, L_00000204d7367480;  1 drivers
v00000204d73d9e70_0 .net "reg_dst", 0 0, v00000204d736b8e0_0;  1 drivers
v00000204d73d8110 .array "reg_file", 0 31, 31 0;
v00000204d73d8d90_0 .net "reg_write", 0 0, v00000204d736b5c0_0;  1 drivers
v00000204d73d9150_0 .net "reset", 0 0, v00000204d73d9330_0;  1 drivers
v00000204d73d8cf0_0 .net "sign_extend", 31 0, L_00000204d73eb8f0;  1 drivers
v00000204d73d8a70_0 .net "write_data", 31 0, L_00000204d73eb990;  1 drivers
v00000204d73d87f0_0 .net "zero", 0 0, v00000204d736c7e0_0;  1 drivers
E_00000204d7373da0 .event posedge, v00000204d73d8b10_0;
E_00000204d7374360 .event posedge, v00000204d73d9150_0, v00000204d73d8b10_0;
L_00000204d73d98d0 .functor MUXZ 2, L_00000204d73f0118, L_00000204d73f00d0, L_00000204d7367410, C4<>;
L_00000204d73d8930 .functor MUXZ 2, L_00000204d73d98d0, L_00000204d73f0088, v00000204d736ae40_0, C4<>;
L_00000204d73d9dd0 .functor MUXZ 32, L_00000204d7367480, L_00000204d73eb8f0, v00000204d736b660_0, C4<>;
L_00000204d73d8f70 .part v00000204d73d8390_0, 28, 4;
L_00000204d73d9510 .part L_00000204d73673a0, 0, 26;
L_00000204d73d95b0 .concat [ 2 26 4 0], L_00000204d73f0160, L_00000204d73d9510, L_00000204d73d8f70;
L_00000204d73d89d0 .arith/sum 32, v00000204d73d8390_0, L_00000204d73f01a8;
L_00000204d73d9650 .part L_00000204d73eb8f0, 0, 30;
L_00000204d73d9f10 .concat [ 2 30 0 0], L_00000204d73f01f0, L_00000204d73d9650;
L_00000204d73d8070 .arith/sum 32, L_00000204d73d89d0, L_00000204d73d9f10;
L_00000204d73d9a10 .arith/sum 32, v00000204d73d8390_0, L_00000204d73f0238;
L_00000204d73d9bf0 .functor MUXZ 32, L_00000204d73d9a10, L_00000204d73d8070, L_00000204d7367cd0, C4<>;
L_00000204d73d9c90 .functor MUXZ 32, L_00000204d73d9bf0, L_00000204d73d95b0, v00000204d736ae40_0, C4<>;
L_00000204d73ebf30 .array/port v00000204d73d8890, L_00000204d73eabd0;
L_00000204d73ea950 .part v00000204d73d8390_0, 2, 30;
L_00000204d73eabd0 .concat [ 30 2 0 0], L_00000204d73ea950, L_00000204d73f0280;
L_00000204d73ebe90 .array/port v00000204d73d8110, L_00000204d73eac70;
L_00000204d73ea770 .part L_00000204d73673a0, 21, 5;
L_00000204d73eac70 .concat [ 5 2 0 0], L_00000204d73ea770, L_00000204d73f02c8;
L_00000204d73eb670 .array/port v00000204d73d8110, L_00000204d73eb530;
L_00000204d73eb490 .part L_00000204d73673a0, 16, 5;
L_00000204d73eb530 .concat [ 5 2 0 0], L_00000204d73eb490, L_00000204d73f0310;
L_00000204d73ea4f0 .part L_00000204d73673a0, 26, 6;
L_00000204d73ea090 .functor MUXZ 32, L_00000204d7367480, L_00000204d73eb8f0, v00000204d736b660_0, C4<>;
L_00000204d73ea1d0 .part L_00000204d73673a0, 0, 6;
L_00000204d73eb850 .part L_00000204d73673a0, 15, 1;
LS_00000204d73ea270_0_0 .concat [ 1 1 1 1], L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850;
LS_00000204d73ea270_0_4 .concat [ 1 1 1 1], L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850;
LS_00000204d73ea270_0_8 .concat [ 1 1 1 1], L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850;
LS_00000204d73ea270_0_12 .concat [ 1 1 1 1], L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850, L_00000204d73eb850;
L_00000204d73ea270 .concat [ 4 4 4 4], LS_00000204d73ea270_0_0, LS_00000204d73ea270_0_4, LS_00000204d73ea270_0_8, LS_00000204d73ea270_0_12;
L_00000204d73ea9f0 .part L_00000204d73673a0, 0, 16;
L_00000204d73eb8f0 .concat [ 16 16 0 0], L_00000204d73ea9f0, L_00000204d73ea270;
L_00000204d73eab30 .array/port v00000204d73d9b50, L_00000204d73eaf90;
L_00000204d73ea3b0 .part v00000204d736bfc0_0, 2, 30;
L_00000204d73eaf90 .concat [ 30 2 0 0], L_00000204d73ea3b0, L_00000204d73f0358;
L_00000204d73eb990 .functor MUXZ 32, v00000204d736bfc0_0, L_00000204d7367100, v00000204d736aee0_0, C4<>;
S_00000204d737c600 .scope module, "ALU" "alu" 3 63, 4 1 0, S_00000204d7334430;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_1";
    .port_info 1 /INPUT 32 "input_2";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
v00000204d736be80_0 .net "alu_control", 3 0, v00000204d736ca60_0;  alias, 1 drivers
v00000204d736b340_0 .net "input_1", 31 0, L_00000204d7367bf0;  alias, 1 drivers
v00000204d736bf20_0 .net "input_2", 31 0, L_00000204d73ea090;  1 drivers
v00000204d736bfc0_0 .var "result", 31 0;
v00000204d736c7e0_0 .var "zero", 0 0;
E_00000204d7373ba0 .event anyedge, v00000204d736be80_0, v00000204d736b340_0, v00000204d736bf20_0, v00000204d736bfc0_0;
S_00000204d734e590 .scope module, "ALU_CTRL" "alu_control_unit" 3 72, 5 1 0, S_00000204d7334430;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v00000204d736ca60_0 .var "alu_control", 3 0;
v00000204d736c060_0 .net "alu_op", 1 0, v00000204d736c100_0;  alias, 1 drivers
v00000204d736ada0_0 .net "funct", 5 0, L_00000204d73ea1d0;  1 drivers
E_00000204d7373820 .event anyedge, v00000204d736c060_0, v00000204d736ada0_0;
S_00000204d734e720 .scope module, "CU" "control_unit" 3 49, 6 1 0, S_00000204d7334430;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "jump";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_to_reg";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 2 "alu_op";
v00000204d736c100_0 .var "alu_op", 1 0;
v00000204d736b660_0 .var "alu_src", 0 0;
v00000204d736b7a0_0 .var "branch", 0 0;
v00000204d736ae40_0 .var "jump", 0 0;
v00000204d736cb00_0 .var "mem_read", 0 0;
v00000204d736aee0_0 .var "mem_to_reg", 0 0;
v00000204d736c560_0 .var "mem_write", 0 0;
v00000204d736ac60_0 .net "opcode", 5 0, L_00000204d73ea4f0;  1 drivers
v00000204d736b8e0_0 .var "reg_dst", 0 0;
v00000204d736b5c0_0 .var "reg_write", 0 0;
E_00000204d7373fa0 .event anyedge, v00000204d736ac60_0;
    .scope S_00000204d734e720;
T_0 ;
    %wait E_00000204d7373fa0;
    %load/vec4 v00000204d736ac60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736ae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736aee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000204d736c100_0, 0, 2;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736ae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736aee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736b5c0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000204d736c100_0, 0, 2;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736ae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b7a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736cb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736aee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736c560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736b660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000204d736c100_0, 0, 2;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736ae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736aee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736c560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000204d736c100_0, 0, 2;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736ae40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736aee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b5c0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000204d736c100_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d736ae40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736cb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736aee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d736b5c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000204d736c100_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000204d737c600;
T_1 ;
    %wait E_00000204d7373ba0;
    %load/vec4 v00000204d736be80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204d736bfc0_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v00000204d736b340_0;
    %load/vec4 v00000204d736bf20_0;
    %add;
    %store/vec4 v00000204d736bfc0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v00000204d736b340_0;
    %load/vec4 v00000204d736bf20_0;
    %sub;
    %store/vec4 v00000204d736bfc0_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000204d736b340_0;
    %load/vec4 v00000204d736bf20_0;
    %and;
    %store/vec4 v00000204d736bfc0_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000204d736b340_0;
    %load/vec4 v00000204d736bf20_0;
    %or;
    %store/vec4 v00000204d736bfc0_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v00000204d736b340_0;
    %load/vec4 v00000204d736bf20_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v00000204d736bfc0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v00000204d736bfc0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000204d736c7e0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000204d734e590;
T_2 ;
    %wait E_00000204d7373820;
    %load/vec4 v00000204d736c060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v00000204d736ada0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.11;
T_2.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v00000204d736ca60_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000204d7334430;
T_3 ;
    %wait E_00000204d7374360;
    %load/vec4 v00000204d73d9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000204d73d8390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000204d73d9290_0;
    %assign/vec4 v00000204d73d8390_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000204d7334430;
T_4 ;
    %wait E_00000204d7374360;
    %load/vec4 v00000204d73d9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204d73d9470_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000204d73d9470_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000204d73d9470_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204d73d8110, 0, 4;
    %load/vec4 v00000204d73d9470_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204d73d9470_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000204d73d8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000204d73d8a70_0;
    %load/vec4 v00000204d73d9e70_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.6, 9;
    %load/vec4 v00000204d73d8e30_0;
    %parti/s 5, 11, 5;
    %jmp/1 T_4.7, 9;
T_4.6 ; End of true expr.
    %load/vec4 v00000204d73d8e30_0;
    %parti/s 5, 16, 6;
    %jmp/0 T_4.7, 9;
 ; End of false expr.
    %blend;
T_4.7;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204d73d8110, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000204d7334430;
T_5 ;
    %wait E_00000204d7373da0;
    %load/vec4 v00000204d73d9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000204d73d82f0_0;
    %load/vec4 v00000204d73d8750_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000204d73d9b50, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000204d737ccd0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v00000204d73d81b0_0;
    %inv;
    %store/vec4 v00000204d73d81b0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000204d737ccd0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d73d81b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d73d9330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204d73d8250_0, 0, 32;
T_7.0 ;
    %load/vec4 v00000204d73d8250_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000204d73d8250_0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %load/vec4 v00000204d73d8250_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204d73d8250_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204d73d8250_0, 0, 32;
T_7.2 ;
    %load/vec4 v00000204d73d8250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000204d73d8250_0;
    %store/vec4a v00000204d73d8110, 4, 0;
    %load/vec4 v00000204d73d8250_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204d73d8250_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 537460741, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 537526282, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 19546144, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 19546146, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 19546148, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 19546149, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 2886336512, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 2349531136, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 292093954, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %pushi/vec4 134217728, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000204d73d8890, 4, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d73d9330_0, 0, 1;
    %delay 200000, 0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %cmpi/ne 5, 0, 32;
    %jmp/0xz  T_7.4, 6;
    %vpi_call 2 47 "$display", "Erro: $t1 deveria ser 5, mas \303\251 %d", &A<v00000204d73d8110, 9> {0 0 0};
T_7.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %cmpi/ne 10, 0, 32;
    %jmp/0xz  T_7.6, 6;
    %vpi_call 2 49 "$display", "Erro: $t2 deveria ser 10, mas \303\251 %d", &A<v00000204d73d8110, 10> {0 0 0};
T_7.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %add;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %add;
    %vpi_call 2 51 "$display", "Erro: $t0 deveria ser %d, mas \303\251 %d", S<0,vec4,u32>, &A<v00000204d73d8110, 8> {1 0 0};
T_7.8 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8890, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %cmp/ne;
    %jmp/0xz  T_7.10, 6;
    %vpi_call 2 53 "$display", "Erro: Mem\303\263ria[0] deveria ser %d, mas \303\251 %d", &A<v00000204d73d8110, 10>, &A<v00000204d73d8890, 0> {0 0 0};
T_7.10 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8110, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000204d73d8890, 4;
    %cmp/ne;
    %jmp/0xz  T_7.12, 6;
    %vpi_call 2 55 "$display", "Erro: $t3 deveria conter %d ap\303\263s lw, mas cont\303\251m %d", &A<v00000204d73d8890, 0>, &A<v00000204d73d8110, 11> {0 0 0};
T_7.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000204d73d9330_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000204d73d9330_0, 0, 1;
    %load/vec4 v00000204d73d8390_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.14, 6;
    %vpi_call 2 62 "$display", "Erro: PC deveria ser 0 ap\303\263s reset, mas \303\251 %h", v00000204d73d8390_0 {0 0 0};
T_7.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000204d73d8250_0, 0, 32;
T_7.16 ;
    %load/vec4 v00000204d73d8250_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.17, 5;
    %ix/getv/s 4, v00000204d73d8250_0;
    %load/vec4a v00000204d73d8110, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.18, 6;
    %vpi_call 2 65 "$display", "Erro: Reg[%0d] deveria ser 0 ap\303\263s reset, mas \303\251 %h", v00000204d73d8250_0, &A<v00000204d73d8110, v00000204d73d8250_0 > {0 0 0};
T_7.18 ;
    %load/vec4 v00000204d73d8250_0;
    %addi 1, 0, 32;
    %store/vec4 v00000204d73d8250_0, 0, 32;
    %jmp T_7.16;
T_7.17 ;
    %vpi_call 2 69 "$display", "Simula\303\247\303\243o conclu\303\255da." {0 0 0};
    %vpi_call 2 70 "$stop" {0 0 0};
    %end;
    .thread T_7;
    .scope S_00000204d737ccd0;
T_8 ;
    %wait E_00000204d7373da0;
    %vpi_call 2 75 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 76 "$display", "Ciclo de Clock: %0t", $time {0 0 0};
    %vpi_call 2 77 "$display", "PC = %h", v00000204d73d8390_0 {0 0 0};
    %vpi_call 2 78 "$display", "Instru\303\247\303\243o = %h", v00000204d73d8e30_0 {0 0 0};
    %vpi_call 2 79 "$display", "Read Data 1 (Reg[rs]) = %h", v00000204d73d9970_0 {0 0 0};
    %vpi_call 2 80 "$display", "Read Data 2 (Reg[rt]) = %h", v00000204d73d82f0_0 {0 0 0};
    %vpi_call 2 81 "$display", "Sign Extend = %h", v00000204d73d8cf0_0 {0 0 0};
    %vpi_call 2 82 "$display", "ALU Input 2 = %h", v00000204d73d84d0_0 {0 0 0};
    %vpi_call 2 83 "$display", "ALU Control = %b", v00000204d73d93d0_0 {0 0 0};
    %vpi_call 2 84 "$display", "ALU Result = %h", v00000204d73d8750_0 {0 0 0};
    %vpi_call 2 85 "$display", "Zero Flag = %b", v00000204d73d87f0_0 {0 0 0};
    %vpi_call 2 86 "$display", "Mem Read Data = %h", v00000204d73d9010_0 {0 0 0};
    %vpi_call 2 87 "$display", "Write Data (Reg[rd]/Reg[rt]) = %h", v00000204d73d8a70_0 {0 0 0};
    %vpi_call 2 88 "$display", "Reg[8] ($t0) = %h", &A<v00000204d73d8110, 8> {0 0 0};
    %vpi_call 2 89 "$display", "Reg[9] ($t1) = %h", &A<v00000204d73d8110, 9> {0 0 0};
    %vpi_call 2 90 "$display", "Reg[10] ($t2) = %h", &A<v00000204d73d8110, 10> {0 0 0};
    %vpi_call 2 91 "$display", "Reg[11] ($t3) = %h", &A<v00000204d73d8110, 11> {0 0 0};
    %vpi_call 2 92 "$display", "--------------------------------------------------" {0 0 0};
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_mips_single_cycle.v";
    "mips_single_cycle.v";
    "alu.v";
    "alu_control_unit.v";
    "control_unit.v";
