# Compile of fr_out.v was successful.
vsim -gui work.tb_OutputPort
# vsim -gui work.tb_OutputPort 
# Start time: 16:06:00 on Dec 23,2025
# Loading work.tb_OutputPort
# Loading work.CPU_WrapperV3
# Loading work.Pc
# Loading work.mux4to1pc
# Loading work.mux4to1
# Loading work.interrupt_reg
# Loading work.mux2to1
# Loading work.memory
# Loading work.IF_ID_Reg
# Loading work.Control_unit
# Loading work.HU
# Loading work.Register_file
# Loading work.id_ex_reg
# Loading work.FU
# Loading work.ALU
# Loading work.CCR
# Loading work.Branch_Unit
# Loading work.EX_MEM_reg
# Loading work.MEM_WB_Reg
# Loading work.OUT
# WARNING: No extended dataflow license exists
do wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: test  Hostname: AMEERLOULY  ProcessID: 34912
#           Attempting to use alternate WLF file "./wlft8zcrda".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft8zcrda
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:00 | R0:0 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# PC:04 | R0:32 | R1:0 | R2:0
# PC:05 | R0:32 | R1:0 | R2:0
# PC:06 | R0:32 | R1:0 | R2:0
# PC:07 | R0:32 | R1:0 | R2:0
# PC:08 | R0:32 | R1:0 | R2:0
# PC:09 | R0:32 | R1:0 | R2:0
# PC:0a | R0:32 | R1:0 | R2:0
# PC:0b | R0:32 | R1:0 | R2:0
# PC:0c | R0:32 | R1:0 | R2:0
# PC:0d | R0:32 | R1:0 | R2:0
# PC:0e | R0:32 | R1:0 | R2:0
# PC:0f | R0:32 | R1:0 | R2:0
# PC:10 | R0:32 | R1:0 | R2:0
# PC:11 | R0:32 | R1:0 | R2:0
# PC:12 | R0:32 | R1:0 | R2:0
# PC:13 | R0:32 | R1:0 | R2:0
# PC:14 | R0:32 | R1:0 | R2:0
# PC:00 | R0:32 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# [FAIL] Subroutine 1 not executed
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(111)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 111
add wave -position insertpoint sim:/tb_OutputPort/uut/rf_ra_fwd_mux/*
add wave -position insertpoint sim:/tb_OutputPort/uut/rf_rb_fwd_mux/*
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:00 | R0:0 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# PC:04 | R0:32 | R1:0 | R2:0
# PC:05 | R0:32 | R1:0 | R2:0
# PC:06 | R0:32 | R1:0 | R2:0
# PC:07 | R0:32 | R1:0 | R2:0
# PC:08 | R0:32 | R1:0 | R2:0
# PC:09 | R0:32 | R1:0 | R2:0
# PC:0a | R0:32 | R1:0 | R2:0
# PC:0b | R0:32 | R1:0 | R2:0
# PC:0c | R0:32 | R1:0 | R2:0
# PC:0d | R0:32 | R1:0 | R2:0
# PC:0e | R0:32 | R1:0 | R2:0
# PC:0f | R0:32 | R1:0 | R2:0
# PC:10 | R0:32 | R1:0 | R2:0
# PC:11 | R0:32 | R1:0 | R2:0
# PC:12 | R0:32 | R1:0 | R2:0
# PC:13 | R0:32 | R1:0 | R2:0
# PC:14 | R0:32 | R1:0 | R2:0
# PC:00 | R0:32 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# [FAIL] Subroutine 1 not executed
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(111)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 111
# Compile of CPU_WrapperV3.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CPU_WrapperV3
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:00 | R0:0 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# PC:04 | R0:32 | R1:0 | R2:0
# PC:05 | R0:32 | R1:0 | R2:0
# PC:06 | R0:32 | R1:0 | R2:0
# PC:07 | R0:32 | R1:0 | R2:0
# PC:08 | R0:32 | R1:0 | R2:0
# PC:09 | R0:32 | R1:0 | R2:0
# PC:0a | R0:32 | R1:0 | R2:0
# PC:0b | R0:32 | R1:0 | R2:0
# PC:0c | R0:32 | R1:0 | R2:0
# PC:0d | R0:32 | R1:0 | R2:0
# PC:0e | R0:32 | R1:0 | R2:0
# PC:0f | R0:32 | R1:0 | R2:0
# PC:10 | R0:32 | R1:0 | R2:0
# PC:11 | R0:32 | R1:0 | R2:0
# PC:12 | R0:32 | R1:0 | R2:0
# PC:13 | R0:32 | R1:0 | R2:0
# PC:14 | R0:32 | R1:0 | R2:0
# PC:00 | R0:32 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# [FAIL] Subroutine 1 not executed
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(111)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 111
add wave -position insertpoint  \
sim:/tb_OutputPort/uut/fu_inst/Rs_ID \
sim:/tb_OutputPort/uut/fu_inst/Rt_ID \
sim:/tb_OutputPort/uut/fu_inst/Forward_ID_A \
sim:/tb_OutputPort/uut/fu_inst/Forward_ID_B
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:00 | R0:0 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# PC:04 | R0:32 | R1:0 | R2:0
# PC:05 | R0:32 | R1:0 | R2:0
# PC:06 | R0:32 | R1:0 | R2:0
# PC:07 | R0:32 | R1:0 | R2:0
# PC:08 | R0:32 | R1:0 | R2:0
# PC:09 | R0:32 | R1:0 | R2:0
# PC:0a | R0:32 | R1:0 | R2:0
# PC:0b | R0:32 | R1:0 | R2:0
# PC:0c | R0:32 | R1:0 | R2:0
# PC:0d | R0:32 | R1:0 | R2:0
# PC:0e | R0:32 | R1:0 | R2:0
# PC:0f | R0:32 | R1:0 | R2:0
# PC:10 | R0:32 | R1:0 | R2:0
# PC:11 | R0:32 | R1:0 | R2:0
# PC:12 | R0:32 | R1:0 | R2:0
# PC:13 | R0:32 | R1:0 | R2:0
# PC:14 | R0:32 | R1:0 | R2:0
# PC:00 | R0:32 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# [FAIL] Subroutine 1 not executed
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(111)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 111
# Compile of CPU_WrapperV3.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CPU_WrapperV3
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:00 | R0:0 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# PC:04 | R0:32 | R1:0 | R2:0
# PC:05 | R0:32 | R1:0 | R2:0
# PC:06 | R0:32 | R1:0 | R2:0
# PC:07 | R0:32 | R1:0 | R2:0
# PC:08 | R0:32 | R1:0 | R2:0
# PC:09 | R0:32 | R1:0 | R2:0
# PC:0a | R0:32 | R1:0 | R2:0
# PC:0b | R0:32 | R1:0 | R2:0
# PC:0c | R0:32 | R1:0 | R2:0
# PC:0d | R0:32 | R1:0 | R2:0
# PC:0e | R0:32 | R1:0 | R2:0
# PC:0f | R0:32 | R1:0 | R2:0
# PC:10 | R0:32 | R1:0 | R2:0
# PC:11 | R0:32 | R1:0 | R2:0
# PC:12 | R0:32 | R1:0 | R2:0
# PC:13 | R0:32 | R1:0 | R2:0
# PC:14 | R0:32 | R1:0 | R2:0
# PC:00 | R0:32 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# [FAIL] Subroutine 1 not executed
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(111)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 111
# Compile of CPU_WrapperV3.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CPU_WrapperV3
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:00 | R0:0 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# PC:04 | R0:32 | R1:0 | R2:0
# PC:05 | R0:32 | R1:0 | R2:0
# PC:06 | R0:32 | R1:0 | R2:0
# PC:07 | R0:32 | R1:0 | R2:0
# PC:08 | R0:32 | R1:0 | R2:0
# PC:09 | R0:32 | R1:0 | R2:0
# PC:0a | R0:32 | R1:0 | R2:0
# PC:0b | R0:32 | R1:0 | R2:0
# PC:0c | R0:32 | R1:0 | R2:0
# PC:0d | R0:32 | R1:0 | R2:0
# PC:0e | R0:32 | R1:0 | R2:0
# PC:0f | R0:32 | R1:0 | R2:0
# PC:10 | R0:32 | R1:0 | R2:0
# PC:11 | R0:32 | R1:0 | R2:0
# PC:12 | R0:32 | R1:0 | R2:0
# PC:13 | R0:32 | R1:0 | R2:0
# PC:14 | R0:32 | R1:0 | R2:0
# PC:00 | R0:32 | R1:0 | R2:0
# PC:01 | R0:32 | R1:0 | R2:0
# PC:02 | R0:32 | R1:0 | R2:0
# PC:03 | R0:32 | R1:0 | R2:0
# [FAIL] Subroutine 1 not executed
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(111)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 111
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:00 | R0:32 | R1:1 | R2:0
# PC:01 | R0:48 | R1:1 | R2:0
# PC:02 | R0:48 | R1:1 | R2:0
# PC:03 | R0:48 | R1:1 | R2:0
# PC:04 | R0:48 | R1:1 | R2:0
# PC:05 | R0:48 | R1:1 | R2:0
# PC:06 | R0:48 | R1:2 | R2:0
# PC:07 | R0:48 | R1:2 | R2:0
# PC:08 | R0:48 | R1:2 | R2:0
# PC:09 | R0:48 | R1:2 | R2:0
# PC:0a | R0:48 | R1:2 | R2:0
# PC:0b | R0:48 | R1:2 | R2:0
# PC:0c | R0:48 | R1:2 | R2:0
# PC:0d | R0:48 | R1:2 | R2:0
# PC:0e | R0:48 | R1:2 | R2:0
# PC:0f | R0:48 | R1:2 | R2:0
# PC:10 | R0:48 | R1:2 | R2:0
# PC:11 | R0:48 | R1:2 | R2:0
# [FAIL] Subroutine 1 not executed
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(111)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 111
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:30 | R0:32 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:13 | R0:48 | R1:1 | R2:0
# PC:14 | R0:48 | R1:1 | R2:2
# PC:15 | R0:48 | R1:1 | R2:2
# PC:16 | R0:48 | R1:1 | R2:2
# PC:17 | R0:48 | R1:1 | R2:2
# PC:18 | R0:49 | R1:1 | R2:2
# PC:19 | R0:49 | R1:1 | R2:2
# PC:1a | R0:49 | R1:1 | R2:2
# PC:1b | R0:49 | R1:1 | R2:2
# PC:1c | R0:49 | R1:1 | R2:2
# PC:1d | R0:49 | R1:1 | R2:2
# PC:1e | R0:49 | R1:1 | R2:2
# PC:1f | R0:49 | R1:1 | R2:2
# [FAIL] Return order incorrect (R0 != 3)
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(121)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 121
# Compile of CPU_WrapperV3.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CPU_WrapperV3
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:30 | R0:32 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:13 | R0:48 | R1:1 | R2:0
# PC:14 | R0:48 | R1:1 | R2:2
# PC:15 | R0:48 | R1:1 | R2:2
# PC:16 | R0:48 | R1:1 | R2:2
# PC:17 | R0:48 | R1:1 | R2:2
# PC:18 | R0:49 | R1:1 | R2:2
# PC:19 | R0:49 | R1:1 | R2:2
# PC:1a | R0:49 | R1:1 | R2:2
# PC:1b | R0:49 | R1:1 | R2:2
# PC:1c | R0:49 | R1:1 | R2:2
# PC:1d | R0:49 | R1:1 | R2:2
# PC:1e | R0:49 | R1:1 | R2:2
# PC:1f | R0:49 | R1:1 | R2:2
# [FAIL] Return order incorrect (R0 != 3)
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(121)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 121
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:27 | R0:32 | R1:1 | R2:0
# PC:30 | R0:48 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:13 | R0:48 | R1:1 | R2:0
# PC:14 | R0:48 | R1:1 | R2:2
# PC:15 | R0:48 | R1:1 | R2:2
# PC:16 | R0:48 | R1:1 | R2:2
# PC:17 | R0:48 | R1:1 | R2:2
# PC:18 | R0:49 | R1:1 | R2:2
# PC:19 | R0:49 | R1:1 | R2:2
# PC:1a | R0:49 | R1:1 | R2:2
# PC:1b | R0:49 | R1:1 | R2:2
# PC:1c | R0:49 | R1:1 | R2:2
# PC:1d | R0:49 | R1:1 | R2:2
# PC:1e | R0:49 | R1:1 | R2:2
# [FAIL] Return order incorrect (R0 != 3)
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(122)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 122
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:27 | R0:32 | R1:1 | R2:0
# PC:30 | R0:48 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:26 | R0:48 | R1:1 | R2:0
# PC:27 | R0:48 | R1:1 | R2:2
# PC:28 | R0:48 | R1:1 | R2:2
# PC:29 | R0:48 | R1:1 | R2:2
# PC:2a | R0:48 | R1:1 | R2:2
# PC:13 | R0:48 | R1:1 | R2:2
# PC:14 | R0:48 | R1:1 | R2:2
# PC:15 | R0:48 | R1:1 | R2:2
# PC:16 | R0:48 | R1:1 | R2:2
# PC:17 | R0:48 | R1:1 | R2:2
# PC:18 | R0:49 | R1:1 | R2:2
# PC:19 | R0:49 | R1:1 | R2:2
# [FAIL] Return order incorrect (R0 != 3)
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(124)
#    Time: 310 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 124
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:27 | R0:32 | R1:1 | R2:0
# PC:30 | R0:48 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:26 | R0:48 | R1:1 | R2:0
# PC:27 | R0:48 | R1:1 | R2:2
# PC:28 | R0:48 | R1:1 | R2:2
# PC:29 | R0:48 | R1:1 | R2:2
# PC:2a | R0:48 | R1:1 | R2:2
# PC:13 | R0:48 | R1:1 | R2:2
# PC:14 | R0:48 | R1:1 | R2:2
# 
# ====================================
#  TWO CALLS TEST PASSED
# ====================================
# R0=48 R1=1 R2=2 PC=15
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(132)
#    Time: 260 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 132
# Compile of CPU_WrapperV3.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.CPU_WrapperV3
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:27 | R0:32 | R1:1 | R2:0
# PC:30 | R0:48 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:26 | R0:48 | R1:1 | R2:0
# PC:27 | R0:48 | R1:1 | R2:2
# PC:28 | R0:48 | R1:1 | R2:2
# PC:29 | R0:48 | R1:1 | R2:2
# PC:2a | R0:48 | R1:1 | R2:2
# PC:13 | R0:48 | R1:1 | R2:2
# PC:14 | R0:48 | R1:1 | R2:2
# 
# ====================================
#  TWO CALLS TEST PASSED
# ====================================
# R0=48 R1=1 R2=2 PC=15
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(132)
#    Time: 260 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 132
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:27 | R0:32 | R1:1 | R2:0
# PC:30 | R0:48 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:26 | R0:48 | R1:1 | R2:0
# PC:27 | R0:48 | R1:1 | R2:2
# PC:28 | R0:48 | R1:1 | R2:2
# PC:29 | R0:48 | R1:1 | R2:2
# PC:2a | R0:48 | R1:1 | R2:2
# PC:13 | R0:48 | R1:1 | R2:2
# PC:14 | R0:48 | R1:1 | R2:2
# 
# ====================================
#  TWO CALLS TEST PASSED
# ====================================
# R0=48 R1=1 R2=2 PC=15
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(132)
#    Time: 260 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 132
# Compile of fr_out.v was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_OutputPort
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# PC:10 | R0:0 | R1:0 | R2:0
# PC:11 | R0:0 | R1:0 | R2:0
# PC:12 | R0:0 | R1:0 | R2:0
# PC:13 | R0:0 | R1:0 | R2:0
# PC:14 | R0:0 | R1:0 | R2:0
# PC:20 | R0:0 | R1:0 | R2:0
# PC:21 | R0:32 | R1:0 | R2:0
# PC:22 | R0:32 | R1:0 | R2:0
# PC:23 | R0:32 | R1:0 | R2:0
# PC:24 | R0:32 | R1:0 | R2:0
# PC:25 | R0:32 | R1:0 | R2:0
# PC:26 | R0:32 | R1:1 | R2:0
# PC:27 | R0:32 | R1:1 | R2:0
# PC:30 | R0:48 | R1:1 | R2:0
# PC:31 | R0:48 | R1:1 | R2:0
# PC:32 | R0:48 | R1:1 | R2:0
# PC:33 | R0:48 | R1:1 | R2:0
# PC:34 | R0:48 | R1:1 | R2:0
# PC:26 | R0:48 | R1:1 | R2:0
# PC:27 | R0:48 | R1:1 | R2:2
# PC:28 | R0:48 | R1:1 | R2:2
# PC:29 | R0:48 | R1:1 | R2:2
# PC:13 | R0:48 | R1:1 | R2:2
# PC:14 | R0:48 | R1:1 | R2:2
# PC:15 | R0:48 | R1:1 | R2:2
# 
# ====================================
#  TWO CALLS TEST PASSED
# ====================================
# R0=48 R1=1 R2=2 PC=16
# ** Note: $stop    : F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v(131)
#    Time: 260 ns  Iteration: 0  Instance: /tb_OutputPort
# Break in Module tb_OutputPort at F:/Third Year/First Term/Advance Micro/Final Project/AdvancedMicroPrj_EECE27/SIngleCycle_Wrapper/V3_Pipelined/fr_out.v line 131
