$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 % in $end
  $var wire  4 ' out [3:0] $end
  $var wire  1 $ reset $end
  $var wire  4 & statue [3:0] $end
  $scope module PS_top $end
   $var wire  4 ( S0 [3:0] $end
   $var wire  4 ) S1 [3:0] $end
   $var wire  4 * S2 [3:0] $end
   $var wire  4 + S3 [3:0] $end
   $var wire  4 , S4 [3:0] $end
   $var wire  4 - S5 [3:0] $end
   $var wire  4 . S6 [3:0] $end
   $var wire  4 / S7 [3:0] $end
   $var wire  4 0 S8 [3:0] $end
   $var wire  1 # clk $end
   $var wire  1 % in $end
   $var wire  4 ' out [3:0] $end
   $var wire  1 $ reset $end
   $var wire  4 & statue [3:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
ÿ#
0$
0%
b0000 &
b0000 '
b0000 (
b0001 )
b0010 *
b0011 +
b0100 ,
b0101 -
b0110 .
b0111 /
b1000 0
#2
0#
#3
ÿ#
b0101 '
#4
0#
#5
ÿ#
#6
1$
#7
#8
#9
#10
#11
#12
#13
#14
#15
#16
