// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_mem1_AWVALID,
        m_axi_mem1_AWREADY,
        m_axi_mem1_AWADDR,
        m_axi_mem1_AWID,
        m_axi_mem1_AWLEN,
        m_axi_mem1_AWSIZE,
        m_axi_mem1_AWBURST,
        m_axi_mem1_AWLOCK,
        m_axi_mem1_AWCACHE,
        m_axi_mem1_AWPROT,
        m_axi_mem1_AWQOS,
        m_axi_mem1_AWREGION,
        m_axi_mem1_AWUSER,
        m_axi_mem1_WVALID,
        m_axi_mem1_WREADY,
        m_axi_mem1_WDATA,
        m_axi_mem1_WSTRB,
        m_axi_mem1_WLAST,
        m_axi_mem1_WID,
        m_axi_mem1_WUSER,
        m_axi_mem1_ARVALID,
        m_axi_mem1_ARREADY,
        m_axi_mem1_ARADDR,
        m_axi_mem1_ARID,
        m_axi_mem1_ARLEN,
        m_axi_mem1_ARSIZE,
        m_axi_mem1_ARBURST,
        m_axi_mem1_ARLOCK,
        m_axi_mem1_ARCACHE,
        m_axi_mem1_ARPROT,
        m_axi_mem1_ARQOS,
        m_axi_mem1_ARREGION,
        m_axi_mem1_ARUSER,
        m_axi_mem1_RVALID,
        m_axi_mem1_RREADY,
        m_axi_mem1_RDATA,
        m_axi_mem1_RLAST,
        m_axi_mem1_RID,
        m_axi_mem1_RFIFONUM,
        m_axi_mem1_RUSER,
        m_axi_mem1_RRESP,
        m_axi_mem1_BVALID,
        m_axi_mem1_BREADY,
        m_axi_mem1_BRESP,
        m_axi_mem1_BID,
        m_axi_mem1_BUSER,
        add_ln89_1,
        mul_ln172,
        mul_ln89_2,
        zext_ln172,
        sext_ln89,
        sext_ln88_2,
        sext_ln88_3,
        localIn_address0,
        localIn_ce0,
        localIn_we0,
        localIn_d0,
        localIn_1_address0,
        localIn_1_ce0,
        localIn_1_we0,
        localIn_1_d0,
        localIn_2_address0,
        localIn_2_ce0,
        localIn_2_we0,
        localIn_2_d0,
        localIn_3_address0,
        localIn_3_ce0,
        localIn_3_we0,
        localIn_3_d0,
        localIn_4_address0,
        localIn_4_ce0,
        localIn_4_we0,
        localIn_4_d0,
        localIn_5_address0,
        localIn_5_ce0,
        localIn_5_we0,
        localIn_5_d0,
        localIn_6_address0,
        localIn_6_ce0,
        localIn_6_we0,
        localIn_6_d0,
        localIn_7_address0,
        localIn_7_ce0,
        localIn_7_we0,
        localIn_7_d0,
        localIn_8_address0,
        localIn_8_ce0,
        localIn_8_we0,
        localIn_8_d0,
        p_cast33,
        sext_ln88_1,
        input_r
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_mem1_AWVALID;
input   m_axi_mem1_AWREADY;
output  [63:0] m_axi_mem1_AWADDR;
output  [0:0] m_axi_mem1_AWID;
output  [31:0] m_axi_mem1_AWLEN;
output  [2:0] m_axi_mem1_AWSIZE;
output  [1:0] m_axi_mem1_AWBURST;
output  [1:0] m_axi_mem1_AWLOCK;
output  [3:0] m_axi_mem1_AWCACHE;
output  [2:0] m_axi_mem1_AWPROT;
output  [3:0] m_axi_mem1_AWQOS;
output  [3:0] m_axi_mem1_AWREGION;
output  [0:0] m_axi_mem1_AWUSER;
output   m_axi_mem1_WVALID;
input   m_axi_mem1_WREADY;
output  [31:0] m_axi_mem1_WDATA;
output  [3:0] m_axi_mem1_WSTRB;
output   m_axi_mem1_WLAST;
output  [0:0] m_axi_mem1_WID;
output  [0:0] m_axi_mem1_WUSER;
output   m_axi_mem1_ARVALID;
input   m_axi_mem1_ARREADY;
output  [63:0] m_axi_mem1_ARADDR;
output  [0:0] m_axi_mem1_ARID;
output  [31:0] m_axi_mem1_ARLEN;
output  [2:0] m_axi_mem1_ARSIZE;
output  [1:0] m_axi_mem1_ARBURST;
output  [1:0] m_axi_mem1_ARLOCK;
output  [3:0] m_axi_mem1_ARCACHE;
output  [2:0] m_axi_mem1_ARPROT;
output  [3:0] m_axi_mem1_ARQOS;
output  [3:0] m_axi_mem1_ARREGION;
output  [0:0] m_axi_mem1_ARUSER;
input   m_axi_mem1_RVALID;
output   m_axi_mem1_RREADY;
input  [31:0] m_axi_mem1_RDATA;
input   m_axi_mem1_RLAST;
input  [0:0] m_axi_mem1_RID;
input  [8:0] m_axi_mem1_RFIFONUM;
input  [0:0] m_axi_mem1_RUSER;
input  [1:0] m_axi_mem1_RRESP;
input   m_axi_mem1_BVALID;
output   m_axi_mem1_BREADY;
input  [1:0] m_axi_mem1_BRESP;
input  [0:0] m_axi_mem1_BID;
input  [0:0] m_axi_mem1_BUSER;
input  [31:0] add_ln89_1;
input  [95:0] mul_ln172;
input  [63:0] mul_ln89_2;
input  [31:0] zext_ln172;
input  [31:0] sext_ln89;
input  [31:0] sext_ln88_2;
input  [31:0] sext_ln88_3;
output  [11:0] localIn_address0;
output   localIn_ce0;
output   localIn_we0;
output  [31:0] localIn_d0;
output  [11:0] localIn_1_address0;
output   localIn_1_ce0;
output   localIn_1_we0;
output  [31:0] localIn_1_d0;
output  [11:0] localIn_2_address0;
output   localIn_2_ce0;
output   localIn_2_we0;
output  [31:0] localIn_2_d0;
output  [11:0] localIn_3_address0;
output   localIn_3_ce0;
output   localIn_3_we0;
output  [31:0] localIn_3_d0;
output  [11:0] localIn_4_address0;
output   localIn_4_ce0;
output   localIn_4_we0;
output  [31:0] localIn_4_d0;
output  [11:0] localIn_5_address0;
output   localIn_5_ce0;
output   localIn_5_we0;
output  [31:0] localIn_5_d0;
output  [11:0] localIn_6_address0;
output   localIn_6_ce0;
output   localIn_6_we0;
output  [31:0] localIn_6_d0;
output  [11:0] localIn_7_address0;
output   localIn_7_ce0;
output   localIn_7_we0;
output  [31:0] localIn_7_d0;
output  [11:0] localIn_8_address0;
output   localIn_8_ce0;
output   localIn_8_we0;
output  [31:0] localIn_8_d0;
input  [31:0] p_cast33;
input  [31:0] sext_ln88_1;
input  [63:0] input_r;

reg ap_idle;
reg m_axi_mem1_ARVALID;
reg m_axi_mem1_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_idle_pp0;
reg   [0:0] and_ln177_1_reg_908;
reg    ap_block_state4_io;
reg   [0:0] and_ln177_1_reg_908_pp0_iter10_reg;
reg    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln172_fu_420_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mem1_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    mem1_blk_n_R;
reg    ap_block_pp0_stage0_11001;
wire  signed [32:0] sext_ln88_1_cast_fu_353_p1;
reg  signed [32:0] sext_ln88_1_cast_reg_850;
wire  signed [32:0] p_cast33_cast_fu_357_p1;
reg  signed [32:0] p_cast33_cast_reg_855;
wire  signed [32:0] sext_ln88_3_cast_fu_361_p1;
reg  signed [32:0] sext_ln88_3_cast_reg_860;
wire  signed [61:0] sext_ln88_2_cast_fu_365_p1;
reg  signed [61:0] sext_ln88_2_cast_reg_865;
wire  signed [32:0] sext_ln89_cast_fu_369_p1;
reg  signed [32:0] sext_ln89_cast_reg_870;
wire   [32:0] zext_ln172_cast_fu_373_p1;
reg   [32:0] zext_ln172_cast_reg_875;
wire   [0:0] icmp_ln173_fu_434_p2;
reg   [0:0] icmp_ln173_reg_884;
wire   [30:0] select_ln173_fu_474_p3;
reg   [30:0] select_ln173_reg_889;
wire   [30:0] select_ln173_1_fu_482_p3;
reg   [30:0] select_ln173_1_reg_896;
wire   [11:0] add_ln178_1_fu_668_p2;
reg   [11:0] add_ln178_1_reg_903;
reg   [11:0] add_ln178_1_reg_903_pp0_iter3_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter4_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter5_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter6_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter7_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter8_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter9_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter10_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter11_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter12_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter13_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter14_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter15_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter16_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter17_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter18_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter19_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter20_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter21_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter22_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter23_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter24_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter25_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter26_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter27_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter28_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter29_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter30_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter31_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter32_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter33_reg;
reg   [11:0] add_ln178_1_reg_903_pp0_iter34_reg;
wire   [0:0] and_ln177_1_fu_714_p2;
reg   [0:0] and_ln177_1_reg_908_pp0_iter3_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter4_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter5_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter6_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter7_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter8_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter9_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter11_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter12_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter13_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter14_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter15_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter16_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter17_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter18_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter19_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter20_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter21_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter22_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter23_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter24_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter25_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter26_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter27_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter28_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter29_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter30_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter31_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter32_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter33_reg;
reg   [0:0] and_ln177_1_reg_908_pp0_iter34_reg;
reg   [63:0] mem1_addr_reg_912;
wire   [31:0] bitcast_ln179_fu_770_p1;
reg   [31:0] bitcast_ln179_reg_918;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter12_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter13_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter14_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter15_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter16_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter17_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter18_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter19_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter20_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter21_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter22_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter23_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter24_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter25_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter26_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter27_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter28_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter29_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter30_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter31_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter32_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter33_reg;
reg   [31:0] bitcast_ln179_reg_918_pp0_iter34_reg;
wire   [63:0] zext_ln178_fu_778_p1;
wire  signed [63:0] sext_ln179_fu_755_p1;
reg   [30:0] cc_fu_130;
wire   [30:0] add_ln174_fu_502_p2;
wire    ap_loop_init;
reg   [30:0] rr_fu_134;
reg   [63:0] indvar_flatten188_fu_138;
wire   [63:0] select_ln173_2_fu_514_p3;
reg   [30:0] ic2_fu_142;
wire   [30:0] select_ln172_3_fu_551_p3;
reg   [95:0] indvar_flatten209_fu_146;
wire   [95:0] add_ln172_1_fu_425_p2;
reg    localIn_4_we0_local;
wire   [1:0] trunc_ln173_1_fu_774_p1;
wire   [1:0] trunc_ln174_fu_790_p1;
reg    localIn_4_ce0_local;
reg    localIn_3_we0_local;
reg    localIn_3_ce0_local;
reg    localIn_5_we0_local;
reg    localIn_5_ce0_local;
reg    localIn_1_we0_local;
reg    localIn_1_ce0_local;
reg    localIn_we0_local;
reg    localIn_ce0_local;
reg    localIn_2_we0_local;
reg    localIn_2_ce0_local;
reg    localIn_7_we0_local;
reg    localIn_7_ce0_local;
reg    localIn_6_we0_local;
reg    localIn_6_ce0_local;
reg    localIn_8_we0_local;
reg    localIn_8_ce0_local;
wire   [30:0] mul_ln173_fu_339_p0;
wire   [32:0] mul_ln173_fu_339_p1;
wire   [30:0] mul_ln174_fu_344_p0;
wire   [32:0] mul_ln174_fu_344_p1;
wire  signed [31:0] empty_50_fu_349_p1;
wire   [31:0] zext_ln174_1_fu_411_p1;
wire   [0:0] icmp_ln174_1_fu_455_p2;
wire   [0:0] icmp_ln174_fu_415_p2;
wire   [30:0] select_ln172_fu_439_p3;
wire   [0:0] select_ln172_2_fu_460_p3;
wire   [30:0] select_ln172_1_fu_447_p3;
wire   [30:0] add_ln173_fu_468_p2;
wire   [30:0] grp_fu_490_p0;
wire   [2:0] grp_fu_490_p1;
wire   [2:0] grp_fu_496_p1;
wire   [63:0] add_ln173_1_fu_508_p2;
wire   [30:0] add_ln172_fu_545_p2;
wire   [5:0] trunc_ln173_fu_558_p1;
wire   [32:0] ic2_1_cast27_fu_570_p1;
wire   [32:0] empty_fu_574_p2;
wire   [42:0] tmp_40_fu_579_p3;
wire   [62:0] mul_ln173_fu_339_p2;
wire   [8:0] tmp_s_fu_562_p3;
wire   [8:0] udiv_ln2_cast_fu_598_p4;
wire   [8:0] add_ln178_fu_608_p2;
wire   [32:0] zext_ln173_1_fu_591_p1;
wire  signed [32:0] empty_49_fu_622_p2;
wire   [0:0] tmp_42_fu_632_p3;
wire   [62:0] mul_ln174_fu_344_p2;
wire   [11:0] tmp_fu_614_p3;
wire   [11:0] udiv_ln3_cast_fu_658_p4;
wire   [32:0] zext_ln174_fu_651_p1;
wire  signed [32:0] add_ln176_fu_674_p2;
wire   [0:0] tmp_43_fu_683_p3;
wire   [0:0] icmp_ln177_fu_697_p2;
wire   [0:0] xor_ln177_fu_691_p2;
wire   [0:0] rev434_fu_640_p2;
wire   [0:0] notrhs_fu_646_p2;
wire   [0:0] and_ln177_fu_708_p2;
wire   [0:0] and_ln177_2_fu_702_p2;
wire  signed [61:0] sext_ln177_fu_679_p1;
wire   [61:0] empty_50_fu_349_p2;
wire   [61:0] add_ln179_fu_720_p2;
wire   [63:0] shl_ln4_fu_726_p3;
wire   [63:0] add_ln179_2_fu_734_p2;
wire   [63:0] zext_ln173_fu_587_p1;
wire   [63:0] add_ln179_1_fu_739_p2;
wire   [61:0] trunc_ln8_fu_745_p4;
wire   [1:0] grp_fu_490_p2;
wire   [1:0] grp_fu_496_p2;
reg    grp_fu_490_ce;
reg    grp_fu_496_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [62:0] mul_ln173_fu_339_p00;
wire   [62:0] mul_ln174_fu_344_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 cc_fu_130 = 31'd0;
#0 rr_fu_134 = 31'd0;
#0 indvar_flatten188_fu_138 = 64'd0;
#0 ic2_fu_142 = 31'd0;
#0 indvar_flatten209_fu_146 = 96'd0;
#0 ap_done_reg = 1'b0;
end

conv_via_tiling_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U68(
    .din0(mul_ln173_fu_339_p0),
    .din1(mul_ln173_fu_339_p1),
    .dout(mul_ln173_fu_339_p2)
);

conv_via_tiling_mul_31ns_33ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 63 ))
mul_31ns_33ns_63_1_1_U69(
    .din0(mul_ln174_fu_344_p0),
    .din1(mul_ln174_fu_344_p1),
    .dout(mul_ln174_fu_344_p2)
);

conv_via_tiling_mul_33s_32s_62_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 33 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 62 ))
mul_33s_32s_62_1_1_U70(
    .din0(empty_49_fu_622_p2),
    .din1(empty_50_fu_349_p1),
    .dout(empty_50_fu_349_p2)
);

conv_via_tiling_urem_31ns_3ns_2_35_1 #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_31ns_3ns_2_35_1_U71(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_490_p0),
    .din1(grp_fu_490_p1),
    .ce(grp_fu_490_ce),
    .dout(grp_fu_490_p2)
);

conv_via_tiling_urem_31ns_3ns_2_35_1 #(
    .ID( 1 ),
    .NUM_STAGE( 35 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_31ns_3ns_2_35_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln173_fu_474_p3),
    .din1(grp_fu_496_p1),
    .ce(grp_fu_496_ce),
    .dout(grp_fu_496_p2)
);

conv_via_tiling_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter34_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            cc_fu_130 <= 31'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln172_fu_420_p2 == 1'd0))) begin
            cc_fu_130 <= add_ln174_fu_502_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ic2_fu_142 <= 31'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            ic2_fu_142 <= select_ln172_3_fu_551_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten188_fu_138 <= 64'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln172_fu_420_p2 == 1'd0))) begin
            indvar_flatten188_fu_138 <= select_ln173_2_fu_514_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten209_fu_146 <= 96'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln172_fu_420_p2 == 1'd0))) begin
            indvar_flatten209_fu_146 <= add_ln172_1_fu_425_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            rr_fu_134 <= 31'd0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln172_fu_420_p2 == 1'd0))) begin
            rr_fu_134 <= select_ln173_1_fu_482_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln178_1_reg_903 <= add_ln178_1_fu_668_p2;
        add_ln178_1_reg_903_pp0_iter10_reg <= add_ln178_1_reg_903_pp0_iter9_reg;
        add_ln178_1_reg_903_pp0_iter11_reg <= add_ln178_1_reg_903_pp0_iter10_reg;
        add_ln178_1_reg_903_pp0_iter12_reg <= add_ln178_1_reg_903_pp0_iter11_reg;
        add_ln178_1_reg_903_pp0_iter13_reg <= add_ln178_1_reg_903_pp0_iter12_reg;
        add_ln178_1_reg_903_pp0_iter14_reg <= add_ln178_1_reg_903_pp0_iter13_reg;
        add_ln178_1_reg_903_pp0_iter15_reg <= add_ln178_1_reg_903_pp0_iter14_reg;
        add_ln178_1_reg_903_pp0_iter16_reg <= add_ln178_1_reg_903_pp0_iter15_reg;
        add_ln178_1_reg_903_pp0_iter17_reg <= add_ln178_1_reg_903_pp0_iter16_reg;
        add_ln178_1_reg_903_pp0_iter18_reg <= add_ln178_1_reg_903_pp0_iter17_reg;
        add_ln178_1_reg_903_pp0_iter19_reg <= add_ln178_1_reg_903_pp0_iter18_reg;
        add_ln178_1_reg_903_pp0_iter20_reg <= add_ln178_1_reg_903_pp0_iter19_reg;
        add_ln178_1_reg_903_pp0_iter21_reg <= add_ln178_1_reg_903_pp0_iter20_reg;
        add_ln178_1_reg_903_pp0_iter22_reg <= add_ln178_1_reg_903_pp0_iter21_reg;
        add_ln178_1_reg_903_pp0_iter23_reg <= add_ln178_1_reg_903_pp0_iter22_reg;
        add_ln178_1_reg_903_pp0_iter24_reg <= add_ln178_1_reg_903_pp0_iter23_reg;
        add_ln178_1_reg_903_pp0_iter25_reg <= add_ln178_1_reg_903_pp0_iter24_reg;
        add_ln178_1_reg_903_pp0_iter26_reg <= add_ln178_1_reg_903_pp0_iter25_reg;
        add_ln178_1_reg_903_pp0_iter27_reg <= add_ln178_1_reg_903_pp0_iter26_reg;
        add_ln178_1_reg_903_pp0_iter28_reg <= add_ln178_1_reg_903_pp0_iter27_reg;
        add_ln178_1_reg_903_pp0_iter29_reg <= add_ln178_1_reg_903_pp0_iter28_reg;
        add_ln178_1_reg_903_pp0_iter30_reg <= add_ln178_1_reg_903_pp0_iter29_reg;
        add_ln178_1_reg_903_pp0_iter31_reg <= add_ln178_1_reg_903_pp0_iter30_reg;
        add_ln178_1_reg_903_pp0_iter32_reg <= add_ln178_1_reg_903_pp0_iter31_reg;
        add_ln178_1_reg_903_pp0_iter33_reg <= add_ln178_1_reg_903_pp0_iter32_reg;
        add_ln178_1_reg_903_pp0_iter34_reg <= add_ln178_1_reg_903_pp0_iter33_reg;
        add_ln178_1_reg_903_pp0_iter3_reg <= add_ln178_1_reg_903;
        add_ln178_1_reg_903_pp0_iter4_reg <= add_ln178_1_reg_903_pp0_iter3_reg;
        add_ln178_1_reg_903_pp0_iter5_reg <= add_ln178_1_reg_903_pp0_iter4_reg;
        add_ln178_1_reg_903_pp0_iter6_reg <= add_ln178_1_reg_903_pp0_iter5_reg;
        add_ln178_1_reg_903_pp0_iter7_reg <= add_ln178_1_reg_903_pp0_iter6_reg;
        add_ln178_1_reg_903_pp0_iter8_reg <= add_ln178_1_reg_903_pp0_iter7_reg;
        add_ln178_1_reg_903_pp0_iter9_reg <= add_ln178_1_reg_903_pp0_iter8_reg;
        and_ln177_1_reg_908 <= and_ln177_1_fu_714_p2;
        and_ln177_1_reg_908_pp0_iter10_reg <= and_ln177_1_reg_908_pp0_iter9_reg;
        and_ln177_1_reg_908_pp0_iter11_reg <= and_ln177_1_reg_908_pp0_iter10_reg;
        and_ln177_1_reg_908_pp0_iter12_reg <= and_ln177_1_reg_908_pp0_iter11_reg;
        and_ln177_1_reg_908_pp0_iter13_reg <= and_ln177_1_reg_908_pp0_iter12_reg;
        and_ln177_1_reg_908_pp0_iter14_reg <= and_ln177_1_reg_908_pp0_iter13_reg;
        and_ln177_1_reg_908_pp0_iter15_reg <= and_ln177_1_reg_908_pp0_iter14_reg;
        and_ln177_1_reg_908_pp0_iter16_reg <= and_ln177_1_reg_908_pp0_iter15_reg;
        and_ln177_1_reg_908_pp0_iter17_reg <= and_ln177_1_reg_908_pp0_iter16_reg;
        and_ln177_1_reg_908_pp0_iter18_reg <= and_ln177_1_reg_908_pp0_iter17_reg;
        and_ln177_1_reg_908_pp0_iter19_reg <= and_ln177_1_reg_908_pp0_iter18_reg;
        and_ln177_1_reg_908_pp0_iter20_reg <= and_ln177_1_reg_908_pp0_iter19_reg;
        and_ln177_1_reg_908_pp0_iter21_reg <= and_ln177_1_reg_908_pp0_iter20_reg;
        and_ln177_1_reg_908_pp0_iter22_reg <= and_ln177_1_reg_908_pp0_iter21_reg;
        and_ln177_1_reg_908_pp0_iter23_reg <= and_ln177_1_reg_908_pp0_iter22_reg;
        and_ln177_1_reg_908_pp0_iter24_reg <= and_ln177_1_reg_908_pp0_iter23_reg;
        and_ln177_1_reg_908_pp0_iter25_reg <= and_ln177_1_reg_908_pp0_iter24_reg;
        and_ln177_1_reg_908_pp0_iter26_reg <= and_ln177_1_reg_908_pp0_iter25_reg;
        and_ln177_1_reg_908_pp0_iter27_reg <= and_ln177_1_reg_908_pp0_iter26_reg;
        and_ln177_1_reg_908_pp0_iter28_reg <= and_ln177_1_reg_908_pp0_iter27_reg;
        and_ln177_1_reg_908_pp0_iter29_reg <= and_ln177_1_reg_908_pp0_iter28_reg;
        and_ln177_1_reg_908_pp0_iter30_reg <= and_ln177_1_reg_908_pp0_iter29_reg;
        and_ln177_1_reg_908_pp0_iter31_reg <= and_ln177_1_reg_908_pp0_iter30_reg;
        and_ln177_1_reg_908_pp0_iter32_reg <= and_ln177_1_reg_908_pp0_iter31_reg;
        and_ln177_1_reg_908_pp0_iter33_reg <= and_ln177_1_reg_908_pp0_iter32_reg;
        and_ln177_1_reg_908_pp0_iter34_reg <= and_ln177_1_reg_908_pp0_iter33_reg;
        and_ln177_1_reg_908_pp0_iter3_reg <= and_ln177_1_reg_908;
        and_ln177_1_reg_908_pp0_iter4_reg <= and_ln177_1_reg_908_pp0_iter3_reg;
        and_ln177_1_reg_908_pp0_iter5_reg <= and_ln177_1_reg_908_pp0_iter4_reg;
        and_ln177_1_reg_908_pp0_iter6_reg <= and_ln177_1_reg_908_pp0_iter5_reg;
        and_ln177_1_reg_908_pp0_iter7_reg <= and_ln177_1_reg_908_pp0_iter6_reg;
        and_ln177_1_reg_908_pp0_iter8_reg <= and_ln177_1_reg_908_pp0_iter7_reg;
        and_ln177_1_reg_908_pp0_iter9_reg <= and_ln177_1_reg_908_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        bitcast_ln179_reg_918 <= bitcast_ln179_fu_770_p1;
        bitcast_ln179_reg_918_pp0_iter12_reg <= bitcast_ln179_reg_918;
        bitcast_ln179_reg_918_pp0_iter13_reg <= bitcast_ln179_reg_918_pp0_iter12_reg;
        bitcast_ln179_reg_918_pp0_iter14_reg <= bitcast_ln179_reg_918_pp0_iter13_reg;
        bitcast_ln179_reg_918_pp0_iter15_reg <= bitcast_ln179_reg_918_pp0_iter14_reg;
        bitcast_ln179_reg_918_pp0_iter16_reg <= bitcast_ln179_reg_918_pp0_iter15_reg;
        bitcast_ln179_reg_918_pp0_iter17_reg <= bitcast_ln179_reg_918_pp0_iter16_reg;
        bitcast_ln179_reg_918_pp0_iter18_reg <= bitcast_ln179_reg_918_pp0_iter17_reg;
        bitcast_ln179_reg_918_pp0_iter19_reg <= bitcast_ln179_reg_918_pp0_iter18_reg;
        bitcast_ln179_reg_918_pp0_iter20_reg <= bitcast_ln179_reg_918_pp0_iter19_reg;
        bitcast_ln179_reg_918_pp0_iter21_reg <= bitcast_ln179_reg_918_pp0_iter20_reg;
        bitcast_ln179_reg_918_pp0_iter22_reg <= bitcast_ln179_reg_918_pp0_iter21_reg;
        bitcast_ln179_reg_918_pp0_iter23_reg <= bitcast_ln179_reg_918_pp0_iter22_reg;
        bitcast_ln179_reg_918_pp0_iter24_reg <= bitcast_ln179_reg_918_pp0_iter23_reg;
        bitcast_ln179_reg_918_pp0_iter25_reg <= bitcast_ln179_reg_918_pp0_iter24_reg;
        bitcast_ln179_reg_918_pp0_iter26_reg <= bitcast_ln179_reg_918_pp0_iter25_reg;
        bitcast_ln179_reg_918_pp0_iter27_reg <= bitcast_ln179_reg_918_pp0_iter26_reg;
        bitcast_ln179_reg_918_pp0_iter28_reg <= bitcast_ln179_reg_918_pp0_iter27_reg;
        bitcast_ln179_reg_918_pp0_iter29_reg <= bitcast_ln179_reg_918_pp0_iter28_reg;
        bitcast_ln179_reg_918_pp0_iter30_reg <= bitcast_ln179_reg_918_pp0_iter29_reg;
        bitcast_ln179_reg_918_pp0_iter31_reg <= bitcast_ln179_reg_918_pp0_iter30_reg;
        bitcast_ln179_reg_918_pp0_iter32_reg <= bitcast_ln179_reg_918_pp0_iter31_reg;
        bitcast_ln179_reg_918_pp0_iter33_reg <= bitcast_ln179_reg_918_pp0_iter32_reg;
        bitcast_ln179_reg_918_pp0_iter34_reg <= bitcast_ln179_reg_918_pp0_iter33_reg;
        mem1_addr_reg_912 <= sext_ln179_fu_755_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln173_reg_884 <= icmp_ln173_fu_434_p2;
        p_cast33_cast_reg_855 <= p_cast33_cast_fu_357_p1;
        select_ln173_1_reg_896 <= select_ln173_1_fu_482_p3;
        select_ln173_reg_889 <= select_ln173_fu_474_p3;
        sext_ln88_1_cast_reg_850 <= sext_ln88_1_cast_fu_353_p1;
        sext_ln88_2_cast_reg_865 <= sext_ln88_2_cast_fu_365_p1;
        sext_ln88_3_cast_reg_860 <= sext_ln88_3_cast_fu_361_p1;
        sext_ln89_cast_reg_870 <= sext_ln89_cast_fu_369_p1;
        zext_ln172_cast_reg_875[31 : 0] <= zext_ln172_cast_fu_373_p1[31 : 0];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln172_fu_420_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter34_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) 
    & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_490_ce = 1'b1;
    end else begin
        grp_fu_490_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_496_ce = 1'b1;
    end else begin
        grp_fu_496_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_1_ce0_local = 1'b1;
    end else begin
        localIn_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_fu_790_p1 == 2'd1) & (trunc_ln173_1_fu_774_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_1_we0_local = 1'b1;
    end else begin
        localIn_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_2_ce0_local = 1'b1;
    end else begin
        localIn_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln174_fu_790_p1 == 2'd0) & ~(trunc_ln174_fu_790_p1 == 2'd1) & (trunc_ln173_1_fu_774_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_2_we0_local = 1'b1;
    end else begin
        localIn_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_3_ce0_local = 1'b1;
    end else begin
        localIn_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_fu_790_p1 == 2'd0) & (trunc_ln173_1_fu_774_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_3_we0_local = 1'b1;
    end else begin
        localIn_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_4_ce0_local = 1'b1;
    end else begin
        localIn_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_fu_790_p1 == 2'd1) & (trunc_ln173_1_fu_774_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_4_we0_local = 1'b1;
    end else begin
        localIn_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_5_ce0_local = 1'b1;
    end else begin
        localIn_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln174_fu_790_p1 == 2'd0) & ~(trunc_ln174_fu_790_p1 == 2'd1) & (trunc_ln173_1_fu_774_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_5_we0_local = 1'b1;
    end else begin
        localIn_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_6_ce0_local = 1'b1;
    end else begin
        localIn_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln173_1_fu_774_p1 == 2'd0) & ~(trunc_ln173_1_fu_774_p1 == 2'd1) & (trunc_ln174_fu_790_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_6_we0_local = 1'b1;
    end else begin
        localIn_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_7_ce0_local = 1'b1;
    end else begin
        localIn_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln173_1_fu_774_p1 == 2'd0) & ~(trunc_ln173_1_fu_774_p1 == 2'd1) & (trunc_ln174_fu_790_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_7_we0_local = 1'b1;
    end else begin
        localIn_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_8_ce0_local = 1'b1;
    end else begin
        localIn_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln173_1_fu_774_p1 == 2'd0) & ~(trunc_ln174_fu_790_p1 == 2'd0) & ~(trunc_ln174_fu_790_p1 == 2'd1) & ~(trunc_ln173_1_fu_774_p1 == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_8_we0_local = 1'b1;
    end else begin
        localIn_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_ce0_local = 1'b1;
    end else begin
        localIn_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln174_fu_790_p1 == 2'd0) & (trunc_ln173_1_fu_774_p1 == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter34_reg) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        localIn_we0_local = 1'b1;
    end else begin
        localIn_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908))) begin
        m_axi_mem1_ARVALID = 1'b1;
    end else begin
        m_axi_mem1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln177_1_reg_908_pp0_iter10_reg))) begin
        m_axi_mem1_RREADY = 1'b1;
    end else begin
        m_axi_mem1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln177_1_reg_908))) begin
        mem1_blk_n_AR = m_axi_mem1_ARREADY;
    end else begin
        mem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln177_1_reg_908_pp0_iter10_reg))) begin
        mem1_blk_n_R = m_axi_mem1_RVALID;
    end else begin
        mem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln172_1_fu_425_p2 = (indvar_flatten209_fu_146 + 96'd1);

assign add_ln172_fu_545_p2 = (ic2_fu_142 + 31'd1);

assign add_ln173_1_fu_508_p2 = (indvar_flatten188_fu_138 + 64'd1);

assign add_ln173_fu_468_p2 = (select_ln172_fu_439_p3 + 31'd1);

assign add_ln174_fu_502_p2 = (select_ln173_fu_474_p3 + 31'd1);

assign add_ln176_fu_674_p2 = ($signed(zext_ln174_fu_651_p1) + $signed(p_cast33_cast_reg_855));

assign add_ln178_1_fu_668_p2 = (tmp_fu_614_p3 + udiv_ln3_cast_fu_658_p4);

assign add_ln178_fu_608_p2 = (tmp_s_fu_562_p3 + udiv_ln2_cast_fu_598_p4);

assign add_ln179_1_fu_739_p2 = (add_ln179_2_fu_734_p2 + zext_ln173_fu_587_p1);

assign add_ln179_2_fu_734_p2 = (shl_ln4_fu_726_p3 + input_r);

assign add_ln179_fu_720_p2 = ($signed(sext_ln177_fu_679_p1) + $signed(empty_50_fu_349_p2));

assign and_ln177_1_fu_714_p2 = (and_ln177_fu_708_p2 & and_ln177_2_fu_702_p2);

assign and_ln177_2_fu_702_p2 = (xor_ln177_fu_691_p2 & icmp_ln177_fu_697_p2);

assign and_ln177_fu_708_p2 = (rev434_fu_640_p2 & notrhs_fu_646_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11)) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_block_state4_io)));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter11 = ((1'd1 == and_ln177_1_reg_908_pp0_iter10_reg) & (m_axi_mem1_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state4_io = ((1'd1 == and_ln177_1_reg_908) & (m_axi_mem1_ARREADY == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign bitcast_ln179_fu_770_p1 = m_axi_mem1_RDATA;

assign empty_49_fu_622_p2 = ($signed(zext_ln173_1_fu_591_p1) + $signed(sext_ln89_cast_reg_870));

assign empty_50_fu_349_p1 = sext_ln88_2_cast_reg_865;

assign empty_fu_574_p2 = (ic2_1_cast27_fu_570_p1 + zext_ln172_cast_reg_875);

assign grp_fu_490_p0 = ((select_ln172_2_fu_460_p3[0:0] == 1'b1) ? select_ln172_fu_439_p3 : add_ln173_fu_468_p2);

assign grp_fu_490_p1 = 31'd3;

assign grp_fu_496_p1 = 31'd3;

assign ic2_1_cast27_fu_570_p1 = select_ln172_3_fu_551_p3;

assign icmp_ln172_fu_420_p2 = ((indvar_flatten209_fu_146 == mul_ln172) ? 1'b1 : 1'b0);

assign icmp_ln173_fu_434_p2 = ((indvar_flatten188_fu_138 == mul_ln89_2) ? 1'b1 : 1'b0);

assign icmp_ln174_1_fu_455_p2 = (($signed(add_ln89_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln174_fu_415_p2 = (($signed(zext_ln174_1_fu_411_p1) < $signed(add_ln89_1)) ? 1'b1 : 1'b0);

assign icmp_ln177_fu_697_p2 = (($signed(add_ln176_fu_674_p2) < $signed(sext_ln88_1_cast_reg_850)) ? 1'b1 : 1'b0);

assign localIn_1_address0 = zext_ln178_fu_778_p1;

assign localIn_1_ce0 = localIn_1_ce0_local;

assign localIn_1_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_1_we0 = localIn_1_we0_local;

assign localIn_2_address0 = zext_ln178_fu_778_p1;

assign localIn_2_ce0 = localIn_2_ce0_local;

assign localIn_2_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_2_we0 = localIn_2_we0_local;

assign localIn_3_address0 = zext_ln178_fu_778_p1;

assign localIn_3_ce0 = localIn_3_ce0_local;

assign localIn_3_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_3_we0 = localIn_3_we0_local;

assign localIn_4_address0 = zext_ln178_fu_778_p1;

assign localIn_4_ce0 = localIn_4_ce0_local;

assign localIn_4_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_4_we0 = localIn_4_we0_local;

assign localIn_5_address0 = zext_ln178_fu_778_p1;

assign localIn_5_ce0 = localIn_5_ce0_local;

assign localIn_5_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_5_we0 = localIn_5_we0_local;

assign localIn_6_address0 = zext_ln178_fu_778_p1;

assign localIn_6_ce0 = localIn_6_ce0_local;

assign localIn_6_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_6_we0 = localIn_6_we0_local;

assign localIn_7_address0 = zext_ln178_fu_778_p1;

assign localIn_7_ce0 = localIn_7_ce0_local;

assign localIn_7_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_7_we0 = localIn_7_we0_local;

assign localIn_8_address0 = zext_ln178_fu_778_p1;

assign localIn_8_ce0 = localIn_8_ce0_local;

assign localIn_8_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_8_we0 = localIn_8_we0_local;

assign localIn_address0 = zext_ln178_fu_778_p1;

assign localIn_ce0 = localIn_ce0_local;

assign localIn_d0 = bitcast_ln179_reg_918_pp0_iter34_reg;

assign localIn_we0 = localIn_we0_local;

assign m_axi_mem1_ARADDR = mem1_addr_reg_912;

assign m_axi_mem1_ARBURST = 2'd0;

assign m_axi_mem1_ARCACHE = 4'd0;

assign m_axi_mem1_ARID = 1'd0;

assign m_axi_mem1_ARLEN = 64'd1;

assign m_axi_mem1_ARLOCK = 2'd0;

assign m_axi_mem1_ARPROT = 3'd0;

assign m_axi_mem1_ARQOS = 4'd0;

assign m_axi_mem1_ARREGION = 4'd0;

assign m_axi_mem1_ARSIZE = 3'd0;

assign m_axi_mem1_ARUSER = 1'd0;

assign m_axi_mem1_AWADDR = 64'd0;

assign m_axi_mem1_AWBURST = 2'd0;

assign m_axi_mem1_AWCACHE = 4'd0;

assign m_axi_mem1_AWID = 1'd0;

assign m_axi_mem1_AWLEN = 32'd0;

assign m_axi_mem1_AWLOCK = 2'd0;

assign m_axi_mem1_AWPROT = 3'd0;

assign m_axi_mem1_AWQOS = 4'd0;

assign m_axi_mem1_AWREGION = 4'd0;

assign m_axi_mem1_AWSIZE = 3'd0;

assign m_axi_mem1_AWUSER = 1'd0;

assign m_axi_mem1_AWVALID = 1'b0;

assign m_axi_mem1_BREADY = 1'b0;

assign m_axi_mem1_WDATA = 32'd0;

assign m_axi_mem1_WID = 1'd0;

assign m_axi_mem1_WLAST = 1'b0;

assign m_axi_mem1_WSTRB = 4'd0;

assign m_axi_mem1_WUSER = 1'd0;

assign m_axi_mem1_WVALID = 1'b0;

assign mul_ln173_fu_339_p0 = mul_ln173_fu_339_p00;

assign mul_ln173_fu_339_p00 = select_ln173_1_reg_896;

assign mul_ln173_fu_339_p1 = 63'd2863311531;

assign mul_ln174_fu_344_p0 = mul_ln174_fu_344_p00;

assign mul_ln174_fu_344_p00 = select_ln173_reg_889;

assign mul_ln174_fu_344_p1 = 63'd2863311531;

assign notrhs_fu_646_p2 = (($signed(empty_49_fu_622_p2) < $signed(sext_ln88_3_cast_reg_860)) ? 1'b1 : 1'b0);

assign p_cast33_cast_fu_357_p1 = $signed(p_cast33);

assign rev434_fu_640_p2 = (tmp_42_fu_632_p3 ^ 1'd1);

assign select_ln172_1_fu_447_p3 = ((icmp_ln173_fu_434_p2[0:0] == 1'b1) ? 31'd0 : cc_fu_130);

assign select_ln172_2_fu_460_p3 = ((icmp_ln173_fu_434_p2[0:0] == 1'b1) ? icmp_ln174_1_fu_455_p2 : icmp_ln174_fu_415_p2);

assign select_ln172_3_fu_551_p3 = ((icmp_ln173_reg_884[0:0] == 1'b1) ? add_ln172_fu_545_p2 : ic2_fu_142);

assign select_ln172_fu_439_p3 = ((icmp_ln173_fu_434_p2[0:0] == 1'b1) ? 31'd0 : rr_fu_134);

assign select_ln173_1_fu_482_p3 = ((select_ln172_2_fu_460_p3[0:0] == 1'b1) ? select_ln172_fu_439_p3 : add_ln173_fu_468_p2);

assign select_ln173_2_fu_514_p3 = ((icmp_ln173_fu_434_p2[0:0] == 1'b1) ? 64'd1 : add_ln173_1_fu_508_p2);

assign select_ln173_fu_474_p3 = ((select_ln172_2_fu_460_p3[0:0] == 1'b1) ? select_ln172_1_fu_447_p3 : 31'd0);

assign sext_ln177_fu_679_p1 = add_ln176_fu_674_p2;

assign sext_ln179_fu_755_p1 = $signed(trunc_ln8_fu_745_p4);

assign sext_ln88_1_cast_fu_353_p1 = $signed(sext_ln88_1);

assign sext_ln88_2_cast_fu_365_p1 = $signed(sext_ln88_2);

assign sext_ln88_3_cast_fu_361_p1 = $signed(sext_ln88_3);

assign sext_ln89_cast_fu_369_p1 = $signed(sext_ln89);

assign shl_ln4_fu_726_p3 = {{add_ln179_fu_720_p2}, {2'd0}};

assign tmp_40_fu_579_p3 = {{empty_fu_574_p2}, {10'd0}};

assign tmp_42_fu_632_p3 = empty_49_fu_622_p2[32'd32];

assign tmp_43_fu_683_p3 = add_ln176_fu_674_p2[32'd32];

assign tmp_fu_614_p3 = {{add_ln178_fu_608_p2}, {3'd0}};

assign tmp_s_fu_562_p3 = {{trunc_ln173_fu_558_p1}, {3'd0}};

assign trunc_ln173_1_fu_774_p1 = grp_fu_490_p2[1:0];

assign trunc_ln173_fu_558_p1 = select_ln172_3_fu_551_p3[5:0];

assign trunc_ln174_fu_790_p1 = grp_fu_496_p2[1:0];

assign trunc_ln8_fu_745_p4 = {{add_ln179_1_fu_739_p2[63:2]}};

assign udiv_ln2_cast_fu_598_p4 = {{mul_ln173_fu_339_p2[41:33]}};

assign udiv_ln3_cast_fu_658_p4 = {{mul_ln174_fu_344_p2[44:33]}};

assign xor_ln177_fu_691_p2 = (tmp_43_fu_683_p3 ^ 1'd1);

assign zext_ln172_cast_fu_373_p1 = zext_ln172;

assign zext_ln173_1_fu_591_p1 = select_ln173_1_reg_896;

assign zext_ln173_fu_587_p1 = tmp_40_fu_579_p3;

assign zext_ln174_1_fu_411_p1 = cc_fu_130;

assign zext_ln174_fu_651_p1 = select_ln173_reg_889;

assign zext_ln178_fu_778_p1 = add_ln178_1_reg_903_pp0_iter34_reg;

always @ (posedge ap_clk) begin
    zext_ln172_cast_reg_875[32] <= 1'b0;
end

endmodule //conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_172_24_VITIS_LOOP_173_25_VITIS_LOOP_174_26
