// Seed: 4211402012
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    input  uwire id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
module module_0 (
    input wand id_0
    , id_24, id_25,
    output supply1 id_1,
    input wire module_2,
    input tri id_3
    , id_26,
    input wire id_4,
    input wand id_5,
    output supply0 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output wire id_9,
    output wand id_10,
    input supply1 id_11
    , id_27,
    input wor id_12,
    input wire id_13,
    output uwire id_14,
    output tri0 id_15,
    input wand id_16,
    input supply1 id_17,
    input uwire id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wire id_21,
    input wire id_22
);
  module_0(
      id_24, id_24, id_27, id_26
  );
  wire id_28, id_29;
  assign {1, 1 & id_26, 1, id_18} = id_18;
endmodule
