# do LogicalStep_Lab3_top_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:/software/Altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {N:/ECE124/Lab 3/LogicalStep_Lab3_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:25:09 on Mar 04,2018
# vcom -reportprogress 300 -93 -work work N:/ECE124/Lab 3/LogicalStep_Lab3_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity LogicalStep_Lab3_top
# -- Compiling architecture Energy_Monitor of LogicalStep_Lab3_top
# End time: 16:25:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/ECE124/Lab 3/segment7_mux.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:25:09 on Mar 04,2018
# vcom -reportprogress 300 -93 -work work N:/ECE124/Lab 3/segment7_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity segment7_mux
# -- Compiling architecture syn of segment7_mux
# End time: 16:25:09 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/ECE124/Lab 3/SevenSegment.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:25:09 on Mar 04,2018
# vcom -reportprogress 300 -93 -work work N:/ECE124/Lab 3/SevenSegment.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity SevenSegment
# -- Compiling architecture Structural of SevenSegment
# End time: 16:25:10 on Mar 04,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/ECE124/Lab 3/Compx1.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:25:10 on Mar 04,2018
# vcom -reportprogress 300 -93 -work work N:/ECE124/Lab 3/Compx1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Compx1
# -- Compiling architecture Comp1 of Compx1
# End time: 16:25:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {N:/ECE124/Lab 3/Compx4.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:25:10 on Mar 04,2018
# vcom -reportprogress 300 -93 -work work N:/ECE124/Lab 3/Compx4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Compx4
# -- Compiling architecture Comp4 of Compx4
# End time: 16:25:10 on Mar 04,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
