

================================================================
== Vivado HLS Report for 'processVECT'
================================================================
* Date:           Sat Apr 14 19:47:44 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        hipacc_project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.11|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  263690|  263690|  263690|  263690|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- IMG_ROWS_IMG_COLS  |  263688|  263688|         8|          1|          1|  263682|    yes   |
        +---------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    3402|   3391|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     96|    3960|   1200|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    102|
|Register         |        -|      -|    5304|     32|
+-----------------+---------+-------+--------+-------+
|Total            |       16|     96|   12666|   4725|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|     43|      11|      8|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |hipaccRun_mul_32sfYi_U1   |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sfYi_U7   |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sfYi_U13  |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sfYi_U19  |hipaccRun_mul_32sfYi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U2   |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U5   |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U8   |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U11  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U14  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U17  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U20  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32sg8j_U23  |hipaccRun_mul_32sg8j  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U3   |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U4   |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U9   |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U10  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U15  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U16  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U21  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32shbi_U22  |hipaccRun_mul_32shbi  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U6   |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U12  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U18  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    |hipaccRun_mul_32sibs_U24  |hipaccRun_mul_32sibs  |        0|      4|  165|  50|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|     96| 3960|1200|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |lineBuff_0_V_U  |processVECT_lineBbkb  |        4|  0|   0|   256|  128|     1|        32768|
    |lineBuff_1_V_U  |processVECT_lineBbkb  |        4|  0|   0|   256|  128|     1|        32768|
    |lineBuff_2_V_U  |processVECT_lineBbkb  |        4|  0|   0|   256|  128|     1|        32768|
    |lineBuff_3_V_U  |processVECT_lineBbkb  |        4|  0|   0|   256|  128|     1|        32768|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |       16|  0|   0|  1024|  512|     4|       131072|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |col_fu_584_p2                     |     +    |      0|   38|  16|          11|           3|
    |colv_1_fu_590_p2                  |     +    |      0|   32|  14|           9|           1|
    |indvar_flatten_next_fu_492_p2     |     +    |      0|   62|  24|          19|           1|
    |p_tmp0_1_fu_2074_p2               |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_2_fu_2098_p2               |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_3_fu_2122_p2               |     +    |      0|    0|  32|          32|          32|
    |p_tmp0_fu_2050_p2                 |     +    |      0|    0|  32|          32|          32|
    |row_fu_464_p2                     |     +    |      0|   38|  16|          11|           1|
    |tmp10_fu_1534_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_1_fu_1624_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_2_fu_1738_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_3_fu_1852_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp10_i_fu_1510_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp11_fu_1540_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp12_fu_1552_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp13_fu_1558_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp14_fu_2032_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp14_i_1_fu_1642_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_2_fu_1756_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_3_fu_1870_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp14_i_fu_1528_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp15_fu_2036_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp16_fu_2041_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp17_fu_2045_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp18_fu_1570_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp18_i_1_fu_1660_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_2_fu_1774_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_3_fu_1888_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp18_i_fu_1546_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp19_fu_1582_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp1_fu_1468_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp20_fu_1576_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp21_fu_1588_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp22_fu_1600_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_1_fu_1678_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_2_fu_1792_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_3_fu_1906_p2              |     +    |      0|    0|  32|          32|          32|
    |tmp22_i_fu_1564_p2                |     +    |      0|    0|  32|          32|          32|
    |tmp23_fu_1594_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp24_fu_1612_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp25_fu_1618_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp26_fu_1630_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp27_fu_1636_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp28_fu_1648_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp29_fu_1654_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp2_fu_1456_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp30_fu_1666_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp31_fu_1672_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp32_fu_2056_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp33_fu_2060_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp34_fu_2065_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp35_fu_2069_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp36_fu_1684_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp37_fu_1696_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp38_fu_1690_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp39_fu_1702_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp3_fu_1462_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp40_fu_1714_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp41_fu_1708_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp42_fu_1726_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp43_fu_1732_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp44_fu_1744_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp45_fu_1750_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp46_fu_1762_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp47_fu_1768_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp48_fu_1780_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp49_fu_1786_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp4_fu_1486_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp50_fu_2080_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp51_fu_2084_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp52_fu_2089_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp53_fu_2093_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp54_fu_1798_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp55_fu_1810_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp56_fu_1804_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp57_fu_1816_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp58_fu_1828_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp59_fu_1822_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp5_fu_1474_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp60_fu_1840_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp61_fu_1846_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp62_fu_1858_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp63_fu_1864_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp64_fu_1876_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp65_fu_1882_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp66_fu_1894_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp67_fu_1900_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp68_fu_2104_p2                  |     +    |      0|  101|  37|          32|          32|
    |tmp69_fu_2108_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp6_fu_1480_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp6_i_1_fu_1606_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_2_fu_1720_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_3_fu_1834_p2               |     +    |      0|    0|  32|          32|          32|
    |tmp6_i_fu_1492_p2                 |     +    |      0|    0|  32|          32|          32|
    |tmp70_fu_2113_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp71_fu_2117_p2                  |     +    |      0|    0|  32|          32|          32|
    |tmp7_fu_1498_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp8_fu_1504_p2                   |     +    |      0|  101|  37|          32|          32|
    |tmp9_fu_1516_p2                   |     +    |      0|    0|  32|          32|          32|
    |tmp_fu_1522_p2                    |     +    |      0|  101|  37|          32|          32|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter7  |    and   |      0|    0|   2|           1|           1|
    |or_cond_fu_608_p2                 |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_458_p2        |   icmp   |      0|    0|  13|          19|          19|
    |exitcond_fu_508_p2                |   icmp   |      0|    0|   5|           9|           9|
    |icmp1_fu_470_p2                   |   icmp   |      0|    0|   5|          10|           1|
    |icmp2_fu_524_p2                   |   icmp   |      0|    0|   5|          10|           1|
    |icmp_fu_578_p2                    |   icmp   |      0|    0|   5|          10|           1|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|    0|   2|           1|           1|
    |tmp_3_fu_554_p2                   |    or    |      0|    0|  11|          11|          11|
    |col_assign_1_mid2_fu_538_p3       |  select  |      0|    0|  11|           1|          11|
    |col_assign_mid2_fu_484_p3         |  select  |      0|    0|  11|           1|           1|
    |colv_mid2_fu_476_p3               |  select  |      0|    0|   9|           1|           1|
    |tmp_2_mid2_fu_530_p3              |  select  |      0|    0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0| 3402|3391|        3201|        3142|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7     |   9|          2|    1|          2|
    |col_assign_1_phi_fu_429_p4  |   9|          2|   11|         22|
    |col_assign_1_reg_425        |   9|          2|   11|         22|
    |col_assign_reg_436          |   9|          2|   11|         22|
    |colv_reg_447                |   9|          2|    9|         18|
    |in_s_V_V_blk_n              |   9|          2|    1|          2|
    |indvar_flatten_reg_414      |   9|          2|   19|         38|
    |out_s_V_V_blk_n             |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 102|         22|   66|        134|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6          |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7          |    1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_5_reg_2560  |    1|   0|    1|          0|
    |col_assign_1_mid2_reg_2527       |   11|   0|   11|          0|
    |col_assign_1_reg_425             |   11|   0|   11|          0|
    |col_assign_reg_436               |   11|   0|   11|          0|
    |colv_mid2_reg_2517               |    9|   0|    9|          0|
    |colv_reg_447                     |    9|   0|    9|          0|
    |exitcond_flatten_reg_2505        |    1|   0|    1|          0|
    |icmp_reg_2570                    |    1|   0|    1|          0|
    |indvar_flatten_reg_414           |   19|   0|   19|          0|
    |lineBuff_0_V_addr_reg_2555       |    8|   0|    8|          0|
    |lineBuff_1_V_addr_reg_2594       |    8|   0|    8|          0|
    |lineBuff_2_V_addr_reg_2565       |    8|   0|    8|          0|
    |lineBuff_3_V_addr_reg_2603       |    8|   0|    8|          0|
    |or_cond_reg_2576                 |    1|   0|    1|          0|
    |p_tmp0_1_reg_2828                |   32|   0|   32|          0|
    |p_tmp0_2_reg_2848                |   32|   0|   32|          0|
    |p_tmp0_3_reg_2838                |   32|   0|   32|          0|
    |p_tmp0_reg_2853                  |   32|   0|   32|          0|
    |tmp10_i_1_reg_2663               |   32|   0|   32|          0|
    |tmp10_i_2_reg_2658               |   32|   0|   32|          0|
    |tmp10_i_3_reg_2713               |   32|   0|   32|          0|
    |tmp10_i_reg_2608                 |   32|   0|   32|          0|
    |tmp11_i_1_reg_2773               |   32|   0|   32|          0|
    |tmp11_i_2_reg_2803               |   32|   0|   32|          0|
    |tmp11_i_3_reg_2833               |   32|   0|   32|          0|
    |tmp11_i_reg_2743                 |   32|   0|   32|          0|
    |tmp14_i_1_reg_2638               |   32|   0|   32|          0|
    |tmp14_i_2_reg_2693               |   32|   0|   32|          0|
    |tmp14_i_3_reg_2688               |   32|   0|   32|          0|
    |tmp14_i_reg_2643                 |   32|   0|   32|          0|
    |tmp15_i_1_reg_2748               |   32|   0|   32|          0|
    |tmp15_i_2_reg_2778               |   32|   0|   32|          0|
    |tmp15_i_3_reg_2808               |   32|   0|   32|          0|
    |tmp15_i_reg_2718                 |   32|   0|   32|          0|
    |tmp18_i_1_reg_2673               |   32|   0|   32|          0|
    |tmp18_i_2_reg_2668               |   32|   0|   32|          0|
    |tmp18_i_3_reg_2723               |   32|   0|   32|          0|
    |tmp18_i_reg_2618                 |   32|   0|   32|          0|
    |tmp19_i_1_reg_2783               |   32|   0|   32|          0|
    |tmp19_i_2_reg_2813               |   32|   0|   32|          0|
    |tmp19_i_3_reg_2843               |   32|   0|   32|          0|
    |tmp19_i_reg_2753                 |   32|   0|   32|          0|
    |tmp22_i_1_reg_2648               |   32|   0|   32|          0|
    |tmp22_i_2_reg_2703               |   32|   0|   32|          0|
    |tmp22_i_3_reg_2698               |   32|   0|   32|          0|
    |tmp22_i_reg_2653                 |   32|   0|   32|          0|
    |tmp23_i_1_reg_2758               |   32|   0|   32|          0|
    |tmp23_i_2_reg_2788               |   32|   0|   32|          0|
    |tmp23_i_3_reg_2818               |   32|   0|   32|          0|
    |tmp23_i_reg_2728                 |   32|   0|   32|          0|
    |tmp6_i_1_reg_2628                |   32|   0|   32|          0|
    |tmp6_i_2_reg_2683                |   32|   0|   32|          0|
    |tmp6_i_3_reg_2678                |   32|   0|   32|          0|
    |tmp6_i_reg_2633                  |   32|   0|   32|          0|
    |tmp7_i_1_reg_2738                |   32|   0|   32|          0|
    |tmp7_i_2_reg_2768                |   32|   0|   32|          0|
    |tmp7_i_3_reg_2798                |   32|   0|   32|          0|
    |tmp7_i_reg_2708                  |   32|   0|   32|          0|
    |tmp_2_mid2_reg_2551              |    1|   0|    1|          0|
    |tmp_5_reg_2560                   |    1|   0|    1|          0|
    |tmp_6_reg_2733                   |   32|   0|   32|          0|
    |tmp_8_reg_2537                   |    1|   0|    1|          0|
    |tmp_93_1_reg_2763                |   32|   0|   32|          0|
    |tmp_93_2_reg_2793                |   32|   0|   32|          0|
    |tmp_93_3_reg_2823                |   32|   0|   32|          0|
    |tmp_V_fu_102                     |  128|   0|  128|          0|
    |win_0_1_V_fu_154                 |  128|   0|  128|          0|
    |win_0_2_V_fu_150                 |  128|   0|  128|          0|
    |win_1_1_V_fu_166                 |  128|   0|  128|          0|
    |win_1_2_V_fu_162                 |  128|   0|  128|          0|
    |win_2_1_V_fu_178                 |  128|   0|  128|          0|
    |win_2_2_V_fu_174                 |  128|   0|  128|          0|
    |win_3_1_V_fu_190                 |  128|   0|  128|          0|
    |win_3_2_V_fu_186                 |  128|   0|  128|          0|
    |win_4_1_V_fu_202                 |  128|   0|  128|          0|
    |win_4_2_V_fu_198                 |  128|   0|  128|          0|
    |win_tmp_0_3_V_fu_146             |  128|   0|  128|          0|
    |win_tmp_1_3_V_fu_158             |  128|   0|  128|          0|
    |win_tmp_2_3_V_fu_170             |  128|   0|  128|          0|
    |win_tmp_3_3_V_fu_182             |  128|   0|  128|          0|
    |win_tmp_4_3_V_fu_194             |  128|   0|  128|          0|
    |win_tmp_4_4_V_fu_98              |  128|   0|  128|          0|
    |win_vect_0_0_1_fu_206            |   32|   0|   32|          0|
    |win_vect_0_1_1_fu_210            |   32|   0|   32|          0|
    |win_vect_0_2_1_fu_214            |   32|   0|   32|          0|
    |win_vect_0_3_1_fu_218            |   32|   0|   32|          0|
    |win_vect_0_4_1_fu_222            |   32|   0|   32|          0|
    |win_vect_0_5_1_fu_226            |   32|   0|   32|          0|
    |win_vect_0_6_1_fu_230            |   32|   0|   32|          0|
    |win_vect_0_7_1_fu_234            |   32|   0|   32|          0|
    |win_vect_1_0_1_fu_238            |   32|   0|   32|          0|
    |win_vect_1_1_1_fu_242            |   32|   0|   32|          0|
    |win_vect_1_2_1_fu_246            |   32|   0|   32|          0|
    |win_vect_1_3_1_fu_250            |   32|   0|   32|          0|
    |win_vect_1_4_1_fu_254            |   32|   0|   32|          0|
    |win_vect_1_5_1_fu_258            |   32|   0|   32|          0|
    |win_vect_1_6_1_fu_262            |   32|   0|   32|          0|
    |win_vect_1_7_1_fu_266            |   32|   0|   32|          0|
    |win_vect_2_0_1_fu_270            |   32|   0|   32|          0|
    |win_vect_2_1_1_fu_274            |   32|   0|   32|          0|
    |win_vect_2_2_1_fu_278            |   32|   0|   32|          0|
    |win_vect_2_2_1_loa_reg_2613      |   32|   0|   32|          0|
    |win_vect_2_3_1_fu_282            |   32|   0|   32|          0|
    |win_vect_2_3_1_loa_reg_2588      |   32|   0|   32|          0|
    |win_vect_2_4_1_fu_286            |   32|   0|   32|          0|
    |win_vect_2_4_1_loa_reg_2623      |   32|   0|   32|          0|
    |win_vect_2_5_1_fu_290            |   32|   0|   32|          0|
    |win_vect_2_5_1_loa_reg_2598      |   32|   0|   32|          0|
    |win_vect_2_6_1_fu_294            |   32|   0|   32|          0|
    |win_vect_2_7_1_fu_298            |   32|   0|   32|          0|
    |win_vect_3_0_1_fu_302            |   32|   0|   32|          0|
    |win_vect_3_1_1_fu_306            |   32|   0|   32|          0|
    |win_vect_3_2_1_fu_310            |   32|   0|   32|          0|
    |win_vect_3_3_1_fu_314            |   32|   0|   32|          0|
    |win_vect_3_4_1_fu_318            |   32|   0|   32|          0|
    |win_vect_3_5_1_fu_322            |   32|   0|   32|          0|
    |win_vect_3_6_1_fu_142            |   32|   0|   32|          0|
    |win_vect_3_7_1_fu_138            |   32|   0|   32|          0|
    |win_vect_4_0_1_fu_134            |   32|   0|   32|          0|
    |win_vect_4_1_1_fu_130            |   32|   0|   32|          0|
    |win_vect_4_2_1_fu_126            |   32|   0|   32|          0|
    |win_vect_4_3_1_fu_122            |   32|   0|   32|          0|
    |win_vect_4_4_1_fu_118            |   32|   0|   32|          0|
    |win_vect_4_5_1_fu_114            |   32|   0|   32|          0|
    |win_vect_4_6_1_fu_110            |   32|   0|   32|          0|
    |win_vect_4_7_1_fu_106            |   32|   0|   32|          0|
    |or_cond_reg_2576                 |   64|  32|    1|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 5304|  32| 5241|          0|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  processVECT | return value |
|ap_done           | out |    1| ap_ctrl_hs |  processVECT | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  processVECT | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  processVECT | return value |
|in_s_V_V_dout     |  in |  128|   ap_fifo  |   in_s_V_V   |    pointer   |
|in_s_V_V_empty_n  |  in |    1|   ap_fifo  |   in_s_V_V   |    pointer   |
|in_s_V_V_read     | out |    1|   ap_fifo  |   in_s_V_V   |    pointer   |
|out_s_V_V_din     | out |  128|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_full_n  |  in |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
|out_s_V_V_write   | out |    1|   ap_fifo  |   out_s_V_V  |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

