Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul 11 12:13:34 2019
| Host         : saverio-UX530UX running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.867        0.000                      0                    7        0.157        0.000                      0                    7        4.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
synth_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
synth_clk           8.867        0.000                      0                    7        0.157        0.000                      0                    7        4.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  synth_clk
  To Clock:  synth_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.867ns  (required time - arrival time)
  Source:                 c_r/genblk1[29].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.277%)  route 0.473ns (47.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.616     5.219    c_r/genblk1[29].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[29].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  c_r/genblk1[29].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.473     6.210    counter[29]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.494    14.917    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[4]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)       -0.081    15.076    h_c_reg[4]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  8.867    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 c_r/genblk1[30].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.277%)  route 0.473ns (47.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.616     5.219    c_r/genblk1[30].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[30].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  c_r/genblk1[30].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.473     6.210    counter[30]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.494    14.917    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[5]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)       -0.061    15.096    h_c_reg[5]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.951ns  (required time - arrival time)
  Source:                 c_r/genblk1[25].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.518%)  route 0.465ns (50.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.616     5.219    c_r/genblk1[25].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  c_r/genblk1[25].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  c_r/genblk1[25].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.465     6.140    counter[25]
    SLICE_X53Y81         FDRE                                         r  h_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.494    14.917    clk_i_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  h_c_reg[0]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)       -0.067    15.090    h_c_reg[0]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  8.951    

Slack (MET) :             9.011ns  (required time - arrival time)
  Source:                 c_r/genblk1[28].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.518ns (60.156%)  route 0.343ns (39.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.616     5.219    c_r/genblk1[28].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[28].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  c_r/genblk1[28].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.343     6.080    counter[28]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.494    14.917    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[3]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)       -0.067    15.090    h_c_reg[3]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -6.080    
  -------------------------------------------------------------------
                         slack                                  9.011    

Slack (MET) :             9.022ns  (required time - arrival time)
  Source:                 c_r/genblk1[31].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.518ns (60.360%)  route 0.340ns (39.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.616     5.219    c_r/genblk1[31].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[31].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.518     5.737 r  c_r/genblk1[31].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.340     6.077    counter[31]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.494    14.917    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[6]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)       -0.058    15.099    h_c_reg[6]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  9.022    

Slack (MET) :             9.069ns  (required time - arrival time)
  Source:                 c_r/genblk1[26].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.850%)  route 0.332ns (42.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.616     5.219    c_r/genblk1[26].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  c_r/genblk1[26].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  c_r/genblk1[26].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.332     6.007    counter[26]
    SLICE_X53Y81         FDRE                                         r  h_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.494    14.917    clk_i_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  h_c_reg[1]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)       -0.081    15.076    h_c_reg[1]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                          -6.007    
  -------------------------------------------------------------------
                         slack                                  9.069    

Slack (MET) :             9.084ns  (required time - arrival time)
  Source:                 c_r/genblk1[27].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (synth_clk rise@10.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.456ns (57.486%)  route 0.337ns (42.514%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 14.917 - 10.000 ) 
    Source Clock Delay      (SCD):    5.219ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.616     5.219    c_r/genblk1[27].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  c_r/genblk1[27].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.456     5.675 r  c_r/genblk1[27].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.337     6.012    counter[27]
    SLICE_X53Y81         FDRE                                         r  h_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          1.494    14.917    clk_i_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  h_c_reg[2]/C
                         clock pessimism              0.276    15.193    
                         clock uncertainty           -0.035    15.157    
    SLICE_X53Y81         FDRE (Setup_fdre_C_D)       -0.061    15.096    h_c_reg[2]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  9.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 c_r/genblk1[27].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.477    c_r/genblk1[27].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  c_r/genblk1[27].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c_r/genblk1[27].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.099     1.718    counter[27]
    SLICE_X53Y81         FDRE                                         r  h_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  h_c_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.560    h_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 c_r/genblk1[26].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.477    c_r/genblk1[26].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  c_r/genblk1[26].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c_r/genblk1[26].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.099     1.718    counter[26]
    SLICE_X53Y81         FDRE                                         r  h_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  h_c_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.066     1.556    h_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 c_r/genblk1[31].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.164ns (61.611%)  route 0.102ns (38.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.477    c_r/genblk1[31].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[31].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  c_r/genblk1[31].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.102     1.744    counter[31]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[6]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.072     1.562    h_c_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 c_r/genblk1[28].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.477    c_r/genblk1[28].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[28].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  c_r/genblk1[28].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.105     1.746    counter[28]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[3]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.070     1.560    h_c_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 c_r/genblk1[25].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.494%)  route 0.156ns (52.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.477    c_r/genblk1[25].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X55Y82         FDRE                                         r  c_r/genblk1[25].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y82         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  c_r/genblk1[25].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.156     1.774    counter[25]
    SLICE_X53Y81         FDRE                                         r  h_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X53Y81         FDRE                                         r  h_c_reg[0]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.070     1.560    h_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 c_r/genblk1[30].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.477    c_r/genblk1[30].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[30].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  c_r/genblk1[30].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.157     1.798    counter[30]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.070     1.560    h_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 c_r/genblk1[29].fdre_inst/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            h_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by synth_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             synth_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (synth_clk rise@0.000ns - synth_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.164ns (51.109%)  route 0.157ns (48.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.558     1.477    c_r/genblk1[29].fdre_inst/clk_i_IBUF_BUFG
    SLICE_X54Y82         FDRE                                         r  c_r/genblk1[29].fdre_inst/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  c_r/genblk1[29].fdre_inst/FDRE_inst/Q
                         net (fo=1, routed)           0.157     1.798    counter[29]
    SLICE_X52Y81         FDRE                                         r  h_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock synth_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=14, routed)          0.825     1.990    clk_i_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  h_c_reg[4]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X52Y81         FDRE (Hold_fdre_C_D)         0.066     1.556    h_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         synth_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y82    c_r/genblk1[25].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y82    c_r/genblk1[26].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y82    c_r/genblk1[27].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82    c_r/genblk1[28].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82    c_r/genblk1[29].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82    c_r/genblk1[30].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y82    c_r/genblk1[31].fdre_inst/FDRE_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y81    h_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y81    h_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[25].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[25].fdre_inst/FDRE_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[26].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[26].fdre_inst/FDRE_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[27].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[27].fdre_inst/FDRE_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[28].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[28].fdre_inst/FDRE_inst/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[29].fdre_inst/FDRE_inst/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[29].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[25].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[26].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y82    c_r/genblk1[27].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[28].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[29].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[30].fdre_inst/FDRE_inst/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y82    c_r/genblk1[31].fdre_inst/FDRE_inst/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    h_c_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    h_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y81    h_c_reg[1]/C



