// Seed: 1224481760
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wor id_6,
    output wor id_7,
    input wor id_8,
    input supply1 id_9,
    input wire id_10,
    input tri1 id_11,
    input uwire id_12,
    output supply1 id_13,
    output wor id_14,
    input tri id_15,
    input tri0 id_16
);
  wire id_18;
  id_19(
      .id_0(1), .id_1(id_14)
  );
endmodule
module module_0 (
    input wor id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    input tri0 id_4,
    output wor id_5,
    input supply1 id_6,
    input supply1 module_1,
    output supply1 id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11
    , id_21,
    input tri0 id_12,
    input tri0 id_13,
    input supply0 id_14,
    input uwire id_15,
    output supply0 id_16
    , id_22,
    output uwire id_17,
    input wand id_18,
    inout supply0 id_19
);
  always @(posedge 1) #0;
  module_0 modCall_1 (
      id_0,
      id_15,
      id_6,
      id_4,
      id_19,
      id_18,
      id_14,
      id_8,
      id_14,
      id_2,
      id_12,
      id_12,
      id_9,
      id_3,
      id_8,
      id_2,
      id_11
  );
  assign modCall_1.id_15 = 0;
endmodule
