$date
	Wed Mar 24 11:09:54 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module c1 $end
$var wire 8 ! addr [7:0] $end
$var wire 1 " clk $end
$var wire 8 # out [7:0] $end
$var wire 1 $ rst $end
$var integer 32 % i [31:0] $end
$var reg 8 & op [7:0] $end
$var reg 8 ' valid [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b1000 %
0$
b0 #
0"
bx !
$end
#5
bx &
bx #
1"
#10
0"
#15
1"
#20
0"
#25
1"
#30
0"
#35
1"
#40
0"
#45
1"
#50
0"
b10110 !
1$
#55
b1000 '
b10110 &
b10110 #
1"
#60
0"
#65
1"
#70
0"
b11000 !
#75
b10001000 '
b11000 &
b11000 #
1"
#80
0"
#85
1"
#90
0"
b11010 !
#95
b10001100 '
b11010 &
b11010 #
1"
#100
0"
#105
1"
#110
0"
b10110 !
#115
b10110 &
b10110 #
1"
#120
0"
#125
1"
#130
0"
b11101 !
#135
b10101100 '
b11101 &
b11101 #
1"
#140
0"
#145
1"
#150
0"
b11110 !
#155
b10101100 '
b11110 &
b11110 #
1"
#160
0"
#165
1"
#170
0"
b10110 !
#175
b10110 &
b10110 #
1"
#180
0"
#185
1"
#190
0"
