-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic_circ_apfixed_13_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    z_V_read : IN STD_LOGIC_VECTOR (11 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cordic_circ_apfixed_13_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv13_324 : STD_LOGIC_VECTOR (12 downto 0) := "0001100100100";
    constant ap_const_lv13_1CDC : STD_LOGIC_VECTOR (12 downto 0) := "1110011011100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv10_136 : STD_LOGIC_VECTOR (9 downto 0) := "0100110110";
    constant ap_const_lv10_3A3 : STD_LOGIC_VECTOR (9 downto 0) := "1110100011";
    constant ap_const_lv11_45D : STD_LOGIC_VECTOR (10 downto 0) := "10001011101";
    constant ap_const_lv11_137 : STD_LOGIC_VECTOR (10 downto 0) := "00100110111";
    constant ap_const_lv10_3A4 : STD_LOGIC_VECTOR (9 downto 0) := "1110100100";
    constant ap_const_lv10_137 : STD_LOGIC_VECTOR (9 downto 0) := "0100110111";
    constant ap_const_lv11_6C9 : STD_LOGIC_VECTOR (10 downto 0) := "11011001001";
    constant ap_const_lv11_3A3 : STD_LOGIC_VECTOR (10 downto 0) := "01110100011";
    constant ap_const_lv13_3B4 : STD_LOGIC_VECTOR (12 downto 0) := "0001110110100";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1E26 : STD_LOGIC_VECTOR (12 downto 0) := "1111000100110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv13_1F4 : STD_LOGIC_VECTOR (12 downto 0) := "0000111110100";
    constant ap_const_lv13_1F06 : STD_LOGIC_VECTOR (12 downto 0) := "1111100000110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv13_FE : STD_LOGIC_VECTOR (12 downto 0) := "0000011111110";
    constant ap_const_lv13_1F81 : STD_LOGIC_VECTOR (12 downto 0) := "1111110000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv13_7E : STD_LOGIC_VECTOR (12 downto 0) := "0000001111110";
    constant ap_const_lv13_1FC1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111000001";
    constant ap_const_lv13_3E : STD_LOGIC_VECTOR (12 downto 0) := "0000000111110";
    constant ap_const_lv13_1FE1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111100001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv13_1E : STD_LOGIC_VECTOR (12 downto 0) := "0000000011110";
    constant ap_const_lv13_1FF1 : STD_LOGIC_VECTOR (12 downto 0) := "1111111110001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv13_E : STD_LOGIC_VECTOR (12 downto 0) := "0000000001110";
    constant ap_const_lv13_1FF9 : STD_LOGIC_VECTOR (12 downto 0) := "1111111111001";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_1FFD : STD_LOGIC_VECTOR (12 downto 0) := "1111111111101";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_1FFF : STD_LOGIC_VECTOR (12 downto 0) := "1111111111111";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln101_6_fu_442_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_6_reg_1300 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_13_reg_1305 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_11_fu_532_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_11_reg_1310 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_12_fu_540_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_12_reg_1315 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_14_reg_1321 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_15_reg_1326 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_12_fu_751_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_12_reg_1331 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_25_reg_1336 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_20_fu_841_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_20_reg_1341 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_21_fu_849_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_21_reg_1347 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_26_reg_1353 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_27_reg_1358 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_26_fu_1061_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_26_reg_1363 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_reg_1369 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_1101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_1374 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_29_fu_1121_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_29_reg_1383 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_37_reg_1389 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_134_p0 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_138_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_138_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_134_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_fu_146_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_fu_154_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_200_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_1_fu_208_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_1_fu_216_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_160_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_1_fu_176_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_3_fu_192_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_2_fu_228_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_fu_168_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln203_2_fu_184_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln101_3_fu_240_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln_fu_252_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_266_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln101_2_fu_222_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_1_fu_276_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1333_2_fu_248_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln101_fu_236_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_fu_262_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_5_fu_312_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_4_fu_320_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_3_fu_328_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_4_fu_280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_294_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_1_fu_306_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_fu_288_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln203_1_fu_300_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_6_fu_348_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_6_fu_360_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_5_fu_340_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_7_fu_374_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln101_4_fu_334_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_3_fu_384_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln101_fu_356_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln1333_1_fu_370_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_7_fu_428_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_5_fu_436_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_8_fu_388_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_2_fu_402_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_3_fu_414_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_2_fu_396_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_3_fu_408_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_9_fu_456_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_10_fu_464_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln101_8_fu_448_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_11_fu_478_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln101_4_fu_488_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1333_fu_474_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_12_fu_492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_4_fu_506_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_13_fu_518_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_4_fu_500_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_13_fu_512_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_10_fu_568_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_7_fu_575_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_8_fu_580_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_5_fu_592_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln101_2_fu_586_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_fu_589_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_17_fu_625_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_13_fu_633_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_9_fu_641_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_16_fu_595_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_5_fu_608_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_14_fu_619_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_5_fu_603_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_14_fu_614_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_15_fu_661_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_18_fu_669_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_14_fu_653_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_19_fu_683_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln101_10_fu_647_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_6_fu_693_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_1_fu_679_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_21_fu_729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_16_fu_737_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_11_fu_745_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_20_fu_697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_6_fu_711_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_15_fu_723_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_6_fu_705_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_15_fu_717_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_18_fu_765_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_22_fu_773_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln101_17_fu_757_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_23_fu_787_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln101_7_fu_797_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_2_fu_783_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_24_fu_801_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_7_fu_815_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_16_fu_827_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_7_fu_809_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_16_fu_821_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_19_fu_877_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_13_fu_884_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_14_fu_889_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_8_fu_898_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_3_fu_895_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_29_fu_929_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_22_fu_937_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_15_fu_945_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_28_fu_901_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_8_fu_914_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_17_fu_924_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_8_fu_909_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_17_fu_919_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_24_fu_965_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_30_fu_973_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln101_23_fu_957_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_31_fu_987_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln101_16_fu_951_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_9_fu_997_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_4_fu_983_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_33_fu_1033_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_25_fu_1041_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_17_fu_1049_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_32_fu_1001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_9_fu_1015_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_18_fu_1027_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_9_fu_1009_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_18_fu_1021_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_27_fu_1069_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_35_fu_1087_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln101_18_fu_1055_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_10_fu_1097_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln203_10_fu_1109_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_19_fu_1115_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1371_5_fu_1137_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_10_fu_1140_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_19_fu_1145_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_28_fu_1150_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_38_fu_1164_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln203_fu_1174_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_fu_1157_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_11_fu_1183_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_20_fu_1194_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_11_fu_1178_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_20_fu_1189_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_31_fu_1207_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_39_fu_1214_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_30_fu_1200_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_40_fu_1230_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1371_2_fu_1238_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln1371_1_fu_1222_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_12_fu_1252_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_21_fu_1264_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_12_fu_1246_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_21_fu_1258_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_33_fu_1277_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln101_11_fu_1284_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_32_fu_1270_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal z_V_read_int_reg : STD_LOGIC_VECTOR (11 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln101_12_reg_1331 <= add_ln101_12_fu_751_p2;
                add_ln101_6_reg_1300 <= add_ln101_6_fu_442_p2;
                select_ln101_11_reg_1310 <= select_ln101_11_fu_532_p3;
                select_ln101_12_reg_1315 <= select_ln101_12_fu_540_p3;
                select_ln101_20_reg_1341 <= select_ln101_20_fu_841_p3;
                select_ln101_21_reg_1347 <= select_ln101_21_fu_849_p3;
                select_ln101_26_reg_1363 <= select_ln101_26_fu_1061_p3;
                select_ln101_29_reg_1383 <= select_ln101_29_fu_1121_p3;
                tmp_13_reg_1305 <= add_ln101_6_fu_442_p2(12 downto 12);
                tmp_14_reg_1321 <= select_ln101_12_fu_540_p3(11 downto 5);
                tmp_15_reg_1326 <= select_ln101_11_fu_532_p3(11 downto 5);
                tmp_25_reg_1336 <= add_ln101_12_fu_751_p2(12 downto 12);
                tmp_26_reg_1353 <= select_ln101_21_fu_849_p3(11 downto 8);
                tmp_27_reg_1358 <= select_ln101_20_fu_841_p3(12 downto 8);
                tmp_34_reg_1369 <= select_ln101_27_fu_1069_p3(11 downto 10);
                tmp_36_reg_1374 <= add_ln101_18_fu_1055_p2(12 downto 12);
                tmp_37_reg_1389 <= select_ln101_29_fu_1121_p3(11 downto 11);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                z_V_read_int_reg <= z_V_read;
            end if;
        end if;
    end process;
    add_ln101_10_fu_647_p2 <= std_logic_vector(unsigned(select_ln101_13_fu_633_p3) + unsigned(add_ln101_9_fu_641_p2));
    add_ln101_11_fu_745_p2 <= std_logic_vector(signed(ap_const_lv13_1FF1) + signed(add_ln101_10_fu_647_p2));
    add_ln101_12_fu_751_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_737_p3) + unsigned(add_ln101_11_fu_745_p2));
    add_ln101_13_fu_884_p2 <= std_logic_vector(signed(ap_const_lv13_1FF9) + signed(add_ln101_12_reg_1331));
    add_ln101_14_fu_889_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_877_p3) + unsigned(add_ln101_13_fu_884_p2));
    add_ln101_15_fu_945_p2 <= std_logic_vector(signed(ap_const_lv13_1FFD) + signed(add_ln101_14_fu_889_p2));
    add_ln101_16_fu_951_p2 <= std_logic_vector(unsigned(select_ln101_22_fu_937_p3) + unsigned(add_ln101_15_fu_945_p2));
    add_ln101_17_fu_1049_p2 <= std_logic_vector(signed(ap_const_lv13_1FFF) + signed(add_ln101_16_fu_951_p2));
    add_ln101_18_fu_1055_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_1041_p3) + unsigned(add_ln101_17_fu_1049_p2));
    add_ln101_1_fu_216_p2 <= std_logic_vector(signed(ap_const_lv13_1E26) + signed(add_ln101_fu_154_p2));
    add_ln101_2_fu_222_p2 <= std_logic_vector(unsigned(select_ln101_1_fu_208_p3) + unsigned(add_ln101_1_fu_216_p2));
    add_ln101_3_fu_328_p2 <= std_logic_vector(signed(ap_const_lv13_1F06) + signed(add_ln101_2_fu_222_p2));
    add_ln101_4_fu_334_p2 <= std_logic_vector(unsigned(select_ln101_4_fu_320_p3) + unsigned(add_ln101_3_fu_328_p2));
    add_ln101_5_fu_436_p2 <= std_logic_vector(signed(ap_const_lv13_1F81) + signed(add_ln101_4_fu_334_p2));
    add_ln101_6_fu_442_p2 <= std_logic_vector(unsigned(select_ln101_7_fu_428_p3) + unsigned(add_ln101_5_fu_436_p2));
    add_ln101_7_fu_575_p2 <= std_logic_vector(signed(ap_const_lv13_1FC1) + signed(add_ln101_6_reg_1300));
    add_ln101_8_fu_580_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_568_p3) + unsigned(add_ln101_7_fu_575_p2));
    add_ln101_9_fu_641_p2 <= std_logic_vector(signed(ap_const_lv13_1FE1) + signed(add_ln101_8_fu_580_p2));
    add_ln101_fu_154_p2 <= std_logic_vector(signed(z_V_read_cast_fu_134_p1) + signed(select_ln101_fu_146_p3));
    add_ln203_10_fu_1109_p2 <= std_logic_vector(signed(sext_ln101_10_fu_1097_p1) + signed(select_ln101_27_fu_1069_p3));
    add_ln203_11_fu_1178_p2 <= std_logic_vector(signed(sext_ln203_fu_1174_p1) + signed(select_ln101_29_reg_1383));
    add_ln203_12_fu_1246_p2 <= std_logic_vector(unsigned(select_ln1371_2_fu_1238_p3) + unsigned(select_ln101_31_fu_1207_p3));
    add_ln203_13_fu_518_p2 <= std_logic_vector(signed(sext_ln1333_fu_474_p1) + signed(select_ln101_8_fu_448_p3));
    add_ln203_14_fu_619_p2 <= std_logic_vector(signed(sext_ln1371_fu_589_p1) + signed(sext_ln101_2_fu_586_p1));
    add_ln203_15_fu_723_p2 <= std_logic_vector(signed(sext_ln1371_1_fu_679_p1) + signed(select_ln101_14_fu_653_p3));
    add_ln203_16_fu_827_p2 <= std_logic_vector(signed(sext_ln1371_2_fu_783_p1) + signed(select_ln101_17_fu_757_p3));
    add_ln203_17_fu_924_p2 <= std_logic_vector(signed(sext_ln1371_3_fu_895_p1) + signed(select_ln101_20_reg_1341));
    add_ln203_18_fu_1027_p2 <= std_logic_vector(signed(sext_ln1371_4_fu_983_p1) + signed(select_ln101_23_fu_957_p3));
    add_ln203_19_fu_1145_p2 <= std_logic_vector(signed(sext_ln1371_5_fu_1137_p1) + signed(select_ln101_26_reg_1363));
    add_ln203_1_fu_306_p2 <= std_logic_vector(unsigned(zext_ln1333_fu_262_p1) + unsigned(sext_ln101_fu_236_p1));
    add_ln203_20_fu_1194_p2 <= std_logic_vector(unsigned(select_ln1371_fu_1157_p3) + unsigned(select_ln101_28_fu_1150_p3));
    add_ln203_21_fu_1264_p2 <= std_logic_vector(unsigned(select_ln1371_1_fu_1222_p3) + unsigned(select_ln101_30_fu_1200_p3));
    add_ln203_2_fu_396_p2 <= std_logic_vector(signed(sext_ln101_3_fu_384_p1) + signed(zext_ln101_fu_356_p1));
    add_ln203_3_fu_414_p2 <= std_logic_vector(unsigned(zext_ln1333_1_fu_370_p1) + unsigned(select_ln101_5_fu_340_p3));
    add_ln203_4_fu_500_p2 <= std_logic_vector(signed(sext_ln101_4_fu_488_p1) + signed(select_ln101_9_fu_456_p3));
    add_ln203_5_fu_603_p2 <= std_logic_vector(signed(sext_ln101_5_fu_592_p1) + signed(select_ln101_12_reg_1315));
    add_ln203_6_fu_705_p2 <= std_logic_vector(signed(sext_ln101_6_fu_693_p1) + signed(select_ln101_15_fu_661_p3));
    add_ln203_7_fu_809_p2 <= std_logic_vector(signed(sext_ln101_7_fu_797_p1) + signed(select_ln101_18_fu_765_p3));
    add_ln203_8_fu_909_p2 <= std_logic_vector(signed(sext_ln101_8_fu_898_p1) + signed(select_ln101_21_reg_1347));
    add_ln203_9_fu_1009_p2 <= std_logic_vector(signed(sext_ln101_9_fu_997_p1) + signed(select_ln101_24_fu_965_p3));
    add_ln203_fu_288_p2 <= std_logic_vector(signed(sext_ln101_1_fu_276_p1) + signed(zext_ln1333_2_fu_248_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return_0 <= sext_ln101_11_fu_1284_p1;
    ap_return_1 <= select_ln101_32_fu_1270_p3;
    lshr_ln_fu_252_p4 <= select_ln101_3_fu_240_p3(9 downto 2);
    select_ln101_10_fu_568_p3 <= 
        ap_const_lv13_7E when (tmp_13_reg_1305(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_11_fu_532_p3 <= 
        sub_ln203_4_fu_506_p2 when (tmp_12_fu_492_p3(0) = '1') else 
        add_ln203_13_fu_518_p2;
    select_ln101_12_fu_540_p3 <= 
        add_ln203_4_fu_500_p2 when (tmp_12_fu_492_p3(0) = '1') else 
        sub_ln203_13_fu_512_p2;
    select_ln101_13_fu_633_p3 <= 
        ap_const_lv13_3E when (tmp_17_fu_625_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_14_fu_653_p3 <= 
        sub_ln203_5_fu_608_p2 when (tmp_16_fu_595_p3(0) = '1') else 
        add_ln203_14_fu_619_p2;
    select_ln101_15_fu_661_p3 <= 
        add_ln203_5_fu_603_p2 when (tmp_16_fu_595_p3(0) = '1') else 
        sub_ln203_14_fu_614_p2;
    select_ln101_16_fu_737_p3 <= 
        ap_const_lv13_1E when (tmp_21_fu_729_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_17_fu_757_p3 <= 
        sub_ln203_6_fu_711_p2 when (tmp_20_fu_697_p3(0) = '1') else 
        add_ln203_15_fu_723_p2;
    select_ln101_18_fu_765_p3 <= 
        add_ln203_6_fu_705_p2 when (tmp_20_fu_697_p3(0) = '1') else 
        sub_ln203_15_fu_717_p2;
    select_ln101_19_fu_877_p3 <= 
        ap_const_lv13_E when (tmp_25_reg_1336(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_1_fu_208_p3 <= 
        ap_const_lv13_3B4 when (tmp_2_fu_200_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_20_fu_841_p3 <= 
        sub_ln203_7_fu_815_p2 when (tmp_24_fu_801_p3(0) = '1') else 
        add_ln203_16_fu_827_p2;
    select_ln101_21_fu_849_p3 <= 
        add_ln203_7_fu_809_p2 when (tmp_24_fu_801_p3(0) = '1') else 
        sub_ln203_16_fu_821_p2;
    select_ln101_22_fu_937_p3 <= 
        ap_const_lv13_6 when (tmp_29_fu_929_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_23_fu_957_p3 <= 
        sub_ln203_8_fu_914_p2 when (tmp_28_fu_901_p3(0) = '1') else 
        add_ln203_17_fu_924_p2;
    select_ln101_24_fu_965_p3 <= 
        add_ln203_8_fu_909_p2 when (tmp_28_fu_901_p3(0) = '1') else 
        sub_ln203_17_fu_919_p2;
    select_ln101_25_fu_1041_p3 <= 
        ap_const_lv13_2 when (tmp_33_fu_1033_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_26_fu_1061_p3 <= 
        sub_ln203_9_fu_1015_p2 when (tmp_32_fu_1001_p3(0) = '1') else 
        add_ln203_18_fu_1027_p2;
    select_ln101_27_fu_1069_p3 <= 
        add_ln203_9_fu_1009_p2 when (tmp_32_fu_1001_p3(0) = '1') else 
        sub_ln203_18_fu_1021_p2;
    select_ln101_28_fu_1150_p3 <= 
        sub_ln203_10_fu_1140_p2 when (tmp_36_reg_1374(0) = '1') else 
        add_ln203_19_fu_1145_p2;
    select_ln101_29_fu_1121_p3 <= 
        add_ln203_10_fu_1109_p2 when (tmp_36_fu_1101_p3(0) = '1') else 
        sub_ln203_19_fu_1115_p2;
    select_ln101_2_fu_228_p3 <= 
        select_ln203_1_fu_176_p3 when (tmp_1_fu_160_p3(0) = '1') else 
        select_ln203_3_fu_192_p3;
    select_ln101_30_fu_1200_p3 <= 
        sub_ln203_11_fu_1183_p2 when (tmp_36_reg_1374(0) = '1') else 
        add_ln203_20_fu_1194_p2;
    select_ln101_31_fu_1207_p3 <= 
        add_ln203_11_fu_1178_p2 when (tmp_36_reg_1374(0) = '1') else 
        sub_ln203_20_fu_1189_p2;
    select_ln101_32_fu_1270_p3 <= 
        sub_ln203_12_fu_1252_p2 when (tmp_36_reg_1374(0) = '1') else 
        add_ln203_21_fu_1264_p2;
    select_ln101_33_fu_1277_p3 <= 
        add_ln203_12_fu_1246_p2 when (tmp_36_reg_1374(0) = '1') else 
        sub_ln203_21_fu_1258_p2;
    select_ln101_3_fu_240_p3 <= 
        select_ln203_fu_168_p3 when (tmp_1_fu_160_p3(0) = '1') else 
        select_ln203_2_fu_184_p3;
    select_ln101_4_fu_320_p3 <= 
        ap_const_lv13_1F4 when (tmp_5_fu_312_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_5_fu_340_p3 <= 
        sub_ln203_fu_294_p2 when (tmp_4_fu_280_p3(0) = '1') else 
        add_ln203_1_fu_306_p2;
    select_ln101_6_fu_348_p3 <= 
        add_ln203_fu_288_p2 when (tmp_4_fu_280_p3(0) = '1') else 
        sub_ln203_1_fu_300_p2;
    select_ln101_7_fu_428_p3 <= 
        ap_const_lv13_FE when (tmp_9_fu_420_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln101_8_fu_448_p3 <= 
        sub_ln203_2_fu_402_p2 when (tmp_8_fu_388_p3(0) = '1') else 
        add_ln203_3_fu_414_p2;
    select_ln101_9_fu_456_p3 <= 
        add_ln203_2_fu_396_p2 when (tmp_8_fu_388_p3(0) = '1') else 
        sub_ln203_3_fu_408_p2;
    select_ln101_fu_146_p3 <= 
        ap_const_lv13_324 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv13_1CDC;
    select_ln1371_1_fu_1222_p3 <= 
        ap_const_lv13_1FFF when (tmp_39_fu_1214_p3(0) = '1') else 
        ap_const_lv13_0;
    select_ln1371_2_fu_1238_p3 <= 
        ap_const_lv12_FFF when (tmp_40_fu_1230_p3(0) = '1') else 
        ap_const_lv12_0;
    select_ln1371_fu_1157_p3 <= 
        ap_const_lv13_1FFF when (tmp_37_reg_1389(0) = '1') else 
        ap_const_lv13_0;
    select_ln203_1_fu_176_p3 <= 
        ap_const_lv11_45D when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv11_137;
    select_ln203_2_fu_184_p3 <= 
        ap_const_lv10_3A4 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv10_137;
    select_ln203_3_fu_192_p3 <= 
        ap_const_lv11_6C9 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv11_3A3;
    select_ln203_fu_168_p3 <= 
        ap_const_lv10_136 when (tmp_fu_138_p3(0) = '1') else 
        ap_const_lv10_3A3;
        sext_ln101_10_fu_1097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1087_p4),12));

        sext_ln101_11_fu_1284_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_33_fu_1277_p3),13));

        sext_ln101_1_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_266_p4),11));

        sext_ln101_2_fu_586_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_11_reg_1310),13));

        sext_ln101_3_fu_384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_374_p4),12));

        sext_ln101_4_fu_488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_478_p4),12));

        sext_ln101_5_fu_592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_1326),12));

        sext_ln101_6_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_683_p4),12));

        sext_ln101_7_fu_797_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_787_p4),12));

        sext_ln101_8_fu_898_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_1358),12));

        sext_ln101_9_fu_997_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_987_p4),12));

        sext_ln101_fu_236_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_2_fu_228_p3),12));

        sext_ln1333_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_464_p4),12));

        sext_ln1371_1_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_669_p4),13));

        sext_ln1371_2_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_773_p4),13));

        sext_ln1371_3_fu_895_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_reg_1353),13));

        sext_ln1371_4_fu_983_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_973_p4),13));

        sext_ln1371_5_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_reg_1369),13));

        sext_ln1371_fu_589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_1321),13));

        sext_ln203_fu_1174_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_fu_1164_p4),12));

    sub_ln203_10_fu_1140_p2 <= std_logic_vector(unsigned(select_ln101_26_reg_1363) - unsigned(sext_ln1371_5_fu_1137_p1));
    sub_ln203_11_fu_1183_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1150_p3) - unsigned(select_ln1371_fu_1157_p3));
    sub_ln203_12_fu_1252_p2 <= std_logic_vector(unsigned(select_ln101_30_fu_1200_p3) - unsigned(select_ln1371_1_fu_1222_p3));
    sub_ln203_13_fu_512_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_456_p3) - unsigned(sext_ln101_4_fu_488_p1));
    sub_ln203_14_fu_614_p2 <= std_logic_vector(unsigned(select_ln101_12_reg_1315) - unsigned(sext_ln101_5_fu_592_p1));
    sub_ln203_15_fu_717_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_661_p3) - unsigned(sext_ln101_6_fu_693_p1));
    sub_ln203_16_fu_821_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_765_p3) - unsigned(sext_ln101_7_fu_797_p1));
    sub_ln203_17_fu_919_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1347) - unsigned(sext_ln101_8_fu_898_p1));
    sub_ln203_18_fu_1021_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_965_p3) - unsigned(sext_ln101_9_fu_997_p1));
    sub_ln203_19_fu_1115_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1069_p3) - unsigned(sext_ln101_10_fu_1097_p1));
    sub_ln203_1_fu_300_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_248_p1) - unsigned(sext_ln101_1_fu_276_p1));
    sub_ln203_20_fu_1189_p2 <= std_logic_vector(unsigned(select_ln101_29_reg_1383) - unsigned(sext_ln203_fu_1174_p1));
    sub_ln203_21_fu_1258_p2 <= std_logic_vector(unsigned(select_ln101_31_fu_1207_p3) - unsigned(select_ln1371_2_fu_1238_p3));
    sub_ln203_2_fu_402_p2 <= std_logic_vector(unsigned(select_ln101_5_fu_340_p3) - unsigned(zext_ln1333_1_fu_370_p1));
    sub_ln203_3_fu_408_p2 <= std_logic_vector(unsigned(zext_ln101_fu_356_p1) - unsigned(sext_ln101_3_fu_384_p1));
    sub_ln203_4_fu_506_p2 <= std_logic_vector(unsigned(select_ln101_8_fu_448_p3) - unsigned(sext_ln1333_fu_474_p1));
    sub_ln203_5_fu_608_p2 <= std_logic_vector(signed(sext_ln101_2_fu_586_p1) - signed(sext_ln1371_fu_589_p1));
    sub_ln203_6_fu_711_p2 <= std_logic_vector(unsigned(select_ln101_14_fu_653_p3) - unsigned(sext_ln1371_1_fu_679_p1));
    sub_ln203_7_fu_815_p2 <= std_logic_vector(unsigned(select_ln101_17_fu_757_p3) - unsigned(sext_ln1371_2_fu_783_p1));
    sub_ln203_8_fu_914_p2 <= std_logic_vector(unsigned(select_ln101_20_reg_1341) - unsigned(sext_ln1371_3_fu_895_p1));
    sub_ln203_9_fu_1015_p2 <= std_logic_vector(unsigned(select_ln101_23_fu_957_p3) - unsigned(sext_ln1371_4_fu_983_p1));
    sub_ln203_fu_294_p2 <= std_logic_vector(signed(sext_ln101_fu_236_p1) - signed(zext_ln1333_fu_262_p1));
    tmp_10_fu_464_p4 <= select_ln101_9_fu_456_p3(11 downto 4);
    tmp_11_fu_478_p4 <= select_ln101_8_fu_448_p3(11 downto 4);
    tmp_12_fu_492_p3 <= add_ln101_6_fu_442_p2(12 downto 12);
    tmp_16_fu_595_p3 <= add_ln101_8_fu_580_p2(12 downto 12);
    tmp_17_fu_625_p3 <= add_ln101_8_fu_580_p2(12 downto 12);
    tmp_18_fu_669_p4 <= select_ln101_15_fu_661_p3(11 downto 6);
    tmp_19_fu_683_p4 <= select_ln101_14_fu_653_p3(12 downto 6);
    tmp_1_fu_160_p3 <= add_ln101_fu_154_p2(12 downto 12);
    tmp_20_fu_697_p3 <= add_ln101_10_fu_647_p2(12 downto 12);
    tmp_21_fu_729_p3 <= add_ln101_10_fu_647_p2(12 downto 12);
    tmp_22_fu_773_p4 <= select_ln101_18_fu_765_p3(11 downto 7);
    tmp_23_fu_787_p4 <= select_ln101_17_fu_757_p3(12 downto 7);
    tmp_24_fu_801_p3 <= add_ln101_12_fu_751_p2(12 downto 12);
    tmp_28_fu_901_p3 <= add_ln101_14_fu_889_p2(12 downto 12);
    tmp_29_fu_929_p3 <= add_ln101_14_fu_889_p2(12 downto 12);
    tmp_2_fu_200_p3 <= add_ln101_fu_154_p2(12 downto 12);
    tmp_30_fu_973_p4 <= select_ln101_24_fu_965_p3(11 downto 9);
    tmp_31_fu_987_p4 <= select_ln101_23_fu_957_p3(12 downto 9);
    tmp_32_fu_1001_p3 <= add_ln101_16_fu_951_p2(12 downto 12);
    tmp_33_fu_1033_p3 <= add_ln101_16_fu_951_p2(12 downto 12);
    tmp_35_fu_1087_p4 <= select_ln101_26_fu_1061_p3(12 downto 10);
    tmp_36_fu_1101_p3 <= add_ln101_18_fu_1055_p2(12 downto 12);
    tmp_38_fu_1164_p4 <= select_ln101_28_fu_1150_p3(12 downto 11);
    tmp_39_fu_1214_p3 <= select_ln101_31_fu_1207_p3(11 downto 11);
    tmp_3_fu_266_p4 <= select_ln101_2_fu_228_p3(10 downto 2);
    tmp_40_fu_1230_p3 <= select_ln101_30_fu_1200_p3(12 downto 12);
    tmp_4_fu_280_p3 <= add_ln101_2_fu_222_p2(12 downto 12);
    tmp_5_fu_312_p3 <= add_ln101_2_fu_222_p2(12 downto 12);
    tmp_6_fu_360_p4 <= select_ln101_6_fu_348_p3(10 downto 3);
    tmp_7_fu_374_p4 <= select_ln101_5_fu_340_p3(11 downto 3);
    tmp_8_fu_388_p3 <= add_ln101_4_fu_334_p2(12 downto 12);
    tmp_9_fu_420_p3 <= add_ln101_4_fu_334_p2(12 downto 12);
    tmp_fu_138_p1 <= z_V_read_int_reg;
    tmp_fu_138_p3 <= tmp_fu_138_p1(11 downto 11);
    z_V_read_cast_fu_134_p0 <= z_V_read_int_reg;
        z_V_read_cast_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_read_cast_fu_134_p0),13));

    zext_ln101_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_6_fu_348_p3),12));
    zext_ln1333_1_fu_370_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_360_p4),12));
    zext_ln1333_2_fu_248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_3_fu_240_p3),11));
    zext_ln1333_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_252_p4),12));
end behav;
