# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../pwm.srcs/sources_1/new/pwm_board.vhd" \
"../../../../pwm.srcs/sim_1/new/pwm_board_test.vhd" \

# Do not sort compile order
nosort
