CENTER_ALIGN_MSB=UNUSED
COMMON_RX_TX_PLL=ON
CORECLOCK_DIVIDE_BY=2
clk_src_is_pll=off
DATA_RATE="50.0 Mbps"
DESERIALIZATION_FACTOR=10
DIFFERENTIAL_DRIVE=0
ENABLE_CLOCK_PIN_MODE=UNUSED
IMPLEMENT_IN_LES=ON
INCLOCK_BOOST=0
INCLOCK_DATA_ALIGNMENT=UNUSED
INCLOCK_PERIOD=20000
INCLOCK_PHASE_SHIFT=0
INTENDED_DEVICE_FAMILY="Cyclone 10 LP"
LPM_HINT=UNUSED
LPM_TYPE=altlvds_tx
MULTI_CLOCK=UNUSED
NUMBER_OF_CHANNELS=1
OUTCLOCK_ALIGNMENT=UNUSED
OUTCLOCK_DIVIDE_BY=1
OUTCLOCK_DUTY_CYCLE=50
OUTCLOCK_MULTIPLY_BY=1
OUTCLOCK_PHASE_SHIFT=0
OUTCLOCK_RESOURCE=AUTO
OUTPUT_DATA_RATE=50
PLL_COMPENSATION_MODE=AUTO
PLL_SELF_RESET_ON_LOSS_LOCK=OFF
PREEMPHASIS_SETTING=0
REFCLK_FREQUENCY=UNUSED
REGISTERED_INPUT=TX_CORECLK
USE_EXTERNAL_PLL=OFF
USE_NO_PHASE_SHIFT=ON
VOD_SETTING=0
DEVICE_FAMILY="Cyclone 10 LP"
CBX_AUTO_BLACKBOX=ALL
tx_coreclock
tx_in
tx_inclock
tx_out
