###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 17:04:57 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteOptHold -outDir timingReports
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.578
  Slack Time                    1.628
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.628 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.412 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.121 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.812 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.537 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.207 |   1.298 |   -0.330 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.073 | 0.279 |   1.578 |   -0.051 | 
     |                                       | \memif_crcf1.f0_waddr [1] ^ |         | 0.073 | 0.001 |   1.578 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.599
  Slack Time                    1.649
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.649 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.433 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.142 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.833 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.558 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.102 | 0.212 |   1.303 |   -0.347 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.099 | 0.295 |   1.598 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [1] ^ |         | 0.099 | 0.001 |   1.599 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.604
  Slack Time                    1.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.654 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.437 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.146 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.837 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.563 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.207 |   1.298 |   -0.356 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.109 | 0.305 |   1.603 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [3] ^ |         | 0.109 | 0.000 |   1.604 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [2]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.615
  Slack Time                    1.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.665 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.448 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.157 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.848 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.574 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.207 |   1.298 |   -0.366 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[2] | CLK ^ -> Q ^                | DFFSR   | 0.124 | 0.316 |   1.614 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [2] ^ |         | 0.124 | 0.000 |   1.615 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.619
  Slack Time                    1.669
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.669 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.453 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.216 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -0.971 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.105 | 0.151 |   0.849 |   -0.821 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.210 | 0.233 |   1.082 |   -0.587 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.118 | 0.225 |   1.306 |   -0.363 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1]   | CLK ^ -> Q ^                  | DFFSR   | 0.112 | 0.312 |   1.618 |   -0.051 | 
     |                                                    | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.112 | 0.001 |   1.619 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.622
  Slack Time                    1.672
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.673 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.456 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.219 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -0.975 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.105 | 0.151 |   0.849 |   -0.824 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.210 | 0.233 |   1.082 |   -0.591 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.118 | 0.225 |   1.306 |   -0.366 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[3]   | CLK ^ -> Q ^                  | DFFSR   | 0.118 | 0.315 |   1.622 |   -0.051 | 
     |                                                    | \memif_pcfifo2.f0_waddr [3] ^ |         | 0.118 | 0.001 |   1.622 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.628
  Slack Time                    1.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.678 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.461 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.225 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -0.980 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.105 | 0.151 |   0.849 |   -0.829 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.210 | 0.233 |   1.082 |   -0.596 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.118 | 0.225 |   1.306 |   -0.371 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[5]   | CLK ^ -> Q ^                  | DFFSR   | 0.124 | 0.321 |   1.627 |   -0.050 | 
     |                                                    | \memif_pcfifo2.f0_waddr [5] ^ |         | 0.124 | 0.000 |   1.628 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.628
  Slack Time                    1.678
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.678 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.461 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.170 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.861 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.247 |   1.063 |   -0.614 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.253 |   1.316 |   -0.362 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.103 | 0.311 |   1.627 |   -0.051 | 
     |                                                  | \memif_pcfifo2.f0_raddr [3] ^ |         | 0.103 | 0.001 |   1.628 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.631
  Slack Time                    1.681
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.681 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.465 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.174 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.886 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.231 | 0.274 |   1.069 |   -0.612 | 
     | FECTS_clks_clk___L5_I41                          | A ^ -> Y ^                    | CLKBUF1 | 0.112 | 0.253 |   1.322 |   -0.359 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.308 |   1.630 |   -0.051 | 
     |                                                  | \memif_pcfifo0.f0_raddr [0] ^ |         | 0.113 | 0.001 |   1.631 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.633
  Slack Time                    1.683
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.683 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.466 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.230 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -0.985 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.171 | 0.218 |   0.915 |   -0.767 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.134 | 0.219 |   1.134 |   -0.549 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.224 |   1.358 |   -0.324 | 
     | \tx_core/tx_crc/crcfifo1/r_ptr_reg[1]             | CLK ^ -> Q ^                | DFFSR   | 0.060 | 0.274 |   1.632 |   -0.050 | 
     |                                                   | \memif_crcf1.f0_raddr [1] ^ |         | 0.060 | 0.000 |   1.633 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.637
  Slack Time                    1.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.471 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.180 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.892 | 
     | FECTS_clks_clk___L4_I8                       | A ^ -> Y ^                    | CLKBUF1 | 0.231 | 0.274 |   1.069 |   -0.618 | 
     | FECTS_clks_clk___L5_I40                      | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.258 |   1.327 |   -0.360 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.109 | 0.310 |   1.637 |   -0.051 | 
     |                                              | \memif_pdfifo0.f0_raddr [1] ^ |         | 0.109 | 0.001 |   1.637 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.637
  Slack Time                    1.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.687 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.471 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.180 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.871 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.596 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.207 |   1.298 |   -0.389 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[3] | CLK ^ -> Q ^                | DFFSR   | 0.159 | 0.338 |   1.636 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [3] ^ |         | 0.159 | 0.001 |   1.637 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.639
  Slack Time                    1.689
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.689 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.473 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.182 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.872 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.247 |   1.063 |   -0.626 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.253 |   1.316 |   -0.373 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[0] | CLK ^ -> Q ^                  | DFFSR   | 0.114 | 0.322 |   1.638 |   -0.051 | 
     |                                                  | \memif_pcfifo2.f0_raddr [0] ^ |         | 0.114 | 0.001 |   1.639 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [0]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.640
  Slack Time                    1.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.474 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.183 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.874 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.599 | 
     | FECTS_clks_clk___L5_I16               | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.207 |   1.298 |   -0.392 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[0] | CLK ^ -> Q ^                | DFFSR   | 0.161 | 0.342 |   1.640 |   -0.051 | 
     |                                       | \memif_crcf1.f0_waddr [0] ^ |         | 0.161 | 0.001 |   1.640 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [0]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[0] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.640
  Slack Time                    1.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.690 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.474 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.183 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.874 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.599 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.102 | 0.212 |   1.303 |   -0.388 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[0] | CLK ^ -> Q ^                | DFFSR   | 0.158 | 0.337 |   1.639 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [0] ^ |         | 0.158 | 0.001 |   1.640 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.643
  Slack Time                    1.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.477 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.186 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.898 | 
     | FECTS_clks_clk___L4_I7                           | A ^ -> Y ^                    | CLKBUF1 | 0.241 | 0.290 |   1.086 |   -0.607 | 
     | FECTS_clks_clk___L5_I34                          | A ^ -> Y ^                    | CLKBUF1 | 0.150 | 0.254 |   1.339 |   -0.354 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.087 | 0.303 |   1.643 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_raddr [3] ^ |         | 0.087 | 0.000 |   1.643 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.643
  Slack Time                    1.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.693 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.477 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.186 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.898 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.589 | 
     | FECTS_clks_clk___L5_I31                      | A ^ -> Y ^                    | CLKBUF1 | 0.108 | 0.245 |   1.349 |   -0.344 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.097 | 0.294 |   1.643 |   -0.050 | 
     |                                              | \memif_pdfifo2.f0_raddr [1] ^ |         | 0.097 | 0.000 |   1.643 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.644
  Slack Time                    1.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.694 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.477 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.186 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.898 | 
     | FECTS_clks_clk___L4_I8                       | A ^ -> Y ^                    | CLKBUF1 | 0.231 | 0.274 |   1.069 |   -0.625 | 
     | FECTS_clks_clk___L5_I40                      | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.258 |   1.327 |   -0.367 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.316 |   1.643 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_raddr [5] ^ |         | 0.113 | 0.000 |   1.644 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.644
  Slack Time                    1.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.694 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.478 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.187 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.899 | 
     | FECTS_clks_clk___L4_I8                       | A ^ -> Y ^                    | CLKBUF1 | 0.231 | 0.274 |   1.069 |   -0.625 | 
     | FECTS_clks_clk___L5_I40                      | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.258 |   1.327 |   -0.367 | 
     | \tx_core/axi_master /\pkt0_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.107 | 0.317 |   1.644 |   -0.050 | 
     |                                              | \memif_pdfifo0.f0_raddr [3] ^ |         | 0.107 | 0.000 |   1.644 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.645
  Slack Time                    1.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.695 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.478 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.241 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -0.997 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.171 | 0.218 |   0.915 |   -0.779 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.134 | 0.219 |   1.134 |   -0.561 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.224 |   1.358 |   -0.336 | 
     | \tx_core/tx_crc/crcfifo0/r_ptr_reg[1]             | CLK ^ -> Q ^                | DFFSR   | 0.077 | 0.286 |   1.644 |   -0.050 | 
     |                                                   | \memif_crcf0.f0_raddr [1] ^ |         | 0.077 | 0.000 |   1.645 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.645
  Slack Time                    1.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.695 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.479 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.188 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.878 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.247 |   1.063 |   -0.632 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.253 |   1.316 |   -0.379 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.125 | 0.328 |   1.644 |   -0.051 | 
     |                                                  | \memif_pcfifo2.f0_raddr [1] ^ |         | 0.125 | 0.001 |   1.645 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.645
  Slack Time                    1.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.695 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.479 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.188 | 
     | FECTS_clks_clk___L3_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.879 | 
     | FECTS_clks_clk___L4_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.247 |   1.063 |   -0.632 | 
     | FECTS_clks_clk___L5_I9                           | A ^ -> Y ^                    | CLKBUF1 | 0.161 | 0.253 |   1.316 |   -0.379 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.128 | 0.328 |   1.645 |   -0.051 | 
     |                                                  | \memif_pcfifo2.f0_raddr [5] ^ |         | 0.128 | 0.001 |   1.645 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.649
  Slack Time                    1.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.699 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.483 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.192 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.904 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.231 | 0.274 |   1.069 |   -0.630 | 
     | FECTS_clks_clk___L5_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.258 |   1.327 |   -0.372 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.322 |   1.649 |   -0.050 | 
     |                                                  | \memif_pcfifo0.f0_raddr [5] ^ |         | 0.113 | 0.000 |   1.649 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.653
  Slack Time                    1.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.703 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.487 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.196 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.886 | 
     | FECTS_clks_clk___L4_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.221 | 0.306 |   1.122 |   -0.581 | 
     | FECTS_clks_clk___L5_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.150 | 0.242 |   1.365 |   -0.338 | 
     | \tx_core/tx_crc/crcfifo0/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.061 | 0.288 |   1.653 |   -0.050 | 
     |                                       | \memif_crcf0.f0_waddr [1] ^ |         | 0.061 | 0.000 |   1.653 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.654
  Slack Time                    1.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.703 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.487 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.196 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.908 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.231 | 0.274 |   1.069 |   -0.635 | 
     | FECTS_clks_clk___L5_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.258 |   1.327 |   -0.377 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.131 | 0.326 |   1.653 |   -0.051 | 
     |                                                  | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.131 | 0.001 |   1.654 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.654
  Slack Time                    1.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.704 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.488 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.197 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.909 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.600 | 
     | FECTS_clks_clk___L5_I31                      | A ^ -> Y ^                    | CLKBUF1 | 0.108 | 0.245 |   1.349 |   -0.355 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.113 | 0.305 |   1.654 |   -0.051 | 
     |                                              | \memif_pdfifo2.f0_raddr [3] ^ |         | 0.113 | 0.001 |   1.654 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [4]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[4] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.655
  Slack Time                    1.705
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.705 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.488 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.252 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^                    | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -1.007 | 
     | \tx_core/axi_master /clk_gate_link_datain_2_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.105 | 0.151 |   0.849 |   -0.856 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7692__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.210 | 0.233 |   1.082 |   -0.623 | 
     | \tx_core/axi_master /net7692__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.118 | 0.225 |   1.306 |   -0.398 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[4]   | CLK ^ -> Q v                  | DFFSR   | 0.132 | 0.348 |   1.654 |   -0.051 | 
     |                                                    | \memif_pcfifo2.f0_waddr [4] v |         | 0.132 | 0.001 |   1.655 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.656
  Slack Time                    1.706
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.706 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.489 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.100 | 0.233 |   0.450 |   -1.256 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^                    | CLKBUF1 | 0.267 | 0.310 |   0.759 |   -0.947 | 
     | \tx_core/axi_master /clk_gate_link_datain_0_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.103 | 0.146 |   0.905 |   -0.801 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7667__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.144 | 0.207 |   1.112 |   -0.594 | 
     | \tx_core/axi_master /net7667__L2_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.180 | 0.243 |   1.355 |   -0.351 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[0]   | CLK ^ -> Q ^                  | DFFSR   | 0.073 | 0.300 |   1.655 |   -0.050 | 
     |                                                    | \memif_pcfifo0.f0_waddr [0] ^ |         | 0.073 | 0.000 |   1.656 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [2]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crc_reg[2] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.658
  Slack Time                    1.708
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.708 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.491 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                  | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -1.175 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^                  | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.843 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                  | AND2X1  | 0.200 | 0.219 |   1.084 |   -0.623 | 
     | e                                                  |                             |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7319__L1_I0            | A ^ -> Y ^                  | CLKBUF1 | 0.164 | 0.233 |   1.317 |   -0.390 | 
     | \tx_core/tx_crc/crcpkt1 /\crc_reg[2]               | CLK ^ -> Q ^                | DFFSR   | 0.136 | 0.339 |   1.656 |   -0.051 | 
     |                                                    | \memif_crcf1.f0_wdata [2] ^ |         | 0.136 | 0.001 |   1.658 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.662
  Slack Time                    1.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.712 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.496 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.205 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.917 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.608 | 
     | FECTS_clks_clk___L5_I31                      | A ^ -> Y ^                    | CLKBUF1 | 0.108 | 0.245 |   1.349 |   -0.363 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.127 | 0.313 |   1.662 |   -0.051 | 
     |                                              | \memif_pdfifo2.f0_raddr [5] ^ |         | 0.127 | 0.001 |   1.662 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [2]                (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[2] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.663
  Slack Time                    1.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.713 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.496 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.205 | 
     | FECTS_clks_clk___L3_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.896 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                  | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.622 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                  | CLKBUF1 | 0.102 | 0.212 |   1.303 |   -0.410 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[2] | CLK ^ -> Q v                | DFFSR   | 0.155 | 0.359 |   1.661 |   -0.051 | 
     |                                       | \memif_crcf2.f0_waddr [2] v |         | 0.155 | 0.001 |   1.663 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [5]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.666
  Slack Time                    1.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.499 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.208 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.920 | 
     | FECTS_clks_clk___L4_I7                           | A ^ -> Y ^                    | CLKBUF1 | 0.241 | 0.290 |   1.086 |   -0.630 | 
     | FECTS_clks_clk___L5_I34                          | A ^ -> Y ^                    | CLKBUF1 | 0.150 | 0.254 |   1.339 |   -0.376 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.119 | 0.326 |   1.665 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_raddr [5] ^ |         | 0.119 | 0.000 |   1.666 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.666
  Slack Time                    1.716
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.716 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.500 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.263 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.263 |   0.716 |   -1.000 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | B ^ -> Y ^                    | AND2X2  | 0.154 | 0.227 |   0.943 |   -0.773 | 
     | _reg/main_gate                                     |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7484__L1_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.125 | 0.218 |   1.161 |   -0.555 | 
     | \tx_core/axi_master /net7484__L2_I6                | A ^ -> Y ^                    | CLKBUF1 | 0.127 | 0.206 |   1.367 |   -0.349 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[3]       | CLK ^ -> Q ^                  | DFFSR   | 0.083 | 0.299 |   1.666 |   -0.050 | 
     |                                                    | \memif_pdfifo2.f0_waddr [3] ^ |         | 0.083 | 0.000 |   1.666 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.667
  Slack Time                    1.717
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.717 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.501 | 
     | FECTS_clks_clk___L2_I1                           | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.210 | 
     | FECTS_clks_clk___L3_I4                           | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.922 | 
     | FECTS_clks_clk___L4_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.231 | 0.274 |   1.069 |   -0.648 | 
     | FECTS_clks_clk___L5_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.258 |   1.327 |   -0.390 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.139 | 0.340 |   1.667 |   -0.050 | 
     |                                                  | \memif_pcfifo0.f0_raddr [3] ^ |         | 0.139 | 0.000 |   1.667 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [0]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[0] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.668
  Slack Time                    1.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.718 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.502 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.100 | 0.233 |   0.450 |   -1.268 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^                    | CLKBUF1 | 0.267 | 0.310 |   0.759 |   -0.959 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.107 | 0.151 |   0.910 |   -0.808 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7680__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.216 |   1.125 |   -0.592 | 
     | \tx_core/axi_master /net7680__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.221 |   1.347 |   -0.371 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[0]   | CLK ^ -> Q ^                  | DFFSR   | 0.126 | 0.320 |   1.666 |   -0.052 | 
     |                                                    | \memif_pcfifo1.f0_waddr [0] ^ |         | 0.126 | 0.002 |   1.668 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [0]               (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crc_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.668
  Slack Time                    1.718
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.718 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.502 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                  | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -1.185 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^                  | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.853 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                  | AND2X1  | 0.200 | 0.219 |   1.084 |   -0.634 | 
     | e                                                  |                             |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7319__L1_I0            | A ^ -> Y ^                  | CLKBUF1 | 0.164 | 0.233 |   1.317 |   -0.401 | 
     | \tx_core/tx_crc/crcpkt1 /\crc_reg[0]               | CLK ^ -> Q v                | DFFSR   | 0.123 | 0.349 |   1.666 |   -0.052 | 
     |                                                    | \memif_crcf1.f0_wdata [0] v |         | 0.123 | 0.002 |   1.668 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.669
  Slack Time                    1.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.502 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.266 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -1.021 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.171 | 0.218 |   0.915 |   -0.804 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.134 | 0.219 |   1.134 |   -0.585 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.224 |   1.358 |   -0.361 | 
     | \tx_core/tx_crc/crcfifo0/r_ptr_reg[3]             | CLK ^ -> Q ^                | DFFSR   | 0.111 | 0.310 |   1.668 |   -0.050 | 
     |                                                   | \memif_crcf0.f0_raddr [3] ^ |         | 0.111 | 0.000 |   1.669 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [5]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.669
  Slack Time                    1.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.503 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.212 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.924 | 
     | FECTS_clks_clk___L4_I7                       | A ^ -> Y ^                    | CLKBUF1 | 0.241 | 0.290 |   1.086 |   -0.633 | 
     | FECTS_clks_clk___L5_I34                      | A ^ -> Y ^                    | CLKBUF1 | 0.150 | 0.254 |   1.339 |   -0.379 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[5] | CLK ^ -> Q ^                  | DFFSR   | 0.124 | 0.329 |   1.669 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_raddr [5] ^ |         | 0.124 | 0.000 |   1.669 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [3]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/r_ptr_reg[3] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.669
  Slack Time                    1.719
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.719 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.503 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^                  | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.266 | 
     | FECTS_clks_clk___L3_I10                           | A ^ -> Y ^                  | CLKBUF1 | 0.199 | 0.245 |   0.698 |   -1.021 | 
     | \tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg /main_gate | B ^ -> Y ^                  | AND2X2  | 0.171 | 0.218 |   0.915 |   -0.804 | 
     | FECTS_tx_core_tx_rs_net5453___L1_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.134 | 0.219 |   1.134 |   -0.585 | 
     | FECTS_tx_core_tx_rs_net5453___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.224 |   1.358 |   -0.361 | 
     | \tx_core/tx_crc/crcfifo1/r_ptr_reg[3]             | CLK ^ -> Q ^                | DFFSR   | 0.111 | 0.310 |   1.668 |   -0.050 | 
     |                                                   | \memif_crcf1.f0_raddr [3] ^ |         | 0.111 | 0.000 |   1.669 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_wdata [15]               (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /\crc_reg[15] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.670
  Slack Time                    1.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.720 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.504 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -1.187 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^                   | CLKBUF1 | 0.275 | 0.332 |   0.865 |   -0.856 | 
     | \tx_core/tx_crc/crcpkt1 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                   | AND2X1  | 0.200 | 0.219 |   1.084 |   -0.636 | 
     | e                                                  |                              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt1 /net7319__L1_I0            | A ^ -> Y ^                   | CLKBUF1 | 0.164 | 0.233 |   1.317 |   -0.403 | 
     | \tx_core/tx_crc/crcpkt1 /\crc_reg[15]              | CLK ^ -> Q v                 | DFFSR   | 0.125 | 0.350 |   1.667 |   -0.053 | 
     |                                                    | \memif_crcf1.f0_wdata [15] v |         | 0.125 | 0.003 |   1.670 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [16]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[16] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.670
  Slack Time                    1.720
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.720 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.504 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -1.187 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^                   | CLKBUF1 | 0.271 | 0.331 |   0.863 |   -0.857 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                   | AND2X1  | 0.266 | 0.278 |   1.141 |   -0.579 | 
     | e                                                  |                              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7319__L1_I0            | A ^ -> Y ^                   | CLKBUF1 | 0.143 | 0.232 |   1.373 |   -0.347 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[16]              | CLK ^ -> Q ^                 | DFFSR   | 0.081 | 0.297 |   1.670 |   -0.050 | 
     |                                                    | \memif_crcf2.f0_wdata [16] ^ |         | 0.081 | 0.000 |   1.670 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.671
  Slack Time                    1.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.721 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.504 | 
     | FECTS_clks_clk___L2_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.100 | 0.233 |   0.450 |   -1.271 | 
     | FECTS_clks_clk___L3_I1                             | A ^ -> Y ^                    | CLKBUF1 | 0.267 | 0.310 |   0.759 |   -0.962 | 
     | \tx_core/axi_master /clk_gate_link_datain_1_d_reg/ | B ^ -> Y ^                    | AND2X1  | 0.107 | 0.151 |   0.910 |   -0.811 | 
     | main_gate                                          |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7680__L1_I0                | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.216 |   1.125 |   -0.595 | 
     | \tx_core/axi_master /net7680__L2_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.123 | 0.221 |   1.347 |   -0.374 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[3]   | CLK ^ -> Q ^                  | DFFSR   | 0.131 | 0.323 |   1.670 |   -0.051 | 
     |                                                    | \memif_pcfifo1.f0_waddr [3] ^ |         | 0.131 | 0.001 |   1.671 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_raddr [4]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.671
  Slack Time                    1.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.721 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.504 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.213 | 
     | FECTS_clks_clk___L3_I4                       | A ^ -> Y ^                    | CLKBUF1 | 0.235 | 0.288 |   0.795 |   -0.925 | 
     | FECTS_clks_clk___L4_I6                       | A ^ -> Y ^                    | CLKBUF1 | 0.274 | 0.309 |   1.104 |   -0.616 | 
     | FECTS_clks_clk___L5_I30                      | A ^ -> Y ^                    | CLKBUF1 | 0.102 | 0.229 |   1.334 |   -0.387 | 
     | \tx_core/axi_master /\pkt2_fifo/r_ptr_reg[4] | CLK ^ -> Q ^                  | DFFSR   | 0.153 | 0.336 |   1.670 |   -0.051 | 
     |                                              | \memif_pdfifo2.f0_raddr [4] ^ |         | 0.153 | 0.001 |   1.671 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_waddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.671
  Slack Time                    1.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.721 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.505 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^                    | CLKBUF1 | 0.098 | 0.237 |   0.453 |   -1.268 | 
     | FECTS_clks_clk___L3_I11                            | A ^ -> Y ^                    | CLKBUF1 | 0.217 | 0.263 |   0.716 |   -1.005 | 
     | \tx_core/axi_master /clk_gate_pfifo_datain_ctrl2_d | B ^ -> Y ^                    | AND2X2  | 0.154 | 0.227 |   0.943 |   -0.778 | 
     | _reg/main_gate                                     |                               |         |       |       |         |          | 
     | \tx_core/axi_master /net7484__L1_I1                | A ^ -> Y ^                    | CLKBUF1 | 0.125 | 0.218 |   1.161 |   -0.560 | 
     | \tx_core/axi_master /net7484__L2_I6                | A ^ -> Y ^                    | CLKBUF1 | 0.127 | 0.206 |   1.367 |   -0.354 | 
     | \tx_core/axi_master /\pkt2_fifo/w_ptr_reg[1]       | CLK ^ -> Q ^                  | DFFSR   | 0.090 | 0.303 |   1.670 |   -0.051 | 
     |                                                    | \memif_pdfifo2.f0_waddr [1] ^ |         | 0.090 | 0.001 |   1.671 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [2]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.671
  Slack Time                    1.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.721 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.505 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.214 | 
     | FECTS_clks_clk___L3_I3                       | A ^ -> Y ^                     | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.905 | 
     | FECTS_clks_clk___L4_I3                       | A ^ -> Y ^                     | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.630 | 
     | FECTS_clks_clk___L5_I13                      | A ^ -> Y ^                     | CLKBUF1 | 0.152 | 0.233 |   1.324 |   -0.397 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2] | CLK ^ -> Q ^                   | DFFSR   | 0.151 | 0.344 |   1.668 |   -0.053 | 
     |                                              | \memif_swchaddr.f0_raddr [2] ^ |         | 0.151 | 0.003 |   1.671 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [24]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[24] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.671
  Slack Time                    1.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.721 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                   | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.505 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                   | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -1.189 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^                   | CLKBUF1 | 0.271 | 0.331 |   0.863 |   -0.858 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                   | AND2X1  | 0.266 | 0.278 |   1.141 |   -0.580 | 
     | e                                                  |                              |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7319__L1_I0            | A ^ -> Y ^                   | CLKBUF1 | 0.143 | 0.232 |   1.373 |   -0.349 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[24]              | CLK ^ -> Q ^                 | DFFSR   | 0.083 | 0.298 |   1.671 |   -0.050 | 
     |                                                    | \memif_crcf2.f0_wdata [24] ^ |         | 0.083 | 0.000 |   1.671 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [0]                    (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.671
  Slack Time                    1.721
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.721 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^                    | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.505 | 
     | FECTS_clks_clk___L2_I1                      | A ^ -> Y ^                    | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.214 | 
     | FECTS_clks_clk___L3_I3                      | A ^ -> Y ^                    | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.905 | 
     | FECTS_clks_clk___L4_I3                      | A ^ -> Y ^                    | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.630 | 
     | FECTS_clks_clk___L5_I14                     | A ^ -> Y ^                    | CLKBUF1 | 0.135 | 0.228 |   1.319 |   -0.402 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0] | CLK ^ -> Q v                  | DFFSR   | 0.135 | 0.349 |   1.669 |   -0.053 | 
     |                                             | \memif_swchrsp.f0_raddr [0] v |         | 0.135 | 0.003 |   1.671 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [2]                    (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.672
  Slack Time                    1.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.722 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.505 | 
     | FECTS_clks_clk___L2_I1                       | A ^ -> Y ^                     | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.214 | 
     | FECTS_clks_clk___L3_I3                       | A ^ -> Y ^                     | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.905 | 
     | FECTS_clks_clk___L4_I3                       | A ^ -> Y ^                     | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.631 | 
     | FECTS_clks_clk___L5_I13                      | A ^ -> Y ^                     | CLKBUF1 | 0.152 | 0.233 |   1.324 |   -0.398 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2] | CLK ^ -> Q v                   | DFFSR   | 0.124 | 0.345 |   1.669 |   -0.053 | 
     |                                              | \memif_swchaddr.f0_waddr [2] v |         | 0.124 | 0.003 |   1.672 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \w_ach.AWREADY                      (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/axi_slave/awready_d_reg /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.672
  Slack Time                    1.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                   |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^      |         | 0.000 |       |   0.000 |   -1.722 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^        | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.506 | 
     | FECTS_clks_clk___L2_I1           | A ^ -> Y ^        | CLKBUF1 | 0.194 | 0.291 |   0.507 |   -1.215 | 
     | FECTS_clks_clk___L3_I3           | A ^ -> Y ^        | CLKBUF1 | 0.264 | 0.309 |   0.817 |   -0.905 | 
     | FECTS_clks_clk___L4_I3           | A ^ -> Y ^        | CLKBUF1 | 0.182 | 0.274 |   1.091 |   -0.631 | 
     | FECTS_clks_clk___L5_I13          | A ^ -> Y ^        | CLKBUF1 | 0.152 | 0.233 |   1.324 |   -0.398 | 
     | \tx_core/axi_slave/awready_d_reg | CLK ^ -> Q ^      | DFFSR   | 0.151 | 0.345 |   1.668 |   -0.053 | 
     |                                  | \w_ach.AWREADY  ^ |         | 0.151 | 0.003 |   1.672 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.673
  Slack Time                    1.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.723 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^                  | CLKBUF1 | 0.189 | 0.216 |   0.216 |   -1.506 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^                  | CLKBUF1 | 0.248 | 0.317 |   0.533 |   -1.190 | 
     | FECTS_clks_clk___L3_I6                             | A ^ -> Y ^                  | CLKBUF1 | 0.271 | 0.331 |   0.863 |   -0.859 | 
     | \tx_core/tx_crc/crcpkt2 /clk_gate_crc_reg/main_gat | B ^ -> Y ^                  | AND2X1  | 0.266 | 0.278 |   1.141 |   -0.581 | 
     | e                                                  |                             |         |       |       |         |          | 
     | \tx_core/tx_crc/crcpkt2 /net7319__L1_I0            | A ^ -> Y ^                  | CLKBUF1 | 0.143 | 0.232 |   1.373 |   -0.350 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[5]               | CLK ^ -> Q ^                | DFFSR   | 0.084 | 0.299 |   1.672 |   -0.050 | 
     |                                                    | \memif_crcf2.f0_wdata [5] ^ |         | 0.084 | 0.000 |   1.673 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 

