================================================================================
SYMBOLIC ACCESS TIME ANALYSIS
Using optimal configuration from C++ DESTINY DSE
================================================================================

Parsing C++ DESTINY output: ../destiny_3d_cache-master/cpp_output_sram2layer.txt
Reading configuration: config/sample_SRAM_2layer.cfg

================================================================================
TOTAL MEMORY ACCESS TIME
================================================================================

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
ROW DECODER DELAY
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Configuration:
  Subarray rows: 1024
  Address bits to decode: 10

ğŸ“ Symbolic Expression:
   R_decoder = 0.5*effectiveResistanceMultiplier*vdd/currentOnNmos

   C_gate = featureSize*(6.0*capFringe + 2.0*capIdealGate + 2.0*capOverlap)

   C_wire â‰ˆ 2*featureSize*(6.0*capFringe + 2.0*capIdealGate + 2.0*capOverlap)

   Delay per stage = R Ã— C = 1.5*effectiveResistanceMultiplier*featureSize*vdd*(6.0*capFringe + 2.0*capIdealGate + 2.0*capOverlap)/currentOnNmos

   Number of stages: 3

   Total Decoder Delay = 4.5*effectiveResistanceMultiplier*featureSize*vdd*(6.0*capFringe + 2.0*capIdealGate + 2.0*capOverlap)/currentOnNmos

ğŸ“Š Numerical Result:
   Row Decoder Delay = 0.000 ns
   C++ DESTINY Result = 1.200 ns
   Ratio (Symbolic/C++): 0.00

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
BITLINE DELAY
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Configuration:
  Bitline length (rows): 1024
  Columns: 2048

ğŸ“ Symbolic Expression:
   R_cell = 0.763358778625954*effectiveResistanceMultiplier*vdd/currentOnNmos

   C_cell = featureSize*(capIdealGate + capOverlap)

   R_bitline = R_cell Ã— 1024 = 781.679389312977*effectiveResistanceMultiplier*vdd/currentOnNmos

   C_bitline = C_cell Ã— 1024 = 1024*featureSize*(capIdealGate + capOverlap)

   Bitline Delay = 0.5 Ã— R Ã— C = 400219.847328244*effectiveResistanceMultiplier*featureSize*vdd*(capIdealGate + capOverlap)/currentOnNmos

ğŸ“Š Numerical Result:
   Bitline Delay = 0.000 ns
   C++ DESTINY Result = 1.990 ns
   Ratio (Symbolic/C++): 0.00

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
SENSE AMPLIFIER DELAY
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

ğŸ“ Symbolic Expression:
   C_load = featureSize*(12*capFringe + 4*capIdealGate + 4*capOverlap)

   I_amp = 4*currentOnNmos

   Senseamp Delay = V Ã— C / I = featureSize*vdd*(3*capFringe + capIdealGate + capOverlap)/currentOnNmos

ğŸ“Š Numerical Result:
   Senseamp Delay = 0.000 ps
   C++ DESTINY Result = 6.755 ps
   Ratio (Symbolic/C++): 0.00

â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
MULTIPLEXER DELAY
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Configuration:
  Senseamp Mux: 1
  Output L2 Mux: 8

ğŸ“ Symbolic Expression:
   R_pass = effectiveResistanceMultiplier*vdd/(2*currentOnNmos)

   C_load = featureSize*(6*capFringe + 2*capIdealGate + 2*capOverlap)

   Delay per level = effectiveResistanceMultiplier*featureSize*vdd*(6*capFringe + 2*capIdealGate + 2*capOverlap)/(2*currentOnNmos)

   Total levels: 1

   Total Mux Delay = effectiveResistanceMultiplier*featureSize*vdd*(3*capFringe + capIdealGate + capOverlap)/currentOnNmos

ğŸ“Š Numerical Result:
   Mux Delay = 0.000 ps
   C++ DESTINY Result = 24.213 ps
   Ratio (Symbolic/C++): 0.00

================================================================================
SUMMARY: SYMBOLIC ACCESS TIME EXPRESSION
================================================================================

ğŸ“ Complete Symbolic Expression:

   t_access = t_decoder + t_bitline + t_senseamp + t_mux

   Simplified: 1.0*featureSize*vdd*(30.0*capFringe*effectiveResistanceMultiplier + 3.0*capFringe + 400229.847328244*capIdealGate*effectiveResistanceMultiplier + 1.0*capIdealGate + 400229.847328244*capOverlap*effectiveResistanceMultiplier + 1.0*capOverlap)/currentOnNmos

ğŸ“Š Numerical Results:
   Symbolic Total Access Time = 0.000 ns
   C++ DESTINY Subarray Latency = 3.220 ns
   Ratio (Symbolic/C++): 0.00

ğŸ” Sensitivity Analysis:

   âˆ‚t/âˆ‚V_dd (impact of voltage):
   1.0*featureSize*(30.0*capFringe*effectiveResistanceMultiplier + 3.0*capFringe + 400229.847328244*capIdealGate*effectiveResistanceMultiplier + 1.0*capIdealGate + 400229.847328244*capOverlap*effectiveResistanceMultiplier + 1.0*capOverlap)/currentOnNmos

   âˆ‚t/âˆ‚I_on (impact of drive current):
   1.0*featureSize*vdd*(-30.0*capFringe*effectiveResistanceMultiplier - 3.0*capFringe - 400229.847328244*capIdealGate*effectiveResistanceMultiplier - 1.0*capIdealGate - 400229.847328244*capOverlap*effectiveResistanceMultiplier - 1.0*capOverlap)/currentOnNmos**2

ğŸ“ LaTeX Expression (for papers):
   \frac{1.0 featureSize vdd \left(30.0 capFringe effectiveResistanceMultiplier + 3.0 capFringe + 400229.847328244 capIdealGate effectiveResistanceMultiplier + 1.0 capIdealGate + 400229.847328244 capOverlap effectiveResistanceMultiplier + 1.0 capOverlap\right)}{currentOnNmos}

================================================================================

âœ“ Symbolic analysis complete!

Key Insights:
  â€¢ Symbolic expressions show exact mathematical relationships
  â€¢ Can perform sensitivity analysis on any parameter
  â€¢ Enables technology scaling predictions
  â€¢ Useful for design space exploration and optimization
