
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'jieliu15' on host 'u11-jieliu15' (Linux_x86_64 version 4.4.0-124-generic) on Fri Sep 28 05:23:51 PDT 2018
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8'
INFO: [HLS 200-10] Opening project '/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol'.
INFO: [HLS 200-10] Adding design file 'cholesky.cpp' to the project
INFO: [HLS 200-10] Adding design file 'cholesky.h' to the project
INFO: [HLS 200-10] Adding test bench file 'cholesky_tb.cpp' to the project
INFO: [HLS 200-10] Opening solution '/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx690tffg1157-2'
INFO: [HLS 200-10] Analyzing design file 'cholesky.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K4' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K4' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::sin_cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'second_order_float::cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K2' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K1' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::cos_K3' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'fourth_order_double::sin_K1' can not be recognized(UNKNOWN VARIABLE) in 'sincos_approximation'.
WARNING: [HLS 200-40] Directive 'RESOURCE' for core 'ROM_1P_LUTRAM' cannot be applied: Variable 'first_order_fixed_16::sin_cos_K0' can not be recognized(UNKNOWN VARIABLE) in 'sin_or_cos_approximation'.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:47 ; elapsed = 00:00:27 . Memory (MB): peak = 359.941 ; gain = 13.375 ; free physical = 123720 ; free virtual = 128730
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:32 ; elapsed = 00:01:17 . Memory (MB): peak = 359.941 ; gain = 13.375 ; free physical = 123718 ; free virtual = 128727
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:59 ; elapsed = 00:01:50 . Memory (MB): peak = 1319.949 ; gain = 973.383 ; free physical = 122684 ; free virtual = 127900
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::hls_rsr::generic_sqrt' into 'hls::sqrtf' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part2.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::cholesky_sqrt_op<float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'hls::cholesky_rsqrt<float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_sqrt_op<float, float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:499) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:509) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_rsqrt<float, float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:509) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:522) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_prod_sum_mult<float, float, float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:559) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj_sq<float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:564) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_top<true, 8, MY_CONFIG, float, float>' into 'cholesky_top' (cholesky.cpp:56) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:03:06 ; elapsed = 00:01:58 . Memory (MB): peak = 1801.926 ; gain = 1455.359 ; free physical = 121881 ; free virtual = 127153
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'sum_loop' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:519:1) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'.
INFO: [XFORM 203-501] Unrolling loop 'row_loop' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' partially with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'a_i' (cholesky.cpp:45) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'l_i'  in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'L_internal' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:468) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'square_sum_array' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:470) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'product_sum_array' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:479) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-102] Automatically partitioning small array 'square_sum_array.0' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:470) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'square_sum_array.1' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:470) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'product_sum_array.0' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:479) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'product_sum_array.1' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:479) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'square_sum_array.0' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:470) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'square_sum_array.1' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:470) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'product_sum_array.0' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:479) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'product_sum_array.1' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:479) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::hls_rsr::generic_sqrt' into 'hls::sqrtf' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/libhlsmc++-Part2.cpp:128) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'hls::x_sqrt' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:110) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_sqrt' into 'hls::cholesky_sqrt_op<float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:165) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::rsqrtf' into 'hls::x_rsqrt' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/utils/x_hls_matrix_utils.h:164) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_rsqrt' into 'hls::cholesky_rsqrt<float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:189) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_sqrt_op<float, float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:499) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_real<float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:509) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_rsqrt<float, float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:509) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj<float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:522) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_prod_sum_mult<float, float, float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:559) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::x_conj_sq<float>' into 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:564) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cholesky_top<true, 8, MY_CONFIG, float, float>' into 'cholesky_top' (cholesky.cpp:56) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:552:13) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:552:13) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554:15) to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:555:13) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:211:37) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554:15) to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:555:13) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:211:37) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:517:46) to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530:32) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:490:48) to (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:512:9) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cholesky.cpp:63:51) to (cholesky.cpp:63:45) in function 'cholesky_top'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:16 ; elapsed = 00:02:12 . Memory (MB): peak = 2417.160 ; gain = 2070.594 ; free physical = 119548 ; free virtual = 125129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'zero_rows_loop' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:593:61) in function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' : 

the outer loop is not a perfect loop.
WARNING: [XFORM 203-631] Renaming function 'hls::cholesky_alt2<true, 8, MY_CONFIG, float, float>' to 'cholesky_alt2' (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:161:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:19 ; elapsed = 00:02:15 . Memory (MB): peak = 2569.934 ; gain = 2223.367 ; free physical = 119366 ; free virtual = 124990
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cholesky_top' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky_alt2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'row_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554) of variable 'product_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530 on local variable 'product_sum_array[0][3]' and 'load' operation ('product_sum_array_0_14') on local variable 'product_sum_array[0][3]'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554) of variable 'product_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530 on local variable 'product_sum_array[0][3]' and 'load' operation ('product_sum_array_0_14') on local variable 'product_sum_array[0][3]'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554) of variable 'product_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530 on local variable 'product_sum_array[0][3]' and 'load' operation ('product_sum_array_0_14') on local variable 'product_sum_array[0][3]'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554) of variable 'product_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530 on local variable 'product_sum_array[0][3]' and 'load' operation ('product_sum_array_0_14') on local variable 'product_sum_array[0][3]'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554) of variable 'product_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530 on local variable 'product_sum_array[0][3]' and 'load' operation ('product_sum_array_0_14') on local variable 'product_sum_array[0][3]'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'store' operation (/opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:554) of variable 'product_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530 on local variable 'product_sum_array[0][3]' and 'load' operation ('product_sum_array_0_14') on local variable 'product_sum_array[0][3]'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 9, Depth = 28.
INFO: [SCHED 204-61] Pipelining loop 'zero_cols_loop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (4.789ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('tmp_15', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:566) (2.66 ns)
	'select' operation ('square_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:564) (0.71 ns)
	'select' operation ('square_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530) (0 ns)
	'select' operation ('square_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530) (0.71 ns)
	'select' operation ('square_sum_array[0][3]', /opt/tools/xilinx/Vivado/2017.4/common/technology/autopilot/hls/linear_algebra/hls_cholesky.h:530) (0.71 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 136.17 seconds; current allocated memory: 1.890 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 1.891 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cholesky_top'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 1.892 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky_alt2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cholesky_alt2_L_internal_0' to 'cholesky_alt2_L_ibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_alt2_L_internal_1' to 'cholesky_alt2_L_icud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_top_faddfsub_32ns_32ns_32_9_full_dsp_1' to 'cholesky_top_fadddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_top_fmul_32ns_32ns_32_5_max_dsp_1' to 'cholesky_top_fmuleOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_top_fcmp_32ns_32ns_1_2_1' to 'cholesky_top_fcmpfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_top_fsqrt_32ns_32ns_32_17_1' to 'cholesky_top_fsqrg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_top_frsqrt_32ns_32ns_32_20_full_dsp_1' to 'cholesky_top_frsqhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_top_mux_42_32_1_1' to 'cholesky_top_mux_ibs' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cholesky_top_fadddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_top_fcmpfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_top_fmuleOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_top_frsqhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_top_fsqrg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cholesky_top_mux_ibs': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky_alt2'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 1.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cholesky_top'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cholesky_top/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cholesky_top/L' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cholesky_top' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cholesky_top_L_0_assign' to 'cholesky_top_L_0_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cholesky_top_L_1_assign' to 'cholesky_top_L_1_kbM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cholesky_top'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 1.899 GB.
INFO: [RTMG 210-278] Implementing memory 'cholesky_alt2_L_ibkb_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:23 ; elapsed = 00:02:26 . Memory (MB): peak = 2569.934 ; gain = 2223.367 ; free physical = 120689 ; free virtual = 126463
INFO: [SYSC 207-301] Generating SystemC RTL for cholesky_top.
INFO: [VHDL 208-304] Generating VHDL RTL for cholesky_top.
INFO: [VLOG 209-307] Generating Verilog RTL for cholesky_top.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/tools/xilinx/Vivado/2017.4/lnx64/tools/gcc/bin/g++"
   Compiling cholesky.cpp_pre.cpp.tb.cpp
   Compiling apatb_cholesky_top.cpp
   Compiling cholesky_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
A = 
   |(8.9265213013)    (0.7287214398)    (0.8471376300)    (1.0789612532)    (0.7524039149)    (0.8787824512)    (1.5182510614)    (1.2494630814) |
   |(0.7287214398)    (9.4054050446)    (0.2737773955)    (0.9739928246)    (0.9809196591)    (1.3217947483)    (0.5421996117)    (1.8062071800) |
   |(0.8471376300)    (0.2737773955)    (9.0500907898)    (1.2495092154)    (0.8040632010)    (0.8179290295)    (1.0507547855)    (0.4049092531) |
   |(1.0789612532)    (0.9739928246)    (1.2495092154)    (9.3073997498)    (1.6845599413)    (0.5542744398)    (1.8719916344)    (1.4471089840) |
   |(0.7524039149)    (0.9809196591)    (0.8040632010)    (1.6845599413)    (8.4573392868)    (0.8803271651)    (1.2112936974)    (1.2761927843) |
   |(0.8787824512)    (1.3217947483)    (0.8179290295)    (0.5542744398)    (0.8803271651)    (8.6348552704)    (0.8745585680)    (1.1763190031) |
   |(1.5182510614)    (0.5421996117)    (1.0507547855)    (1.8719916344)    (1.2112936974)    (0.8745585680)    (9.7334995270)    (0.7733758688) |
   |(1.2494630814)    (1.8062071800)    (0.4049092531)    (1.4471089840)    (1.2761927843)    (1.1763190031)    (0.7733758688)    (8.0502700806) |
L = 
   |(2.9877283573)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2439048439)    (3.0571091175)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2835390270)    (0.0669327974)    (2.9941971302)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.3611309528)    (0.2897872329)    (0.3766345680)    (2.9918479919)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2518314123)    (0.3007732928)    (0.2379694879)    (0.4735628664)    (2.8324131966)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2941306233)    (0.4089009464)    (0.2361776978)    (0.0804211348)    (0.2079434693)    (2.8767437935)    (0.0000000000)    (0.0000000000) |
   |(0.5081623197)    (0.1368143260)    (0.2997509837)    (0.5133733153)    (0.2569279969)    (0.1750736088)    (3.0010809898)    (0.0000000000) |
   |(0.4181983471)    (0.5574569106)    (0.0831680521)    (0.3687409759)    (0.2855500281)    (0.2491338253)    (0.0511086248)    (2.6973166466) |
A reconstructed = 
   |(8.9265203476)    (0.7287214398)    (0.8471375704)    (1.0789611340)    (0.7524038553)    (0.8787823915)    (1.5182509422)    (1.2494630814) |
   |(0.7287214398)    (9.4054050446)    (0.2737774253)    (0.9739927649)    (0.9809196591)    (1.3217947483)    (0.5421995521)    (1.8062071800) |
   |(0.8471375704)    (0.2737774253)    (9.0500907898)    (1.2495090961)    (0.8040632010)    (0.8179289699)    (1.0507546663)    (0.4049092531) |
   |(1.0789611340)    (0.9739927649)    (1.2495090961)    (9.3074007034)    (1.6845600605)    (0.5542744398)    (1.8719916344)    (1.4471092224) |
   |(0.7524038553)    (0.9809196591)    (0.8040632010)    (1.6845600605)    (8.4573402405)    (0.8803271651)    (1.2112936974)    (1.2761927843) |
   |(0.8787823915)    (1.3217947483)    (0.8179289699)    (0.5542744398)    (0.8803271651)    (8.6348552704)    (0.8745585680)    (1.1763190031) |
   |(1.5182509422)    (0.5421995521)    (1.0507546663)    (1.8719916344)    (1.2112936974)    (0.8745585680)    (9.7334995270)    (0.7733759284) |
   |(1.2494630814)    (1.8062071800)    (0.4049092531)    (1.4471092224)    (1.2761927843)    (1.1763190031)    (0.7733759284)    (8.0502700806) |
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/tools/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/tools/xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_cholesky_top_top glbl -prj cholesky_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver --initfile /opt/tools/xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s cholesky_top -debug wave 
Multi-threading is on. Using 70 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top_fmuleOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_top_fmuleOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top_mux_ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_top_mux_ibs
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/AESL_automem_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top_fsqrg8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_top_fsqrg8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top_frsqhbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_top_frsqhbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_alt2_L_ibkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_alt2_L_ibkb_ram
INFO: [VRFC 10-311] analyzing module cholesky_alt2_L_ibkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top_fadddEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_top_fadddEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_cholesky_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top_fcmpfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_top_fcmpfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_alt2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_alt2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cholesky_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/AESL_automem_L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_L
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/ip/xil_defaultlib/cholesky_top_ap_fsqrt_15_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cholesky_top_ap_fsqrt_15_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/ip/xil_defaultlib/cholesky_top_ap_faddfsub_7_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cholesky_top_ap_faddfsub_7_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/ip/xil_defaultlib/cholesky_top_ap_frsqrt_18_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cholesky_top_ap_frsqrt_18_full_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/ip/xil_defaultlib/cholesky_top_ap_fmul_3_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cholesky_top_ap_fmul_3_max_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/ip/xil_defaultlib/cholesky_top_ap_fcmp_0_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cholesky_top_ap_fcmp_0_no_dsp_32
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cholesky_top_ap_faddfsub_7_full_dsp_32.vhd:200]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cholesky_top_ap_fmul_3_max_dsp_32.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cholesky_top_ap_fcmp_0_no_dsp_32.vhd:194]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cholesky_top_ap_fsqrt_15_no_dsp_32.vhd:190]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [#UNDEF] Note: "pkg: nr_delay 12" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8486]
WARNING: [#UNDEF] Note: "pkg: m_calc_delay 0" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8495]
WARNING: [#UNDEF] Note: "pkg: reduction_delay 3" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8504]
WARNING: [#UNDEF] Note: "pkg: evaluation_delay (raw) 11" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8515]
WARNING: [#UNDEF] Note: "pkg: evaluation_delay 11" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8524]
WARNING: [#UNDEF] Note: "pkg: postprocessing_delay 5" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8533]
WARNING: [#UNDEF] Note: "pkg: recombination_delay 1" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8537]
WARNING: [#UNDEF] Note: "DEBUG: Reciprocal/Reciprocal Sqrt max delay is 32" [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:8541]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:66408]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xhdhdnobkup2/mounicav/xsimsource/xsim_HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_5 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/cholesky_top_ap_frsqrt_18_full_dsp_32.vhd:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package axi_utils_v2_0_4.axi_utils_v2_0_4_pkg
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_exp_table_...
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_5.floating_point_v7_1_5_pkg
Compiling package floating_point_v7_1_5.flt_utils
Compiling package xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_5.flt_recipsqrt_sp_sqrt_r_rom
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling module xil_defaultlib.cholesky_alt2_L_ibkb_ram
Compiling module xil_defaultlib.cholesky_alt2_L_ibkb(DataWidth=3...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,areg=0,dreg=...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27)\]
Compiling architecture synth of entity floating_point_v7_1_5.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_5.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_5.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,fast_input=true)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_5.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture cholesky_top_ap_faddfsub_7_full_dsp_32_arch of entity xil_defaultlib.cholesky_top_ap_faddfsub_7_full_dsp_32 [cholesky_top_ap_faddfsub_7_full_...]
Compiling module xil_defaultlib.cholesky_top_fadddEe
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_5.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_5.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture cholesky_top_ap_fmul_3_max_dsp_32_arch of entity xil_defaultlib.cholesky_top_ap_fmul_3_max_dsp_32 [cholesky_top_ap_fmul_3_max_dsp_3...]
Compiling module xil_defaultlib.cholesky_top_fmuleOg(ID=1)
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_5.fp_cmp [\fp_cmp(c_xdevicefamily="virtex7...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture cholesky_top_ap_fcmp_0_no_dsp_32_arch of entity xil_defaultlib.cholesky_top_ap_fcmp_0_no_dsp_32 [cholesky_top_ap_fcmp_0_no_dsp_32...]
Compiling module xil_defaultlib.cholesky_top_fcmpfYi(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=5,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=21)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=14,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=14,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=14,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_5.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_5.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_5.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_5.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture cholesky_top_ap_fsqrt_15_no_dsp_32_arch of entity xil_defaultlib.cholesky_top_ap_fsqrt_15_no_dsp_32 [cholesky_top_ap_fsqrt_15_no_dsp_...]
Compiling module xil_defaultlib.cholesky_top_fsqrg8j(ID=1)
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=7,length=2)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=23,length=6)\]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_5.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_5.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=8,length=3)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_5.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_5.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=22,length=6,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="virtex7",c...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_5.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=9,length=17)\]
Compiling architecture rtl of entity floating_point_v7_1_5.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=2,length=16,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(length=16,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_5.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_5.flt_recip [\flt_recip(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_4.xbip_pipe_v3_0_4_viv [\xbip_pipe_v3_0_4_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5_viv [\floating_point_v7_1_5_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_5.floating_point_v7_1_5 [\floating_point_v7_1_5(c_xdevice...]
Compiling architecture cholesky_top_ap_frsqrt_18_full_dsp_32_arch of entity xil_defaultlib.cholesky_top_ap_frsqrt_18_full_dsp_32 [cholesky_top_ap_frsqrt_18_full_d...]
Compiling module xil_defaultlib.cholesky_top_frsqhbi(ID=1)
Compiling module xil_defaultlib.cholesky_top_mux_ibs(ID=1,din4_W...
Compiling module xil_defaultlib.cholesky_alt2
Compiling module xil_defaultlib.cholesky_top
Compiling module xil_defaultlib.AESL_automem_A
Compiling module xil_defaultlib.AESL_automem_L
Compiling module xil_defaultlib.apatb_cholesky_top_top
Compiling module work.glbl
Built simulation snapshot cholesky_top

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/xsim.dir/cholesky_top/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Sep 28 05:28:36 2018...

****** xsim v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/cholesky_top/xsim_script.tcl
# xsim {cholesky_top} -autoloadwcfg -tclbatch {cholesky_top.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source cholesky_top.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/ap_return -into $return_group -radix hex
## set L_group [add_wave_group L(memory) -into $coutputgroup]
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/L_d0 -into $L_group -radix hex
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/L_we0 -into $L_group -color #ffff00 -radix hex
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/L_ce0 -into $L_group -color #ffff00 -radix hex
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/L_address0 -into $L_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set A_group [add_wave_group A(memory) -into $cinputgroup]
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/A_q0 -into $A_group -radix hex
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/A_ce0 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/A_address0 -into $A_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/ap_start -into $blocksiggroup
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/ap_done -into $blocksiggroup
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/ap_idle -into $blocksiggroup
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_cholesky_top_top/AESL_inst_cholesky_top/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_cholesky_top_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_cholesky_top_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cholesky_top_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_cholesky_top_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_cholesky_top_top/LENGTH_L -into $tb_portdepth_group -radix hex
## add_wave /apatb_cholesky_top_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_cholesky_top_top/ap_return -into $tb_return_group -radix hex
## set tb_L_group [add_wave_group L(memory) -into $tbcoutputgroup]
## add_wave /apatb_cholesky_top_top/L_d0 -into $tb_L_group -radix hex
## add_wave /apatb_cholesky_top_top/L_we0 -into $tb_L_group -color #ffff00 -radix hex
## add_wave /apatb_cholesky_top_top/L_ce0 -into $tb_L_group -color #ffff00 -radix hex
## add_wave /apatb_cholesky_top_top/L_address0 -into $tb_L_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_A_group [add_wave_group A(memory) -into $tbcinputgroup]
## add_wave /apatb_cholesky_top_top/A_q0 -into $tb_A_group -radix hex
## add_wave /apatb_cholesky_top_top/A_ce0 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_cholesky_top_top/A_address0 -into $tb_A_group -radix hex
## save_wave_config cholesky_top.wcfg
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "110000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1602 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1802 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1838 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1874 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1910 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1990 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2034 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2070 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2106 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2142 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2194 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2394 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2430 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2466 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2502 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2582 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2626 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2662 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2698 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2734 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2814 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2846 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2858 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2894 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2930 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2966 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3018 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3218 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3254 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3290 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3326 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3406 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3450 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3486 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3522 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3558 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3638 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3682 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3718 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3754 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3790 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3870 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3914 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3950 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3986 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4022 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4074 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4274 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4310 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4346 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4382 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4462 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4506 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4542 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4578 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4614 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4694 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4738 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4774 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4810 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4846 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4926 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4970 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5006 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5042 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5078 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5158 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5202 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5226 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5238 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5274 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5310 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5362 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5562 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5598 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5634 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5670 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5750 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5794 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5830 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5866 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5902 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5982 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6026 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6062 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6098 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6134 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6214 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6258 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6294 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6330 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6366 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6446 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6490 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6526 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6562 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6598 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6678 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6722 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6758 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6794 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6830 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6882 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7082 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7118 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7154 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7190 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7270 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7314 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7350 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7386 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7422 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7502 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7546 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7582 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7618 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7654 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7734 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7778 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7814 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7850 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7886 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7966 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8010 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8046 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8082 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8118 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8198 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8242 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8278 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8314 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8350 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8430 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8474 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8510 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8546 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8582 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8634 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8834 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8870 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8906 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8942 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9066 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9102 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9138 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9174 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9298 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9334 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9370 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9406 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9530 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9566 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9602 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9638 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9762 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9798 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9834 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9870 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9994 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10030 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10066 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10102 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10226 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10262 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10298 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10334 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10458 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10494 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10530 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10566 ns  Iteration: 4  Process: /apatb_cholesky_top_top/AESL_inst_cholesky_top/grp_cholesky_alt2_fu_197/cholesky_top_fadddEe_U1/cholesky_top_ap_faddfsub_7_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /opt/tools/xilinx/Vivado/2017.4/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "11634000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 11650 ns : File "/curr/jieliu15/HLS_design/Cholesky/cholesky_lib/8x8/chol/solution1/sim/verilog/cholesky_top.autotb.v" Line 308
## quit
INFO: [Common 17-206] Exiting xsim at Fri Sep 28 05:28:49 2018...
INFO: [COSIM 212-316] Starting C post checking ...
A = 
   |(8.9265213013)    (0.7287214398)    (0.8471376300)    (1.0789612532)    (0.7524039149)    (0.8787824512)    (1.5182510614)    (1.2494630814) |
   |(0.7287214398)    (9.4054050446)    (0.2737773955)    (0.9739928246)    (0.9809196591)    (1.3217947483)    (0.5421996117)    (1.8062071800) |
   |(0.8471376300)    (0.2737773955)    (9.0500907898)    (1.2495092154)    (0.8040632010)    (0.8179290295)    (1.0507547855)    (0.4049092531) |
   |(1.0789612532)    (0.9739928246)    (1.2495092154)    (9.3073997498)    (1.6845599413)    (0.5542744398)    (1.8719916344)    (1.4471089840) |
   |(0.7524039149)    (0.9809196591)    (0.8040632010)    (1.6845599413)    (8.4573392868)    (0.8803271651)    (1.2112936974)    (1.2761927843) |
   |(0.8787824512)    (1.3217947483)    (0.8179290295)    (0.5542744398)    (0.8803271651)    (8.6348552704)    (0.8745585680)    (1.1763190031) |
   |(1.5182510614)    (0.5421996117)    (1.0507547855)    (1.8719916344)    (1.2112936974)    (0.8745585680)    (9.7334995270)    (0.7733758688) |
   |(1.2494630814)    (1.8062071800)    (0.4049092531)    (1.4471089840)    (1.2761927843)    (1.1763190031)    (0.7733758688)    (8.0502700806) |
L = 
   |(2.9877283573)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2439048439)    (3.0571091175)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2835390270)    (0.0669327974)    (2.9941971302)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.3611309528)    (0.2897872329)    (0.3766345680)    (2.9918479919)    (0.0000000000)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2518314123)    (0.3007732928)    (0.2379694879)    (0.4735628664)    (2.8324131966)    (0.0000000000)    (0.0000000000)    (0.0000000000) |
   |(0.2941306233)    (0.4089009464)    (0.2361776978)    (0.0804211348)    (0.2079434693)    (2.8767437935)    (0.0000000000)    (0.0000000000) |
   |(0.5081623197)    (0.1368143260)    (0.2997509837)    (0.5133733153)    (0.2569279969)    (0.1750736088)    (3.0010809898)    (0.0000000000) |
   |(0.4181983471)    (0.5574569106)    (0.0831680521)    (0.3687409759)    (0.2855500281)    (0.2491338253)    (0.0511086248)    (2.6973166466) |
A reconstructed = 
   |(8.9265203476)    (0.7287214398)    (0.8471375704)    (1.0789611340)    (0.7524038553)    (0.8787823915)    (1.5182509422)    (1.2494630814) |
   |(0.7287214398)    (9.4054050446)    (0.2737774253)    (0.9739927649)    (0.9809196591)    (1.3217947483)    (0.5421995521)    (1.8062071800) |
   |(0.8471375704)    (0.2737774253)    (9.0500907898)    (1.2495090961)    (0.8040632010)    (0.8179289699)    (1.0507546663)    (0.4049092531) |
   |(1.0789611340)    (0.9739927649)    (1.2495090961)    (9.3074007034)    (1.6845600605)    (0.5542744398)    (1.8719916344)    (1.4471092224) |
   |(0.7524038553)    (0.9809196591)    (0.8040632010)    (1.6845600605)    (8.4573402405)    (0.8803271651)    (1.2112936974)    (1.2761927843) |
   |(0.8787823915)    (1.3217947483)    (0.8179289699)    (0.5542744398)    (0.8803271651)    (8.6348552704)    (0.8745585680)    (1.1763190031) |
   |(1.5182509422)    (0.5421995521)    (1.0507546663)    (1.8719916344)    (1.2112936974)    (0.8745585680)    (9.7334995270)    (0.7733759284) |
   |(1.2494630814)    (1.8062071800)    (0.4049092531)    (1.4471092224)    (1.2761927843)    (1.1763190031)    (0.7733759284)    (8.0502700806) |
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-112] Total elapsed time: 300.7 seconds; peak allocated memory: 1.899 GB.
INFO: [Common 17-206] Exiting vivado_hls at Fri Sep 28 05:28:51 2018...
