$comment
	File created using the following command:
		vcd file Processador.msim.vcd -direction
$end
$date
	Wed Mar 18 11:09:19 2020
$end
$version
	ModelSim Version 10.3d
$end
$timescale
	1ps
$end

$scope module UnidadeControle_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " sADD $end
$var reg 1 # sAND $end
$var reg 1 $ sDIR $end
$var reg 1 % sHLT $end
$var reg 1 & sIM $end
$var reg 1 ' sIN $end
$var reg 1 ( sIND $end
$var reg 1 ) sJ $end
$var reg 1 * sJN $end
$var reg 1 + sJZ $end
$var reg 1 , sLDA $end
$var reg 1 - sN $end
$var reg 1 . sNOP $end
$var reg 1 / sNOT $end
$var reg 1 0 sOR $end
$var reg 1 1 sOUT $end
$var reg 1 2 sSHL $end
$var reg 1 3 sSHR $end
$var reg 1 4 sSOP $end
$var reg 1 5 sSTA $end
$var reg 1 6 sSUB $end
$var reg 1 7 sZ $end
$var wire 1 8 incrementPC $end
$var wire 1 9 opULA [2] $end
$var wire 1 : opULA [1] $end
$var wire 1 ; opULA [0] $end
$var wire 1 < selectRDM [1] $end
$var wire 1 = selectRDM [0] $end
$var wire 1 > selectREM $end
$var wire 1 ? writeAC $end
$var wire 1 @ writeMEM $end
$var wire 1 A writeN $end
$var wire 1 B writeOUT $end
$var wire 1 C writePC $end
$var wire 1 D writeRDM $end
$var wire 1 E writeREM $end
$var wire 1 F writeRI $end
$var wire 1 G writeZ $end
$var wire 1 H sampler $end

$scope module i1 $end
$var wire 1 I gnd $end
$var wire 1 J vcc $end
$var wire 1 K unknown $end
$var tri1 1 L devclrn $end
$var tri1 1 M devpor $end
$var tri1 1 N devoe $end
$var wire 1 O sHLT~input_o $end
$var wire 1 P writeAC~output_o $end
$var wire 1 Q writePC~output_o $end
$var wire 1 R writeN~output_o $end
$var wire 1 S writeZ~output_o $end
$var wire 1 T writeRDM~output_o $end
$var wire 1 U writeRI~output_o $end
$var wire 1 V writeOUT~output_o $end
$var wire 1 W writeREM~output_o $end
$var wire 1 X writeMEM~output_o $end
$var wire 1 Y selectREM~output_o $end
$var wire 1 Z incrementPC~output_o $end
$var wire 1 [ selectRDM[0]~output_o $end
$var wire 1 \ selectRDM[1]~output_o $end
$var wire 1 ] opULA[0]~output_o $end
$var wire 1 ^ opULA[1]~output_o $end
$var wire 1 _ opULA[2]~output_o $end
$var wire 1 ` clk~input_o $end
$var wire 1 a clk~inputclkctrl_outclk $end
$var wire 1 b sOR~input_o $end
$var wire 1 c sSUB~input_o $end
$var wire 1 d sLDA~input_o $end
$var wire 1 e sADD~input_o $end
$var wire 1 f RwriteAC~2_combout $end
$var wire 1 g sAND~input_o $end
$var wire 1 h RwriteAC~3_combout $end
$var wire 1 i sSHL~input_o $end
$var wire 1 j sSHR~input_o $end
$var wire 1 k sNOT~input_o $end
$var wire 1 l RwriteAC~7_combout $end
$var wire 1 m sSOP~input_o $end
$var wire 1 n sIM~input_o $end
$var wire 1 o sOUT~input_o $end
$var wire 1 p RselectRDM~3_combout $end
$var wire 1 q t0~0_combout $end
$var wire 1 r t0~q $end
$var wire 1 s t2~0_combout $end
$var wire 1 t t2~q $end
$var wire 1 u t4~0_combout $end
$var wire 1 v t4~1_combout $end
$var wire 1 w t4~q $end
$var wire 1 x t5~0_combout $end
$var wire 1 y t5~q $end
$var wire 1 z sZ~input_o $end
$var wire 1 { sJN~input_o $end
$var wire 1 | sN~input_o $end
$var wire 1 } sJZ~input_o $end
$var wire 1 ~ RincrementPC~0_combout $end
$var wire 1 !! sJ~input_o $end
$var wire 1 "! sIND~input_o $end
$var wire 1 #! sDIR~input_o $end
$var wire 1 $! RincrementPC~1_combout $end
$var wire 1 %! RincrementPC~2_combout $end
$var wire 1 &! RincrementPC~3_combout $end
$var wire 1 '! got0~1_combout $end
$var wire 1 (! t8~0_combout $end
$var wire 1 )! t6~0_combout $end
$var wire 1 *! t6~q $end
$var wire 1 +! t7~0_combout $end
$var wire 1 ,! t7~q $end
$var wire 1 -! sSTA~input_o $end
$var wire 1 .! sIN~input_o $end
$var wire 1 /! RwriteRDM~1_combout $end
$var wire 1 0! RwriteREM~0_combout $end
$var wire 1 1! RwriteREM~5_combout $end
$var wire 1 2! RwritePC~3_combout $end
$var wire 1 3! t8~1_combout $end
$var wire 1 4! t8~q $end
$var wire 1 5! t9~0_combout $end
$var wire 1 6! t9~1_combout $end
$var wire 1 7! t9~q $end
$var wire 1 8! got0~0_combout $end
$var wire 1 9! RwritePC~4_combout $end
$var wire 1 :! RwriteRDM~9_combout $end
$var wire 1 ;! sNOP~input_o $end
$var wire 1 <! got0~2_combout $end
$var wire 1 =! RwriteAC~4_combout $end
$var wire 1 >! got0~3_combout $end
$var wire 1 ?! got0~4_combout $end
$var wire 1 @! got0~5_combout $end
$var wire 1 A! got0~q $end
$var wire 1 B! t1~0_combout $end
$var wire 1 C! t1~q $end
$var wire 1 D! t3~0_combout $end
$var wire 1 E! t3~q $end
$var wire 1 F! RwriteAC~6_combout $end
$var wire 1 G! RwriteAC~5_combout $end
$var wire 1 H! RwriteAC~10_combout $end
$var wire 1 I! RwriteAC~8_combout $end
$var wire 1 J! RwriteAC~feeder_combout $end
$var wire 1 K! RwriteAC~q $end
$var wire 1 L! RwritePC~q $end
$var wire 1 M! RwriteN~q $end
$var wire 1 N! RwriteZ~feeder_combout $end
$var wire 1 O! RwriteZ~q $end
$var wire 1 P! RwriteRDM~2_combout $end
$var wire 1 Q! RwritePC~2_combout $end
$var wire 1 R! RselectRDM~2_combout $end
$var wire 1 S! RwriteRDM~0_combout $end
$var wire 1 T! RwriteRDM~3_combout $end
$var wire 1 U! RwriteRDM~5_combout $end
$var wire 1 V! RwriteRDM~4_combout $end
$var wire 1 W! RwriteRDM~6_combout $end
$var wire 1 X! RwriteRDM~7_combout $end
$var wire 1 Y! RwriteRDM~8_combout $end
$var wire 1 Z! RwriteRDM~q $end
$var wire 1 [! RwriteRI~q $end
$var wire 1 \! RwriteOUT~2_combout $end
$var wire 1 ]! RwriteOUT~q $end
$var wire 1 ^! RwriteRDM~10_combout $end
$var wire 1 _! RwriteREM~4_combout $end
$var wire 1 `! RwriteREM~6_combout $end
$var wire 1 a! RwriteREM~2_combout $end
$var wire 1 b! RwriteREM~1_combout $end
$var wire 1 c! RwriteREM~3_combout $end
$var wire 1 d! RwriteREM~7_combout $end
$var wire 1 e! RwriteREM~q $end
$var wire 1 f! RwriteMEM~1_combout $end
$var wire 1 g! RwriteMEM~0_combout $end
$var wire 1 h! RwriteMEM~2_combout $end
$var wire 1 i! RwriteMEM~q $end
$var wire 1 j! RselectREM~q $end
$var wire 1 k! RincrementPC~4_combout $end
$var wire 1 l! RincrementPC~5_combout $end
$var wire 1 m! RincrementPC~q $end
$var wire 1 n! RselectRDM~4_combout $end
$var wire 1 o! RselectRDM~9_combout $end
$var wire 1 p! RselectRDM~5_combout $end
$var wire 1 q! RselectRDM~6_combout $end
$var wire 1 r! RselectRDM~7_combout $end
$var wire 1 s! RselectRDM~8_combout $end
$var wire 1 t! RwriteAC~9_combout $end
$var wire 1 u! RopULA~0_combout $end
$var wire 1 v! RopULA~1_combout $end
$var wire 1 w! RopULA~2_combout $end
$var wire 1 x! RopULA~3_combout $end
$var wire 1 y! RopULA [2] $end
$var wire 1 z! RopULA [1] $end
$var wire 1 {! RopULA [0] $end
$var wire 1 |! RselectRDM [1] $end
$var wire 1 }! RselectRDM [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
1(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
15
06
07
08
0;
0:
09
0=
0<
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
xH
0I
1J
xK
1L
1M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
1f
0g
0h
0i
0j
0k
1l
0m
0n
0o
0p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
1~
0!!
1"!
0#!
0$!
1%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
0b!
1c!
1d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
1t!
0u!
0v!
0w!
0x!
0{!
0z!
0y!
0}!
0|!
$end
#20000
1!
1`
0H
1a
1C!
1r
1j!
1e!
1W
1Y
1q!
1k!
1V!
1E
1>
1s
0c!
0B!
1r!
1W!
1l!
0d!
1X!
1s!
1Y!
#40000
0!
0`
1H
0a
#60000
1!
1`
0H
1a
0C!
1t
1|!
1m!
0j!
0e!
1Z!
1T
0W
0Y
1Z
1\
0q!
0k!
0V!
1D
0E
0>
18
1<
1D!
0s
0r!
0W!
0l!
0X!
0s!
0Y!
#80000
0!
0`
1H
0a
#100000
1!
1`
0H
1a
1E!
0t
0|!
0m!
1[!
0Z!
0T
1U
0Z
0\
1a!
1u
0D
1F
08
0<
0D!
1c!
1v
1d!
#120000
0!
0`
1H
0a
#140000
1!
1`
0H
1a
0E!
1w
1j!
1e!
0[!
0U
1W
1Y
0a!
1S!
0F
1E
1>
1x
0v
1l!
1T!
0c!
1s!
1Y!
0d!
#160000
0!
0`
1H
0a
#180000
1!
1`
0H
1a
1y
0w
1|!
1m!
0j!
0e!
1Z!
1T
0W
0Y
1Z
1\
1_!
0S!
1D
0E
0>
18
1<
1)!
0l!
0x
0T!
1d!
0s!
0Y!
#200000
0!
0`
1H
0a
#220000
1!
1`
0H
1a
1*!
0y
0|!
0m!
1e!
0Z!
0T
1W
0Z
0\
1S!
0_!
1(!
0D
1E
08
0<
0)!
1T!
1s!
0d!
1+!
1Y!
#240000
0!
0`
1H
0a
#260000
1!
1`
0H
1a
1,!
0*!
1|!
0e!
1Z!
1T
0W
1\
1_!
0S!
1D
0E
1<
13!
0+!
0T!
1d!
0s!
0Y!
#280000
0!
0`
1H
0a
#300000
1!
1`
0H
1a
14!
0,!
0|!
1e!
0Z!
0T
1W
0\
0n!
1R!
15!
0_!
0D
1E
0<
03!
1T!
16!
0d!
1Y!
#320000
0!
0`
1H
0a
#340000
1!
1`
0H
1a
17!
04!
0e!
1Z!
1T
0W
1H!
1=!
18!
1n!
0R!
1D
0E
1>!
0T!
1?!
0Y!
1@!
#360000
0!
0`
1H
0a
#380000
1!
1`
0H
1a
1A!
0Z!
0T
0u
0D
0q
0(!
06!
#400000
0!
0`
1H
0a
#420000
1!
1`
0H
1a
07!
0r
0H!
0=!
08!
05!
1c!
0>!
1d!
0?!
0@!
#440000
0!
0`
1H
0a
#460000
1!
1`
0H
1a
0A!
1j!
1e!
1W
1Y
1E
1>
1B!
1q
#480000
0!
0`
1H
0a
#500000
1!
1`
0H
1a
1C!
1r
1q!
1k!
1V!
1s
0c!
0B!
1r!
1W!
1l!
0d!
1X!
1s!
1Y!
#520000
0!
0`
1H
0a
#540000
1!
1`
0H
1a
0C!
1t
1|!
1m!
0j!
0e!
1Z!
1T
0W
0Y
1Z
1\
0q!
0k!
0V!
1D
0E
0>
18
1<
1D!
0s
0r!
0W!
0l!
0X!
0s!
0Y!
#560000
0!
0`
1H
0a
#580000
1!
1`
0H
1a
1E!
0t
0|!
0m!
1[!
0Z!
0T
1U
0Z
0\
1a!
1u
0D
1F
08
0<
0D!
1c!
1v
1d!
#600000
0!
0`
1H
0a
#620000
1!
1`
0H
1a
0E!
1w
1j!
1e!
0[!
0U
1W
1Y
0a!
1S!
0F
1E
1>
1x
0v
1l!
1T!
0c!
1s!
1Y!
0d!
#640000
0!
0`
1H
0a
#660000
1!
1`
0H
1a
1y
0w
1|!
1m!
0j!
0e!
1Z!
1T
0W
0Y
1Z
1\
1_!
0S!
1D
0E
0>
18
1<
1)!
0l!
0x
0T!
1d!
0s!
0Y!
#680000
0!
0`
1H
0a
#700000
1!
1`
0H
1a
1*!
0y
0|!
0m!
1e!
0Z!
0T
1W
0Z
0\
1S!
0_!
1(!
0D
1E
08
0<
0)!
1T!
1s!
0d!
1+!
1Y!
#720000
0!
0`
1H
0a
#740000
1!
1`
0H
1a
1,!
0*!
1|!
0e!
1Z!
1T
0W
1\
1_!
0S!
1D
0E
1<
13!
0+!
0T!
1d!
0s!
0Y!
#760000
0!
0`
1H
0a
#780000
1!
1`
0H
1a
14!
0,!
0|!
1e!
0Z!
0T
1W
0\
0n!
1R!
15!
0_!
0D
1E
0<
03!
1T!
16!
0d!
1Y!
#800000
0!
0`
1H
0a
#820000
1!
1`
0H
1a
17!
04!
0e!
1Z!
1T
0W
1H!
1=!
18!
1n!
0R!
1D
0E
1>!
0T!
1?!
0Y!
1@!
#840000
0!
0`
1H
0a
#860000
1!
1`
0H
1a
1A!
0Z!
0T
0u
0D
0q
0(!
06!
#880000
0!
0`
1H
0a
#900000
1!
1`
0H
1a
07!
0r
0H!
0=!
08!
05!
1c!
0>!
1d!
0?!
0@!
#920000
0!
0`
1H
0a
#940000
1!
1`
0H
1a
0A!
1j!
1e!
1W
1Y
1E
1>
1B!
1q
#960000
0!
0`
1H
0a
#980000
1!
1`
0H
1a
1C!
1r
1q!
1k!
1V!
1s
0c!
0B!
1r!
1W!
1l!
0d!
1X!
1s!
1Y!
#1000000
