{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1685334081314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1685334081330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 28 22:21:20 2023 " "Processing started: Sun May 28 22:21:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1685334081330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334081330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica06 -c practica06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica06 -c practica06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334081330 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1685334083720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1685334083720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-behavioral " "Found design unit 1: div_frec-behavioral" {  } { { "div_frec.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/div_frec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125058 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/div_frec.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behavioral " "Found design unit 1: memory-behavioral" {  } { { "memory.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125074 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_datos-behavioral " "Found design unit 1: divisor_datos-behavioral" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/divisor_datos.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125105 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_datos " "Found entity 1: divisor_datos" {  } { { "divisor_datos.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/divisor_datos.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_1-behavioral " "Found design unit 1: registro_1-behavioral" {  } { { "registro_1.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125121 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_1 " "Found entity 1: registro_1" {  } { { "registro_1.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file incrementador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementador-Behavioral " "Found design unit 1: incrementador-Behavioral" {  } { { "incrementador.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/incrementador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125136 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementador " "Found entity 1: incrementador" {  } { { "incrementador.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/incrementador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_direccion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_direccion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_direccion-Behavioral " "Found design unit 1: mux_direccion-Behavioral" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125168 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_direccion " "Found entity 1: mux_direccion" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_interna.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_interna.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_interna-Behavioral " "Found design unit 1: logica_interna-Behavioral" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125183 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_interna " "Found entity 1: logica_interna" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_12-behavioral " "Found design unit 1: registro_12-behavioral" {  } { { "registro_12.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_12.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125199 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_12 " "Found entity 1: registro_12" {  } { { "registro_12.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica06 " "Found entity 1: practica06" {  } { { "practica06.bdf" "" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/practica06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "implementacion.bdf 1 1 " "Found 1 design units, including 1 entities, in source file implementacion.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 implementacion " "Found entity 1: implementacion" {  } { { "implementacion.bdf" "" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro-behavioral " "Found design unit 1: registro-behavioral" {  } { { "registro.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125246 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro " "Found entity 1: registro" {  } { { "registro.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_outs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_outs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_outs-behavioral " "Found design unit 1: registro_outs-behavioral" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125277 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_outs " "Found entity 1: registro_outs" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_inputs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_inputs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_inputs-Behavioral " "Found design unit 1: mux_inputs-Behavioral" {  } { { "mux_inputs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_inputs.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125293 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_inputs " "Found entity 1: mux_inputs" {  } { { "mux_inputs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_inputs.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1685334125293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125293 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "implementacion " "Elaborating entity \"implementacion\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1685334125496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica06 practica06:secuenciador " "Elaborating entity \"practica06\" for hierarchy \"practica06:secuenciador\"" {  } { { "implementacion.bdf" "secuenciador" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { 104 360 504 264 "secuenciador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_interna practica06:secuenciador\|logica_interna:IntLogic " "Elaborating entity \"logica_interna\" for hierarchy \"practica06:secuenciador\|logica_interna:IntLogic\"" {  } { { "practica06.bdf" "IntLogic" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/practica06.bdf" { { -16 456 640 96 "IntLogic" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel logica_interna.vhd(19) " "VHDL Process Statement warning at logica_interna.vhd(19): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "npl logica_interna.vhd(19) " "VHDL Process Statement warning at logica_interna.vhd(19): inferring latch(es) for signal or variable \"npl\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nmap logica_interna.vhd(19) " "VHDL Process Statement warning at logica_interna.vhd(19): inferring latch(es) for signal or variable \"nmap\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "nvect logica_interna.vhd(19) " "VHDL Process Statement warning at logica_interna.vhd(19): inferring latch(es) for signal or variable \"nvect\", which holds its previous value in one or more paths through the process" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nvect logica_interna.vhd(19) " "Inferred latch for \"nvect\" at logica_interna.vhd(19)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nmap logica_interna.vhd(19) " "Inferred latch for \"nmap\" at logica_interna.vhd(19)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "npl logica_interna.vhd(19) " "Inferred latch for \"npl\" at logica_interna.vhd(19)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel logica_interna.vhd(19) " "Inferred latch for \"sel\" at logica_interna.vhd(19)" {  } { { "logica_interna.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/logica_interna.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125511 "|practica06|logica_interna:IntLogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_direccion practica06:secuenciador\|mux_direccion:MuxDireccion " "Elaborating entity \"mux_direccion\" for hierarchy \"practica06:secuenciador\|mux_direccion:MuxDireccion\"" {  } { { "practica06.bdf" "MuxDireccion" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/practica06.bdf" { { 112 424 600 224 "MuxDireccion" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125527 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida mux_direccion.vhd(15) " "VHDL Process Statement warning at mux_direccion.vhd(15): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685334125527 "|practica06|mux_direccion:MuxDireccion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] mux_direccion.vhd(15) " "Inferred latch for \"salida\[0\]\" at mux_direccion.vhd(15)" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125527 "|practica06|mux_direccion:MuxDireccion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] mux_direccion.vhd(15) " "Inferred latch for \"salida\[1\]\" at mux_direccion.vhd(15)" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125527 "|practica06|mux_direccion:MuxDireccion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] mux_direccion.vhd(15) " "Inferred latch for \"salida\[2\]\" at mux_direccion.vhd(15)" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125527 "|practica06|mux_direccion:MuxDireccion"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] mux_direccion.vhd(15) " "Inferred latch for \"salida\[3\]\" at mux_direccion.vhd(15)" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125527 "|practica06|mux_direccion:MuxDireccion"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_12 practica06:secuenciador\|registro_12:MicroPC " "Elaborating entity \"registro_12\" for hierarchy \"practica06:secuenciador\|registro_12:MicroPC\"" {  } { { "practica06.bdf" "MicroPC" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/practica06.bdf" { { 128 152 360 240 "MicroPC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementador practica06:secuenciador\|incrementador:Inc " "Elaborating entity \"incrementador\" for hierarchy \"practica06:secuenciador\|incrementador:Inc\"" {  } { { "practica06.bdf" "Inc" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/practica06.bdf" { { 248 416 608 328 "Inc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_inputs mux_inputs:Entradas " "Elaborating entity \"mux_inputs\" for hierarchy \"mux_inputs:Entradas\"" {  } { { "implementacion.bdf" "Entradas" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { 288 1464 1600 432 "Entradas" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125558 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I3 mux_inputs.vhd(28) " "VHDL Process Statement warning at mux_inputs.vhd(28): signal \"I3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_inputs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_inputs.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685334125574 "|implementacion|mux_inputs:Entradas"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "O mux_inputs.vhd(19) " "VHDL Process Statement warning at mux_inputs.vhd(19): inferring latch(es) for signal or variable \"O\", which holds its previous value in one or more paths through the process" {  } { { "mux_inputs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_inputs.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1685334125574 "|implementacion|mux_inputs:Entradas"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "O mux_inputs.vhd(19) " "Inferred latch for \"O\" at mux_inputs.vhd(19)" {  } { { "mux_inputs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_inputs.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125574 "|implementacion|mux_inputs:Entradas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro registro:Prueba " "Elaborating entity \"registro\" for hierarchy \"registro:Prueba\"" {  } { { "implementacion.bdf" "Prueba" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { 288 1056 1256 400 "Prueba" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:inst2 " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:inst2\"" {  } { { "implementacion.bdf" "inst2" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { -80 152 296 0 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_datos divisor_datos:div_data " "Elaborating entity \"divisor_datos\" for hierarchy \"divisor_datos:div_data\"" {  } { { "implementacion.bdf" "div_data" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { 152 768 968 296 "div_data" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:inst " "Elaborating entity \"memory\" for hierarchy \"memory:inst\"" {  } { { "implementacion.bdf" "inst" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { 152 568 744 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125605 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memory.vhd(52) " "VHDL Process Statement warning at memory.vhd(52): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/memory.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1685334125605 "|implementacion|memory:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[15\] memory.vhd(15) " "Using initial value X (don't care) for net \"internal_mem\[15\]\" at memory.vhd(15)" {  } { { "memory.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/memory.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334125605 "|implementacion|memory:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_1 registro_1:VF " "Elaborating entity \"registro_1\" for hierarchy \"registro_1:VF\"" {  } { { "implementacion.bdf" "VF" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { 400 1056 1224 512 "VF" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_outs registro_outs:SALIDAS " "Elaborating entity \"registro_outs\" for hierarchy \"registro_outs:SALIDAS\"" {  } { { "implementacion.bdf" "SALIDAS" { Schematic "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/implementacion.bdf" { { 512 1056 1264 624 "SALIDAS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334125636 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[3\]\" " "Converted tri-state node feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[3\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[2\]\" " "Converted tri-state node feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[2\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[1\]\" " "Converted tri-state node feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[1\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[0\]\" " "Converted tri-state node feeding \"practica06:secuenciador\|mux_direccion:MuxDireccion\|salida\[0\]\" into a selector" {  } { { "mux_direccion.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_direccion.vhd" 15 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro:Instrucciones\|data_out\[0\] " "Converted tri-state buffer \"registro:Instrucciones\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "registro.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro:Instrucciones\|data_out\[1\] " "Converted tri-state buffer \"registro:Instrucciones\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "registro.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro:Prueba\|data_out\[0\] " "Converted tri-state buffer \"registro:Prueba\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "registro.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro:Prueba\|data_out\[1\] " "Converted tri-state buffer \"registro:Prueba\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "registro.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "practica06:secuenciador\|registro_12:MicroPC\|data_out\[0\] " "Converted tri-state buffer \"practica06:secuenciador\|registro_12:MicroPC\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "registro_12.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_12.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "practica06:secuenciador\|registro_12:MicroPC\|data_out\[1\] " "Converted tri-state buffer \"practica06:secuenciador\|registro_12:MicroPC\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "registro_12.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_12.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "practica06:secuenciador\|registro_12:MicroPC\|data_out\[2\] " "Converted tri-state buffer \"practica06:secuenciador\|registro_12:MicroPC\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "registro_12.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_12.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "practica06:secuenciador\|registro_12:MicroPC\|data_out\[3\] " "Converted tri-state buffer \"practica06:secuenciador\|registro_12:MicroPC\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "registro_12.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_12.vhd" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1685334126199 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1685334126199 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "mux_inputs:Entradas\|O " "LATCH primitive \"mux_inputs:Entradas\|O\" is permanently enabled" {  } { { "mux_inputs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/mux_inputs.vhd" 13 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1685334126261 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "registro_outs:SALIDAS\|data_out\[5\] OUTS\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"registro_outs:SALIDAS\|data_out\[5\]\" to the node \"OUTS\[5\]\" into a wire" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685334126996 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "registro_outs:SALIDAS\|data_out\[4\] OUTS\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"registro_outs:SALIDAS\|data_out\[4\]\" to the node \"OUTS\[4\]\" into a wire" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685334126996 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "registro_outs:SALIDAS\|data_out\[3\] OUTS\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"registro_outs:SALIDAS\|data_out\[3\]\" to the node \"OUTS\[3\]\" into a wire" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685334126996 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "registro_outs:SALIDAS\|data_out\[2\] OUTS\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"registro_outs:SALIDAS\|data_out\[2\]\" to the node \"OUTS\[2\]\" into a wire" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685334126996 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "registro_outs:SALIDAS\|data_out\[1\] OUTS\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"registro_outs:SALIDAS\|data_out\[1\]\" to the node \"OUTS\[1\]\" into a wire" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685334126996 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "registro_outs:SALIDAS\|data_out\[0\] OUTS\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"registro_outs:SALIDAS\|data_out\[0\]\" to the node \"OUTS\[0\]\" into a wire" {  } { { "registro_outs.vhd" "" { Text "C:/Users/alexi/OneDrive/Documentos/Universidad/OAC/practica06/registro_outs.vhd" 12 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1685334126996 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1685334126996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1685334127324 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1685334128995 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1685334128995 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1685334129183 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1685334129183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "69 " "Implemented 69 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1685334129183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1685334129183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1685334129277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 28 22:22:09 2023 " "Processing ended: Sun May 28 22:22:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1685334129277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1685334129277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1685334129277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1685334129277 ""}
