Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Aug  1 22:17:16 2024
| Host         : DESKTOP-PSI4IU2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Everything_wrapper_control_sets_placed.rpt
| Design       : Everything_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   255 |
|    Minimum number of control sets                        |   255 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   755 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   255 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    53 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |    18 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     6 |
| >= 16              |   106 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1116 |          336 |
| No           | No                    | Yes                    |             111 |           41 |
| No           | Yes                   | No                     |             560 |          230 |
| Yes          | No                    | No                     |             893 |          242 |
| Yes          | No                    | Yes                    |              60 |           15 |
| Yes          | Yes                   | No                     |            2601 |          703 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                                       Clock Signal                                                                                      |                                                                                                                                       Enable Signal                                                                                                                                       |                                                                                                                                              Set/Reset Signal                                                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]                                                                           |                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_flag_slice_reg[0]_1                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_flag_slice_reg[1]_0                                                          | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                          |                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                               |                                                                                                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                           |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                                 |                1 |              2 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                                                     |                1 |              2 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/reset_1_i_1_n_0                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                |                                                                                                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                    |                1 |              3 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                               |                                                                                                                                                                                                                                                                                                            |                3 |              3 |         1.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo          |                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                      |                1 |              3 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                 |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                     | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[1]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                    | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                         |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                                                      |                                                                                                                                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[11]_i_1_n_0                                                                  |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/PS7_i[0]                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                2 |              4 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0]_0[0]                                                                                                                                   | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/reset_in                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_clocking/tx_reset                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/DS_GEN_SYNCEN_BIT.dmacr_i_reg[3]_0[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                      | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_ID_REG                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_ID_REG                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                             | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                  |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                           |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                                                                                                                        |                1 |              5 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                2 |              5 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                              |                2 |              6 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]_0[0]                                                      | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                        |                2 |              6 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                      | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                      | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                             | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              7 |         3.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_1[0]                                                                                                                                             |                2 |              7 |         3.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/E[0]                                                                                                                                                                                                               | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.irqdelay_wren_i_reg_0[0]                                                                                                                                             |                3 |              8 |         2.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2__0_n_0                                                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                     | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt                                                                                                                                                                                                      | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                     | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |                4 |              8 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                               | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_2[0]                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                     |                                                                                                                                                                                                                                                                                                            |                5 |              8 |         1.60 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.s2mm_axi2ip_wrdata_cdc_tig_reg[19][0]                                                  |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |              8 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18][0]                                                  |                2 |              8 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_0                                                                                                                                          |                3 |              8 |         2.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |              9 |         1.80 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                    | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |              9 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |         3.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                3 |             10 |         3.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_STATUS_MONI_EN_REG                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                4 |             10 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                    | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                     |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                         |                                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             10 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                             | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/util_vector_logic_1/Res[0]                                                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                              |                                                                                                                                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                5 |             11 |         2.20 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                3 |             11 |         3.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2_1                                                                                                                                                          |                2 |             11 |         5.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                   |                5 |             11 |         2.20 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_10M_SPEED_BIT_LOC_REG                                                                                                                   | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                5 |             12 |         2.40 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                6 |             12 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             12 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                5 |             13 |         2.60 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/vert_count[12]_i_1__0_n_0                                                                                                                                                         | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt                                                                                                                                                                                                     | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                3 |             13 |         4.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                 |                7 |             14 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                     |                5 |             14 |         2.80 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                                    | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                                                 |                6 |             14 |         2.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_ZYNQ_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                6 |             15 |         2.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                7 |             15 |         2.14 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                5 |             16 |         3.20 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG                                                                                                                                | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                4 |             16 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                    |                                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                    |                                                                                                                                                                                                                                                                                                            |                2 |             16 |         8.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                9 |             16 |         1.78 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG                                                                                                                               | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                5 |             16 |         3.20 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                     | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             16 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                4 |             16 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_0                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |                4 |             16 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                           |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                                            |                3 |             17 |         5.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                         | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                4 |             18 |         4.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             18 |         3.60 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                             | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             18 |         4.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                             |                6 |             18 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                       |                4 |             18 |         4.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |             19 |         4.75 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3][0]                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                4 |             19 |         4.75 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             19 |         3.17 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                          |                                                                                                                                                                                                                                                                                                            |                3 |             20 |         6.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                6 |             21 |         3.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                7 |             21 |         3.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                            |                9 |             22 |         2.44 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[7]                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                9 |             22 |         2.44 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                         | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg                                    |                4 |             22 |         5.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                       |                4 |             22 |         5.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               12 |             22 |         1.83 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                            |                9 |             22 |         2.44 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                             | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                6 |             24 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             24 |         3.43 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                6 |             25 |         4.17 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                          |                                                                                                                                                                                                                                                                                                            |               14 |             26 |         1.86 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                            |                                                                                                                                                                                                                                                                                                            |                4 |             26 |         6.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                            |                8 |             28 |         3.50 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                                            |                4 |             28 |         7.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                                            |                5 |             28 |         5.60 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                     |                                                                                                                                                                                                                                                                                                            |                4 |             28 |         7.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               15 |             31 |         2.07 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                               | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                8 |             31 |         3.88 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_calc_error_reg0                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               11 |             32 |         2.91 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[7]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |               10 |             32 |         3.20 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[6]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[8]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                        |                                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                            |                                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                    | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1__0_n_0                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[5]                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg     |               11 |             32 |         2.91 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                          | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                              | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               12 |             33 |         2.75 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/PS7_i[0]                                                                                                 | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                9 |             33 |         3.67 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |               17 |             34 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                        |                                                                                                                                                                                                                                                                                                            |               12 |             34 |         2.83 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_calc_error_reg0                                                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                  |                6 |             35 |         5.83 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                         |               15 |             36 |         2.40 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                      | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                      |                7 |             36 |         5.14 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                   | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |                9 |             38 |         4.22 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                       |                                                                                                                                                                                                                                                                                                            |               13 |             38 |         2.92 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                                    | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                     |               11 |             38 |         3.45 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               14 |             38 |         2.71 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/DVI_Transmitter_0/inst/reset_syn/AR[0]                                                                                                                                                                                                                             |               21 |             42 |         2.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |               15 |             42 |         2.80 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                      |                                                                                                                                                                                                                                                                                                            |                6 |             42 |         7.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                 |                                                                                                                                                                                                                                                                                                            |                6 |             43 |         7.17 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                        |               11 |             43 |         3.91 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                            |                9 |             43 |         4.78 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                         | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                7 |             45 |         6.43 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                9 |             45 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                             | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                                     |                8 |             46 |         5.75 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               19 |             48 |         2.53 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2__0_n_0                                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                            |                8 |             48 |         6.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1__0_n_0                                                                                                                                                     |               10 |             48 |         4.80 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                          | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_0[0]                                                                                                                                                                              |               10 |             50 |         5.00 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                                              |                7 |             50 |         7.14 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axis_cmd_tvalid_reg                                                                            |                                                                                                                                                                                                                                                                                                            |                7 |             50 |         7.14 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                         |                                                                                                                                                                                                                                                                                                            |                7 |             50 |         7.14 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               19 |             53 |         2.79 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               21 |             58 |         2.76 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               17 |             60 |         3.53 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               18 |             62 |         3.44 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                        |                                                                                                                                                                                                                                                                                                            |               19 |             64 |         3.37 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                            |                                                                                                                                                                                                                                                                                                            |               12 |             64 |         5.33 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                                            |               17 |             67 |         3.94 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               14 |             67 |         4.79 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                                            |               17 |             67 |         3.94 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                   | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               22 |             67 |         3.05 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                                           |               31 |             70 |         2.26 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                       | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_1[0]                                                                                                                                                                                                                 |               12 |             77 |         6.42 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                          |                                                                                                                                                                                                                                                                                                            |               20 |             98 |         4.90 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg_0[0]                                                                                                                                                                                                                 |               32 |            141 |         4.41 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/clk_wiz_0/inst/clk_out1                                                                                                                        |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |               65 |            225 |         3.46 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK1                                                                                                            |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |               77 |            284 |         3.69 |
|  Everything_i/ZYNQ_wrapper_0/inst/ZYNQ_i/processing_system7_0/inst/FCLK_CLK0                                                                                                            |                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                            |              189 |            582 |         3.08 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


