
RTOS_TESTE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cac0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000300  0800cc60  0800cc60  0000dc60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cf60  0800cf60  0000e160  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800cf60  0800cf60  0000df60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cf68  0800cf68  0000e160  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cf68  0800cf68  0000df68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800cf6c  0800cf6c  0000df6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000160  20000000  0800cf70  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00005e38  20000160  0800d0d0  0000e160  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005f98  0800d0d0  0000ef98  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e160  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020213  00000000  00000000  0000e190  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050f1  00000000  00000000  0002e3a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a70  00000000  00000000  00033498  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001442  00000000  00000000  00034f08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c99d  00000000  00000000  0003634a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020f7e  00000000  00000000  00052ce7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009da1e  00000000  00000000  00073c65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111683  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007814  00000000  00000000  001116c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00118edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000160 	.word	0x20000160
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cc48 	.word	0x0800cc48

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000164 	.word	0x20000164
 80001dc:	0800cc48 	.word	0x0800cc48

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005bc:	b480      	push	{r7}
 80005be:	b085      	sub	sp, #20
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	60f8      	str	r0, [r7, #12]
 80005c4:	60b9      	str	r1, [r7, #8]
 80005c6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	4a07      	ldr	r2, [pc, #28]	@ (80005e8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005cc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ce:	68bb      	ldr	r3, [r7, #8]
 80005d0:	4a06      	ldr	r2, [pc, #24]	@ (80005ec <vApplicationGetIdleTaskMemory+0x30>)
 80005d2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	2280      	movs	r2, #128	@ 0x80
 80005d8:	601a      	str	r2, [r3, #0]
}
 80005da:	bf00      	nop
 80005dc:	3714      	adds	r7, #20
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	200001dc 	.word	0x200001dc
 80005ec:	2000027c 	.word	0x2000027c

080005f0 <MX_FREERTOS_Init>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

void MX_FREERTOS_Init(void) {
 80005f0:	b5b0      	push	{r4, r5, r7, lr}
 80005f2:	b0a8      	sub	sp, #160	@ 0xa0
 80005f4:	af00      	add	r7, sp, #0
  osMessageQDef(myQueue_SysCmds, 10, uint16_t);
 80005f6:	4b38      	ldr	r3, [pc, #224]	@ (80006d8 <MX_FREERTOS_Init+0xe8>)
 80005f8:	f107 0490 	add.w	r4, r7, #144	@ 0x90
 80005fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005fe:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue_SysCmdsHandle = osMessageCreate(osMessageQ(myQueue_SysCmds), NULL);
 8000602:	f107 0390 	add.w	r3, r7, #144	@ 0x90
 8000606:	2100      	movs	r1, #0
 8000608:	4618      	mov	r0, r3
 800060a:	f008 f893 	bl	8008734 <osMessageCreate>
 800060e:	4603      	mov	r3, r0
 8000610:	4a32      	ldr	r2, [pc, #200]	@ (80006dc <MX_FREERTOS_Init+0xec>)
 8000612:	6013      	str	r3, [r2, #0]

  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000614:	4b32      	ldr	r3, [pc, #200]	@ (80006e0 <MX_FREERTOS_Init+0xf0>)
 8000616:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 800061a:	461d      	mov	r5, r3
 800061c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000620:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000624:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000628:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800062c:	2100      	movs	r1, #0
 800062e:	4618      	mov	r0, r3
 8000630:	f008 f820 	bl	8008674 <osThreadCreate>
 8000634:	4603      	mov	r3, r0
 8000636:	4a2b      	ldr	r2, [pc, #172]	@ (80006e4 <MX_FREERTOS_Init+0xf4>)
 8000638:	6013      	str	r3, [r2, #0]

  osThreadDef(myTask_Button, StartTask_Button, osPriorityAboveNormal, 0, 256);
 800063a:	4b2b      	ldr	r3, [pc, #172]	@ (80006e8 <MX_FREERTOS_Init+0xf8>)
 800063c:	f107 0458 	add.w	r4, r7, #88	@ 0x58
 8000640:	461d      	mov	r5, r3
 8000642:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000644:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000646:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_ButtonHandle = osThreadCreate(osThread(myTask_Button), NULL);
 800064e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000652:	2100      	movs	r1, #0
 8000654:	4618      	mov	r0, r3
 8000656:	f008 f80d 	bl	8008674 <osThreadCreate>
 800065a:	4603      	mov	r3, r0
 800065c:	4a23      	ldr	r2, [pc, #140]	@ (80006ec <MX_FREERTOS_Init+0xfc>)
 800065e:	6013      	str	r3, [r2, #0]

  osThreadDef(myTask_Controller, StartTask_Controller, osPriorityNormal, 0, 256);
 8000660:	4b23      	ldr	r3, [pc, #140]	@ (80006f0 <MX_FREERTOS_Init+0x100>)
 8000662:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000666:	461d      	mov	r5, r3
 8000668:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800066a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800066c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000670:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_ControllerHandle = osThreadCreate(osThread(myTask_Controller), NULL);
 8000674:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f007 fffa 	bl	8008674 <osThreadCreate>
 8000680:	4603      	mov	r3, r0
 8000682:	4a1c      	ldr	r2, [pc, #112]	@ (80006f4 <MX_FREERTOS_Init+0x104>)
 8000684:	6013      	str	r3, [r2, #0]

  osThreadDef(myTask_Led2, StartTask_Led2, osPriorityNormal, 0, 128);
 8000686:	4b1c      	ldr	r3, [pc, #112]	@ (80006f8 <MX_FREERTOS_Init+0x108>)
 8000688:	f107 0420 	add.w	r4, r7, #32
 800068c:	461d      	mov	r5, r3
 800068e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000690:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000692:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000696:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_Led2Handle = osThreadCreate(osThread(myTask_Led2), NULL);
 800069a:	f107 0320 	add.w	r3, r7, #32
 800069e:	2100      	movs	r1, #0
 80006a0:	4618      	mov	r0, r3
 80006a2:	f007 ffe7 	bl	8008674 <osThreadCreate>
 80006a6:	4603      	mov	r3, r0
 80006a8:	4a14      	ldr	r2, [pc, #80]	@ (80006fc <MX_FREERTOS_Init+0x10c>)
 80006aa:	6013      	str	r3, [r2, #0]

  // Nova Task: Telemetria (Baixa prioridade para não afetar o tempo real dos LEDs)
  osThreadDef(myTask_Telemetry, StartTask_Telemetry, osPriorityLow, 0, 256);
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <MX_FREERTOS_Init+0x110>)
 80006ae:	1d3c      	adds	r4, r7, #4
 80006b0:	461d      	mov	r5, r3
 80006b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80006ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask_TelemetryHandle = osThreadCreate(osThread(myTask_Telemetry), NULL);
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	2100      	movs	r1, #0
 80006c2:	4618      	mov	r0, r3
 80006c4:	f007 ffd6 	bl	8008674 <osThreadCreate>
 80006c8:	4603      	mov	r3, r0
 80006ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000704 <MX_FREERTOS_Init+0x114>)
 80006cc:	6013      	str	r3, [r2, #0]
}
 80006ce:	bf00      	nop
 80006d0:	37a0      	adds	r7, #160	@ 0xa0
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bdb0      	pop	{r4, r5, r7, pc}
 80006d6:	bf00      	nop
 80006d8:	0800cc60 	.word	0x0800cc60
 80006dc:	200001d8 	.word	0x200001d8
 80006e0:	0800cc7c 	.word	0x0800cc7c
 80006e4:	200001c4 	.word	0x200001c4
 80006e8:	0800cca8 	.word	0x0800cca8
 80006ec:	200001c8 	.word	0x200001c8
 80006f0:	0800ccd8 	.word	0x0800ccd8
 80006f4:	200001cc 	.word	0x200001cc
 80006f8:	0800cd00 	.word	0x0800cd00
 80006fc:	200001d0 	.word	0x200001d0
 8000700:	0800cd30 	.word	0x0800cd30
 8000704:	200001d4 	.word	0x200001d4

08000708 <StartDefaultTask>:

/* USER CODE BEGIN Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  MX_USB_DEVICE_Init();
 8000710:	f00a fb7a 	bl	800ae08 <MX_USB_DEVICE_Init>
  HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000714:	2200      	movs	r2, #0
 8000716:	2105      	movs	r1, #5
 8000718:	2026      	movs	r0, #38	@ 0x26
 800071a:	f000 ffeb 	bl	80016f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800071e:	2026      	movs	r0, #38	@ 0x26
 8000720:	f001 f804 	bl	800172c <HAL_NVIC_EnableIRQ>
  HAL_UART_Receive_IT(&huart2, uart_rx_byte, 1);
 8000724:	2201      	movs	r2, #1
 8000726:	4913      	ldr	r1, [pc, #76]	@ (8000774 <StartDefaultTask+0x6c>)
 8000728:	4813      	ldr	r0, [pc, #76]	@ (8000778 <StartDefaultTask+0x70>)
 800072a:	f003 fc94 	bl	8004056 <HAL_UART_Receive_IT>

  osDelay(1000);
 800072e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000732:	f007 ffeb 	bl	800870c <osDelay>
  myPrintf(PERIPHERAL_USART, "--- SISTEMA INICIADO ---\r\n");
 8000736:	4911      	ldr	r1, [pc, #68]	@ (800077c <StartDefaultTask+0x74>)
 8000738:	2000      	movs	r0, #0
 800073a:	f000 fb2f 	bl	8000d9c <myPrintf>

  for(;;) {
      if (global_CO2 > 1000) {
 800073e:	4b10      	ldr	r3, [pc, #64]	@ (8000780 <StartDefaultTask+0x78>)
 8000740:	881b      	ldrh	r3, [r3, #0]
 8000742:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000746:	d911      	bls.n	800076c <StartDefaultTask+0x64>
          myPrintf(PERIPHERAL_USART, "ALERTA: CO2 Critico (%d)!\r\n", global_CO2);
 8000748:	4b0d      	ldr	r3, [pc, #52]	@ (8000780 <StartDefaultTask+0x78>)
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	461a      	mov	r2, r3
 800074e:	490d      	ldr	r1, [pc, #52]	@ (8000784 <StartDefaultTask+0x7c>)
 8000750:	2000      	movs	r0, #0
 8000752:	f000 fb23 	bl	8000d9c <myPrintf>
          osMessagePut(myQueue_SysCmdsHandle, CMD_EMERGENCY, 0);
 8000756:	4b0c      	ldr	r3, [pc, #48]	@ (8000788 <StartDefaultTask+0x80>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	2200      	movs	r2, #0
 800075c:	2104      	movs	r1, #4
 800075e:	4618      	mov	r0, r3
 8000760:	f008 f810 	bl	8008784 <osMessagePut>
          global_CO2 = 400;
 8000764:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <StartDefaultTask+0x78>)
 8000766:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800076a:	801a      	strh	r2, [r3, #0]
      }
	  osDelay(200);
 800076c:	20c8      	movs	r0, #200	@ 0xc8
 800076e:	f007 ffcd 	bl	800870c <osDelay>
      if (global_CO2 > 1000) {
 8000772:	e7e4      	b.n	800073e <StartDefaultTask+0x36>
 8000774:	200001c0 	.word	0x200001c0
 8000778:	200004c8 	.word	0x200004c8
 800077c:	0800cd4c 	.word	0x0800cd4c
 8000780:	20000000 	.word	0x20000000
 8000784:	0800cd68 	.word	0x0800cd68
 8000788:	200001d8 	.word	0x200001d8

0800078c <StartTask_Telemetry>:
/* USER CODE BEGIN Header_StartTask_Telemetry */
/**
 * TASK: Envia dados aleatórios no formato exato da imagem quando ativado por 'T'
 */
void StartTask_Telemetry(void const * argument)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        if(telemetry_active)
 8000794:	4b25      	ldr	r3, [pc, #148]	@ (800082c <StartTask_Telemetry+0xa0>)
 8000796:	781b      	ldrb	r3, [r3, #0]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d041      	beq.n	8000820 <StartTask_Telemetry+0x94>
        {
            // Gerar valores aleatórios conforme pedido
            int col = rand() % 2;           // 0 ou 1
 800079c:	f00b f844 	bl	800b828 <rand>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	f003 0301 	and.w	r3, r3, #1
 80007a8:	bfb8      	it	lt
 80007aa:	425b      	neglt	r3, r3
 80007ac:	617b      	str	r3, [r7, #20]
            int cap = rand() % 2;           // 0 ou 1 (mantido "caputado" como pedido)
 80007ae:	f00b f83b 	bl	800b828 <rand>
 80007b2:	4603      	mov	r3, r0
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	f003 0301 	and.w	r3, r3, #1
 80007ba:	bfb8      	it	lt
 80007bc:	425b      	neglt	r3, r3
 80007be:	613b      	str	r3, [r7, #16]
            int fum = rand() % 2;           // 0 ou 1
 80007c0:	f00b f832 	bl	800b828 <rand>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	f003 0301 	and.w	r3, r3, #1
 80007cc:	bfb8      	it	lt
 80007ce:	425b      	neglt	r3, r3
 80007d0:	60fb      	str	r3, [r7, #12]
            int tem = 18 + (rand() % 23);   // 18 a 40
 80007d2:	f00b f829 	bl	800b828 <rand>
 80007d6:	4601      	mov	r1, r0
 80007d8:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <StartTask_Telemetry+0xa4>)
 80007da:	fb83 2301 	smull	r2, r3, r3, r1
 80007de:	440b      	add	r3, r1
 80007e0:	111a      	asrs	r2, r3, #4
 80007e2:	17cb      	asrs	r3, r1, #31
 80007e4:	1ad2      	subs	r2, r2, r3
 80007e6:	4613      	mov	r3, r2
 80007e8:	005b      	lsls	r3, r3, #1
 80007ea:	4413      	add	r3, r2
 80007ec:	00db      	lsls	r3, r3, #3
 80007ee:	1a9b      	subs	r3, r3, r2
 80007f0:	1aca      	subs	r2, r1, r3
 80007f2:	f102 0312 	add.w	r3, r2, #18
 80007f6:	60bb      	str	r3, [r7, #8]

            // Formato de saída exato para compatibilidade com o outro software
            myPrintf(PERIPHERAL_USART, "colisao: %d\r\n", col);
 80007f8:	697a      	ldr	r2, [r7, #20]
 80007fa:	490e      	ldr	r1, [pc, #56]	@ (8000834 <StartTask_Telemetry+0xa8>)
 80007fc:	2000      	movs	r0, #0
 80007fe:	f000 facd 	bl	8000d9c <myPrintf>
            myPrintf(PERIPHERAL_USART, "caputado: %d\r\n", cap);
 8000802:	693a      	ldr	r2, [r7, #16]
 8000804:	490c      	ldr	r1, [pc, #48]	@ (8000838 <StartTask_Telemetry+0xac>)
 8000806:	2000      	movs	r0, #0
 8000808:	f000 fac8 	bl	8000d9c <myPrintf>
            myPrintf(PERIPHERAL_USART, "fumo: %d\r\n", fum);
 800080c:	68fa      	ldr	r2, [r7, #12]
 800080e:	490b      	ldr	r1, [pc, #44]	@ (800083c <StartTask_Telemetry+0xb0>)
 8000810:	2000      	movs	r0, #0
 8000812:	f000 fac3 	bl	8000d9c <myPrintf>
            myPrintf(PERIPHERAL_USART, "temperatura: %d\r\n", tem);
 8000816:	68ba      	ldr	r2, [r7, #8]
 8000818:	4909      	ldr	r1, [pc, #36]	@ (8000840 <StartTask_Telemetry+0xb4>)
 800081a:	2000      	movs	r0, #0
 800081c:	f000 fabe 	bl	8000d9c <myPrintf>
        }

        // Envia a cada 1 segundo
        osDelay(1000);
 8000820:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000824:	f007 ff72 	bl	800870c <osDelay>
        if(telemetry_active)
 8000828:	e7b4      	b.n	8000794 <StartTask_Telemetry+0x8>
 800082a:	bf00      	nop
 800082c:	200001c1 	.word	0x200001c1
 8000830:	b21642c9 	.word	0xb21642c9
 8000834:	0800cd84 	.word	0x0800cd84
 8000838:	0800cd94 	.word	0x0800cd94
 800083c:	0800cda4 	.word	0x0800cda4
 8000840:	0800cdb0 	.word	0x0800cdb0

08000844 <StartTask_Button>:
}
/* USER CODE END Header_StartTask_Telemetry */

/* USER CODE BEGIN Header_StartTask_Button */
void StartTask_Button(void const * argument)
{
 8000844:	b580      	push	{r7, lr}
 8000846:	b08a      	sub	sp, #40	@ 0x28
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800084c:	f107 030c 	add.w	r3, r7, #12
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
 8000854:	605a      	str	r2, [r3, #4]
 8000856:	609a      	str	r2, [r3, #8]
 8000858:	60da      	str	r2, [r3, #12]
 800085a:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800085c:	2300      	movs	r3, #0
 800085e:	60bb      	str	r3, [r7, #8]
 8000860:	4b68      	ldr	r3, [pc, #416]	@ (8000a04 <StartTask_Button+0x1c0>)
 8000862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000864:	4a67      	ldr	r2, [pc, #412]	@ (8000a04 <StartTask_Button+0x1c0>)
 8000866:	f043 0302 	orr.w	r3, r3, #2
 800086a:	6313      	str	r3, [r2, #48]	@ 0x30
 800086c:	4b65      	ldr	r3, [pc, #404]	@ (8000a04 <StartTask_Button+0x1c0>)
 800086e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000870:	f003 0302 	and.w	r3, r3, #2
 8000874:	60bb      	str	r3, [r7, #8]
 8000876:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = BTN_EXT_PIN;
 8000878:	2310      	movs	r3, #16
 800087a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800087c:	2300      	movs	r3, #0
 800087e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000880:	2301      	movs	r3, #1
 8000882:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(BTN_EXT_PORT, &GPIO_InitStruct);
 8000884:	f107 030c 	add.w	r3, r7, #12
 8000888:	4619      	mov	r1, r3
 800088a:	485f      	ldr	r0, [pc, #380]	@ (8000a08 <StartTask_Button+0x1c4>)
 800088c:	f000 ffee 	bl	800186c <HAL_GPIO_Init>

    uint32_t pressTime = 0;
 8000890:	2300      	movs	r3, #0
 8000892:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t clickCount = 0;
 8000894:	2300      	movs	r3, #0
 8000896:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    uint8_t isPressed = 0;
 800089a:	2300      	movs	r3, #0
 800089c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    uint8_t longPressSent = 0;
 80008a0:	2300      	movs	r3, #0
 80008a2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

    for (;;)
    {
        if (HAL_GPIO_ReadPin(BTN_INT_PORT, BTN_INT_PIN) == GPIO_PIN_RESET) {
 80008a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008aa:	4858      	ldr	r0, [pc, #352]	@ (8000a0c <StartTask_Button+0x1c8>)
 80008ac:	f001 f962 	bl	8001b74 <HAL_GPIO_ReadPin>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d135      	bne.n	8000922 <StartTask_Button+0xde>
            if (!isPressed) {
 80008b6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d113      	bne.n	80008e6 <StartTask_Button+0xa2>
                osDelay(50);
 80008be:	2032      	movs	r0, #50	@ 0x32
 80008c0:	f007 ff24 	bl	800870c <osDelay>
                if (HAL_GPIO_ReadPin(BTN_INT_PORT, BTN_INT_PIN) == GPIO_PIN_RESET) {
 80008c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80008c8:	4850      	ldr	r0, [pc, #320]	@ (8000a0c <StartTask_Button+0x1c8>)
 80008ca:	f001 f953 	bl	8001b74 <HAL_GPIO_ReadPin>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d108      	bne.n	80008e6 <StartTask_Button+0xa2>
                    isPressed = 1; pressTime = osKernelSysTick(); longPressSent = 0;
 80008d4:	2301      	movs	r3, #1
 80008d6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80008da:	f007 febb 	bl	8008654 <osKernelSysTick>
 80008de:	6278      	str	r0, [r7, #36]	@ 0x24
 80008e0:	2300      	movs	r3, #0
 80008e2:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                }
            }
            if (isPressed && !longPressSent && (osKernelSysTick() - pressTime > 1000)) {
 80008e6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80008ea:	2b00      	cmp	r3, #0
 80008ec:	d02c      	beq.n	8000948 <StartTask_Button+0x104>
 80008ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d128      	bne.n	8000948 <StartTask_Button+0x104>
 80008f6:	f007 fead 	bl	8008654 <osKernelSysTick>
 80008fa:	4602      	mov	r2, r0
 80008fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008fe:	1ad3      	subs	r3, r2, r3
 8000900:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000904:	d920      	bls.n	8000948 <StartTask_Button+0x104>
                osMessagePut(myQueue_SysCmdsHandle, CMD_CHANGE_SPEED, 0);
 8000906:	4b42      	ldr	r3, [pc, #264]	@ (8000a10 <StartTask_Button+0x1cc>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2200      	movs	r2, #0
 800090c:	2103      	movs	r1, #3
 800090e:	4618      	mov	r0, r3
 8000910:	f007 ff38 	bl	8008784 <osMessagePut>
                longPressSent = 1; clickCount = 0;
 8000914:	2301      	movs	r3, #1
 8000916:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 800091a:	2300      	movs	r3, #0
 800091c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000920:	e012      	b.n	8000948 <StartTask_Button+0x104>
            }
        }
        else {
            if (isPressed) {
 8000922:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000926:	2b00      	cmp	r3, #0
 8000928:	d00e      	beq.n	8000948 <StartTask_Button+0x104>
                isPressed = 0;
 800092a:	2300      	movs	r3, #0
 800092c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                if (!longPressSent) {
 8000930:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8000934:	2b00      	cmp	r3, #0
 8000936:	d107      	bne.n	8000948 <StartTask_Button+0x104>
                    clickCount++; pressTime = osKernelSysTick();
 8000938:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800093c:	3301      	adds	r3, #1
 800093e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000942:	f007 fe87 	bl	8008654 <osKernelSysTick>
 8000946:	6278      	str	r0, [r7, #36]	@ 0x24
                }
            }
        }
        if (clickCount > 0 && !isPressed && (osKernelSysTick() - pressTime > 400)) {
 8000948:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800094c:	2b00      	cmp	r3, #0
 800094e:	d031      	beq.n	80009b4 <StartTask_Button+0x170>
 8000950:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8000954:	2b00      	cmp	r3, #0
 8000956:	d12d      	bne.n	80009b4 <StartTask_Button+0x170>
 8000958:	f007 fe7c 	bl	8008654 <osKernelSysTick>
 800095c:	4602      	mov	r2, r0
 800095e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000960:	1ad3      	subs	r3, r2, r3
 8000962:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000966:	d925      	bls.n	80009b4 <StartTask_Button+0x170>
            if (clickCount == 1) osMessagePut(myQueue_SysCmdsHandle, CMD_MODE_A, 0);
 8000968:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800096c:	2b01      	cmp	r3, #1
 800096e:	d107      	bne.n	8000980 <StartTask_Button+0x13c>
 8000970:	4b27      	ldr	r3, [pc, #156]	@ (8000a10 <StartTask_Button+0x1cc>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	2200      	movs	r2, #0
 8000976:	2101      	movs	r1, #1
 8000978:	4618      	mov	r0, r3
 800097a:	f007 ff03 	bl	8008784 <osMessagePut>
 800097e:	e016      	b.n	80009ae <StartTask_Button+0x16a>
            else if (clickCount == 2) osMessagePut(myQueue_SysCmdsHandle, CMD_MODE_B, 0);
 8000980:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000984:	2b02      	cmp	r3, #2
 8000986:	d107      	bne.n	8000998 <StartTask_Button+0x154>
 8000988:	4b21      	ldr	r3, [pc, #132]	@ (8000a10 <StartTask_Button+0x1cc>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2200      	movs	r2, #0
 800098e:	2102      	movs	r1, #2
 8000990:	4618      	mov	r0, r3
 8000992:	f007 fef7 	bl	8008784 <osMessagePut>
 8000996:	e00a      	b.n	80009ae <StartTask_Button+0x16a>
            else if (clickCount >= 3) osMessagePut(myQueue_SysCmdsHandle, CMD_STOP, 0);
 8000998:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800099c:	2b02      	cmp	r3, #2
 800099e:	d906      	bls.n	80009ae <StartTask_Button+0x16a>
 80009a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a10 <StartTask_Button+0x1cc>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	2200      	movs	r2, #0
 80009a6:	2100      	movs	r1, #0
 80009a8:	4618      	mov	r0, r3
 80009aa:	f007 feeb 	bl	8008784 <osMessagePut>
            clickCount = 0;
 80009ae:	2300      	movs	r3, #0
 80009b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        }

        if (HAL_GPIO_ReadPin(BTN_EXT_PORT, BTN_EXT_PIN) == GPIO_PIN_RESET) {
 80009b4:	2110      	movs	r1, #16
 80009b6:	4814      	ldr	r0, [pc, #80]	@ (8000a08 <StartTask_Button+0x1c4>)
 80009b8:	f001 f8dc 	bl	8001b74 <HAL_GPIO_ReadPin>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d11b      	bne.n	80009fa <StartTask_Button+0x1b6>
            osDelay(50);
 80009c2:	2032      	movs	r0, #50	@ 0x32
 80009c4:	f007 fea2 	bl	800870c <osDelay>
            if (HAL_GPIO_ReadPin(BTN_EXT_PORT, BTN_EXT_PIN) == GPIO_PIN_RESET) {
 80009c8:	2110      	movs	r1, #16
 80009ca:	480f      	ldr	r0, [pc, #60]	@ (8000a08 <StartTask_Button+0x1c4>)
 80009cc:	f001 f8d2 	bl	8001b74 <HAL_GPIO_ReadPin>
 80009d0:	4603      	mov	r3, r0
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d111      	bne.n	80009fa <StartTask_Button+0x1b6>
                osMessagePut(myQueue_SysCmdsHandle, CMD_EMERGENCY, 0);
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <StartTask_Button+0x1cc>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	2200      	movs	r2, #0
 80009dc:	2104      	movs	r1, #4
 80009de:	4618      	mov	r0, r3
 80009e0:	f007 fed0 	bl	8008784 <osMessagePut>
                while(HAL_GPIO_ReadPin(BTN_EXT_PORT, BTN_EXT_PIN) == GPIO_PIN_RESET) osDelay(50);
 80009e4:	e002      	b.n	80009ec <StartTask_Button+0x1a8>
 80009e6:	2032      	movs	r0, #50	@ 0x32
 80009e8:	f007 fe90 	bl	800870c <osDelay>
 80009ec:	2110      	movs	r1, #16
 80009ee:	4806      	ldr	r0, [pc, #24]	@ (8000a08 <StartTask_Button+0x1c4>)
 80009f0:	f001 f8c0 	bl	8001b74 <HAL_GPIO_ReadPin>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d0f5      	beq.n	80009e6 <StartTask_Button+0x1a2>
            }
        }
        osDelay(20);
 80009fa:	2014      	movs	r0, #20
 80009fc:	f007 fe86 	bl	800870c <osDelay>
        if (HAL_GPIO_ReadPin(BTN_INT_PORT, BTN_INT_PIN) == GPIO_PIN_RESET) {
 8000a00:	e751      	b.n	80008a6 <StartTask_Button+0x62>
 8000a02:	bf00      	nop
 8000a04:	40023800 	.word	0x40023800
 8000a08:	40020400 	.word	0x40020400
 8000a0c:	40020800 	.word	0x40020800
 8000a10:	200001d8 	.word	0x200001d8

08000a14 <StartTask_Controller>:
}
/* USER CODE END Header_StartTask_Button */

/* USER CODE BEGIN Header_StartTask_Controller */
void StartTask_Controller(void const * argument)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b092      	sub	sp, #72	@ 0x48
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1c:	f107 0318 	add.w	r3, r7, #24
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = BUZZER_PIN;
 8000a2c:	2340      	movs	r3, #64	@ 0x40
 8000a2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a30:	2301      	movs	r3, #1
 8000a32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a34:	2300      	movs	r3, #0
 8000a36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
 8000a3c:	f107 0318 	add.w	r3, r7, #24
 8000a40:	4619      	mov	r1, r3
 8000a42:	4879      	ldr	r0, [pc, #484]	@ (8000c28 <StartTask_Controller+0x214>)
 8000a44:	f000 ff12 	bl	800186c <HAL_GPIO_Init>

    osEvent evt;
    uint8_t mode = 0;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint32_t currentFreqA = 500;
 8000a4e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000a52:	643b      	str	r3, [r7, #64]	@ 0x40
    uint32_t lastLedToggle = 0;
 8000a54:	2300      	movs	r3, #0
 8000a56:	63fb      	str	r3, [r7, #60]	@ 0x3c
    uint32_t modeB_Start = 0;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint8_t logicalState = 0;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    for (;;)
    {
        evt = osMessageGet(myQueue_SysCmdsHandle, 1);
 8000a62:	4b72      	ldr	r3, [pc, #456]	@ (8000c2c <StartTask_Controller+0x218>)
 8000a64:	6819      	ldr	r1, [r3, #0]
 8000a66:	f107 030c 	add.w	r3, r7, #12
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f007 fec9 	bl	8008804 <osMessageGet>
        if (evt.status == osEventMessage) {
 8000a72:	68fb      	ldr	r3, [r7, #12]
 8000a74:	2b10      	cmp	r3, #16
 8000a76:	d17b      	bne.n	8000b70 <StartTask_Controller+0x15c>
            uint16_t cmd = evt.value.v;
 8000a78:	693b      	ldr	r3, [r7, #16]
 8000a7a:	86bb      	strh	r3, [r7, #52]	@ 0x34
            if (cmd != CMD_STOP && cmd != CMD_CHANGE_SPEED) {
 8000a7c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d009      	beq.n	8000a96 <StartTask_Controller+0x82>
 8000a82:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000a84:	2b03      	cmp	r3, #3
 8000a86:	d006      	beq.n	8000a96 <StartTask_Controller+0x82>
                 xTaskNotifyGive(myTask_Led2Handle);
 8000a88:	4b69      	ldr	r3, [pc, #420]	@ (8000c30 <StartTask_Controller+0x21c>)
 8000a8a:	6818      	ldr	r0, [r3, #0]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	2202      	movs	r2, #2
 8000a90:	2100      	movs	r1, #0
 8000a92:	f009 fc4f 	bl	800a334 <xTaskGenericNotify>
            }
            switch(cmd) {
 8000a96:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8000a98:	2b04      	cmp	r3, #4
 8000a9a:	d869      	bhi.n	8000b70 <StartTask_Controller+0x15c>
 8000a9c:	a201      	add	r2, pc, #4	@ (adr r2, 8000aa4 <StartTask_Controller+0x90>)
 8000a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aa2:	bf00      	nop
 8000aa4:	08000ab9 	.word	0x08000ab9
 8000aa8:	08000ae3 	.word	0x08000ae3
 8000aac:	08000b09 	.word	0x08000b09
 8000ab0:	08000b35 	.word	0x08000b35
 8000ab4:	08000b55 	.word	0x08000b55
                case CMD_STOP:
                    mode = 0; logicalState = 0;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000abe:	2300      	movs	r3, #0
 8000ac0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                    HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, RESET);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2120      	movs	r1, #32
 8000ac8:	4857      	ldr	r0, [pc, #348]	@ (8000c28 <StartTask_Controller+0x214>)
 8000aca:	f001 f86b 	bl	8001ba4 <HAL_GPIO_WritePin>
                    HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, RESET);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2140      	movs	r1, #64	@ 0x40
 8000ad2:	4855      	ldr	r0, [pc, #340]	@ (8000c28 <StartTask_Controller+0x214>)
 8000ad4:	f001 f866 	bl	8001ba4 <HAL_GPIO_WritePin>
                    myPrintf(PERIPHERAL_USART, "CTRL: Stop\r\n");
 8000ad8:	4956      	ldr	r1, [pc, #344]	@ (8000c34 <StartTask_Controller+0x220>)
 8000ada:	2000      	movs	r0, #0
 8000adc:	f000 f95e 	bl	8000d9c <myPrintf>
                    break;
 8000ae0:	e046      	b.n	8000b70 <StartTask_Controller+0x15c>
                case CMD_MODE_A:
                    mode = 1; logicalState = 1; lastLedToggle = osKernelSysTick();
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000ae8:	2301      	movs	r3, #1
 8000aea:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000aee:	f007 fdb1 	bl	8008654 <osKernelSysTick>
 8000af2:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, SET);
 8000af4:	2201      	movs	r2, #1
 8000af6:	2120      	movs	r1, #32
 8000af8:	484b      	ldr	r0, [pc, #300]	@ (8000c28 <StartTask_Controller+0x214>)
 8000afa:	f001 f853 	bl	8001ba4 <HAL_GPIO_WritePin>
                    myPrintf(PERIPHERAL_USART, "CTRL: Modo A\r\n");
 8000afe:	494e      	ldr	r1, [pc, #312]	@ (8000c38 <StartTask_Controller+0x224>)
 8000b00:	2000      	movs	r0, #0
 8000b02:	f000 f94b 	bl	8000d9c <myPrintf>
                    break;
 8000b06:	e033      	b.n	8000b70 <StartTask_Controller+0x15c>
                case CMD_MODE_B:
                    mode = 2; logicalState = 1; lastLedToggle = osKernelSysTick();
 8000b08:	2302      	movs	r3, #2
 8000b0a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000b0e:	2301      	movs	r3, #1
 8000b10:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000b14:	f007 fd9e 	bl	8008654 <osKernelSysTick>
 8000b18:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    modeB_Start = osKernelSysTick();
 8000b1a:	f007 fd9b 	bl	8008654 <osKernelSysTick>
 8000b1e:	63b8      	str	r0, [r7, #56]	@ 0x38
                    HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, SET);
 8000b20:	2201      	movs	r2, #1
 8000b22:	2120      	movs	r1, #32
 8000b24:	4840      	ldr	r0, [pc, #256]	@ (8000c28 <StartTask_Controller+0x214>)
 8000b26:	f001 f83d 	bl	8001ba4 <HAL_GPIO_WritePin>
                    myPrintf(PERIPHERAL_USART, "CTRL: Modo B\r\n");
 8000b2a:	4944      	ldr	r1, [pc, #272]	@ (8000c3c <StartTask_Controller+0x228>)
 8000b2c:	2000      	movs	r0, #0
 8000b2e:	f000 f935 	bl	8000d9c <myPrintf>
                    break;
 8000b32:	e01d      	b.n	8000b70 <StartTask_Controller+0x15c>
                case CMD_CHANGE_SPEED:
                    if(currentFreqA > 100) currentFreqA -= 100; else currentFreqA = 500;
 8000b34:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b36:	2b64      	cmp	r3, #100	@ 0x64
 8000b38:	d903      	bls.n	8000b42 <StartTask_Controller+0x12e>
 8000b3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b3c:	3b64      	subs	r3, #100	@ 0x64
 8000b3e:	643b      	str	r3, [r7, #64]	@ 0x40
 8000b40:	e002      	b.n	8000b48 <StartTask_Controller+0x134>
 8000b42:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000b46:	643b      	str	r3, [r7, #64]	@ 0x40
                    myPrintf(PERIPHERAL_USART, "Speed: %lu\r\n", currentFreqA);
 8000b48:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000b4a:	493d      	ldr	r1, [pc, #244]	@ (8000c40 <StartTask_Controller+0x22c>)
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	f000 f925 	bl	8000d9c <myPrintf>
                    break;
 8000b52:	e00d      	b.n	8000b70 <StartTask_Controller+0x15c>
                case CMD_EMERGENCY:
                    mode = 3; logicalState = 1; lastLedToggle = osKernelSysTick();
 8000b54:	2303      	movs	r3, #3
 8000b56:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000b60:	f007 fd78 	bl	8008654 <osKernelSysTick>
 8000b64:	63f8      	str	r0, [r7, #60]	@ 0x3c
                    myPrintf(PERIPHERAL_USART, "CTRL: EMERGENCIA!\r\n");
 8000b66:	4937      	ldr	r1, [pc, #220]	@ (8000c44 <StartTask_Controller+0x230>)
 8000b68:	2000      	movs	r0, #0
 8000b6a:	f000 f917 	bl	8000d9c <myPrintf>
                    break;
 8000b6e:	bf00      	nop
            }
        }

        if (mode != 0) {
 8000b70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	f43f af74 	beq.w	8000a62 <StartTask_Controller+0x4e>
            uint32_t now = osKernelSysTick();
 8000b7a:	f007 fd6b 	bl	8008654 <osKernelSysTick>
 8000b7e:	6338      	str	r0, [r7, #48]	@ 0x30
            uint32_t period = (mode == 2) ? 150 : (mode == 3 ? 100 : currentFreqA);
 8000b80:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b84:	2b02      	cmp	r3, #2
 8000b86:	d007      	beq.n	8000b98 <StartTask_Controller+0x184>
 8000b88:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000b8c:	2b03      	cmp	r3, #3
 8000b8e:	d001      	beq.n	8000b94 <StartTask_Controller+0x180>
 8000b90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000b92:	e002      	b.n	8000b9a <StartTask_Controller+0x186>
 8000b94:	2364      	movs	r3, #100	@ 0x64
 8000b96:	e000      	b.n	8000b9a <StartTask_Controller+0x186>
 8000b98:	2396      	movs	r3, #150	@ 0x96
 8000b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if (now - lastLedToggle >= period) {
 8000b9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ba0:	1ad3      	subs	r3, r2, r3
 8000ba2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d816      	bhi.n	8000bd6 <StartTask_Controller+0x1c2>
                lastLedToggle = now; logicalState = !logicalState;
 8000ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000bac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	bf0c      	ite	eq
 8000bb4:	2301      	moveq	r3, #1
 8000bb6:	2300      	movne	r3, #0
 8000bb8:	b2db      	uxtb	r3, r3
 8000bba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, logicalState ? SET : RESET);
 8000bbe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	bf14      	ite	ne
 8000bc6:	2301      	movne	r3, #1
 8000bc8:	2300      	moveq	r3, #0
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	461a      	mov	r2, r3
 8000bce:	2120      	movs	r1, #32
 8000bd0:	4815      	ldr	r0, [pc, #84]	@ (8000c28 <StartTask_Controller+0x214>)
 8000bd2:	f000 ffe7 	bl	8001ba4 <HAL_GPIO_WritePin>
            }
            if (logicalState) HAL_GPIO_TogglePin(BUZZER_PORT, BUZZER_PIN);
 8000bd6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d004      	beq.n	8000be8 <StartTask_Controller+0x1d4>
 8000bde:	2140      	movs	r1, #64	@ 0x40
 8000be0:	4811      	ldr	r0, [pc, #68]	@ (8000c28 <StartTask_Controller+0x214>)
 8000be2:	f000 fff8 	bl	8001bd6 <HAL_GPIO_TogglePin>
 8000be6:	e004      	b.n	8000bf2 <StartTask_Controller+0x1de>
            else HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, RESET);
 8000be8:	2200      	movs	r2, #0
 8000bea:	2140      	movs	r1, #64	@ 0x40
 8000bec:	480e      	ldr	r0, [pc, #56]	@ (8000c28 <StartTask_Controller+0x214>)
 8000bee:	f000 ffd9 	bl	8001ba4 <HAL_GPIO_WritePin>

            if (mode == 2 && (now - modeB_Start > 3000)) {
 8000bf2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	f47f af33 	bne.w	8000a62 <StartTask_Controller+0x4e>
 8000bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000bfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000c06:	4293      	cmp	r3, r2
 8000c08:	f67f af2b 	bls.w	8000a62 <StartTask_Controller+0x4e>
                mode = 0; HAL_GPIO_WritePin(LED1_PORT, LED1_PIN, RESET);
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8000c12:	2200      	movs	r2, #0
 8000c14:	2120      	movs	r1, #32
 8000c16:	4804      	ldr	r0, [pc, #16]	@ (8000c28 <StartTask_Controller+0x214>)
 8000c18:	f000 ffc4 	bl	8001ba4 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(BUZZER_PORT, BUZZER_PIN, RESET);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	2140      	movs	r1, #64	@ 0x40
 8000c20:	4801      	ldr	r0, [pc, #4]	@ (8000c28 <StartTask_Controller+0x214>)
 8000c22:	f000 ffbf 	bl	8001ba4 <HAL_GPIO_WritePin>
        evt = osMessageGet(myQueue_SysCmdsHandle, 1);
 8000c26:	e71c      	b.n	8000a62 <StartTask_Controller+0x4e>
 8000c28:	40020000 	.word	0x40020000
 8000c2c:	200001d8 	.word	0x200001d8
 8000c30:	200001d0 	.word	0x200001d0
 8000c34:	0800cdc4 	.word	0x0800cdc4
 8000c38:	0800cdd4 	.word	0x0800cdd4
 8000c3c:	0800cde4 	.word	0x0800cde4
 8000c40:	0800cdf4 	.word	0x0800cdf4
 8000c44:	0800ce04 	.word	0x0800ce04

08000c48 <StartTask_Led2>:
}
/* USER CODE END Header_StartTask_Controller */

/* USER CODE BEGIN Header_StartTask_Led2 */
void StartTask_Led2(void const * argument)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08a      	sub	sp, #40	@ 0x28
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	2200      	movs	r2, #0
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	605a      	str	r2, [r3, #4]
 8000c5a:	609a      	str	r2, [r3, #8]
 8000c5c:	60da      	str	r2, [r3, #12]
 8000c5e:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	4b1c      	ldr	r3, [pc, #112]	@ (8000cd8 <StartTask_Led2+0x90>)
 8000c66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c68:	4a1b      	ldr	r2, [pc, #108]	@ (8000cd8 <StartTask_Led2+0x90>)
 8000c6a:	f043 0302 	orr.w	r3, r3, #2
 8000c6e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c70:	4b19      	ldr	r3, [pc, #100]	@ (8000cd8 <StartTask_Led2+0x90>)
 8000c72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c74:	f003 0302 	and.w	r3, r3, #2
 8000c78:	60fb      	str	r3, [r7, #12]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED2_PIN;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c80:	2301      	movs	r3, #1
 8000c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c84:	2300      	movs	r3, #0
 8000c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LED2_PORT, &GPIO_InitStruct);
 8000c8c:	f107 0310 	add.w	r3, r7, #16
 8000c90:	4619      	mov	r1, r3
 8000c92:	4812      	ldr	r0, [pc, #72]	@ (8000cdc <StartTask_Led2+0x94>)
 8000c94:	f000 fdea 	bl	800186c <HAL_GPIO_Init>

    for(;;) {
        ulTaskNotifyTake(pdTRUE, osWaitForever);
 8000c98:	f04f 31ff 	mov.w	r1, #4294967295
 8000c9c:	2001      	movs	r0, #1
 8000c9e:	f009 fafd 	bl	800a29c <ulTaskNotifyTake>
        uint32_t endTime = osKernelSysTick() + 1000 + 3000;
 8000ca2:	f007 fcd7 	bl	8008654 <osKernelSysTick>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 8000cac:	627b      	str	r3, [r7, #36]	@ 0x24
        while (osKernelSysTick() < endTime) {
 8000cae:	e006      	b.n	8000cbe <StartTask_Led2+0x76>
            HAL_GPIO_TogglePin(LED2_PORT, LED2_PIN);
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	480a      	ldr	r0, [pc, #40]	@ (8000cdc <StartTask_Led2+0x94>)
 8000cb4:	f000 ff8f 	bl	8001bd6 <HAL_GPIO_TogglePin>
            osDelay(100);
 8000cb8:	2064      	movs	r0, #100	@ 0x64
 8000cba:	f007 fd27 	bl	800870c <osDelay>
        while (osKernelSysTick() < endTime) {
 8000cbe:	f007 fcc9 	bl	8008654 <osKernelSysTick>
 8000cc2:	4602      	mov	r2, r0
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d8f2      	bhi.n	8000cb0 <StartTask_Led2+0x68>
        }
        HAL_GPIO_WritePin(LED2_PORT, LED2_PIN, RESET);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2101      	movs	r1, #1
 8000cce:	4803      	ldr	r0, [pc, #12]	@ (8000cdc <StartTask_Led2+0x94>)
 8000cd0:	f000 ff68 	bl	8001ba4 <HAL_GPIO_WritePin>
    for(;;) {
 8000cd4:	e7e0      	b.n	8000c98 <StartTask_Led2+0x50>
 8000cd6:	bf00      	nop
 8000cd8:	40023800 	.word	0x40023800
 8000cdc:	40020400 	.word	0x40020400

08000ce0 <HAL_UART_RxCpltCallback>:
}
/* USER CODE END Header_StartTask_Led2 */

/* USER CODE BEGIN Application */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b084      	sub	sp, #16
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) {
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a23      	ldr	r2, [pc, #140]	@ (8000d7c <HAL_UART_RxCpltCallback+0x9c>)
 8000cee:	4293      	cmp	r3, r2
 8000cf0:	d13f      	bne.n	8000d72 <HAL_UART_RxCpltCallback+0x92>
        char cmd = (char)uart_rx_byte[0];
 8000cf2:	4b23      	ldr	r3, [pc, #140]	@ (8000d80 <HAL_UART_RxCpltCallback+0xa0>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	73fb      	strb	r3, [r7, #15]

        if (cmd != '\r' && cmd != '\n') {
 8000cf8:	7bfb      	ldrb	r3, [r7, #15]
 8000cfa:	2b0d      	cmp	r3, #13
 8000cfc:	d034      	beq.n	8000d68 <HAL_UART_RxCpltCallback+0x88>
 8000cfe:	7bfb      	ldrb	r3, [r7, #15]
 8000d00:	2b0a      	cmp	r3, #10
 8000d02:	d031      	beq.n	8000d68 <HAL_UART_RxCpltCallback+0x88>
            if (cmd == 'S' || cmd == 's') {
 8000d04:	7bfb      	ldrb	r3, [r7, #15]
 8000d06:	2b53      	cmp	r3, #83	@ 0x53
 8000d08:	d002      	beq.n	8000d10 <HAL_UART_RxCpltCallback+0x30>
 8000d0a:	7bfb      	ldrb	r3, [r7, #15]
 8000d0c:	2b73      	cmp	r3, #115	@ 0x73
 8000d0e:	d107      	bne.n	8000d20 <HAL_UART_RxCpltCallback+0x40>
                osMessagePut(myQueue_SysCmdsHandle, CMD_STOP, 0);
 8000d10:	4b1c      	ldr	r3, [pc, #112]	@ (8000d84 <HAL_UART_RxCpltCallback+0xa4>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	2200      	movs	r2, #0
 8000d16:	2100      	movs	r1, #0
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f007 fd33 	bl	8008784 <osMessagePut>
 8000d1e:	e01d      	b.n	8000d5c <HAL_UART_RxCpltCallback+0x7c>
            }
            else if (cmd == 'C' || cmd == 'c') {
 8000d20:	7bfb      	ldrb	r3, [r7, #15]
 8000d22:	2b43      	cmp	r3, #67	@ 0x43
 8000d24:	d002      	beq.n	8000d2c <HAL_UART_RxCpltCallback+0x4c>
 8000d26:	7bfb      	ldrb	r3, [r7, #15]
 8000d28:	2b63      	cmp	r3, #99	@ 0x63
 8000d2a:	d107      	bne.n	8000d3c <HAL_UART_RxCpltCallback+0x5c>
                global_CO2 += 500;
 8000d2c:	4b16      	ldr	r3, [pc, #88]	@ (8000d88 <HAL_UART_RxCpltCallback+0xa8>)
 8000d2e:	881b      	ldrh	r3, [r3, #0]
 8000d30:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8000d34:	b29a      	uxth	r2, r3
 8000d36:	4b14      	ldr	r3, [pc, #80]	@ (8000d88 <HAL_UART_RxCpltCallback+0xa8>)
 8000d38:	801a      	strh	r2, [r3, #0]
 8000d3a:	e00f      	b.n	8000d5c <HAL_UART_RxCpltCallback+0x7c>
            }
            else if (cmd == 'T' || cmd == 't') {
 8000d3c:	7bfb      	ldrb	r3, [r7, #15]
 8000d3e:	2b54      	cmp	r3, #84	@ 0x54
 8000d40:	d002      	beq.n	8000d48 <HAL_UART_RxCpltCallback+0x68>
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	2b74      	cmp	r3, #116	@ 0x74
 8000d46:	d109      	bne.n	8000d5c <HAL_UART_RxCpltCallback+0x7c>
                telemetry_active = !telemetry_active; // Alterna telemetria on/off
 8000d48:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <HAL_UART_RxCpltCallback+0xac>)
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	bf0c      	ite	eq
 8000d50:	2301      	moveq	r3, #1
 8000d52:	2300      	movne	r3, #0
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	461a      	mov	r2, r3
 8000d58:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <HAL_UART_RxCpltCallback+0xac>)
 8000d5a:	701a      	strb	r2, [r3, #0]
            }
            usb_rx_buffer[0] = cmd;
 8000d5c:	4a0c      	ldr	r2, [pc, #48]	@ (8000d90 <HAL_UART_RxCpltCallback+0xb0>)
 8000d5e:	7bfb      	ldrb	r3, [r7, #15]
 8000d60:	7013      	strb	r3, [r2, #0]
            usb_rx_flag = 1;
 8000d62:	4b0c      	ldr	r3, [pc, #48]	@ (8000d94 <HAL_UART_RxCpltCallback+0xb4>)
 8000d64:	2201      	movs	r2, #1
 8000d66:	701a      	strb	r2, [r3, #0]
        }
        HAL_UART_Receive_IT(&huart2, uart_rx_byte, 1);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	4905      	ldr	r1, [pc, #20]	@ (8000d80 <HAL_UART_RxCpltCallback+0xa0>)
 8000d6c:	480a      	ldr	r0, [pc, #40]	@ (8000d98 <HAL_UART_RxCpltCallback+0xb8>)
 8000d6e:	f003 f972 	bl	8004056 <HAL_UART_Receive_IT>
    }
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40004400 	.word	0x40004400
 8000d80:	200001c0 	.word	0x200001c0
 8000d84:	200001d8 	.word	0x200001d8
 8000d88:	20000000 	.word	0x20000000
 8000d8c:	200001c1 	.word	0x200001c1
 8000d90:	2000017c 	.word	0x2000017c
 8000d94:	200001bc 	.word	0x200001bc
 8000d98:	200004c8 	.word	0x200004c8

08000d9c <myPrintf>:

void myPrintf(uint16_t peripheral, char *format, ...)
{
 8000d9c:	b40e      	push	{r1, r2, r3}
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b0a5      	sub	sp, #148	@ 0x94
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	4603      	mov	r3, r0
 8000da6:	80fb      	strh	r3, [r7, #6]
 	char buffer[128];
 	va_list args;
 	va_start(args, format);
 8000da8:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 8000dac:	60fb      	str	r3, [r7, #12]
 	vsprintf(buffer, format, args);
 8000dae:	f107 0310 	add.w	r3, r7, #16
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8000db8:	4618      	mov	r0, r3
 8000dba:	f00a fe8f 	bl	800badc <vsiprintf>
 	va_end(args);

 	if(peripheral == PERIPHERAL_USART)
 8000dbe:	88fb      	ldrh	r3, [r7, #6]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d10d      	bne.n	8000de0 <myPrintf+0x44>
 	    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000dc4:	f107 0310 	add.w	r3, r7, #16
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f7ff fa09 	bl	80001e0 <strlen>
 8000dce:	4603      	mov	r3, r0
 8000dd0:	b29a      	uxth	r2, r3
 8000dd2:	f107 0110 	add.w	r1, r7, #16
 8000dd6:	2364      	movs	r3, #100	@ 0x64
 8000dd8:	480b      	ldr	r0, [pc, #44]	@ (8000e08 <myPrintf+0x6c>)
 8000dda:	f003 f8b1 	bl	8003f40 <HAL_UART_Transmit>
 	else
 		CDC_Transmit_FS ((uint8_t *)buffer, strlen(buffer));
}
 8000dde:	e00c      	b.n	8000dfa <myPrintf+0x5e>
 		CDC_Transmit_FS ((uint8_t *)buffer, strlen(buffer));
 8000de0:	f107 0310 	add.w	r3, r7, #16
 8000de4:	4618      	mov	r0, r3
 8000de6:	f7ff f9fb 	bl	80001e0 <strlen>
 8000dea:	4603      	mov	r3, r0
 8000dec:	b29a      	uxth	r2, r3
 8000dee:	f107 0310 	add.w	r3, r7, #16
 8000df2:	4611      	mov	r1, r2
 8000df4:	4618      	mov	r0, r3
 8000df6:	f00a f8c5 	bl	800af84 <CDC_Transmit_FS>
}
 8000dfa:	bf00      	nop
 8000dfc:	3794      	adds	r7, #148	@ 0x94
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e04:	b003      	add	sp, #12
 8000e06:	4770      	bx	lr
 8000e08:	200004c8 	.word	0x200004c8

08000e0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b08a      	sub	sp, #40	@ 0x28
 8000e10:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e12:	f107 0314 	add.w	r3, r7, #20
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	605a      	str	r2, [r3, #4]
 8000e1c:	609a      	str	r2, [r3, #8]
 8000e1e:	60da      	str	r2, [r3, #12]
 8000e20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	613b      	str	r3, [r7, #16]
 8000e26:	4b31      	ldr	r3, [pc, #196]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	4a30      	ldr	r2, [pc, #192]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e2c:	f043 0304 	orr.w	r3, r3, #4
 8000e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e32:	4b2e      	ldr	r3, [pc, #184]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	f003 0304 	and.w	r3, r3, #4
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	4b2a      	ldr	r3, [pc, #168]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	4a29      	ldr	r2, [pc, #164]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4e:	4b27      	ldr	r3, [pc, #156]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	60bb      	str	r3, [r7, #8]
 8000e5e:	4b23      	ldr	r3, [pc, #140]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e62:	4a22      	ldr	r2, [pc, #136]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e64:	f043 0301 	orr.w	r3, r3, #1
 8000e68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e6a:	4b20      	ldr	r3, [pc, #128]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e6e:	f003 0301 	and.w	r3, r3, #1
 8000e72:	60bb      	str	r3, [r7, #8]
 8000e74:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e76:	2300      	movs	r3, #0
 8000e78:	607b      	str	r3, [r7, #4]
 8000e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	4a1b      	ldr	r2, [pc, #108]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e80:	f043 0302 	orr.w	r3, r3, #2
 8000e84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e86:	4b19      	ldr	r3, [pc, #100]	@ (8000eec <MX_GPIO_Init+0xe0>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	f003 0302 	and.w	r3, r3, #2
 8000e8e:	607b      	str	r3, [r7, #4]
 8000e90:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2120      	movs	r1, #32
 8000e96:	4816      	ldr	r0, [pc, #88]	@ (8000ef0 <MX_GPIO_Init+0xe4>)
 8000e98:	f000 fe84 	bl	8001ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ea2:	4814      	ldr	r0, [pc, #80]	@ (8000ef4 <MX_GPIO_Init+0xe8>)
 8000ea4:	f000 fe7e 	bl	8001ba4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ea8:	2320      	movs	r3, #32
 8000eaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	480c      	ldr	r0, [pc, #48]	@ (8000ef0 <MX_GPIO_Init+0xe4>)
 8000ec0:	f000 fcd4 	bl	800186c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000ec4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ec8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ed6:	f107 0314 	add.w	r3, r7, #20
 8000eda:	4619      	mov	r1, r3
 8000edc:	4805      	ldr	r0, [pc, #20]	@ (8000ef4 <MX_GPIO_Init+0xe8>)
 8000ede:	f000 fcc5 	bl	800186c <HAL_GPIO_Init>

}
 8000ee2:	bf00      	nop
 8000ee4:	3728      	adds	r7, #40	@ 0x28
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	40023800 	.word	0x40023800
 8000ef0:	40020000 	.word	0x40020000
 8000ef4:	40020400 	.word	0x40020400

08000ef8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000efc:	f000 fadc 	bl	80014b8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f00:	f000 f80a 	bl	8000f18 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f04:	f7ff ff82 	bl	8000e0c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f08:	f000 fa3a 	bl	8001380 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000f0c:	f7ff fb70 	bl	80005f0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f10:	f007 fb99 	bl	8008646 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f14:	bf00      	nop
 8000f16:	e7fd      	b.n	8000f14 <main+0x1c>

08000f18 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b094      	sub	sp, #80	@ 0x50
 8000f1c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f1e:	f107 0320 	add.w	r3, r7, #32
 8000f22:	2230      	movs	r2, #48	@ 0x30
 8000f24:	2100      	movs	r1, #0
 8000f26:	4618      	mov	r0, r3
 8000f28:	f00a fde2 	bl	800baf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f2c:	f107 030c 	add.w	r3, r7, #12
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	609a      	str	r2, [r3, #8]
 8000f38:	60da      	str	r2, [r3, #12]
 8000f3a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60bb      	str	r3, [r7, #8]
 8000f40:	4b29      	ldr	r3, [pc, #164]	@ (8000fe8 <SystemClock_Config+0xd0>)
 8000f42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f44:	4a28      	ldr	r2, [pc, #160]	@ (8000fe8 <SystemClock_Config+0xd0>)
 8000f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4c:	4b26      	ldr	r3, [pc, #152]	@ (8000fe8 <SystemClock_Config+0xd0>)
 8000f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f54:	60bb      	str	r3, [r7, #8]
 8000f56:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000f58:	2300      	movs	r3, #0
 8000f5a:	607b      	str	r3, [r7, #4]
 8000f5c:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <SystemClock_Config+0xd4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	4a22      	ldr	r2, [pc, #136]	@ (8000fec <SystemClock_Config+0xd4>)
 8000f62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000f66:	6013      	str	r3, [r2, #0]
 8000f68:	4b20      	ldr	r3, [pc, #128]	@ (8000fec <SystemClock_Config+0xd4>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000f70:	607b      	str	r3, [r7, #4]
 8000f72:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000f74:	2303      	movs	r3, #3
 8000f76:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f78:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f82:	2310      	movs	r3, #16
 8000f84:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f86:	2302      	movs	r3, #2
 8000f88:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f8a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000f90:	230f      	movs	r3, #15
 8000f92:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8000f94:	2390      	movs	r3, #144	@ 0x90
 8000f96:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f98:	2302      	movs	r3, #2
 8000f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000f9c:	2305      	movs	r3, #5
 8000f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa0:	f107 0320 	add.w	r3, r7, #32
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f002 f883 	bl	80030b0 <HAL_RCC_OscConfig>
 8000faa:	4603      	mov	r3, r0
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	d001      	beq.n	8000fb4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000fb0:	f000 f830 	bl	8001014 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb4:	230f      	movs	r3, #15
 8000fb6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000fc8:	f107 030c 	add.w	r3, r7, #12
 8000fcc:	2100      	movs	r1, #0
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f002 fae6 	bl	80035a0 <HAL_RCC_ClockConfig>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000fda:	f000 f81b 	bl	8001014 <Error_Handler>
  }
}
 8000fde:	bf00      	nop
 8000fe0:	3750      	adds	r7, #80	@ 0x50
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40023800 	.word	0x40023800
 8000fec:	40007000 	.word	0x40007000

08000ff0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	4a04      	ldr	r2, [pc, #16]	@ (8001010 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ffe:	4293      	cmp	r3, r2
 8001000:	d101      	bne.n	8001006 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001002:	f000 fa7b 	bl	80014fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001006:	bf00      	nop
 8001008:	3708      	adds	r7, #8
 800100a:	46bd      	mov	sp, r7
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40010000 	.word	0x40010000

08001014 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001018:	b672      	cpsid	i
}
 800101a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <Error_Handler+0x8>

08001020 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001026:	2300      	movs	r3, #0
 8001028:	607b      	str	r3, [r7, #4]
 800102a:	4b12      	ldr	r3, [pc, #72]	@ (8001074 <HAL_MspInit+0x54>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102e:	4a11      	ldr	r2, [pc, #68]	@ (8001074 <HAL_MspInit+0x54>)
 8001030:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001034:	6453      	str	r3, [r2, #68]	@ 0x44
 8001036:	4b0f      	ldr	r3, [pc, #60]	@ (8001074 <HAL_MspInit+0x54>)
 8001038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800103a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800103e:	607b      	str	r3, [r7, #4]
 8001040:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001042:	2300      	movs	r3, #0
 8001044:	603b      	str	r3, [r7, #0]
 8001046:	4b0b      	ldr	r3, [pc, #44]	@ (8001074 <HAL_MspInit+0x54>)
 8001048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800104a:	4a0a      	ldr	r2, [pc, #40]	@ (8001074 <HAL_MspInit+0x54>)
 800104c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001050:	6413      	str	r3, [r2, #64]	@ 0x40
 8001052:	4b08      	ldr	r3, [pc, #32]	@ (8001074 <HAL_MspInit+0x54>)
 8001054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105a:	603b      	str	r3, [r7, #0]
 800105c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	210f      	movs	r1, #15
 8001062:	f06f 0001 	mvn.w	r0, #1
 8001066:	f000 fb45 	bl	80016f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800106a:	bf00      	nop
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40023800 	.word	0x40023800

08001078 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08c      	sub	sp, #48	@ 0x30
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001080:	2300      	movs	r3, #0
 8001082:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8001084:	2300      	movs	r3, #0
 8001086:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001088:	2300      	movs	r3, #0
 800108a:	60bb      	str	r3, [r7, #8]
 800108c:	4b2e      	ldr	r3, [pc, #184]	@ (8001148 <HAL_InitTick+0xd0>)
 800108e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001090:	4a2d      	ldr	r2, [pc, #180]	@ (8001148 <HAL_InitTick+0xd0>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6453      	str	r3, [r2, #68]	@ 0x44
 8001098:	4b2b      	ldr	r3, [pc, #172]	@ (8001148 <HAL_InitTick+0xd0>)
 800109a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800109c:	f003 0301 	and.w	r3, r3, #1
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80010a4:	f107 020c 	add.w	r2, r7, #12
 80010a8:	f107 0310 	add.w	r3, r7, #16
 80010ac:	4611      	mov	r1, r2
 80010ae:	4618      	mov	r0, r3
 80010b0:	f002 fc56 	bl	8003960 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80010b4:	f002 fc40 	bl	8003938 <HAL_RCC_GetPCLK2Freq>
 80010b8:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80010ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80010bc:	4a23      	ldr	r2, [pc, #140]	@ (800114c <HAL_InitTick+0xd4>)
 80010be:	fba2 2303 	umull	r2, r3, r2, r3
 80010c2:	0c9b      	lsrs	r3, r3, #18
 80010c4:	3b01      	subs	r3, #1
 80010c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80010c8:	4b21      	ldr	r3, [pc, #132]	@ (8001150 <HAL_InitTick+0xd8>)
 80010ca:	4a22      	ldr	r2, [pc, #136]	@ (8001154 <HAL_InitTick+0xdc>)
 80010cc:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80010ce:	4b20      	ldr	r3, [pc, #128]	@ (8001150 <HAL_InitTick+0xd8>)
 80010d0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010d4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80010d6:	4a1e      	ldr	r2, [pc, #120]	@ (8001150 <HAL_InitTick+0xd8>)
 80010d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010da:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80010dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001150 <HAL_InitTick+0xd8>)
 80010de:	2200      	movs	r2, #0
 80010e0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001150 <HAL_InitTick+0xd8>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e8:	4b19      	ldr	r3, [pc, #100]	@ (8001150 <HAL_InitTick+0xd8>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80010ee:	4818      	ldr	r0, [pc, #96]	@ (8001150 <HAL_InitTick+0xd8>)
 80010f0:	f002 fc68 	bl	80039c4 <HAL_TIM_Base_Init>
 80010f4:	4603      	mov	r3, r0
 80010f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 80010fa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d11b      	bne.n	800113a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001102:	4813      	ldr	r0, [pc, #76]	@ (8001150 <HAL_InitTick+0xd8>)
 8001104:	f002 fcb8 	bl	8003a78 <HAL_TIM_Base_Start_IT>
 8001108:	4603      	mov	r3, r0
 800110a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800110e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001112:	2b00      	cmp	r3, #0
 8001114:	d111      	bne.n	800113a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001116:	2019      	movs	r0, #25
 8001118:	f000 fb08 	bl	800172c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2b0f      	cmp	r3, #15
 8001120:	d808      	bhi.n	8001134 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8001122:	2200      	movs	r2, #0
 8001124:	6879      	ldr	r1, [r7, #4]
 8001126:	2019      	movs	r0, #25
 8001128:	f000 fae4 	bl	80016f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800112c:	4a0a      	ldr	r2, [pc, #40]	@ (8001158 <HAL_InitTick+0xe0>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6013      	str	r3, [r2, #0]
 8001132:	e002      	b.n	800113a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8001134:	2301      	movs	r3, #1
 8001136:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800113a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800113e:	4618      	mov	r0, r3
 8001140:	3730      	adds	r7, #48	@ 0x30
 8001142:	46bd      	mov	sp, r7
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	40023800 	.word	0x40023800
 800114c:	431bde83 	.word	0x431bde83
 8001150:	2000047c 	.word	0x2000047c
 8001154:	40010000 	.word	0x40010000
 8001158:	20000008 	.word	0x20000008

0800115c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001160:	bf00      	nop
 8001162:	e7fd      	b.n	8001160 <NMI_Handler+0x4>

08001164 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001164:	b480      	push	{r7}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001168:	bf00      	nop
 800116a:	e7fd      	b.n	8001168 <HardFault_Handler+0x4>

0800116c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001170:	bf00      	nop
 8001172:	e7fd      	b.n	8001170 <MemManage_Handler+0x4>

08001174 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001178:	bf00      	nop
 800117a:	e7fd      	b.n	8001178 <BusFault_Handler+0x4>

0800117c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001180:	bf00      	nop
 8001182:	e7fd      	b.n	8001180 <UsageFault_Handler+0x4>

08001184 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001188:	bf00      	nop
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
	...

08001194 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001198:	4802      	ldr	r0, [pc, #8]	@ (80011a4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800119a:	f002 fccf 	bl	8003b3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800119e:	bf00      	nop
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	2000047c 	.word	0x2000047c

080011a8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80011ac:	4802      	ldr	r0, [pc, #8]	@ (80011b8 <OTG_FS_IRQHandler+0x10>)
 80011ae:	f000 fe70 	bl	8001e92 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20005748 	.word	0x20005748

080011bc <USART2_IRQHandler>:


/* USER CODE BEGIN 1 */
extern UART_HandleTypeDef huart2;
void USART2_IRQHandler(void)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 80011c0:	4802      	ldr	r0, [pc, #8]	@ (80011cc <USART2_IRQHandler+0x10>)
 80011c2:	f002 ff6d 	bl	80040a0 <HAL_UART_IRQHandler>
}
 80011c6:	bf00      	nop
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	200004c8 	.word	0x200004c8

080011d0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  return 1;
 80011d4:	2301      	movs	r3, #1
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <_kill>:

int _kill(int pid, int sig)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80011ea:	f00a fd2d 	bl	800bc48 <__errno>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2216      	movs	r2, #22
 80011f2:	601a      	str	r2, [r3, #0]
  return -1;
 80011f4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80011f8:	4618      	mov	r0, r3
 80011fa:	3708      	adds	r7, #8
 80011fc:	46bd      	mov	sp, r7
 80011fe:	bd80      	pop	{r7, pc}

08001200 <_exit>:

void _exit (int status)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b082      	sub	sp, #8
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001208:	f04f 31ff 	mov.w	r1, #4294967295
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f7ff ffe7 	bl	80011e0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001212:	bf00      	nop
 8001214:	e7fd      	b.n	8001212 <_exit+0x12>

08001216 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b086      	sub	sp, #24
 800121a:	af00      	add	r7, sp, #0
 800121c:	60f8      	str	r0, [r7, #12]
 800121e:	60b9      	str	r1, [r7, #8]
 8001220:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001222:	2300      	movs	r3, #0
 8001224:	617b      	str	r3, [r7, #20]
 8001226:	e00a      	b.n	800123e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001228:	f3af 8000 	nop.w
 800122c:	4601      	mov	r1, r0
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	1c5a      	adds	r2, r3, #1
 8001232:	60ba      	str	r2, [r7, #8]
 8001234:	b2ca      	uxtb	r2, r1
 8001236:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001238:	697b      	ldr	r3, [r7, #20]
 800123a:	3301      	adds	r3, #1
 800123c:	617b      	str	r3, [r7, #20]
 800123e:	697a      	ldr	r2, [r7, #20]
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	429a      	cmp	r2, r3
 8001244:	dbf0      	blt.n	8001228 <_read+0x12>
  }

  return len;
 8001246:	687b      	ldr	r3, [r7, #4]
}
 8001248:	4618      	mov	r0, r3
 800124a:	3718      	adds	r7, #24
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b086      	sub	sp, #24
 8001254:	af00      	add	r7, sp, #0
 8001256:	60f8      	str	r0, [r7, #12]
 8001258:	60b9      	str	r1, [r7, #8]
 800125a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800125c:	2300      	movs	r3, #0
 800125e:	617b      	str	r3, [r7, #20]
 8001260:	e009      	b.n	8001276 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	60ba      	str	r2, [r7, #8]
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	4618      	mov	r0, r3
 800126c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	3301      	adds	r3, #1
 8001274:	617b      	str	r3, [r7, #20]
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	429a      	cmp	r2, r3
 800127c:	dbf1      	blt.n	8001262 <_write+0x12>
  }
  return len;
 800127e:	687b      	ldr	r3, [r7, #4]
}
 8001280:	4618      	mov	r0, r3
 8001282:	3718      	adds	r7, #24
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}

08001288 <_close>:

int _close(int file)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001290:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001294:	4618      	mov	r0, r3
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr

080012a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
 80012a8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80012b0:	605a      	str	r2, [r3, #4]
  return 0;
 80012b2:	2300      	movs	r3, #0
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012be:	4770      	bx	lr

080012c0 <_isatty>:

int _isatty(int file)
{
 80012c0:	b480      	push	{r7}
 80012c2:	b083      	sub	sp, #12
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80012c8:	2301      	movs	r3, #1
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b085      	sub	sp, #20
 80012da:	af00      	add	r7, sp, #0
 80012dc:	60f8      	str	r0, [r7, #12]
 80012de:	60b9      	str	r1, [r7, #8]
 80012e0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3714      	adds	r7, #20
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr

080012f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012f8:	4a14      	ldr	r2, [pc, #80]	@ (800134c <_sbrk+0x5c>)
 80012fa:	4b15      	ldr	r3, [pc, #84]	@ (8001350 <_sbrk+0x60>)
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001304:	4b13      	ldr	r3, [pc, #76]	@ (8001354 <_sbrk+0x64>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d102      	bne.n	8001312 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800130c:	4b11      	ldr	r3, [pc, #68]	@ (8001354 <_sbrk+0x64>)
 800130e:	4a12      	ldr	r2, [pc, #72]	@ (8001358 <_sbrk+0x68>)
 8001310:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001312:	4b10      	ldr	r3, [pc, #64]	@ (8001354 <_sbrk+0x64>)
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4413      	add	r3, r2
 800131a:	693a      	ldr	r2, [r7, #16]
 800131c:	429a      	cmp	r2, r3
 800131e:	d207      	bcs.n	8001330 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001320:	f00a fc92 	bl	800bc48 <__errno>
 8001324:	4603      	mov	r3, r0
 8001326:	220c      	movs	r2, #12
 8001328:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800132a:	f04f 33ff 	mov.w	r3, #4294967295
 800132e:	e009      	b.n	8001344 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001330:	4b08      	ldr	r3, [pc, #32]	@ (8001354 <_sbrk+0x64>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001336:	4b07      	ldr	r3, [pc, #28]	@ (8001354 <_sbrk+0x64>)
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	4413      	add	r3, r2
 800133e:	4a05      	ldr	r2, [pc, #20]	@ (8001354 <_sbrk+0x64>)
 8001340:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001342:	68fb      	ldr	r3, [r7, #12]
}
 8001344:	4618      	mov	r0, r3
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	20020000 	.word	0x20020000
 8001350:	00000400 	.word	0x00000400
 8001354:	200004c4 	.word	0x200004c4
 8001358:	20005f98 	.word	0x20005f98

0800135c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <SystemInit+0x20>)
 8001362:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001366:	4a05      	ldr	r2, [pc, #20]	@ (800137c <SystemInit+0x20>)
 8001368:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800136c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	e000ed00 	.word	0xe000ed00

08001380 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001384:	4b11      	ldr	r3, [pc, #68]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 8001386:	4a12      	ldr	r2, [pc, #72]	@ (80013d0 <MX_USART2_UART_Init+0x50>)
 8001388:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800138a:	4b10      	ldr	r3, [pc, #64]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 800138c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001390:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001392:	4b0e      	ldr	r3, [pc, #56]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 8001394:	2200      	movs	r2, #0
 8001396:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001398:	4b0c      	ldr	r3, [pc, #48]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 800139a:	2200      	movs	r2, #0
 800139c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013a6:	220c      	movs	r2, #12
 80013a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013aa:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013b0:	4b06      	ldr	r3, [pc, #24]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013b6:	4805      	ldr	r0, [pc, #20]	@ (80013cc <MX_USART2_UART_Init+0x4c>)
 80013b8:	f002 fd72 	bl	8003ea0 <HAL_UART_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013c2:	f7ff fe27 	bl	8001014 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013c6:	bf00      	nop
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200004c8 	.word	0x200004c8
 80013d0:	40004400 	.word	0x40004400

080013d4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 0314 	add.w	r3, r7, #20
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	4a19      	ldr	r2, [pc, #100]	@ (8001458 <HAL_UART_MspInit+0x84>)
 80013f2:	4293      	cmp	r3, r2
 80013f4:	d12b      	bne.n	800144e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	4b18      	ldr	r3, [pc, #96]	@ (800145c <HAL_UART_MspInit+0x88>)
 80013fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fe:	4a17      	ldr	r2, [pc, #92]	@ (800145c <HAL_UART_MspInit+0x88>)
 8001400:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001404:	6413      	str	r3, [r2, #64]	@ 0x40
 8001406:	4b15      	ldr	r3, [pc, #84]	@ (800145c <HAL_UART_MspInit+0x88>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140e:	613b      	str	r3, [r7, #16]
 8001410:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	2300      	movs	r3, #0
 8001414:	60fb      	str	r3, [r7, #12]
 8001416:	4b11      	ldr	r3, [pc, #68]	@ (800145c <HAL_UART_MspInit+0x88>)
 8001418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141a:	4a10      	ldr	r2, [pc, #64]	@ (800145c <HAL_UART_MspInit+0x88>)
 800141c:	f043 0301 	orr.w	r3, r3, #1
 8001420:	6313      	str	r3, [r2, #48]	@ 0x30
 8001422:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <HAL_UART_MspInit+0x88>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	60fb      	str	r3, [r7, #12]
 800142c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800142e:	230c      	movs	r3, #12
 8001430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001432:	2302      	movs	r3, #2
 8001434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800143a:	2303      	movs	r3, #3
 800143c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800143e:	2307      	movs	r3, #7
 8001440:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001442:	f107 0314 	add.w	r3, r7, #20
 8001446:	4619      	mov	r1, r3
 8001448:	4805      	ldr	r0, [pc, #20]	@ (8001460 <HAL_UART_MspInit+0x8c>)
 800144a:	f000 fa0f 	bl	800186c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800144e:	bf00      	nop
 8001450:	3728      	adds	r7, #40	@ 0x28
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40004400 	.word	0x40004400
 800145c:	40023800 	.word	0x40023800
 8001460:	40020000 	.word	0x40020000

08001464 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001464:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800149c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001468:	f7ff ff78 	bl	800135c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800146c:	480c      	ldr	r0, [pc, #48]	@ (80014a0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800146e:	490d      	ldr	r1, [pc, #52]	@ (80014a4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001470:	4a0d      	ldr	r2, [pc, #52]	@ (80014a8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001472:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001474:	e002      	b.n	800147c <LoopCopyDataInit>

08001476 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001476:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001478:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800147a:	3304      	adds	r3, #4

0800147c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800147c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800147e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001480:	d3f9      	bcc.n	8001476 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001482:	4a0a      	ldr	r2, [pc, #40]	@ (80014ac <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001484:	4c0a      	ldr	r4, [pc, #40]	@ (80014b0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001486:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001488:	e001      	b.n	800148e <LoopFillZerobss>

0800148a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800148a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800148c:	3204      	adds	r2, #4

0800148e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800148e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001490:	d3fb      	bcc.n	800148a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001492:	f00a fbdf 	bl	800bc54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001496:	f7ff fd2f 	bl	8000ef8 <main>
  bx  lr    
 800149a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800149c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014a4:	20000160 	.word	0x20000160
  ldr r2, =_sidata
 80014a8:	0800cf70 	.word	0x0800cf70
  ldr r2, =_sbss
 80014ac:	20000160 	.word	0x20000160
  ldr r4, =_ebss
 80014b0:	20005f98 	.word	0x20005f98

080014b4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014b4:	e7fe      	b.n	80014b4 <ADC_IRQHandler>
	...

080014b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014bc:	4b0e      	ldr	r3, [pc, #56]	@ (80014f8 <HAL_Init+0x40>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	4a0d      	ldr	r2, [pc, #52]	@ (80014f8 <HAL_Init+0x40>)
 80014c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014c6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <HAL_Init+0x40>)
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4a0a      	ldr	r2, [pc, #40]	@ (80014f8 <HAL_Init+0x40>)
 80014ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014d2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014d4:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <HAL_Init+0x40>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4a07      	ldr	r2, [pc, #28]	@ (80014f8 <HAL_Init+0x40>)
 80014da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80014de:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014e0:	2003      	movs	r0, #3
 80014e2:	f000 f8fc 	bl	80016de <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014e6:	200f      	movs	r0, #15
 80014e8:	f7ff fdc6 	bl	8001078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014ec:	f7ff fd98 	bl	8001020 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014f0:	2300      	movs	r3, #0
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	40023c00 	.word	0x40023c00

080014fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001500:	4b06      	ldr	r3, [pc, #24]	@ (800151c <HAL_IncTick+0x20>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	461a      	mov	r2, r3
 8001506:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <HAL_IncTick+0x24>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4413      	add	r3, r2
 800150c:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <HAL_IncTick+0x24>)
 800150e:	6013      	str	r3, [r2, #0]
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	2000000c 	.word	0x2000000c
 8001520:	20000510 	.word	0x20000510

08001524 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  return uwTick;
 8001528:	4b03      	ldr	r3, [pc, #12]	@ (8001538 <HAL_GetTick+0x14>)
 800152a:	681b      	ldr	r3, [r3, #0]
}
 800152c:	4618      	mov	r0, r3
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
 8001536:	bf00      	nop
 8001538:	20000510 	.word	0x20000510

0800153c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b084      	sub	sp, #16
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001544:	f7ff ffee 	bl	8001524 <HAL_GetTick>
 8001548:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001554:	d005      	beq.n	8001562 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001556:	4b0a      	ldr	r3, [pc, #40]	@ (8001580 <HAL_Delay+0x44>)
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	461a      	mov	r2, r3
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4413      	add	r3, r2
 8001560:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001562:	bf00      	nop
 8001564:	f7ff ffde 	bl	8001524 <HAL_GetTick>
 8001568:	4602      	mov	r2, r0
 800156a:	68bb      	ldr	r3, [r7, #8]
 800156c:	1ad3      	subs	r3, r2, r3
 800156e:	68fa      	ldr	r2, [r7, #12]
 8001570:	429a      	cmp	r2, r3
 8001572:	d8f7      	bhi.n	8001564 <HAL_Delay+0x28>
  {
  }
}
 8001574:	bf00      	nop
 8001576:	bf00      	nop
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	2000000c 	.word	0x2000000c

08001584 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001584:	b480      	push	{r7}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f003 0307 	and.w	r3, r3, #7
 8001592:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001594:	4b0c      	ldr	r3, [pc, #48]	@ (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015a0:	4013      	ands	r3, r2
 80015a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015ac:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80015b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015b6:	4a04      	ldr	r2, [pc, #16]	@ (80015c8 <__NVIC_SetPriorityGrouping+0x44>)
 80015b8:	68bb      	ldr	r3, [r7, #8]
 80015ba:	60d3      	str	r3, [r2, #12]
}
 80015bc:	bf00      	nop
 80015be:	3714      	adds	r7, #20
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	e000ed00 	.word	0xe000ed00

080015cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015d0:	4b04      	ldr	r3, [pc, #16]	@ (80015e4 <__NVIC_GetPriorityGrouping+0x18>)
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	0a1b      	lsrs	r3, r3, #8
 80015d6:	f003 0307 	and.w	r3, r3, #7
}
 80015da:	4618      	mov	r0, r3
 80015dc:	46bd      	mov	sp, r7
 80015de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e2:	4770      	bx	lr
 80015e4:	e000ed00 	.word	0xe000ed00

080015e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	4603      	mov	r3, r0
 80015f0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	db0b      	blt.n	8001612 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015fa:	79fb      	ldrb	r3, [r7, #7]
 80015fc:	f003 021f 	and.w	r2, r3, #31
 8001600:	4907      	ldr	r1, [pc, #28]	@ (8001620 <__NVIC_EnableIRQ+0x38>)
 8001602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001606:	095b      	lsrs	r3, r3, #5
 8001608:	2001      	movs	r0, #1
 800160a:	fa00 f202 	lsl.w	r2, r0, r2
 800160e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001612:	bf00      	nop
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	e000e100 	.word	0xe000e100

08001624 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	4603      	mov	r3, r0
 800162c:	6039      	str	r1, [r7, #0]
 800162e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001630:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001634:	2b00      	cmp	r3, #0
 8001636:	db0a      	blt.n	800164e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	b2da      	uxtb	r2, r3
 800163c:	490c      	ldr	r1, [pc, #48]	@ (8001670 <__NVIC_SetPriority+0x4c>)
 800163e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001642:	0112      	lsls	r2, r2, #4
 8001644:	b2d2      	uxtb	r2, r2
 8001646:	440b      	add	r3, r1
 8001648:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800164c:	e00a      	b.n	8001664 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	b2da      	uxtb	r2, r3
 8001652:	4908      	ldr	r1, [pc, #32]	@ (8001674 <__NVIC_SetPriority+0x50>)
 8001654:	79fb      	ldrb	r3, [r7, #7]
 8001656:	f003 030f 	and.w	r3, r3, #15
 800165a:	3b04      	subs	r3, #4
 800165c:	0112      	lsls	r2, r2, #4
 800165e:	b2d2      	uxtb	r2, r2
 8001660:	440b      	add	r3, r1
 8001662:	761a      	strb	r2, [r3, #24]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	e000e100 	.word	0xe000e100
 8001674:	e000ed00 	.word	0xe000ed00

08001678 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001678:	b480      	push	{r7}
 800167a:	b089      	sub	sp, #36	@ 0x24
 800167c:	af00      	add	r7, sp, #0
 800167e:	60f8      	str	r0, [r7, #12]
 8001680:	60b9      	str	r1, [r7, #8]
 8001682:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f1c3 0307 	rsb	r3, r3, #7
 8001692:	2b04      	cmp	r3, #4
 8001694:	bf28      	it	cs
 8001696:	2304      	movcs	r3, #4
 8001698:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800169a:	69fb      	ldr	r3, [r7, #28]
 800169c:	3304      	adds	r3, #4
 800169e:	2b06      	cmp	r3, #6
 80016a0:	d902      	bls.n	80016a8 <NVIC_EncodePriority+0x30>
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	3b03      	subs	r3, #3
 80016a6:	e000      	b.n	80016aa <NVIC_EncodePriority+0x32>
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016ac:	f04f 32ff 	mov.w	r2, #4294967295
 80016b0:	69bb      	ldr	r3, [r7, #24]
 80016b2:	fa02 f303 	lsl.w	r3, r2, r3
 80016b6:	43da      	mvns	r2, r3
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	401a      	ands	r2, r3
 80016bc:	697b      	ldr	r3, [r7, #20]
 80016be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016c0:	f04f 31ff 	mov.w	r1, #4294967295
 80016c4:	697b      	ldr	r3, [r7, #20]
 80016c6:	fa01 f303 	lsl.w	r3, r1, r3
 80016ca:	43d9      	mvns	r1, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016d0:	4313      	orrs	r3, r2
         );
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3724      	adds	r7, #36	@ 0x24
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016de:	b580      	push	{r7, lr}
 80016e0:	b082      	sub	sp, #8
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff ff4c 	bl	8001584 <__NVIC_SetPriorityGrouping>
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
 8001700:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001702:	2300      	movs	r3, #0
 8001704:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001706:	f7ff ff61 	bl	80015cc <__NVIC_GetPriorityGrouping>
 800170a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	68b9      	ldr	r1, [r7, #8]
 8001710:	6978      	ldr	r0, [r7, #20]
 8001712:	f7ff ffb1 	bl	8001678 <NVIC_EncodePriority>
 8001716:	4602      	mov	r2, r0
 8001718:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800171c:	4611      	mov	r1, r2
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ff80 	bl	8001624 <__NVIC_SetPriority>
}
 8001724:	bf00      	nop
 8001726:	3718      	adds	r7, #24
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}

0800172c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	4603      	mov	r3, r0
 8001734:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800173a:	4618      	mov	r0, r3
 800173c:	f7ff ff54 	bl	80015e8 <__NVIC_EnableIRQ>
}
 8001740:	bf00      	nop
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b084      	sub	sp, #16
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001754:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001756:	f7ff fee5 	bl	8001524 <HAL_GetTick>
 800175a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001762:	b2db      	uxtb	r3, r3
 8001764:	2b02      	cmp	r3, #2
 8001766:	d008      	beq.n	800177a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2280      	movs	r2, #128	@ 0x80
 800176c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2200      	movs	r2, #0
 8001772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e052      	b.n	8001820 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f022 0216 	bic.w	r2, r2, #22
 8001788:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	695a      	ldr	r2, [r3, #20]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001798:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d103      	bne.n	80017aa <HAL_DMA_Abort+0x62>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d007      	beq.n	80017ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	681a      	ldr	r2, [r3, #0]
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f022 0208 	bic.w	r2, r2, #8
 80017b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f022 0201 	bic.w	r2, r2, #1
 80017c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017ca:	e013      	b.n	80017f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017cc:	f7ff feaa 	bl	8001524 <HAL_GetTick>
 80017d0:	4602      	mov	r2, r0
 80017d2:	68bb      	ldr	r3, [r7, #8]
 80017d4:	1ad3      	subs	r3, r2, r3
 80017d6:	2b05      	cmp	r3, #5
 80017d8:	d90c      	bls.n	80017f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2220      	movs	r2, #32
 80017de:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2203      	movs	r2, #3
 80017e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2200      	movs	r2, #0
 80017ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e015      	b.n	8001820 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d1e4      	bne.n	80017cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001806:	223f      	movs	r2, #63	@ 0x3f
 8001808:	409a      	lsls	r2, r3
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2201      	movs	r2, #1
 8001812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800181e:	2300      	movs	r3, #0
}
 8001820:	4618      	mov	r0, r3
 8001822:	3710      	adds	r7, #16
 8001824:	46bd      	mov	sp, r7
 8001826:	bd80      	pop	{r7, pc}

08001828 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001836:	b2db      	uxtb	r3, r3
 8001838:	2b02      	cmp	r3, #2
 800183a:	d004      	beq.n	8001846 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2280      	movs	r2, #128	@ 0x80
 8001840:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e00c      	b.n	8001860 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2205      	movs	r2, #5
 800184a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	681a      	ldr	r2, [r3, #0]
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f022 0201 	bic.w	r2, r2, #1
 800185c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	@ 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800187e:	2300      	movs	r3, #0
 8001880:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	e159      	b.n	8001b3c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001888:	2201      	movs	r2, #1
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	f040 8148 	bne.w	8001b36 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 0303 	and.w	r3, r3, #3
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d005      	beq.n	80018be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d130      	bne.n	8001920 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	2203      	movs	r2, #3
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4013      	ands	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	68da      	ldr	r2, [r3, #12]
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f4:	2201      	movs	r2, #1
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	f003 0201 	and.w	r2, r3, #1
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	2b03      	cmp	r3, #3
 800192a:	d017      	beq.n	800195c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	689a      	ldr	r2, [r3, #8]
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 0303 	and.w	r3, r3, #3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d123      	bne.n	80019b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	08da      	lsrs	r2, r3, #3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3208      	adds	r2, #8
 8001970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001974:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	220f      	movs	r2, #15
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4013      	ands	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	691a      	ldr	r2, [r3, #16]
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	08da      	lsrs	r2, r3, #3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3208      	adds	r2, #8
 80019aa:	69b9      	ldr	r1, [r7, #24]
 80019ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 0203 	and.w	r2, r3, #3
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 80a2 	beq.w	8001b36 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	4b57      	ldr	r3, [pc, #348]	@ (8001b54 <HAL_GPIO_Init+0x2e8>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fa:	4a56      	ldr	r2, [pc, #344]	@ (8001b54 <HAL_GPIO_Init+0x2e8>)
 80019fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a02:	4b54      	ldr	r3, [pc, #336]	@ (8001b54 <HAL_GPIO_Init+0x2e8>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a0e:	4a52      	ldr	r2, [pc, #328]	@ (8001b58 <HAL_GPIO_Init+0x2ec>)
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	089b      	lsrs	r3, r3, #2
 8001a14:	3302      	adds	r3, #2
 8001a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	220f      	movs	r2, #15
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a49      	ldr	r2, [pc, #292]	@ (8001b5c <HAL_GPIO_Init+0x2f0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d019      	beq.n	8001a6e <HAL_GPIO_Init+0x202>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a48      	ldr	r2, [pc, #288]	@ (8001b60 <HAL_GPIO_Init+0x2f4>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d013      	beq.n	8001a6a <HAL_GPIO_Init+0x1fe>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a47      	ldr	r2, [pc, #284]	@ (8001b64 <HAL_GPIO_Init+0x2f8>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d00d      	beq.n	8001a66 <HAL_GPIO_Init+0x1fa>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a46      	ldr	r2, [pc, #280]	@ (8001b68 <HAL_GPIO_Init+0x2fc>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d007      	beq.n	8001a62 <HAL_GPIO_Init+0x1f6>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a45      	ldr	r2, [pc, #276]	@ (8001b6c <HAL_GPIO_Init+0x300>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d101      	bne.n	8001a5e <HAL_GPIO_Init+0x1f2>
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	e008      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a5e:	2307      	movs	r3, #7
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a62:	2303      	movs	r3, #3
 8001a64:	e004      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a66:	2302      	movs	r3, #2
 8001a68:	e002      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a6e:	2300      	movs	r3, #0
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	f002 0203 	and.w	r2, r2, #3
 8001a76:	0092      	lsls	r2, r2, #2
 8001a78:	4093      	lsls	r3, r2
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a80:	4935      	ldr	r1, [pc, #212]	@ (8001b58 <HAL_GPIO_Init+0x2ec>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	3302      	adds	r3, #2
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a8e:	4b38      	ldr	r3, [pc, #224]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001adc:	4a24      	ldr	r2, [pc, #144]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ae2:	4b23      	ldr	r3, [pc, #140]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b06:	4a1a      	ldr	r2, [pc, #104]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b0c:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b30:	4a0f      	ldr	r2, [pc, #60]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	61fb      	str	r3, [r7, #28]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	2b0f      	cmp	r3, #15
 8001b40:	f67f aea2 	bls.w	8001888 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3724      	adds	r7, #36	@ 0x24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020c00 	.word	0x40020c00
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40013c00 	.word	0x40013c00

08001b74 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	460b      	mov	r3, r1
 8001b7e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	691a      	ldr	r2, [r3, #16]
 8001b84:	887b      	ldrh	r3, [r7, #2]
 8001b86:	4013      	ands	r3, r2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	73fb      	strb	r3, [r7, #15]
 8001b90:	e001      	b.n	8001b96 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b92:	2300      	movs	r3, #0
 8001b94:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr

08001ba4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b083      	sub	sp, #12
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	807b      	strh	r3, [r7, #2]
 8001bb0:	4613      	mov	r3, r2
 8001bb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bb4:	787b      	ldrb	r3, [r7, #1]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d003      	beq.n	8001bc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bba:	887a      	ldrh	r2, [r7, #2]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001bc0:	e003      	b.n	8001bca <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bc2:	887b      	ldrh	r3, [r7, #2]
 8001bc4:	041a      	lsls	r2, r3, #16
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	619a      	str	r2, [r3, #24]
}
 8001bca:	bf00      	nop
 8001bcc:	370c      	adds	r7, #12
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd4:	4770      	bx	lr

08001bd6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001bd6:	b480      	push	{r7}
 8001bd8:	b085      	sub	sp, #20
 8001bda:	af00      	add	r7, sp, #0
 8001bdc:	6078      	str	r0, [r7, #4]
 8001bde:	460b      	mov	r3, r1
 8001be0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	695b      	ldr	r3, [r3, #20]
 8001be6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001be8:	887a      	ldrh	r2, [r7, #2]
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	4013      	ands	r3, r2
 8001bee:	041a      	lsls	r2, r3, #16
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	43d9      	mvns	r1, r3
 8001bf4:	887b      	ldrh	r3, [r7, #2]
 8001bf6:	400b      	ands	r3, r1
 8001bf8:	431a      	orrs	r2, r3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	619a      	str	r2, [r3, #24]
}
 8001bfe:	bf00      	nop
 8001c00:	3714      	adds	r7, #20
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b086      	sub	sp, #24
 8001c0e:	af02      	add	r7, sp, #8
 8001c10:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d101      	bne.n	8001c1c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001c18:	2301      	movs	r3, #1
 8001c1a:	e101      	b.n	8001e20 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001c28:	b2db      	uxtb	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d106      	bne.n	8001c3c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001c36:	6878      	ldr	r0, [r7, #4]
 8001c38:	f009 faec 	bl	800b214 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2203      	movs	r2, #3
 8001c40:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001c44:	68bb      	ldr	r3, [r7, #8]
 8001c46:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c4a:	d102      	bne.n	8001c52 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2200      	movs	r2, #0
 8001c50:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f003 faa5 	bl	80051a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6818      	ldr	r0, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	7c1a      	ldrb	r2, [r3, #16]
 8001c64:	f88d 2000 	strb.w	r2, [sp]
 8001c68:	3304      	adds	r3, #4
 8001c6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c6c:	f003 f984 	bl	8004f78 <USB_CoreInit>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d005      	beq.n	8001c82 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2202      	movs	r2, #2
 8001c7a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	e0ce      	b.n	8001e20 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2100      	movs	r1, #0
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f003 fa9d 	bl	80051c8 <USB_SetCurrentMode>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d005      	beq.n	8001ca0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2202      	movs	r2, #2
 8001c98:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e0bf      	b.n	8001e20 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	73fb      	strb	r3, [r7, #15]
 8001ca4:	e04a      	b.n	8001d3c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001ca6:	7bfa      	ldrb	r2, [r7, #15]
 8001ca8:	6879      	ldr	r1, [r7, #4]
 8001caa:	4613      	mov	r3, r2
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	4413      	add	r3, r2
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	440b      	add	r3, r1
 8001cb4:	3315      	adds	r3, #21
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001cba:	7bfa      	ldrb	r2, [r7, #15]
 8001cbc:	6879      	ldr	r1, [r7, #4]
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	4413      	add	r3, r2
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	440b      	add	r3, r1
 8001cc8:	3314      	adds	r3, #20
 8001cca:	7bfa      	ldrb	r2, [r7, #15]
 8001ccc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001cce:	7bfa      	ldrb	r2, [r7, #15]
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	b298      	uxth	r0, r3
 8001cd4:	6879      	ldr	r1, [r7, #4]
 8001cd6:	4613      	mov	r3, r2
 8001cd8:	00db      	lsls	r3, r3, #3
 8001cda:	4413      	add	r3, r2
 8001cdc:	009b      	lsls	r3, r3, #2
 8001cde:	440b      	add	r3, r1
 8001ce0:	332e      	adds	r3, #46	@ 0x2e
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001ce6:	7bfa      	ldrb	r2, [r7, #15]
 8001ce8:	6879      	ldr	r1, [r7, #4]
 8001cea:	4613      	mov	r3, r2
 8001cec:	00db      	lsls	r3, r3, #3
 8001cee:	4413      	add	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	440b      	add	r3, r1
 8001cf4:	3318      	adds	r3, #24
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	6879      	ldr	r1, [r7, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	00db      	lsls	r3, r3, #3
 8001d02:	4413      	add	r3, r2
 8001d04:	009b      	lsls	r3, r3, #2
 8001d06:	440b      	add	r3, r1
 8001d08:	331c      	adds	r3, #28
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001d0e:	7bfa      	ldrb	r2, [r7, #15]
 8001d10:	6879      	ldr	r1, [r7, #4]
 8001d12:	4613      	mov	r3, r2
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	4413      	add	r3, r2
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	440b      	add	r3, r1
 8001d1c:	3320      	adds	r3, #32
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001d22:	7bfa      	ldrb	r2, [r7, #15]
 8001d24:	6879      	ldr	r1, [r7, #4]
 8001d26:	4613      	mov	r3, r2
 8001d28:	00db      	lsls	r3, r3, #3
 8001d2a:	4413      	add	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	440b      	add	r3, r1
 8001d30:	3324      	adds	r3, #36	@ 0x24
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d36:	7bfb      	ldrb	r3, [r7, #15]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	73fb      	strb	r3, [r7, #15]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	791b      	ldrb	r3, [r3, #4]
 8001d40:	7bfa      	ldrb	r2, [r7, #15]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d3af      	bcc.n	8001ca6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001d46:	2300      	movs	r3, #0
 8001d48:	73fb      	strb	r3, [r7, #15]
 8001d4a:	e044      	b.n	8001dd6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001d4c:	7bfa      	ldrb	r2, [r7, #15]
 8001d4e:	6879      	ldr	r1, [r7, #4]
 8001d50:	4613      	mov	r3, r2
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	4413      	add	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001d5e:	2200      	movs	r2, #0
 8001d60:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001d62:	7bfa      	ldrb	r2, [r7, #15]
 8001d64:	6879      	ldr	r1, [r7, #4]
 8001d66:	4613      	mov	r3, r2
 8001d68:	00db      	lsls	r3, r3, #3
 8001d6a:	4413      	add	r3, r2
 8001d6c:	009b      	lsls	r3, r3, #2
 8001d6e:	440b      	add	r3, r1
 8001d70:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001d74:	7bfa      	ldrb	r2, [r7, #15]
 8001d76:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001d78:	7bfa      	ldrb	r2, [r7, #15]
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	4613      	mov	r3, r2
 8001d7e:	00db      	lsls	r3, r3, #3
 8001d80:	4413      	add	r3, r2
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	440b      	add	r3, r1
 8001d86:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001d8e:	7bfa      	ldrb	r2, [r7, #15]
 8001d90:	6879      	ldr	r1, [r7, #4]
 8001d92:	4613      	mov	r3, r2
 8001d94:	00db      	lsls	r3, r3, #3
 8001d96:	4413      	add	r3, r2
 8001d98:	009b      	lsls	r3, r3, #2
 8001d9a:	440b      	add	r3, r1
 8001d9c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001da0:	2200      	movs	r2, #0
 8001da2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001da4:	7bfa      	ldrb	r2, [r7, #15]
 8001da6:	6879      	ldr	r1, [r7, #4]
 8001da8:	4613      	mov	r3, r2
 8001daa:	00db      	lsls	r3, r3, #3
 8001dac:	4413      	add	r3, r2
 8001dae:	009b      	lsls	r3, r3, #2
 8001db0:	440b      	add	r3, r1
 8001db2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001dba:	7bfa      	ldrb	r2, [r7, #15]
 8001dbc:	6879      	ldr	r1, [r7, #4]
 8001dbe:	4613      	mov	r3, r2
 8001dc0:	00db      	lsls	r3, r3, #3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	009b      	lsls	r3, r3, #2
 8001dc6:	440b      	add	r3, r1
 8001dc8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001dd0:	7bfb      	ldrb	r3, [r7, #15]
 8001dd2:	3301      	adds	r3, #1
 8001dd4:	73fb      	strb	r3, [r7, #15]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	791b      	ldrb	r3, [r3, #4]
 8001dda:	7bfa      	ldrb	r2, [r7, #15]
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d3b5      	bcc.n	8001d4c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6818      	ldr	r0, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	7c1a      	ldrb	r2, [r3, #16]
 8001de8:	f88d 2000 	strb.w	r2, [sp]
 8001dec:	3304      	adds	r3, #4
 8001dee:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001df0:	f003 fa36 	bl	8005260 <USB_DevInit>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d005      	beq.n	8001e06 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e00c      	b.n	8001e20 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	2201      	movs	r2, #1
 8001e10:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f004 fa80 	bl	800631e <USB_DevDisconnect>

  return HAL_OK;
 8001e1e:	2300      	movs	r3, #0
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	3710      	adds	r7, #16
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d101      	bne.n	8001e44 <HAL_PCD_Start+0x1c>
 8001e40:	2302      	movs	r3, #2
 8001e42:	e022      	b.n	8001e8a <HAL_PCD_Start+0x62>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2201      	movs	r2, #1
 8001e48:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d009      	beq.n	8001e6c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8001e5c:	2b01      	cmp	r3, #1
 8001e5e:	d105      	bne.n	8001e6c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e64:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f003 f987 	bl	8005184 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f004 fa2e 	bl	80062dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2200      	movs	r2, #0
 8001e84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001e92:	b590      	push	{r4, r7, lr}
 8001e94:	b08d      	sub	sp, #52	@ 0x34
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001ea0:	6a3b      	ldr	r3, [r7, #32]
 8001ea2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f004 faec 	bl	8006486 <USB_GetMode>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	f040 848c 	bne.w	80027ce <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4618      	mov	r0, r3
 8001ebc:	f004 fa50 	bl	8006360 <USB_ReadInterrupts>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	f000 8482 	beq.w	80027cc <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001ec8:	69fb      	ldr	r3, [r7, #28]
 8001eca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	0a1b      	lsrs	r3, r3, #8
 8001ed2:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	f004 fa3d 	bl	8006360 <USB_ReadInterrupts>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	f003 0302 	and.w	r3, r3, #2
 8001eec:	2b02      	cmp	r3, #2
 8001eee:	d107      	bne.n	8001f00 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	695a      	ldr	r2, [r3, #20]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f002 0202 	and.w	r2, r2, #2
 8001efe:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f004 fa2b 	bl	8006360 <USB_ReadInterrupts>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	f003 0310 	and.w	r3, r3, #16
 8001f10:	2b10      	cmp	r3, #16
 8001f12:	d161      	bne.n	8001fd8 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	699a      	ldr	r2, [r3, #24]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0210 	bic.w	r2, r2, #16
 8001f22:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001f24:	6a3b      	ldr	r3, [r7, #32]
 8001f26:	6a1b      	ldr	r3, [r3, #32]
 8001f28:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001f2a:	69bb      	ldr	r3, [r7, #24]
 8001f2c:	f003 020f 	and.w	r2, r3, #15
 8001f30:	4613      	mov	r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	4413      	add	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	4413      	add	r3, r2
 8001f40:	3304      	adds	r3, #4
 8001f42:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001f44:	69bb      	ldr	r3, [r7, #24]
 8001f46:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001f4a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001f4e:	d124      	bne.n	8001f9a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001f56:	4013      	ands	r3, r2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d035      	beq.n	8001fc8 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001f5c:	697b      	ldr	r3, [r7, #20]
 8001f5e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001f60:	69bb      	ldr	r3, [r7, #24]
 8001f62:	091b      	lsrs	r3, r3, #4
 8001f64:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001f66:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	461a      	mov	r2, r3
 8001f6e:	6a38      	ldr	r0, [r7, #32]
 8001f70:	f004 f862 	bl	8006038 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	68da      	ldr	r2, [r3, #12]
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	091b      	lsrs	r3, r3, #4
 8001f7c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f80:	441a      	add	r2, r3
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	695a      	ldr	r2, [r3, #20]
 8001f8a:	69bb      	ldr	r3, [r7, #24]
 8001f8c:	091b      	lsrs	r3, r3, #4
 8001f8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f92:	441a      	add	r2, r3
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	615a      	str	r2, [r3, #20]
 8001f98:	e016      	b.n	8001fc8 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001f9a:	69bb      	ldr	r3, [r7, #24]
 8001f9c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001fa0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001fa4:	d110      	bne.n	8001fc8 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001fac:	2208      	movs	r2, #8
 8001fae:	4619      	mov	r1, r3
 8001fb0:	6a38      	ldr	r0, [r7, #32]
 8001fb2:	f004 f841 	bl	8006038 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	695a      	ldr	r2, [r3, #20]
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	091b      	lsrs	r3, r3, #4
 8001fbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001fc2:	441a      	add	r2, r3
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	699a      	ldr	r2, [r3, #24]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f042 0210 	orr.w	r2, r2, #16
 8001fd6:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f004 f9bf 	bl	8006360 <USB_ReadInterrupts>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001fe8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001fec:	f040 80a7 	bne.w	800213e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f004 f9c4 	bl	8006386 <USB_ReadDevAllOutEpInterrupt>
 8001ffe:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8002000:	e099      	b.n	8002136 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002002:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b00      	cmp	r3, #0
 800200a:	f000 808e 	beq.w	800212a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002014:	b2d2      	uxtb	r2, r2
 8002016:	4611      	mov	r1, r2
 8002018:	4618      	mov	r0, r3
 800201a:	f004 f9e8 	bl	80063ee <USB_ReadDevOutEPInterrupt>
 800201e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	2b00      	cmp	r3, #0
 8002028:	d00c      	beq.n	8002044 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800202c:	015a      	lsls	r2, r3, #5
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	4413      	add	r3, r2
 8002032:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002036:	461a      	mov	r2, r3
 8002038:	2301      	movs	r3, #1
 800203a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800203c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 fea4 	bl	8002d8c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	f003 0308 	and.w	r3, r3, #8
 800204a:	2b00      	cmp	r3, #0
 800204c:	d00c      	beq.n	8002068 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800204e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002050:	015a      	lsls	r2, r3, #5
 8002052:	69fb      	ldr	r3, [r7, #28]
 8002054:	4413      	add	r3, r2
 8002056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800205a:	461a      	mov	r2, r3
 800205c:	2308      	movs	r3, #8
 800205e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002060:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f000 ff7a 	bl	8002f5c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	f003 0310 	and.w	r3, r3, #16
 800206e:	2b00      	cmp	r3, #0
 8002070:	d008      	beq.n	8002084 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002074:	015a      	lsls	r2, r3, #5
 8002076:	69fb      	ldr	r3, [r7, #28]
 8002078:	4413      	add	r3, r2
 800207a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800207e:	461a      	mov	r2, r3
 8002080:	2310      	movs	r3, #16
 8002082:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	f003 0302 	and.w	r3, r3, #2
 800208a:	2b00      	cmp	r3, #0
 800208c:	d030      	beq.n	80020f0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800208e:	6a3b      	ldr	r3, [r7, #32]
 8002090:	695b      	ldr	r3, [r3, #20]
 8002092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002096:	2b80      	cmp	r3, #128	@ 0x80
 8002098:	d109      	bne.n	80020ae <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	69fa      	ldr	r2, [r7, #28]
 80020a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020ac:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80020ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020b0:	4613      	mov	r3, r2
 80020b2:	00db      	lsls	r3, r3, #3
 80020b4:	4413      	add	r3, r2
 80020b6:	009b      	lsls	r3, r3, #2
 80020b8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020bc:	687a      	ldr	r2, [r7, #4]
 80020be:	4413      	add	r3, r2
 80020c0:	3304      	adds	r3, #4
 80020c2:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	78db      	ldrb	r3, [r3, #3]
 80020c8:	2b01      	cmp	r3, #1
 80020ca:	d108      	bne.n	80020de <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80020cc:	697b      	ldr	r3, [r7, #20]
 80020ce:	2200      	movs	r2, #0
 80020d0:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80020d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	4619      	mov	r1, r3
 80020d8:	6878      	ldr	r0, [r7, #4]
 80020da:	f009 f997 	bl	800b40c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80020de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e0:	015a      	lsls	r2, r3, #5
 80020e2:	69fb      	ldr	r3, [r7, #28]
 80020e4:	4413      	add	r3, r2
 80020e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80020ea:	461a      	mov	r2, r3
 80020ec:	2302      	movs	r3, #2
 80020ee:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	f003 0320 	and.w	r3, r3, #32
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d008      	beq.n	800210c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80020fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fc:	015a      	lsls	r2, r3, #5
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	4413      	add	r3, r2
 8002102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002106:	461a      	mov	r2, r3
 8002108:	2320      	movs	r3, #32
 800210a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800210c:	693b      	ldr	r3, [r7, #16]
 800210e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002112:	2b00      	cmp	r3, #0
 8002114:	d009      	beq.n	800212a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002118:	015a      	lsls	r2, r3, #5
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	4413      	add	r3, r2
 800211e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002122:	461a      	mov	r2, r3
 8002124:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002128:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800212a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212c:	3301      	adds	r3, #1
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002132:	085b      	lsrs	r3, r3, #1
 8002134:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002138:	2b00      	cmp	r3, #0
 800213a:	f47f af62 	bne.w	8002002 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f004 f90c 	bl	8006360 <USB_ReadInterrupts>
 8002148:	4603      	mov	r3, r0
 800214a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800214e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002152:	f040 80db 	bne.w	800230c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	4618      	mov	r0, r3
 800215c:	f004 f92d 	bl	80063ba <USB_ReadDevAllInEpInterrupt>
 8002160:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8002162:	2300      	movs	r3, #0
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8002166:	e0cd      	b.n	8002304 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002168:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800216a:	f003 0301 	and.w	r3, r3, #1
 800216e:	2b00      	cmp	r3, #0
 8002170:	f000 80c2 	beq.w	80022f8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800217a:	b2d2      	uxtb	r2, r2
 800217c:	4611      	mov	r1, r2
 800217e:	4618      	mov	r0, r3
 8002180:	f004 f953 	bl	800642a <USB_ReadDevInEPInterrupt>
 8002184:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	f003 0301 	and.w	r3, r3, #1
 800218c:	2b00      	cmp	r3, #0
 800218e:	d057      	beq.n	8002240 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002192:	f003 030f 	and.w	r3, r3, #15
 8002196:	2201      	movs	r2, #1
 8002198:	fa02 f303 	lsl.w	r3, r2, r3
 800219c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800219e:	69fb      	ldr	r3, [r7, #28]
 80021a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021a4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	69f9      	ldr	r1, [r7, #28]
 80021ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80021b0:	4013      	ands	r3, r2
 80021b2:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80021b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b6:	015a      	lsls	r2, r3, #5
 80021b8:	69fb      	ldr	r3, [r7, #28]
 80021ba:	4413      	add	r3, r2
 80021bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021c0:	461a      	mov	r2, r3
 80021c2:	2301      	movs	r3, #1
 80021c4:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	799b      	ldrb	r3, [r3, #6]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d132      	bne.n	8002234 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021d2:	4613      	mov	r3, r2
 80021d4:	00db      	lsls	r3, r3, #3
 80021d6:	4413      	add	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	440b      	add	r3, r1
 80021dc:	3320      	adds	r3, #32
 80021de:	6819      	ldr	r1, [r3, #0]
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021e4:	4613      	mov	r3, r2
 80021e6:	00db      	lsls	r3, r3, #3
 80021e8:	4413      	add	r3, r2
 80021ea:	009b      	lsls	r3, r3, #2
 80021ec:	4403      	add	r3, r0
 80021ee:	331c      	adds	r3, #28
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	4419      	add	r1, r3
 80021f4:	6878      	ldr	r0, [r7, #4]
 80021f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021f8:	4613      	mov	r3, r2
 80021fa:	00db      	lsls	r3, r3, #3
 80021fc:	4413      	add	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	4403      	add	r3, r0
 8002202:	3320      	adds	r3, #32
 8002204:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002208:	2b00      	cmp	r3, #0
 800220a:	d113      	bne.n	8002234 <HAL_PCD_IRQHandler+0x3a2>
 800220c:	6879      	ldr	r1, [r7, #4]
 800220e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002210:	4613      	mov	r3, r2
 8002212:	00db      	lsls	r3, r3, #3
 8002214:	4413      	add	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	440b      	add	r3, r1
 800221a:	3324      	adds	r3, #36	@ 0x24
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d108      	bne.n	8002234 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6818      	ldr	r0, [r3, #0]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800222c:	461a      	mov	r2, r3
 800222e:	2101      	movs	r1, #1
 8002230:	f004 f95a 	bl	80064e8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002234:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002236:	b2db      	uxtb	r3, r3
 8002238:	4619      	mov	r1, r3
 800223a:	6878      	ldr	r0, [r7, #4]
 800223c:	f009 f86b 	bl	800b316 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d008      	beq.n	800225c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800224a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800224c:	015a      	lsls	r2, r3, #5
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	4413      	add	r3, r2
 8002252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002256:	461a      	mov	r2, r3
 8002258:	2308      	movs	r3, #8
 800225a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	f003 0310 	and.w	r3, r3, #16
 8002262:	2b00      	cmp	r3, #0
 8002264:	d008      	beq.n	8002278 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002268:	015a      	lsls	r2, r3, #5
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	4413      	add	r3, r2
 800226e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002272:	461a      	mov	r2, r3
 8002274:	2310      	movs	r3, #16
 8002276:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800227e:	2b00      	cmp	r3, #0
 8002280:	d008      	beq.n	8002294 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002282:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002284:	015a      	lsls	r2, r3, #5
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	4413      	add	r3, r2
 800228a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800228e:	461a      	mov	r2, r3
 8002290:	2340      	movs	r3, #64	@ 0x40
 8002292:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	2b00      	cmp	r3, #0
 800229c:	d023      	beq.n	80022e6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800229e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80022a0:	6a38      	ldr	r0, [r7, #32]
 80022a2:	f003 f941 	bl	8005528 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80022a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022a8:	4613      	mov	r3, r2
 80022aa:	00db      	lsls	r3, r3, #3
 80022ac:	4413      	add	r3, r2
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	3310      	adds	r3, #16
 80022b2:	687a      	ldr	r2, [r7, #4]
 80022b4:	4413      	add	r3, r2
 80022b6:	3304      	adds	r3, #4
 80022b8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	78db      	ldrb	r3, [r3, #3]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d108      	bne.n	80022d4 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	2200      	movs	r2, #0
 80022c6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80022c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ca:	b2db      	uxtb	r3, r3
 80022cc:	4619      	mov	r1, r3
 80022ce:	6878      	ldr	r0, [r7, #4]
 80022d0:	f009 f8ae 	bl	800b430 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80022d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d6:	015a      	lsls	r2, r3, #5
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	4413      	add	r3, r2
 80022dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80022e0:	461a      	mov	r2, r3
 80022e2:	2302      	movs	r3, #2
 80022e4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80022e6:	693b      	ldr	r3, [r7, #16]
 80022e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d003      	beq.n	80022f8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80022f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80022f2:	6878      	ldr	r0, [r7, #4]
 80022f4:	f000 fcbd 	bl	8002c72 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80022f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022fa:	3301      	adds	r3, #1
 80022fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80022fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002300:	085b      	lsrs	r3, r3, #1
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002306:	2b00      	cmp	r3, #0
 8002308:	f47f af2e 	bne.w	8002168 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	4618      	mov	r0, r3
 8002312:	f004 f825 	bl	8006360 <USB_ReadInterrupts>
 8002316:	4603      	mov	r3, r0
 8002318:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800231c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002320:	d122      	bne.n	8002368 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002330:	f023 0301 	bic.w	r3, r3, #1
 8002334:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800233c:	2b01      	cmp	r3, #1
 800233e:	d108      	bne.n	8002352 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002348:	2100      	movs	r1, #0
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f000 fea4 	bl	8003098 <HAL_PCDEx_LPM_Callback>
 8002350:	e002      	b.n	8002358 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f009 f84c 	bl	800b3f0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	695a      	ldr	r2, [r3, #20]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002366:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4618      	mov	r0, r3
 800236e:	f003 fff7 	bl	8006360 <USB_ReadInterrupts>
 8002372:	4603      	mov	r3, r0
 8002374:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002378:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800237c:	d112      	bne.n	80023a4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	2b01      	cmp	r3, #1
 800238c:	d102      	bne.n	8002394 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800238e:	6878      	ldr	r0, [r7, #4]
 8002390:	f009 f808 	bl	800b3a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	695a      	ldr	r2, [r3, #20]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80023a2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4618      	mov	r0, r3
 80023aa:	f003 ffd9 	bl	8006360 <USB_ReadInterrupts>
 80023ae:	4603      	mov	r3, r0
 80023b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023b8:	f040 80b7 	bne.w	800252a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80023bc:	69fb      	ldr	r3, [r7, #28]
 80023be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	69fa      	ldr	r2, [r7, #28]
 80023c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80023ca:	f023 0301 	bic.w	r3, r3, #1
 80023ce:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2110      	movs	r1, #16
 80023d6:	4618      	mov	r0, r3
 80023d8:	f003 f8a6 	bl	8005528 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023dc:	2300      	movs	r3, #0
 80023de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023e0:	e046      	b.n	8002470 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80023e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023e4:	015a      	lsls	r2, r3, #5
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	4413      	add	r3, r2
 80023ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023ee:	461a      	mov	r2, r3
 80023f0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80023f4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80023f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80023f8:	015a      	lsls	r2, r3, #5
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	4413      	add	r3, r2
 80023fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002406:	0151      	lsls	r1, r2, #5
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	440a      	add	r2, r1
 800240c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002410:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002414:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002418:	015a      	lsls	r2, r3, #5
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	4413      	add	r3, r2
 800241e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002422:	461a      	mov	r2, r3
 8002424:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002428:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800242a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800242c:	015a      	lsls	r2, r3, #5
 800242e:	69fb      	ldr	r3, [r7, #28]
 8002430:	4413      	add	r3, r2
 8002432:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800243a:	0151      	lsls	r1, r2, #5
 800243c:	69fa      	ldr	r2, [r7, #28]
 800243e:	440a      	add	r2, r1
 8002440:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002444:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002448:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800244a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800244c:	015a      	lsls	r2, r3, #5
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	4413      	add	r3, r2
 8002452:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800245a:	0151      	lsls	r1, r2, #5
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	440a      	add	r2, r1
 8002460:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002464:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002468:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800246a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800246c:	3301      	adds	r3, #1
 800246e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	791b      	ldrb	r3, [r3, #4]
 8002474:	461a      	mov	r2, r3
 8002476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002478:	4293      	cmp	r3, r2
 800247a:	d3b2      	bcc.n	80023e2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800247c:	69fb      	ldr	r3, [r7, #28]
 800247e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	69fa      	ldr	r2, [r7, #28]
 8002486:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800248a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800248e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	7bdb      	ldrb	r3, [r3, #15]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d016      	beq.n	80024c6 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800249e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80024a2:	69fa      	ldr	r2, [r7, #28]
 80024a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024a8:	f043 030b 	orr.w	r3, r3, #11
 80024ac:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b8:	69fa      	ldr	r2, [r7, #28]
 80024ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024be:	f043 030b 	orr.w	r3, r3, #11
 80024c2:	6453      	str	r3, [r2, #68]	@ 0x44
 80024c4:	e015      	b.n	80024f2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80024c6:	69fb      	ldr	r3, [r7, #28]
 80024c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024cc:	695b      	ldr	r3, [r3, #20]
 80024ce:	69fa      	ldr	r2, [r7, #28]
 80024d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024d4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80024d8:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80024dc:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	69fa      	ldr	r2, [r7, #28]
 80024e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024ec:	f043 030b 	orr.w	r3, r3, #11
 80024f0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80024f2:	69fb      	ldr	r3, [r7, #28]
 80024f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	69fa      	ldr	r2, [r7, #28]
 80024fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002500:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002504:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6818      	ldr	r0, [r3, #0]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002514:	461a      	mov	r2, r3
 8002516:	f003 ffe7 	bl	80064e8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	695a      	ldr	r2, [r3, #20]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002528:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f003 ff16 	bl	8006360 <USB_ReadInterrupts>
 8002534:	4603      	mov	r3, r0
 8002536:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800253a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800253e:	d123      	bne.n	8002588 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4618      	mov	r0, r3
 8002546:	f003 ffac 	bl	80064a2 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4618      	mov	r0, r3
 8002550:	f003 f863 	bl	800561a <USB_GetDevSpeed>
 8002554:	4603      	mov	r3, r0
 8002556:	461a      	mov	r2, r3
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681c      	ldr	r4, [r3, #0]
 8002560:	f001 f9ca 	bl	80038f8 <HAL_RCC_GetHCLKFreq>
 8002564:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800256a:	461a      	mov	r2, r3
 800256c:	4620      	mov	r0, r4
 800256e:	f002 fd67 	bl	8005040 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f008 fef7 	bl	800b366 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	695a      	ldr	r2, [r3, #20]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002586:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f003 fee7 	bl	8006360 <USB_ReadInterrupts>
 8002592:	4603      	mov	r3, r0
 8002594:	f003 0308 	and.w	r3, r3, #8
 8002598:	2b08      	cmp	r3, #8
 800259a:	d10a      	bne.n	80025b2 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f008 fed4 	bl	800b34a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	695a      	ldr	r2, [r3, #20]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f002 0208 	and.w	r2, r2, #8
 80025b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f003 fed2 	bl	8006360 <USB_ReadInterrupts>
 80025bc:	4603      	mov	r3, r0
 80025be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025c2:	2b80      	cmp	r3, #128	@ 0x80
 80025c4:	d123      	bne.n	800260e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	699b      	ldr	r3, [r3, #24]
 80025ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80025ce:	6a3b      	ldr	r3, [r7, #32]
 80025d0:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025d2:	2301      	movs	r3, #1
 80025d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80025d6:	e014      	b.n	8002602 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80025d8:	6879      	ldr	r1, [r7, #4]
 80025da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80025dc:	4613      	mov	r3, r2
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d105      	bne.n	80025fc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80025f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025f2:	b2db      	uxtb	r3, r3
 80025f4:	4619      	mov	r1, r3
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f000 fb0a 	bl	8002c10 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80025fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025fe:	3301      	adds	r3, #1
 8002600:	627b      	str	r3, [r7, #36]	@ 0x24
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	791b      	ldrb	r3, [r3, #4]
 8002606:	461a      	mov	r2, r3
 8002608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800260a:	4293      	cmp	r3, r2
 800260c:	d3e4      	bcc.n	80025d8 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f003 fea4 	bl	8006360 <USB_ReadInterrupts>
 8002618:	4603      	mov	r3, r0
 800261a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800261e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002622:	d13c      	bne.n	800269e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002624:	2301      	movs	r3, #1
 8002626:	627b      	str	r3, [r7, #36]	@ 0x24
 8002628:	e02b      	b.n	8002682 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800262a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800262c:	015a      	lsls	r2, r3, #5
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	4413      	add	r3, r2
 8002632:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800263a:	6879      	ldr	r1, [r7, #4]
 800263c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800263e:	4613      	mov	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	4413      	add	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	440b      	add	r3, r1
 8002648:	3318      	adds	r3, #24
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	2b01      	cmp	r3, #1
 800264e:	d115      	bne.n	800267c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002650:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002652:	2b00      	cmp	r3, #0
 8002654:	da12      	bge.n	800267c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800265a:	4613      	mov	r3, r2
 800265c:	00db      	lsls	r3, r3, #3
 800265e:	4413      	add	r3, r2
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	440b      	add	r3, r1
 8002664:	3317      	adds	r3, #23
 8002666:	2201      	movs	r2, #1
 8002668:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800266a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800266c:	b2db      	uxtb	r3, r3
 800266e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002672:	b2db      	uxtb	r3, r3
 8002674:	4619      	mov	r1, r3
 8002676:	6878      	ldr	r0, [r7, #4]
 8002678:	f000 faca 	bl	8002c10 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800267c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800267e:	3301      	adds	r3, #1
 8002680:	627b      	str	r3, [r7, #36]	@ 0x24
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	791b      	ldrb	r3, [r3, #4]
 8002686:	461a      	mov	r2, r3
 8002688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800268a:	4293      	cmp	r3, r2
 800268c:	d3cd      	bcc.n	800262a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	695a      	ldr	r2, [r3, #20]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800269c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4618      	mov	r0, r3
 80026a4:	f003 fe5c 	bl	8006360 <USB_ReadInterrupts>
 80026a8:	4603      	mov	r3, r0
 80026aa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80026ae:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80026b2:	d156      	bne.n	8002762 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80026b4:	2301      	movs	r3, #1
 80026b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80026b8:	e045      	b.n	8002746 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80026ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026bc:	015a      	lsls	r2, r3, #5
 80026be:	69fb      	ldr	r3, [r7, #28]
 80026c0:	4413      	add	r3, r2
 80026c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80026ce:	4613      	mov	r3, r2
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	4413      	add	r3, r2
 80026d4:	009b      	lsls	r3, r3, #2
 80026d6:	440b      	add	r3, r1
 80026d8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d12e      	bne.n	8002740 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80026e2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	da2b      	bge.n	8002740 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	0c1a      	lsrs	r2, r3, #16
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80026f2:	4053      	eors	r3, r2
 80026f4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d121      	bne.n	8002740 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80026fc:	6879      	ldr	r1, [r7, #4]
 80026fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002700:	4613      	mov	r3, r2
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	440b      	add	r3, r1
 800270a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800270e:	2201      	movs	r2, #1
 8002710:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002712:	6a3b      	ldr	r3, [r7, #32]
 8002714:	699b      	ldr	r3, [r3, #24]
 8002716:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800271a:	6a3b      	ldr	r3, [r7, #32]
 800271c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800271e:	6a3b      	ldr	r3, [r7, #32]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002726:	2b00      	cmp	r3, #0
 8002728:	d10a      	bne.n	8002740 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	69fa      	ldr	r2, [r7, #28]
 8002734:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002738:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800273c:	6053      	str	r3, [r2, #4]
            break;
 800273e:	e008      	b.n	8002752 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002742:	3301      	adds	r3, #1
 8002744:	627b      	str	r3, [r7, #36]	@ 0x24
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	791b      	ldrb	r3, [r3, #4]
 800274a:	461a      	mov	r2, r3
 800274c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274e:	4293      	cmp	r3, r2
 8002750:	d3b3      	bcc.n	80026ba <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	695a      	ldr	r2, [r3, #20]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002760:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f003 fdfa 	bl	8006360 <USB_ReadInterrupts>
 800276c:	4603      	mov	r3, r0
 800276e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002772:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002776:	d10a      	bne.n	800278e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	f008 fe6b 	bl	800b454 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	695a      	ldr	r2, [r3, #20]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800278c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4618      	mov	r0, r3
 8002794:	f003 fde4 	bl	8006360 <USB_ReadInterrupts>
 8002798:	4603      	mov	r3, r0
 800279a:	f003 0304 	and.w	r3, r3, #4
 800279e:	2b04      	cmp	r3, #4
 80027a0:	d115      	bne.n	80027ce <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d002      	beq.n	80027ba <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80027b4:	6878      	ldr	r0, [r7, #4]
 80027b6:	f008 fe5b 	bl	800b470 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	6859      	ldr	r1, [r3, #4]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	69ba      	ldr	r2, [r7, #24]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	605a      	str	r2, [r3, #4]
 80027ca:	e000      	b.n	80027ce <HAL_PCD_IRQHandler+0x93c>
      return;
 80027cc:	bf00      	nop
    }
  }
}
 80027ce:	3734      	adds	r7, #52	@ 0x34
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd90      	pop	{r4, r7, pc}

080027d4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b082      	sub	sp, #8
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	460b      	mov	r3, r1
 80027de:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_PCD_SetAddress+0x1a>
 80027ea:	2302      	movs	r3, #2
 80027ec:	e012      	b.n	8002814 <HAL_PCD_SetAddress+0x40>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	78fa      	ldrb	r2, [r7, #3]
 80027fa:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	78fa      	ldrb	r2, [r7, #3]
 8002802:	4611      	mov	r1, r2
 8002804:	4618      	mov	r0, r3
 8002806:	f003 fd43 	bl	8006290 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002812:	2300      	movs	r3, #0
}
 8002814:	4618      	mov	r0, r3
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
 8002824:	4608      	mov	r0, r1
 8002826:	4611      	mov	r1, r2
 8002828:	461a      	mov	r2, r3
 800282a:	4603      	mov	r3, r0
 800282c:	70fb      	strb	r3, [r7, #3]
 800282e:	460b      	mov	r3, r1
 8002830:	803b      	strh	r3, [r7, #0]
 8002832:	4613      	mov	r3, r2
 8002834:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800283a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800283e:	2b00      	cmp	r3, #0
 8002840:	da0f      	bge.n	8002862 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002842:	78fb      	ldrb	r3, [r7, #3]
 8002844:	f003 020f 	and.w	r2, r3, #15
 8002848:	4613      	mov	r3, r2
 800284a:	00db      	lsls	r3, r3, #3
 800284c:	4413      	add	r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	3310      	adds	r3, #16
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	4413      	add	r3, r2
 8002856:	3304      	adds	r3, #4
 8002858:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2201      	movs	r2, #1
 800285e:	705a      	strb	r2, [r3, #1]
 8002860:	e00f      	b.n	8002882 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002862:	78fb      	ldrb	r3, [r7, #3]
 8002864:	f003 020f 	and.w	r2, r3, #15
 8002868:	4613      	mov	r3, r2
 800286a:	00db      	lsls	r3, r3, #3
 800286c:	4413      	add	r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	4413      	add	r3, r2
 8002878:	3304      	adds	r3, #4
 800287a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	2200      	movs	r2, #0
 8002880:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002882:	78fb      	ldrb	r3, [r7, #3]
 8002884:	f003 030f 	and.w	r3, r3, #15
 8002888:	b2da      	uxtb	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800288e:	883b      	ldrh	r3, [r7, #0]
 8002890:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	78ba      	ldrb	r2, [r7, #2]
 800289c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	785b      	ldrb	r3, [r3, #1]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d004      	beq.n	80028b0 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	461a      	mov	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80028b0:	78bb      	ldrb	r3, [r7, #2]
 80028b2:	2b02      	cmp	r3, #2
 80028b4:	d102      	bne.n	80028bc <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2200      	movs	r2, #0
 80028ba:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d101      	bne.n	80028ca <HAL_PCD_EP_Open+0xae>
 80028c6:	2302      	movs	r3, #2
 80028c8:	e00e      	b.n	80028e8 <HAL_PCD_EP_Open+0xcc>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2201      	movs	r2, #1
 80028ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	68f9      	ldr	r1, [r7, #12]
 80028d8:	4618      	mov	r0, r3
 80028da:	f002 fec3 	bl	8005664 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80028e6:	7afb      	ldrb	r3, [r7, #11]
}
 80028e8:	4618      	mov	r0, r3
 80028ea:	3710      	adds	r7, #16
 80028ec:	46bd      	mov	sp, r7
 80028ee:	bd80      	pop	{r7, pc}

080028f0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b084      	sub	sp, #16
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80028fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002900:	2b00      	cmp	r3, #0
 8002902:	da0f      	bge.n	8002924 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002904:	78fb      	ldrb	r3, [r7, #3]
 8002906:	f003 020f 	and.w	r2, r3, #15
 800290a:	4613      	mov	r3, r2
 800290c:	00db      	lsls	r3, r3, #3
 800290e:	4413      	add	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	3310      	adds	r3, #16
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	4413      	add	r3, r2
 8002918:	3304      	adds	r3, #4
 800291a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	2201      	movs	r2, #1
 8002920:	705a      	strb	r2, [r3, #1]
 8002922:	e00f      	b.n	8002944 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002924:	78fb      	ldrb	r3, [r7, #3]
 8002926:	f003 020f 	and.w	r2, r3, #15
 800292a:	4613      	mov	r3, r2
 800292c:	00db      	lsls	r3, r3, #3
 800292e:	4413      	add	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002936:	687a      	ldr	r2, [r7, #4]
 8002938:	4413      	add	r3, r2
 800293a:	3304      	adds	r3, #4
 800293c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	2200      	movs	r2, #0
 8002942:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002944:	78fb      	ldrb	r3, [r7, #3]
 8002946:	f003 030f 	and.w	r3, r3, #15
 800294a:	b2da      	uxtb	r2, r3
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002956:	2b01      	cmp	r3, #1
 8002958:	d101      	bne.n	800295e <HAL_PCD_EP_Close+0x6e>
 800295a:	2302      	movs	r3, #2
 800295c:	e00e      	b.n	800297c <HAL_PCD_EP_Close+0x8c>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2201      	movs	r2, #1
 8002962:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	68f9      	ldr	r1, [r7, #12]
 800296c:	4618      	mov	r0, r3
 800296e:	f002 ff01 	bl	8005774 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800297a:	2300      	movs	r3, #0
}
 800297c:	4618      	mov	r0, r3
 800297e:	3710      	adds	r7, #16
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	607a      	str	r2, [r7, #4]
 800298e:	603b      	str	r3, [r7, #0]
 8002990:	460b      	mov	r3, r1
 8002992:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002994:	7afb      	ldrb	r3, [r7, #11]
 8002996:	f003 020f 	and.w	r2, r3, #15
 800299a:	4613      	mov	r3, r2
 800299c:	00db      	lsls	r3, r3, #3
 800299e:	4413      	add	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	4413      	add	r3, r2
 80029aa:	3304      	adds	r3, #4
 80029ac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	2200      	movs	r2, #0
 80029be:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	2200      	movs	r2, #0
 80029c4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80029c6:	7afb      	ldrb	r3, [r7, #11]
 80029c8:	f003 030f 	and.w	r3, r3, #15
 80029cc:	b2da      	uxtb	r2, r3
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	799b      	ldrb	r3, [r3, #6]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d102      	bne.n	80029e0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80029da:	687a      	ldr	r2, [r7, #4]
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	6818      	ldr	r0, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	799b      	ldrb	r3, [r3, #6]
 80029e8:	461a      	mov	r2, r3
 80029ea:	6979      	ldr	r1, [r7, #20]
 80029ec:	f002 ff9e 	bl	800592c <USB_EPStartXfer>

  return HAL_OK;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3718      	adds	r7, #24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd80      	pop	{r7, pc}

080029fa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]
 8002a02:	460b      	mov	r3, r1
 8002a04:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002a06:	78fb      	ldrb	r3, [r7, #3]
 8002a08:	f003 020f 	and.w	r2, r3, #15
 8002a0c:	6879      	ldr	r1, [r7, #4]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	00db      	lsls	r3, r3, #3
 8002a12:	4413      	add	r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	440b      	add	r3, r1
 8002a18:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002a1c:	681b      	ldr	r3, [r3, #0]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002a2a:	b580      	push	{r7, lr}
 8002a2c:	b086      	sub	sp, #24
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	60f8      	str	r0, [r7, #12]
 8002a32:	607a      	str	r2, [r7, #4]
 8002a34:	603b      	str	r3, [r7, #0]
 8002a36:	460b      	mov	r3, r1
 8002a38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002a3a:	7afb      	ldrb	r3, [r7, #11]
 8002a3c:	f003 020f 	and.w	r2, r3, #15
 8002a40:	4613      	mov	r3, r2
 8002a42:	00db      	lsls	r3, r3, #3
 8002a44:	4413      	add	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	3310      	adds	r3, #16
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	3304      	adds	r3, #4
 8002a50:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002a52:	697b      	ldr	r3, [r7, #20]
 8002a54:	687a      	ldr	r2, [r7, #4]
 8002a56:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	683a      	ldr	r2, [r7, #0]
 8002a5c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	2200      	movs	r2, #0
 8002a62:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002a64:	697b      	ldr	r3, [r7, #20]
 8002a66:	2201      	movs	r2, #1
 8002a68:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002a6a:	7afb      	ldrb	r3, [r7, #11]
 8002a6c:	f003 030f 	and.w	r3, r3, #15
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	799b      	ldrb	r3, [r3, #6]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d102      	bne.n	8002a84 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6818      	ldr	r0, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	799b      	ldrb	r3, [r3, #6]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	6979      	ldr	r1, [r7, #20]
 8002a90:	f002 ff4c 	bl	800592c <USB_EPStartXfer>

  return HAL_OK;
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	3718      	adds	r7, #24
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	bd80      	pop	{r7, pc}

08002a9e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002a9e:	b580      	push	{r7, lr}
 8002aa0:	b084      	sub	sp, #16
 8002aa2:	af00      	add	r7, sp, #0
 8002aa4:	6078      	str	r0, [r7, #4]
 8002aa6:	460b      	mov	r3, r1
 8002aa8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002aaa:	78fb      	ldrb	r3, [r7, #3]
 8002aac:	f003 030f 	and.w	r3, r3, #15
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	7912      	ldrb	r2, [r2, #4]
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d901      	bls.n	8002abc <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	e04f      	b.n	8002b5c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002abc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	da0f      	bge.n	8002ae4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ac4:	78fb      	ldrb	r3, [r7, #3]
 8002ac6:	f003 020f 	and.w	r2, r3, #15
 8002aca:	4613      	mov	r3, r2
 8002acc:	00db      	lsls	r3, r3, #3
 8002ace:	4413      	add	r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	3310      	adds	r3, #16
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	3304      	adds	r3, #4
 8002ada:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	2201      	movs	r2, #1
 8002ae0:	705a      	strb	r2, [r3, #1]
 8002ae2:	e00d      	b.n	8002b00 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002ae4:	78fa      	ldrb	r2, [r7, #3]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	4413      	add	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	4413      	add	r3, r2
 8002af6:	3304      	adds	r3, #4
 8002af8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	2200      	movs	r2, #0
 8002afe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2201      	movs	r2, #1
 8002b04:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002b06:	78fb      	ldrb	r3, [r7, #3]
 8002b08:	f003 030f 	and.w	r3, r3, #15
 8002b0c:	b2da      	uxtb	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_PCD_EP_SetStall+0x82>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e01d      	b.n	8002b5c <HAL_PCD_EP_SetStall+0xbe>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68f9      	ldr	r1, [r7, #12]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f003 fada 	bl	80060e8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002b34:	78fb      	ldrb	r3, [r7, #3]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d109      	bne.n	8002b52 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6818      	ldr	r0, [r3, #0]
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	7999      	ldrb	r1, [r3, #6]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	f003 fccb 	bl	80064e8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002b70:	78fb      	ldrb	r3, [r7, #3]
 8002b72:	f003 030f 	and.w	r3, r3, #15
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	7912      	ldrb	r2, [r2, #4]
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d901      	bls.n	8002b82 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e042      	b.n	8002c08 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002b82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	da0f      	bge.n	8002baa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002b8a:	78fb      	ldrb	r3, [r7, #3]
 8002b8c:	f003 020f 	and.w	r2, r3, #15
 8002b90:	4613      	mov	r3, r2
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	4413      	add	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	3310      	adds	r3, #16
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	3304      	adds	r3, #4
 8002ba0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	705a      	strb	r2, [r3, #1]
 8002ba8:	e00f      	b.n	8002bca <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002baa:	78fb      	ldrb	r3, [r7, #3]
 8002bac:	f003 020f 	and.w	r2, r3, #15
 8002bb0:	4613      	mov	r3, r2
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2200      	movs	r2, #0
 8002bce:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002bd0:	78fb      	ldrb	r3, [r7, #3]
 8002bd2:	f003 030f 	and.w	r3, r3, #15
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d101      	bne.n	8002bea <HAL_PCD_EP_ClrStall+0x86>
 8002be6:	2302      	movs	r3, #2
 8002be8:	e00e      	b.n	8002c08 <HAL_PCD_EP_ClrStall+0xa4>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2201      	movs	r2, #1
 8002bee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68f9      	ldr	r1, [r7, #12]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f003 fae3 	bl	80061c4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002c06:	2300      	movs	r3, #0
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3710      	adds	r7, #16
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b084      	sub	sp, #16
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	460b      	mov	r3, r1
 8002c1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002c1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	da0c      	bge.n	8002c3e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002c24:	78fb      	ldrb	r3, [r7, #3]
 8002c26:	f003 020f 	and.w	r2, r3, #15
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	00db      	lsls	r3, r3, #3
 8002c2e:	4413      	add	r3, r2
 8002c30:	009b      	lsls	r3, r3, #2
 8002c32:	3310      	adds	r3, #16
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	4413      	add	r3, r2
 8002c38:	3304      	adds	r3, #4
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	e00c      	b.n	8002c58 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002c3e:	78fb      	ldrb	r3, [r7, #3]
 8002c40:	f003 020f 	and.w	r2, r3, #15
 8002c44:	4613      	mov	r3, r2
 8002c46:	00db      	lsls	r3, r3, #3
 8002c48:	4413      	add	r3, r2
 8002c4a:	009b      	lsls	r3, r3, #2
 8002c4c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c50:	687a      	ldr	r2, [r7, #4]
 8002c52:	4413      	add	r3, r2
 8002c54:	3304      	adds	r3, #4
 8002c56:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	68f9      	ldr	r1, [r7, #12]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f003 f902 	bl	8005e68 <USB_EPStopXfer>
 8002c64:	4603      	mov	r3, r0
 8002c66:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002c68:	7afb      	ldrb	r3, [r7, #11]
}
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	3710      	adds	r7, #16
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b08a      	sub	sp, #40	@ 0x28
 8002c76:	af02      	add	r7, sp, #8
 8002c78:	6078      	str	r0, [r7, #4]
 8002c7a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	00db      	lsls	r3, r3, #3
 8002c8c:	4413      	add	r3, r2
 8002c8e:	009b      	lsls	r3, r3, #2
 8002c90:	3310      	adds	r3, #16
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	4413      	add	r3, r2
 8002c96:	3304      	adds	r3, #4
 8002c98:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	695a      	ldr	r2, [r3, #20]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	691b      	ldr	r3, [r3, #16]
 8002ca2:	429a      	cmp	r2, r3
 8002ca4:	d901      	bls.n	8002caa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002ca6:	2301      	movs	r3, #1
 8002ca8:	e06b      	b.n	8002d82 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	691a      	ldr	r2, [r3, #16]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	689b      	ldr	r3, [r3, #8]
 8002cba:	69fa      	ldr	r2, [r7, #28]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	d902      	bls.n	8002cc6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	689b      	ldr	r3, [r3, #8]
 8002cc4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	3303      	adds	r3, #3
 8002cca:	089b      	lsrs	r3, r3, #2
 8002ccc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002cce:	e02a      	b.n	8002d26 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	691a      	ldr	r2, [r3, #16]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	695b      	ldr	r3, [r3, #20]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	69fa      	ldr	r2, [r7, #28]
 8002ce2:	429a      	cmp	r2, r3
 8002ce4:	d902      	bls.n	8002cec <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	689b      	ldr	r3, [r3, #8]
 8002cea:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002cec:	69fb      	ldr	r3, [r7, #28]
 8002cee:	3303      	adds	r3, #3
 8002cf0:	089b      	lsrs	r3, r3, #2
 8002cf2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	68d9      	ldr	r1, [r3, #12]
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	b2da      	uxtb	r2, r3
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002d04:	9300      	str	r3, [sp, #0]
 8002d06:	4603      	mov	r3, r0
 8002d08:	6978      	ldr	r0, [r7, #20]
 8002d0a:	f003 f957 	bl	8005fbc <USB_WritePacket>

    ep->xfer_buff  += len;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	441a      	add	r2, r3
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	695a      	ldr	r2, [r3, #20]
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	441a      	add	r2, r3
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	015a      	lsls	r2, r3, #5
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002d36:	69ba      	ldr	r2, [r7, #24]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d809      	bhi.n	8002d50 <PCD_WriteEmptyTxFifo+0xde>
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	695a      	ldr	r2, [r3, #20]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d203      	bcs.n	8002d50 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d1bf      	bne.n	8002cd0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	691a      	ldr	r2, [r3, #16]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	695b      	ldr	r3, [r3, #20]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	d811      	bhi.n	8002d80 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	f003 030f 	and.w	r3, r3, #15
 8002d62:	2201      	movs	r2, #1
 8002d64:	fa02 f303 	lsl.w	r3, r2, r3
 8002d68:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002d70:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d72:	68bb      	ldr	r3, [r7, #8]
 8002d74:	43db      	mvns	r3, r3
 8002d76:	6939      	ldr	r1, [r7, #16]
 8002d78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002d80:	2300      	movs	r3, #0
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3720      	adds	r7, #32
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
	...

08002d8c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b088      	sub	sp, #32
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
 8002d94:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d9c:	69fb      	ldr	r3, [r7, #28]
 8002d9e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002da0:	69fb      	ldr	r3, [r7, #28]
 8002da2:	333c      	adds	r3, #60	@ 0x3c
 8002da4:	3304      	adds	r3, #4
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	015a      	lsls	r2, r3, #5
 8002dae:	69bb      	ldr	r3, [r7, #24]
 8002db0:	4413      	add	r3, r2
 8002db2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	799b      	ldrb	r3, [r3, #6]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d17b      	bne.n	8002eba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	f003 0308 	and.w	r3, r3, #8
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d015      	beq.n	8002df8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002dcc:	697b      	ldr	r3, [r7, #20]
 8002dce:	4a61      	ldr	r2, [pc, #388]	@ (8002f54 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	f240 80b9 	bls.w	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f000 80b3 	beq.w	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	015a      	lsls	r2, r3, #5
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	4413      	add	r3, r2
 8002dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002dee:	461a      	mov	r2, r3
 8002df0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002df4:	6093      	str	r3, [r2, #8]
 8002df6:	e0a7      	b.n	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f003 0320 	and.w	r3, r3, #32
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d009      	beq.n	8002e16 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	015a      	lsls	r2, r3, #5
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	4413      	add	r3, r2
 8002e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e0e:	461a      	mov	r2, r3
 8002e10:	2320      	movs	r3, #32
 8002e12:	6093      	str	r3, [r2, #8]
 8002e14:	e098      	b.n	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	f040 8093 	bne.w	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	4a4b      	ldr	r2, [pc, #300]	@ (8002f54 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d90f      	bls.n	8002e4a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d00a      	beq.n	8002e4a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	015a      	lsls	r2, r3, #5
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	4413      	add	r3, r2
 8002e3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e40:	461a      	mov	r2, r3
 8002e42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002e46:	6093      	str	r3, [r2, #8]
 8002e48:	e07e      	b.n	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	4413      	add	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3304      	adds	r3, #4
 8002e5e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6a1a      	ldr	r2, [r3, #32]
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	0159      	lsls	r1, r3, #5
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	440b      	add	r3, r1
 8002e6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e76:	1ad2      	subs	r2, r2, r3
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d114      	bne.n	8002eac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	691b      	ldr	r3, [r3, #16]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d109      	bne.n	8002e9e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6818      	ldr	r0, [r3, #0]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002e94:	461a      	mov	r2, r3
 8002e96:	2101      	movs	r1, #1
 8002e98:	f003 fb26 	bl	80064e8 <USB_EP0_OutStart>
 8002e9c:	e006      	b.n	8002eac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	68da      	ldr	r2, [r3, #12]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	441a      	add	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	b2db      	uxtb	r3, r3
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	6878      	ldr	r0, [r7, #4]
 8002eb4:	f008 fa14 	bl	800b2e0 <HAL_PCD_DataOutStageCallback>
 8002eb8:	e046      	b.n	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	4a26      	ldr	r2, [pc, #152]	@ (8002f58 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d124      	bne.n	8002f0c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d00a      	beq.n	8002ee2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	015a      	lsls	r2, r3, #5
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ed8:	461a      	mov	r2, r3
 8002eda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ede:	6093      	str	r3, [r2, #8]
 8002ee0:	e032      	b.n	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002ee2:	693b      	ldr	r3, [r7, #16]
 8002ee4:	f003 0320 	and.w	r3, r3, #32
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d008      	beq.n	8002efe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	015a      	lsls	r2, r3, #5
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	4413      	add	r3, r2
 8002ef4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ef8:	461a      	mov	r2, r3
 8002efa:	2320      	movs	r3, #32
 8002efc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	4619      	mov	r1, r3
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f008 f9eb 	bl	800b2e0 <HAL_PCD_DataOutStageCallback>
 8002f0a:	e01d      	b.n	8002f48 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d114      	bne.n	8002f3c <PCD_EP_OutXfrComplete_int+0x1b0>
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	683a      	ldr	r2, [r7, #0]
 8002f16:	4613      	mov	r3, r2
 8002f18:	00db      	lsls	r3, r3, #3
 8002f1a:	4413      	add	r3, r2
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	440b      	add	r3, r1
 8002f20:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d108      	bne.n	8002f3c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	6818      	ldr	r0, [r3, #0]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002f34:	461a      	mov	r2, r3
 8002f36:	2100      	movs	r1, #0
 8002f38:	f003 fad6 	bl	80064e8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	4619      	mov	r1, r3
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f008 f9cc 	bl	800b2e0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3720      	adds	r7, #32
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	4f54300a 	.word	0x4f54300a
 8002f58:	4f54310a 	.word	0x4f54310a

08002f5c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b086      	sub	sp, #24
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f6c:	697b      	ldr	r3, [r7, #20]
 8002f6e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	333c      	adds	r3, #60	@ 0x3c
 8002f74:	3304      	adds	r3, #4
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	015a      	lsls	r2, r3, #5
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	4413      	add	r3, r2
 8002f82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	4a15      	ldr	r2, [pc, #84]	@ (8002fe4 <PCD_EP_OutSetupPacket_int+0x88>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d90e      	bls.n	8002fb0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002f92:	68bb      	ldr	r3, [r7, #8]
 8002f94:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d009      	beq.n	8002fb0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	015a      	lsls	r2, r3, #5
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002fa8:	461a      	mov	r2, r3
 8002faa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002fae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002fb0:	6878      	ldr	r0, [r7, #4]
 8002fb2:	f008 f983 	bl	800b2bc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4a0a      	ldr	r2, [pc, #40]	@ (8002fe4 <PCD_EP_OutSetupPacket_int+0x88>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d90c      	bls.n	8002fd8 <PCD_EP_OutSetupPacket_int+0x7c>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	799b      	ldrb	r3, [r3, #6]
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d108      	bne.n	8002fd8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	6818      	ldr	r0, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002fd0:	461a      	mov	r2, r3
 8002fd2:	2101      	movs	r1, #1
 8002fd4:	f003 fa88 	bl	80064e8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3718      	adds	r7, #24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	4f54300a 	.word	0x4f54300a

08002fe8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	460b      	mov	r3, r1
 8002ff2:	70fb      	strb	r3, [r7, #3]
 8002ff4:	4613      	mov	r3, r2
 8002ff6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003000:	78fb      	ldrb	r3, [r7, #3]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d107      	bne.n	8003016 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003006:	883b      	ldrh	r3, [r7, #0]
 8003008:	0419      	lsls	r1, r3, #16
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	68ba      	ldr	r2, [r7, #8]
 8003010:	430a      	orrs	r2, r1
 8003012:	629a      	str	r2, [r3, #40]	@ 0x28
 8003014:	e028      	b.n	8003068 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301c:	0c1b      	lsrs	r3, r3, #16
 800301e:	68ba      	ldr	r2, [r7, #8]
 8003020:	4413      	add	r3, r2
 8003022:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003024:	2300      	movs	r3, #0
 8003026:	73fb      	strb	r3, [r7, #15]
 8003028:	e00d      	b.n	8003046 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681a      	ldr	r2, [r3, #0]
 800302e:	7bfb      	ldrb	r3, [r7, #15]
 8003030:	3340      	adds	r3, #64	@ 0x40
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	4413      	add	r3, r2
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	0c1b      	lsrs	r3, r3, #16
 800303a:	68ba      	ldr	r2, [r7, #8]
 800303c:	4413      	add	r3, r2
 800303e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003040:	7bfb      	ldrb	r3, [r7, #15]
 8003042:	3301      	adds	r3, #1
 8003044:	73fb      	strb	r3, [r7, #15]
 8003046:	7bfa      	ldrb	r2, [r7, #15]
 8003048:	78fb      	ldrb	r3, [r7, #3]
 800304a:	3b01      	subs	r3, #1
 800304c:	429a      	cmp	r2, r3
 800304e:	d3ec      	bcc.n	800302a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003050:	883b      	ldrh	r3, [r7, #0]
 8003052:	0418      	lsls	r0, r3, #16
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6819      	ldr	r1, [r3, #0]
 8003058:	78fb      	ldrb	r3, [r7, #3]
 800305a:	3b01      	subs	r3, #1
 800305c:	68ba      	ldr	r2, [r7, #8]
 800305e:	4302      	orrs	r2, r0
 8003060:	3340      	adds	r3, #64	@ 0x40
 8003062:	009b      	lsls	r3, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	3714      	adds	r7, #20
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003076:	b480      	push	{r7}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
 800307e:	460b      	mov	r3, r1
 8003080:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	887a      	ldrh	r2, [r7, #2]
 8003088:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800308a:	2300      	movs	r3, #0
}
 800308c:	4618      	mov	r0, r3
 800308e:	370c      	adds	r7, #12
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003098:	b480      	push	{r7}
 800309a:	b083      	sub	sp, #12
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
 80030a0:	460b      	mov	r3, r1
 80030a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80030a4:	bf00      	nop
 80030a6:	370c      	adds	r7, #12
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b086      	sub	sp, #24
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d101      	bne.n	80030c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80030be:	2301      	movs	r3, #1
 80030c0:	e267      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 0301 	and.w	r3, r3, #1
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d075      	beq.n	80031ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030ce:	4b88      	ldr	r3, [pc, #544]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030d0:	689b      	ldr	r3, [r3, #8]
 80030d2:	f003 030c 	and.w	r3, r3, #12
 80030d6:	2b04      	cmp	r3, #4
 80030d8:	d00c      	beq.n	80030f4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030da:	4b85      	ldr	r3, [pc, #532]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80030e2:	2b08      	cmp	r3, #8
 80030e4:	d112      	bne.n	800310c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030e6:	4b82      	ldr	r3, [pc, #520]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030ee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80030f2:	d10b      	bne.n	800310c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f4:	4b7e      	ldr	r3, [pc, #504]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d05b      	beq.n	80031b8 <HAL_RCC_OscConfig+0x108>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d157      	bne.n	80031b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e242      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003114:	d106      	bne.n	8003124 <HAL_RCC_OscConfig+0x74>
 8003116:	4b76      	ldr	r3, [pc, #472]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a75      	ldr	r2, [pc, #468]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e01d      	b.n	8003160 <HAL_RCC_OscConfig+0xb0>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0x98>
 800312e:	4b70      	ldr	r3, [pc, #448]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a6f      	ldr	r2, [pc, #444]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003134:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003138:	6013      	str	r3, [r2, #0]
 800313a:	4b6d      	ldr	r3, [pc, #436]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a6c      	ldr	r2, [pc, #432]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003144:	6013      	str	r3, [r2, #0]
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0xb0>
 8003148:	4b69      	ldr	r3, [pc, #420]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a68      	ldr	r2, [pc, #416]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800314e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003152:	6013      	str	r3, [r2, #0]
 8003154:	4b66      	ldr	r3, [pc, #408]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	4a65      	ldr	r2, [pc, #404]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800315a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800315e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	685b      	ldr	r3, [r3, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d013      	beq.n	8003190 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003168:	f7fe f9dc 	bl	8001524 <HAL_GetTick>
 800316c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003170:	f7fe f9d8 	bl	8001524 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	693b      	ldr	r3, [r7, #16]
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b64      	cmp	r3, #100	@ 0x64
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e207      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003182:	4b5b      	ldr	r3, [pc, #364]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d0f0      	beq.n	8003170 <HAL_RCC_OscConfig+0xc0>
 800318e:	e014      	b.n	80031ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003190:	f7fe f9c8 	bl	8001524 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003198:	f7fe f9c4 	bl	8001524 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b64      	cmp	r3, #100	@ 0x64
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e1f3      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031aa:	4b51      	ldr	r3, [pc, #324]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1f0      	bne.n	8003198 <HAL_RCC_OscConfig+0xe8>
 80031b6:	e000      	b.n	80031ba <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d063      	beq.n	800328e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031c6:	4b4a      	ldr	r3, [pc, #296]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	f003 030c 	and.w	r3, r3, #12
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d00b      	beq.n	80031ea <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031d2:	4b47      	ldr	r3, [pc, #284]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80031da:	2b08      	cmp	r3, #8
 80031dc:	d11c      	bne.n	8003218 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031de:	4b44      	ldr	r3, [pc, #272]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d116      	bne.n	8003218 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ea:	4b41      	ldr	r3, [pc, #260]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f003 0302 	and.w	r3, r3, #2
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d005      	beq.n	8003202 <HAL_RCC_OscConfig+0x152>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	68db      	ldr	r3, [r3, #12]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d001      	beq.n	8003202 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031fe:	2301      	movs	r3, #1
 8003200:	e1c7      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003202:	4b3b      	ldr	r3, [pc, #236]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	00db      	lsls	r3, r3, #3
 8003210:	4937      	ldr	r1, [pc, #220]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003212:	4313      	orrs	r3, r2
 8003214:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003216:	e03a      	b.n	800328e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	68db      	ldr	r3, [r3, #12]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d020      	beq.n	8003262 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003220:	4b34      	ldr	r3, [pc, #208]	@ (80032f4 <HAL_RCC_OscConfig+0x244>)
 8003222:	2201      	movs	r2, #1
 8003224:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003226:	f7fe f97d 	bl	8001524 <HAL_GetTick>
 800322a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322c:	e008      	b.n	8003240 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800322e:	f7fe f979 	bl	8001524 <HAL_GetTick>
 8003232:	4602      	mov	r2, r0
 8003234:	693b      	ldr	r3, [r7, #16]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	2b02      	cmp	r3, #2
 800323a:	d901      	bls.n	8003240 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800323c:	2303      	movs	r3, #3
 800323e:	e1a8      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003240:	4b2b      	ldr	r3, [pc, #172]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0f0      	beq.n	800322e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800324c:	4b28      	ldr	r3, [pc, #160]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	691b      	ldr	r3, [r3, #16]
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4925      	ldr	r1, [pc, #148]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 800325c:	4313      	orrs	r3, r2
 800325e:	600b      	str	r3, [r1, #0]
 8003260:	e015      	b.n	800328e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003262:	4b24      	ldr	r3, [pc, #144]	@ (80032f4 <HAL_RCC_OscConfig+0x244>)
 8003264:	2200      	movs	r2, #0
 8003266:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003268:	f7fe f95c 	bl	8001524 <HAL_GetTick>
 800326c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800326e:	e008      	b.n	8003282 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003270:	f7fe f958 	bl	8001524 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	2b02      	cmp	r3, #2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e187      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003282:	4b1b      	ldr	r3, [pc, #108]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1f0      	bne.n	8003270 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d036      	beq.n	8003308 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	695b      	ldr	r3, [r3, #20]
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d016      	beq.n	80032d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80032a2:	4b15      	ldr	r3, [pc, #84]	@ (80032f8 <HAL_RCC_OscConfig+0x248>)
 80032a4:	2201      	movs	r2, #1
 80032a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032a8:	f7fe f93c 	bl	8001524 <HAL_GetTick>
 80032ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032ae:	e008      	b.n	80032c2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032b0:	f7fe f938 	bl	8001524 <HAL_GetTick>
 80032b4:	4602      	mov	r2, r0
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	1ad3      	subs	r3, r2, r3
 80032ba:	2b02      	cmp	r3, #2
 80032bc:	d901      	bls.n	80032c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80032be:	2303      	movs	r3, #3
 80032c0:	e167      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032c2:	4b0b      	ldr	r3, [pc, #44]	@ (80032f0 <HAL_RCC_OscConfig+0x240>)
 80032c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80032c6:	f003 0302 	and.w	r3, r3, #2
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d0f0      	beq.n	80032b0 <HAL_RCC_OscConfig+0x200>
 80032ce:	e01b      	b.n	8003308 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032d0:	4b09      	ldr	r3, [pc, #36]	@ (80032f8 <HAL_RCC_OscConfig+0x248>)
 80032d2:	2200      	movs	r2, #0
 80032d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032d6:	f7fe f925 	bl	8001524 <HAL_GetTick>
 80032da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032dc:	e00e      	b.n	80032fc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032de:	f7fe f921 	bl	8001524 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	693b      	ldr	r3, [r7, #16]
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d907      	bls.n	80032fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e150      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
 80032f0:	40023800 	.word	0x40023800
 80032f4:	42470000 	.word	0x42470000
 80032f8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032fc:	4b88      	ldr	r3, [pc, #544]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80032fe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1ea      	bne.n	80032de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b00      	cmp	r3, #0
 8003312:	f000 8097 	beq.w	8003444 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003316:	2300      	movs	r3, #0
 8003318:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800331a:	4b81      	ldr	r3, [pc, #516]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800331c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800331e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10f      	bne.n	8003346 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	60bb      	str	r3, [r7, #8]
 800332a:	4b7d      	ldr	r3, [pc, #500]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332e:	4a7c      	ldr	r2, [pc, #496]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003330:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003334:	6413      	str	r3, [r2, #64]	@ 0x40
 8003336:	4b7a      	ldr	r3, [pc, #488]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003342:	2301      	movs	r3, #1
 8003344:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003346:	4b77      	ldr	r3, [pc, #476]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800334e:	2b00      	cmp	r3, #0
 8003350:	d118      	bne.n	8003384 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003352:	4b74      	ldr	r3, [pc, #464]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a73      	ldr	r2, [pc, #460]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 8003358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800335c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800335e:	f7fe f8e1 	bl	8001524 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003366:	f7fe f8dd 	bl	8001524 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e10c      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003378:	4b6a      	ldr	r3, [pc, #424]	@ (8003524 <HAL_RCC_OscConfig+0x474>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	2b01      	cmp	r3, #1
 800338a:	d106      	bne.n	800339a <HAL_RCC_OscConfig+0x2ea>
 800338c:	4b64      	ldr	r3, [pc, #400]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800338e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003390:	4a63      	ldr	r2, [pc, #396]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003392:	f043 0301 	orr.w	r3, r3, #1
 8003396:	6713      	str	r3, [r2, #112]	@ 0x70
 8003398:	e01c      	b.n	80033d4 <HAL_RCC_OscConfig+0x324>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	2b05      	cmp	r3, #5
 80033a0:	d10c      	bne.n	80033bc <HAL_RCC_OscConfig+0x30c>
 80033a2:	4b5f      	ldr	r3, [pc, #380]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a6:	4a5e      	ldr	r2, [pc, #376]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033a8:	f043 0304 	orr.w	r3, r3, #4
 80033ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ae:	4b5c      	ldr	r3, [pc, #368]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033b4:	f043 0301 	orr.w	r3, r3, #1
 80033b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80033ba:	e00b      	b.n	80033d4 <HAL_RCC_OscConfig+0x324>
 80033bc:	4b58      	ldr	r3, [pc, #352]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033c0:	4a57      	ldr	r2, [pc, #348]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033c2:	f023 0301 	bic.w	r3, r3, #1
 80033c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80033c8:	4b55      	ldr	r3, [pc, #340]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033cc:	4a54      	ldr	r2, [pc, #336]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033ce:	f023 0304 	bic.w	r3, r3, #4
 80033d2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d015      	beq.n	8003408 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033dc:	f7fe f8a2 	bl	8001524 <HAL_GetTick>
 80033e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e2:	e00a      	b.n	80033fa <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033e4:	f7fe f89e 	bl	8001524 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d901      	bls.n	80033fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033f6:	2303      	movs	r3, #3
 80033f8:	e0cb      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fa:	4b49      	ldr	r3, [pc, #292]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80033fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b00      	cmp	r3, #0
 8003404:	d0ee      	beq.n	80033e4 <HAL_RCC_OscConfig+0x334>
 8003406:	e014      	b.n	8003432 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003408:	f7fe f88c 	bl	8001524 <HAL_GetTick>
 800340c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800340e:	e00a      	b.n	8003426 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003410:	f7fe f888 	bl	8001524 <HAL_GetTick>
 8003414:	4602      	mov	r2, r0
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	1ad3      	subs	r3, r2, r3
 800341a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800341e:	4293      	cmp	r3, r2
 8003420:	d901      	bls.n	8003426 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003422:	2303      	movs	r3, #3
 8003424:	e0b5      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003426:	4b3e      	ldr	r3, [pc, #248]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d1ee      	bne.n	8003410 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003432:	7dfb      	ldrb	r3, [r7, #23]
 8003434:	2b01      	cmp	r3, #1
 8003436:	d105      	bne.n	8003444 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003438:	4b39      	ldr	r3, [pc, #228]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800343a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800343c:	4a38      	ldr	r2, [pc, #224]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 800343e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003442:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	699b      	ldr	r3, [r3, #24]
 8003448:	2b00      	cmp	r3, #0
 800344a:	f000 80a1 	beq.w	8003590 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800344e:	4b34      	ldr	r3, [pc, #208]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	f003 030c 	and.w	r3, r3, #12
 8003456:	2b08      	cmp	r3, #8
 8003458:	d05c      	beq.n	8003514 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	699b      	ldr	r3, [r3, #24]
 800345e:	2b02      	cmp	r3, #2
 8003460:	d141      	bne.n	80034e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003462:	4b31      	ldr	r3, [pc, #196]	@ (8003528 <HAL_RCC_OscConfig+0x478>)
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003468:	f7fe f85c 	bl	8001524 <HAL_GetTick>
 800346c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800346e:	e008      	b.n	8003482 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003470:	f7fe f858 	bl	8001524 <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	2b02      	cmp	r3, #2
 800347c:	d901      	bls.n	8003482 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800347e:	2303      	movs	r3, #3
 8003480:	e087      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003482:	4b27      	ldr	r3, [pc, #156]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d1f0      	bne.n	8003470 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69da      	ldr	r2, [r3, #28]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	431a      	orrs	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349c:	019b      	lsls	r3, r3, #6
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034a4:	085b      	lsrs	r3, r3, #1
 80034a6:	3b01      	subs	r3, #1
 80034a8:	041b      	lsls	r3, r3, #16
 80034aa:	431a      	orrs	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b0:	061b      	lsls	r3, r3, #24
 80034b2:	491b      	ldr	r1, [pc, #108]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003528 <HAL_RCC_OscConfig+0x478>)
 80034ba:	2201      	movs	r2, #1
 80034bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034be:	f7fe f831 	bl	8001524 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c6:	f7fe f82d 	bl	8001524 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e05c      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034d8:	4b11      	ldr	r3, [pc, #68]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d0f0      	beq.n	80034c6 <HAL_RCC_OscConfig+0x416>
 80034e4:	e054      	b.n	8003590 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e6:	4b10      	ldr	r3, [pc, #64]	@ (8003528 <HAL_RCC_OscConfig+0x478>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ec:	f7fe f81a 	bl	8001524 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f4:	f7fe f816 	bl	8001524 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e045      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003506:	4b06      	ldr	r3, [pc, #24]	@ (8003520 <HAL_RCC_OscConfig+0x470>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1f0      	bne.n	80034f4 <HAL_RCC_OscConfig+0x444>
 8003512:	e03d      	b.n	8003590 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	699b      	ldr	r3, [r3, #24]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d107      	bne.n	800352c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e038      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
 8003520:	40023800 	.word	0x40023800
 8003524:	40007000 	.word	0x40007000
 8003528:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800352c:	4b1b      	ldr	r3, [pc, #108]	@ (800359c <HAL_RCC_OscConfig+0x4ec>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	2b01      	cmp	r3, #1
 8003538:	d028      	beq.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003544:	429a      	cmp	r2, r3
 8003546:	d121      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	429a      	cmp	r2, r3
 8003554:	d11a      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800355c:	4013      	ands	r3, r2
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003562:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003564:	4293      	cmp	r3, r2
 8003566:	d111      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003572:	085b      	lsrs	r3, r3, #1
 8003574:	3b01      	subs	r3, #1
 8003576:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003578:	429a      	cmp	r2, r3
 800357a:	d107      	bne.n	800358c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003586:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003588:	429a      	cmp	r2, r3
 800358a:	d001      	beq.n	8003590 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e000      	b.n	8003592 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3718      	adds	r7, #24
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	40023800 	.word	0x40023800

080035a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
 80035a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d101      	bne.n	80035b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80035b0:	2301      	movs	r3, #1
 80035b2:	e0cc      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035b4:	4b68      	ldr	r3, [pc, #416]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0307 	and.w	r3, r3, #7
 80035bc:	683a      	ldr	r2, [r7, #0]
 80035be:	429a      	cmp	r2, r3
 80035c0:	d90c      	bls.n	80035dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035c2:	4b65      	ldr	r3, [pc, #404]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035c4:	683a      	ldr	r2, [r7, #0]
 80035c6:	b2d2      	uxtb	r2, r2
 80035c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ca:	4b63      	ldr	r3, [pc, #396]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0307 	and.w	r3, r3, #7
 80035d2:	683a      	ldr	r2, [r7, #0]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d001      	beq.n	80035dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e0b8      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d020      	beq.n	800362a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d005      	beq.n	8003600 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035f4:	4b59      	ldr	r3, [pc, #356]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	4a58      	ldr	r2, [pc, #352]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80035fe:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0308 	and.w	r3, r3, #8
 8003608:	2b00      	cmp	r3, #0
 800360a:	d005      	beq.n	8003618 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800360c:	4b53      	ldr	r3, [pc, #332]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800360e:	689b      	ldr	r3, [r3, #8]
 8003610:	4a52      	ldr	r2, [pc, #328]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003612:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003616:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003618:	4b50      	ldr	r3, [pc, #320]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	494d      	ldr	r1, [pc, #308]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003626:	4313      	orrs	r3, r2
 8003628:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 0301 	and.w	r3, r3, #1
 8003632:	2b00      	cmp	r3, #0
 8003634:	d044      	beq.n	80036c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b01      	cmp	r3, #1
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800363e:	4b47      	ldr	r3, [pc, #284]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d119      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e07f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	2b02      	cmp	r3, #2
 8003654:	d003      	beq.n	800365e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800365a:	2b03      	cmp	r3, #3
 800365c:	d107      	bne.n	800366e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800365e:	4b3f      	ldr	r3, [pc, #252]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003666:	2b00      	cmp	r3, #0
 8003668:	d109      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e06f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800366e:	4b3b      	ldr	r3, [pc, #236]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d101      	bne.n	800367e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e067      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800367e:	4b37      	ldr	r3, [pc, #220]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	f023 0203 	bic.w	r2, r3, #3
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	685b      	ldr	r3, [r3, #4]
 800368a:	4934      	ldr	r1, [pc, #208]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	4313      	orrs	r3, r2
 800368e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003690:	f7fd ff48 	bl	8001524 <HAL_GetTick>
 8003694:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003696:	e00a      	b.n	80036ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003698:	f7fd ff44 	bl	8001524 <HAL_GetTick>
 800369c:	4602      	mov	r2, r0
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d901      	bls.n	80036ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80036aa:	2303      	movs	r3, #3
 80036ac:	e04f      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036ae:	4b2b      	ldr	r3, [pc, #172]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 020c 	and.w	r2, r3, #12
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	429a      	cmp	r2, r3
 80036be:	d1eb      	bne.n	8003698 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80036c0:	4b25      	ldr	r3, [pc, #148]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0307 	and.w	r3, r3, #7
 80036c8:	683a      	ldr	r2, [r7, #0]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d20c      	bcs.n	80036e8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ce:	4b22      	ldr	r3, [pc, #136]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036d0:	683a      	ldr	r2, [r7, #0]
 80036d2:	b2d2      	uxtb	r2, r2
 80036d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036d6:	4b20      	ldr	r3, [pc, #128]	@ (8003758 <HAL_RCC_ClockConfig+0x1b8>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f003 0307 	and.w	r3, r3, #7
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d001      	beq.n	80036e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e032      	b.n	800374e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0304 	and.w	r3, r3, #4
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d008      	beq.n	8003706 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036f4:	4b19      	ldr	r3, [pc, #100]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4916      	ldr	r1, [pc, #88]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0308 	and.w	r3, r3, #8
 800370e:	2b00      	cmp	r3, #0
 8003710:	d009      	beq.n	8003726 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003712:	4b12      	ldr	r3, [pc, #72]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	00db      	lsls	r3, r3, #3
 8003720:	490e      	ldr	r1, [pc, #56]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 8003722:	4313      	orrs	r3, r2
 8003724:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003726:	f000 f821 	bl	800376c <HAL_RCC_GetSysClockFreq>
 800372a:	4602      	mov	r2, r0
 800372c:	4b0b      	ldr	r3, [pc, #44]	@ (800375c <HAL_RCC_ClockConfig+0x1bc>)
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	091b      	lsrs	r3, r3, #4
 8003732:	f003 030f 	and.w	r3, r3, #15
 8003736:	490a      	ldr	r1, [pc, #40]	@ (8003760 <HAL_RCC_ClockConfig+0x1c0>)
 8003738:	5ccb      	ldrb	r3, [r1, r3]
 800373a:	fa22 f303 	lsr.w	r3, r2, r3
 800373e:	4a09      	ldr	r2, [pc, #36]	@ (8003764 <HAL_RCC_ClockConfig+0x1c4>)
 8003740:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003742:	4b09      	ldr	r3, [pc, #36]	@ (8003768 <HAL_RCC_ClockConfig+0x1c8>)
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7fd fc96 	bl	8001078 <HAL_InitTick>

  return HAL_OK;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	40023c00 	.word	0x40023c00
 800375c:	40023800 	.word	0x40023800
 8003760:	0800ce68 	.word	0x0800ce68
 8003764:	20000004 	.word	0x20000004
 8003768:	20000008 	.word	0x20000008

0800376c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800376c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003770:	b090      	sub	sp, #64	@ 0x40
 8003772:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003774:	2300      	movs	r3, #0
 8003776:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003778:	2300      	movs	r3, #0
 800377a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800377c:	2300      	movs	r3, #0
 800377e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003780:	2300      	movs	r3, #0
 8003782:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003784:	4b59      	ldr	r3, [pc, #356]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 8003786:	689b      	ldr	r3, [r3, #8]
 8003788:	f003 030c 	and.w	r3, r3, #12
 800378c:	2b08      	cmp	r3, #8
 800378e:	d00d      	beq.n	80037ac <HAL_RCC_GetSysClockFreq+0x40>
 8003790:	2b08      	cmp	r3, #8
 8003792:	f200 80a1 	bhi.w	80038d8 <HAL_RCC_GetSysClockFreq+0x16c>
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <HAL_RCC_GetSysClockFreq+0x34>
 800379a:	2b04      	cmp	r3, #4
 800379c:	d003      	beq.n	80037a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800379e:	e09b      	b.n	80038d8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037a0:	4b53      	ldr	r3, [pc, #332]	@ (80038f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80037a2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037a4:	e09b      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037a6:	4b53      	ldr	r3, [pc, #332]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80037a8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80037aa:	e098      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037ac:	4b4f      	ldr	r3, [pc, #316]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037b4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037b6:	4b4d      	ldr	r3, [pc, #308]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d028      	beq.n	8003814 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c2:	4b4a      	ldr	r3, [pc, #296]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	099b      	lsrs	r3, r3, #6
 80037c8:	2200      	movs	r2, #0
 80037ca:	623b      	str	r3, [r7, #32]
 80037cc:	627a      	str	r2, [r7, #36]	@ 0x24
 80037ce:	6a3b      	ldr	r3, [r7, #32]
 80037d0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80037d4:	2100      	movs	r1, #0
 80037d6:	4b47      	ldr	r3, [pc, #284]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80037d8:	fb03 f201 	mul.w	r2, r3, r1
 80037dc:	2300      	movs	r3, #0
 80037de:	fb00 f303 	mul.w	r3, r0, r3
 80037e2:	4413      	add	r3, r2
 80037e4:	4a43      	ldr	r2, [pc, #268]	@ (80038f4 <HAL_RCC_GetSysClockFreq+0x188>)
 80037e6:	fba0 1202 	umull	r1, r2, r0, r2
 80037ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80037ec:	460a      	mov	r2, r1
 80037ee:	62ba      	str	r2, [r7, #40]	@ 0x28
 80037f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80037f2:	4413      	add	r3, r2
 80037f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80037f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037f8:	2200      	movs	r2, #0
 80037fa:	61bb      	str	r3, [r7, #24]
 80037fc:	61fa      	str	r2, [r7, #28]
 80037fe:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003802:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003806:	f7fc fd43 	bl	8000290 <__aeabi_uldivmod>
 800380a:	4602      	mov	r2, r0
 800380c:	460b      	mov	r3, r1
 800380e:	4613      	mov	r3, r2
 8003810:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003812:	e053      	b.n	80038bc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003814:	4b35      	ldr	r3, [pc, #212]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 8003816:	685b      	ldr	r3, [r3, #4]
 8003818:	099b      	lsrs	r3, r3, #6
 800381a:	2200      	movs	r2, #0
 800381c:	613b      	str	r3, [r7, #16]
 800381e:	617a      	str	r2, [r7, #20]
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003826:	f04f 0b00 	mov.w	fp, #0
 800382a:	4652      	mov	r2, sl
 800382c:	465b      	mov	r3, fp
 800382e:	f04f 0000 	mov.w	r0, #0
 8003832:	f04f 0100 	mov.w	r1, #0
 8003836:	0159      	lsls	r1, r3, #5
 8003838:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800383c:	0150      	lsls	r0, r2, #5
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	ebb2 080a 	subs.w	r8, r2, sl
 8003846:	eb63 090b 	sbc.w	r9, r3, fp
 800384a:	f04f 0200 	mov.w	r2, #0
 800384e:	f04f 0300 	mov.w	r3, #0
 8003852:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003856:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800385a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800385e:	ebb2 0408 	subs.w	r4, r2, r8
 8003862:	eb63 0509 	sbc.w	r5, r3, r9
 8003866:	f04f 0200 	mov.w	r2, #0
 800386a:	f04f 0300 	mov.w	r3, #0
 800386e:	00eb      	lsls	r3, r5, #3
 8003870:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003874:	00e2      	lsls	r2, r4, #3
 8003876:	4614      	mov	r4, r2
 8003878:	461d      	mov	r5, r3
 800387a:	eb14 030a 	adds.w	r3, r4, sl
 800387e:	603b      	str	r3, [r7, #0]
 8003880:	eb45 030b 	adc.w	r3, r5, fp
 8003884:	607b      	str	r3, [r7, #4]
 8003886:	f04f 0200 	mov.w	r2, #0
 800388a:	f04f 0300 	mov.w	r3, #0
 800388e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003892:	4629      	mov	r1, r5
 8003894:	028b      	lsls	r3, r1, #10
 8003896:	4621      	mov	r1, r4
 8003898:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800389c:	4621      	mov	r1, r4
 800389e:	028a      	lsls	r2, r1, #10
 80038a0:	4610      	mov	r0, r2
 80038a2:	4619      	mov	r1, r3
 80038a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038a6:	2200      	movs	r2, #0
 80038a8:	60bb      	str	r3, [r7, #8]
 80038aa:	60fa      	str	r2, [r7, #12]
 80038ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80038b0:	f7fc fcee 	bl	8000290 <__aeabi_uldivmod>
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	4613      	mov	r3, r2
 80038ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80038bc:	4b0b      	ldr	r3, [pc, #44]	@ (80038ec <HAL_RCC_GetSysClockFreq+0x180>)
 80038be:	685b      	ldr	r3, [r3, #4]
 80038c0:	0c1b      	lsrs	r3, r3, #16
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	3301      	adds	r3, #1
 80038c8:	005b      	lsls	r3, r3, #1
 80038ca:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 80038cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80038ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80038d4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038d6:	e002      	b.n	80038de <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038d8:	4b05      	ldr	r3, [pc, #20]	@ (80038f0 <HAL_RCC_GetSysClockFreq+0x184>)
 80038da:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80038dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	3740      	adds	r7, #64	@ 0x40
 80038e4:	46bd      	mov	sp, r7
 80038e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038ea:	bf00      	nop
 80038ec:	40023800 	.word	0x40023800
 80038f0:	00f42400 	.word	0x00f42400
 80038f4:	017d7840 	.word	0x017d7840

080038f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038fc:	4b03      	ldr	r3, [pc, #12]	@ (800390c <HAL_RCC_GetHCLKFreq+0x14>)
 80038fe:	681b      	ldr	r3, [r3, #0]
}
 8003900:	4618      	mov	r0, r3
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	20000004 	.word	0x20000004

08003910 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003914:	f7ff fff0 	bl	80038f8 <HAL_RCC_GetHCLKFreq>
 8003918:	4602      	mov	r2, r0
 800391a:	4b05      	ldr	r3, [pc, #20]	@ (8003930 <HAL_RCC_GetPCLK1Freq+0x20>)
 800391c:	689b      	ldr	r3, [r3, #8]
 800391e:	0a9b      	lsrs	r3, r3, #10
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	4903      	ldr	r1, [pc, #12]	@ (8003934 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003926:	5ccb      	ldrb	r3, [r1, r3]
 8003928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800392c:	4618      	mov	r0, r3
 800392e:	bd80      	pop	{r7, pc}
 8003930:	40023800 	.word	0x40023800
 8003934:	0800ce78 	.word	0x0800ce78

08003938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800393c:	f7ff ffdc 	bl	80038f8 <HAL_RCC_GetHCLKFreq>
 8003940:	4602      	mov	r2, r0
 8003942:	4b05      	ldr	r3, [pc, #20]	@ (8003958 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	0b5b      	lsrs	r3, r3, #13
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	4903      	ldr	r1, [pc, #12]	@ (800395c <HAL_RCC_GetPCLK2Freq+0x24>)
 800394e:	5ccb      	ldrb	r3, [r1, r3]
 8003950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003954:	4618      	mov	r0, r3
 8003956:	bd80      	pop	{r7, pc}
 8003958:	40023800 	.word	0x40023800
 800395c:	0800ce78 	.word	0x0800ce78

08003960 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
 8003968:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	220f      	movs	r2, #15
 800396e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003970:	4b12      	ldr	r3, [pc, #72]	@ (80039bc <HAL_RCC_GetClockConfig+0x5c>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	f003 0203 	and.w	r2, r3, #3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800397c:	4b0f      	ldr	r3, [pc, #60]	@ (80039bc <HAL_RCC_GetClockConfig+0x5c>)
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003988:	4b0c      	ldr	r3, [pc, #48]	@ (80039bc <HAL_RCC_GetClockConfig+0x5c>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003994:	4b09      	ldr	r3, [pc, #36]	@ (80039bc <HAL_RCC_GetClockConfig+0x5c>)
 8003996:	689b      	ldr	r3, [r3, #8]
 8003998:	08db      	lsrs	r3, r3, #3
 800399a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80039a2:	4b07      	ldr	r3, [pc, #28]	@ (80039c0 <HAL_RCC_GetClockConfig+0x60>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0207 	and.w	r2, r3, #7
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	601a      	str	r2, [r3, #0]
}
 80039ae:	bf00      	nop
 80039b0:	370c      	adds	r7, #12
 80039b2:	46bd      	mov	sp, r7
 80039b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b8:	4770      	bx	lr
 80039ba:	bf00      	nop
 80039bc:	40023800 	.word	0x40023800
 80039c0:	40023c00 	.word	0x40023c00

080039c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e041      	b.n	8003a5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d106      	bne.n	80039f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f839 	bl	8003a62 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3304      	adds	r3, #4
 8003a00:	4619      	mov	r1, r3
 8003a02:	4610      	mov	r0, r2
 8003a04:	f000 f9b2 	bl	8003d6c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003a62:	b480      	push	{r7}
 8003a64:	b083      	sub	sp, #12
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a6a:	bf00      	nop
 8003a6c:	370c      	adds	r7, #12
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a74:	4770      	bx	lr
	...

08003a78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b085      	sub	sp, #20
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d001      	beq.n	8003a90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e044      	b.n	8003b1a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a1e      	ldr	r2, [pc, #120]	@ (8003b28 <HAL_TIM_Base_Start_IT+0xb0>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d018      	beq.n	8003ae4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003aba:	d013      	beq.n	8003ae4 <HAL_TIM_Base_Start_IT+0x6c>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8003b2c <HAL_TIM_Base_Start_IT+0xb4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d00e      	beq.n	8003ae4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a19      	ldr	r2, [pc, #100]	@ (8003b30 <HAL_TIM_Base_Start_IT+0xb8>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d009      	beq.n	8003ae4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a17      	ldr	r2, [pc, #92]	@ (8003b34 <HAL_TIM_Base_Start_IT+0xbc>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d004      	beq.n	8003ae4 <HAL_TIM_Base_Start_IT+0x6c>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a16      	ldr	r2, [pc, #88]	@ (8003b38 <HAL_TIM_Base_Start_IT+0xc0>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d111      	bne.n	8003b08 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2b06      	cmp	r3, #6
 8003af4:	d010      	beq.n	8003b18 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f042 0201 	orr.w	r2, r2, #1
 8003b04:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b06:	e007      	b.n	8003b18 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f042 0201 	orr.w	r2, r2, #1
 8003b16:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	40010000 	.word	0x40010000
 8003b2c:	40000400 	.word	0x40000400
 8003b30:	40000800 	.word	0x40000800
 8003b34:	40000c00 	.word	0x40000c00
 8003b38:	40014000 	.word	0x40014000

08003b3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	68db      	ldr	r3, [r3, #12]
 8003b4a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	691b      	ldr	r3, [r3, #16]
 8003b52:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	f003 0302 	and.w	r3, r3, #2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d020      	beq.n	8003ba0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d01b      	beq.n	8003ba0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f06f 0202 	mvn.w	r2, #2
 8003b70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2201      	movs	r2, #1
 8003b76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	699b      	ldr	r3, [r3, #24]
 8003b7e:	f003 0303 	and.w	r3, r3, #3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d003      	beq.n	8003b8e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f000 f8d2 	bl	8003d30 <HAL_TIM_IC_CaptureCallback>
 8003b8c:	e005      	b.n	8003b9a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f8c4 	bl	8003d1c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f8d5 	bl	8003d44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d020      	beq.n	8003bec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d01b      	beq.n	8003bec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0204 	mvn.w	r2, #4
 8003bbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 f8ac 	bl	8003d30 <HAL_TIM_IC_CaptureCallback>
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 f89e 	bl	8003d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 f8af 	bl	8003d44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d020      	beq.n	8003c38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	f003 0308 	and.w	r3, r3, #8
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d01b      	beq.n	8003c38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f06f 0208 	mvn.w	r2, #8
 8003c08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2204      	movs	r2, #4
 8003c0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c1e:	6878      	ldr	r0, [r7, #4]
 8003c20:	f000 f886 	bl	8003d30 <HAL_TIM_IC_CaptureCallback>
 8003c24:	e005      	b.n	8003c32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 f878 	bl	8003d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	f000 f889 	bl	8003d44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	f003 0310 	and.w	r3, r3, #16
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d020      	beq.n	8003c84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f003 0310 	and.w	r3, r3, #16
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d01b      	beq.n	8003c84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f06f 0210 	mvn.w	r2, #16
 8003c54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2208      	movs	r2, #8
 8003c5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d003      	beq.n	8003c72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 f860 	bl	8003d30 <HAL_TIM_IC_CaptureCallback>
 8003c70:	e005      	b.n	8003c7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 f852 	bl	8003d1c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c78:	6878      	ldr	r0, [r7, #4]
 8003c7a:	f000 f863 	bl	8003d44 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2200      	movs	r2, #0
 8003c82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00c      	beq.n	8003ca8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f003 0301 	and.w	r3, r3, #1
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d007      	beq.n	8003ca8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f06f 0201 	mvn.w	r2, #1
 8003ca0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f7fd f9a4 	bl	8000ff0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00c      	beq.n	8003ccc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d007      	beq.n	8003ccc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003cc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003cc6:	6878      	ldr	r0, [r7, #4]
 8003cc8:	f000 f8e0 	bl	8003e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003ccc:	68bb      	ldr	r3, [r7, #8]
 8003cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00c      	beq.n	8003cf0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d007      	beq.n	8003cf0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003ce8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f000 f834 	bl	8003d58 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	f003 0320 	and.w	r3, r3, #32
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00c      	beq.n	8003d14 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f003 0320 	and.w	r3, r3, #32
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d007      	beq.n	8003d14 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f06f 0220 	mvn.w	r2, #32
 8003d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f000 f8b2 	bl	8003e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d14:	bf00      	nop
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}

08003d1c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003d24:	bf00      	nop
 8003d26:	370c      	adds	r7, #12
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr

08003d30 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b083      	sub	sp, #12
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003d38:	bf00      	nop
 8003d3a:	370c      	adds	r7, #12
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr

08003d44 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003d4c:	bf00      	nop
 8003d4e:	370c      	adds	r7, #12
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	4a37      	ldr	r2, [pc, #220]	@ (8003e5c <TIM_Base_SetConfig+0xf0>)
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d00f      	beq.n	8003da4 <TIM_Base_SetConfig+0x38>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d8a:	d00b      	beq.n	8003da4 <TIM_Base_SetConfig+0x38>
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a34      	ldr	r2, [pc, #208]	@ (8003e60 <TIM_Base_SetConfig+0xf4>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d007      	beq.n	8003da4 <TIM_Base_SetConfig+0x38>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a33      	ldr	r2, [pc, #204]	@ (8003e64 <TIM_Base_SetConfig+0xf8>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d003      	beq.n	8003da4 <TIM_Base_SetConfig+0x38>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a32      	ldr	r2, [pc, #200]	@ (8003e68 <TIM_Base_SetConfig+0xfc>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d108      	bne.n	8003db6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003daa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	68fa      	ldr	r2, [r7, #12]
 8003db2:	4313      	orrs	r3, r2
 8003db4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a28      	ldr	r2, [pc, #160]	@ (8003e5c <TIM_Base_SetConfig+0xf0>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d01b      	beq.n	8003df6 <TIM_Base_SetConfig+0x8a>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dc4:	d017      	beq.n	8003df6 <TIM_Base_SetConfig+0x8a>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a25      	ldr	r2, [pc, #148]	@ (8003e60 <TIM_Base_SetConfig+0xf4>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d013      	beq.n	8003df6 <TIM_Base_SetConfig+0x8a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a24      	ldr	r2, [pc, #144]	@ (8003e64 <TIM_Base_SetConfig+0xf8>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d00f      	beq.n	8003df6 <TIM_Base_SetConfig+0x8a>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a23      	ldr	r2, [pc, #140]	@ (8003e68 <TIM_Base_SetConfig+0xfc>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d00b      	beq.n	8003df6 <TIM_Base_SetConfig+0x8a>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a22      	ldr	r2, [pc, #136]	@ (8003e6c <TIM_Base_SetConfig+0x100>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d007      	beq.n	8003df6 <TIM_Base_SetConfig+0x8a>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a21      	ldr	r2, [pc, #132]	@ (8003e70 <TIM_Base_SetConfig+0x104>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d003      	beq.n	8003df6 <TIM_Base_SetConfig+0x8a>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a20      	ldr	r2, [pc, #128]	@ (8003e74 <TIM_Base_SetConfig+0x108>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d108      	bne.n	8003e08 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	68db      	ldr	r3, [r3, #12]
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	4313      	orrs	r3, r2
 8003e06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	4313      	orrs	r3, r2
 8003e14:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	689a      	ldr	r2, [r3, #8]
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a0c      	ldr	r2, [pc, #48]	@ (8003e5c <TIM_Base_SetConfig+0xf0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d103      	bne.n	8003e36 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e2e:	683b      	ldr	r3, [r7, #0]
 8003e30:	691a      	ldr	r2, [r3, #16]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f043 0204 	orr.w	r2, r3, #4
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	601a      	str	r2, [r3, #0]
}
 8003e4e:	bf00      	nop
 8003e50:	3714      	adds	r7, #20
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
 8003e5a:	bf00      	nop
 8003e5c:	40010000 	.word	0x40010000
 8003e60:	40000400 	.word	0x40000400
 8003e64:	40000800 	.word	0x40000800
 8003e68:	40000c00 	.word	0x40000c00
 8003e6c:	40014000 	.word	0x40014000
 8003e70:	40014400 	.word	0x40014400
 8003e74:	40014800 	.word	0x40014800

08003e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e94:	bf00      	nop
 8003e96:	370c      	adds	r7, #12
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9e:	4770      	bx	lr

08003ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e042      	b.n	8003f38 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fd fa84 	bl	80013d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2224      	movs	r2, #36	@ 0x24
 8003ed0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	68da      	ldr	r2, [r3, #12]
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f000 fdd3 	bl	8004a90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	691a      	ldr	r2, [r3, #16]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	695a      	ldr	r2, [r3, #20]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68da      	ldr	r2, [r3, #12]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2220      	movs	r2, #32
 8003f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2220      	movs	r2, #32
 8003f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3708      	adds	r7, #8
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b08a      	sub	sp, #40	@ 0x28
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	4613      	mov	r3, r2
 8003f4e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f50:	2300      	movs	r3, #0
 8003f52:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	2b20      	cmp	r3, #32
 8003f5e:	d175      	bne.n	800404c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d002      	beq.n	8003f6c <HAL_UART_Transmit+0x2c>
 8003f66:	88fb      	ldrh	r3, [r7, #6]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d101      	bne.n	8003f70 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e06e      	b.n	800404e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2200      	movs	r2, #0
 8003f74:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	2221      	movs	r2, #33	@ 0x21
 8003f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003f7e:	f7fd fad1 	bl	8001524 <HAL_GetTick>
 8003f82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	88fa      	ldrh	r2, [r7, #6]
 8003f88:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	88fa      	ldrh	r2, [r7, #6]
 8003f8e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	689b      	ldr	r3, [r3, #8]
 8003f94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f98:	d108      	bne.n	8003fac <HAL_UART_Transmit+0x6c>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	691b      	ldr	r3, [r3, #16]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d104      	bne.n	8003fac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	61bb      	str	r3, [r7, #24]
 8003faa:	e003      	b.n	8003fb4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003fac:	68bb      	ldr	r3, [r7, #8]
 8003fae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003fb4:	e02e      	b.n	8004014 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	9300      	str	r3, [sp, #0]
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	2180      	movs	r1, #128	@ 0x80
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 fb37 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d005      	beq.n	8003fd8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2220      	movs	r2, #32
 8003fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003fd4:	2303      	movs	r3, #3
 8003fd6:	e03a      	b.n	800404e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10b      	bne.n	8003ff6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003fde:	69bb      	ldr	r3, [r7, #24]
 8003fe0:	881b      	ldrh	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003fec:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	3302      	adds	r3, #2
 8003ff2:	61bb      	str	r3, [r7, #24]
 8003ff4:	e007      	b.n	8004006 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	781a      	ldrb	r2, [r3, #0]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004000:	69fb      	ldr	r3, [r7, #28]
 8004002:	3301      	adds	r3, #1
 8004004:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800400a:	b29b      	uxth	r3, r3
 800400c:	3b01      	subs	r3, #1
 800400e:	b29a      	uxth	r2, r3
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d1cb      	bne.n	8003fb6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	2200      	movs	r2, #0
 8004026:	2140      	movs	r1, #64	@ 0x40
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 fb03 	bl	8004634 <UART_WaitOnFlagUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d005      	beq.n	8004040 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2220      	movs	r2, #32
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800403c:	2303      	movs	r3, #3
 800403e:	e006      	b.n	800404e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004048:	2300      	movs	r3, #0
 800404a:	e000      	b.n	800404e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800404c:	2302      	movs	r3, #2
  }
}
 800404e:	4618      	mov	r0, r3
 8004050:	3720      	adds	r7, #32
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b084      	sub	sp, #16
 800405a:	af00      	add	r7, sp, #0
 800405c:	60f8      	str	r0, [r7, #12]
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	4613      	mov	r3, r2
 8004062:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800406a:	b2db      	uxtb	r3, r3
 800406c:	2b20      	cmp	r3, #32
 800406e:	d112      	bne.n	8004096 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	2b00      	cmp	r3, #0
 8004074:	d002      	beq.n	800407c <HAL_UART_Receive_IT+0x26>
 8004076:	88fb      	ldrh	r3, [r7, #6]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d101      	bne.n	8004080 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800407c:	2301      	movs	r3, #1
 800407e:	e00b      	b.n	8004098 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2200      	movs	r2, #0
 8004084:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004086:	88fb      	ldrh	r3, [r7, #6]
 8004088:	461a      	mov	r2, r3
 800408a:	68b9      	ldr	r1, [r7, #8]
 800408c:	68f8      	ldr	r0, [r7, #12]
 800408e:	f000 fb2a 	bl	80046e6 <UART_Start_Receive_IT>
 8004092:	4603      	mov	r3, r0
 8004094:	e000      	b.n	8004098 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004096:	2302      	movs	r3, #2
  }
}
 8004098:	4618      	mov	r0, r3
 800409a:	3710      	adds	r7, #16
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b0ba      	sub	sp, #232	@ 0xe8
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80040cc:	2300      	movs	r3, #0
 80040ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80040d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040d6:	f003 030f 	and.w	r3, r3, #15
 80040da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80040de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d10f      	bne.n	8004106 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80040ea:	f003 0320 	and.w	r3, r3, #32
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d009      	beq.n	8004106 <HAL_UART_IRQHandler+0x66>
 80040f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80040f6:	f003 0320 	and.w	r3, r3, #32
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d003      	beq.n	8004106 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80040fe:	6878      	ldr	r0, [r7, #4]
 8004100:	f000 fc07 	bl	8004912 <UART_Receive_IT>
      return;
 8004104:	e273      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004106:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800410a:	2b00      	cmp	r3, #0
 800410c:	f000 80de 	beq.w	80042cc <HAL_UART_IRQHandler+0x22c>
 8004110:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004114:	f003 0301 	and.w	r3, r3, #1
 8004118:	2b00      	cmp	r3, #0
 800411a:	d106      	bne.n	800412a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800411c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004120:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004124:	2b00      	cmp	r3, #0
 8004126:	f000 80d1 	beq.w	80042cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800412a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800412e:	f003 0301 	and.w	r3, r3, #1
 8004132:	2b00      	cmp	r3, #0
 8004134:	d00b      	beq.n	800414e <HAL_UART_IRQHandler+0xae>
 8004136:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800413a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413e:	2b00      	cmp	r3, #0
 8004140:	d005      	beq.n	800414e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004146:	f043 0201 	orr.w	r2, r3, #1
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800414e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004152:	f003 0304 	and.w	r3, r3, #4
 8004156:	2b00      	cmp	r3, #0
 8004158:	d00b      	beq.n	8004172 <HAL_UART_IRQHandler+0xd2>
 800415a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800415e:	f003 0301 	and.w	r3, r3, #1
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800416a:	f043 0202 	orr.w	r2, r3, #2
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d00b      	beq.n	8004196 <HAL_UART_IRQHandler+0xf6>
 800417e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004182:	f003 0301 	and.w	r3, r3, #1
 8004186:	2b00      	cmp	r3, #0
 8004188:	d005      	beq.n	8004196 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800418e:	f043 0204 	orr.w	r2, r3, #4
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800419a:	f003 0308 	and.w	r3, r3, #8
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d011      	beq.n	80041c6 <HAL_UART_IRQHandler+0x126>
 80041a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041a6:	f003 0320 	and.w	r3, r3, #32
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d105      	bne.n	80041ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80041ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80041b2:	f003 0301 	and.w	r3, r3, #1
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d005      	beq.n	80041c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041be:	f043 0208 	orr.w	r2, r3, #8
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	f000 820a 	beq.w	80045e4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80041d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d008      	beq.n	80041ee <HAL_UART_IRQHandler+0x14e>
 80041dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80041e0:	f003 0320 	and.w	r3, r3, #32
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d002      	beq.n	80041ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80041e8:	6878      	ldr	r0, [r7, #4]
 80041ea:	f000 fb92 	bl	8004912 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	695b      	ldr	r3, [r3, #20]
 80041f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f8:	2b40      	cmp	r3, #64	@ 0x40
 80041fa:	bf0c      	ite	eq
 80041fc:	2301      	moveq	r3, #1
 80041fe:	2300      	movne	r3, #0
 8004200:	b2db      	uxtb	r3, r3
 8004202:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800420a:	f003 0308 	and.w	r3, r3, #8
 800420e:	2b00      	cmp	r3, #0
 8004210:	d103      	bne.n	800421a <HAL_UART_IRQHandler+0x17a>
 8004212:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004216:	2b00      	cmp	r3, #0
 8004218:	d04f      	beq.n	80042ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f000 fa9d 	bl	800475a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	695b      	ldr	r3, [r3, #20]
 8004226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800422a:	2b40      	cmp	r3, #64	@ 0x40
 800422c:	d141      	bne.n	80042b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	3314      	adds	r3, #20
 8004234:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004238:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800423c:	e853 3f00 	ldrex	r3, [r3]
 8004240:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004244:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004248:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800424c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	3314      	adds	r3, #20
 8004256:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800425a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800425e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004262:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004266:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800426a:	e841 2300 	strex	r3, r2, [r1]
 800426e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004272:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1d9      	bne.n	800422e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800427e:	2b00      	cmp	r3, #0
 8004280:	d013      	beq.n	80042aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004286:	4a8a      	ldr	r2, [pc, #552]	@ (80044b0 <HAL_UART_IRQHandler+0x410>)
 8004288:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800428e:	4618      	mov	r0, r3
 8004290:	f7fd faca 	bl	8001828 <HAL_DMA_Abort_IT>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d016      	beq.n	80042c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800429e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80042a4:	4610      	mov	r0, r2
 80042a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a8:	e00e      	b.n	80042c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	f000 f9ac 	bl	8004608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b0:	e00a      	b.n	80042c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042b2:	6878      	ldr	r0, [r7, #4]
 80042b4:	f000 f9a8 	bl	8004608 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042b8:	e006      	b.n	80042c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80042ba:	6878      	ldr	r0, [r7, #4]
 80042bc:	f000 f9a4 	bl	8004608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80042c6:	e18d      	b.n	80045e4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042c8:	bf00      	nop
    return;
 80042ca:	e18b      	b.n	80045e4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	f040 8167 	bne.w	80045a4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80042d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042da:	f003 0310 	and.w	r3, r3, #16
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 8160 	beq.w	80045a4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80042e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042e8:	f003 0310 	and.w	r3, r3, #16
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 8159 	beq.w	80045a4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	60bb      	str	r3, [r7, #8]
 8004306:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	695b      	ldr	r3, [r3, #20]
 800430e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004312:	2b40      	cmp	r3, #64	@ 0x40
 8004314:	f040 80ce 	bne.w	80044b4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004324:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004328:	2b00      	cmp	r3, #0
 800432a:	f000 80a9 	beq.w	8004480 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004332:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004336:	429a      	cmp	r2, r3
 8004338:	f080 80a2 	bcs.w	8004480 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004342:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004348:	69db      	ldr	r3, [r3, #28]
 800434a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800434e:	f000 8088 	beq.w	8004462 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	330c      	adds	r3, #12
 8004358:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004360:	e853 3f00 	ldrex	r3, [r3]
 8004364:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004368:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800436c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004370:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	330c      	adds	r3, #12
 800437a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800437e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004382:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004386:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800438a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800438e:	e841 2300 	strex	r3, r2, [r1]
 8004392:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004396:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800439a:	2b00      	cmp	r3, #0
 800439c:	d1d9      	bne.n	8004352 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	3314      	adds	r3, #20
 80043a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80043a8:	e853 3f00 	ldrex	r3, [r3]
 80043ac:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80043ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043b0:	f023 0301 	bic.w	r3, r3, #1
 80043b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	3314      	adds	r3, #20
 80043be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80043c2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80043c6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80043ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80043ce:	e841 2300 	strex	r3, r2, [r1]
 80043d2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80043d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1e1      	bne.n	800439e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	3314      	adds	r3, #20
 80043e0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043e2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80043e4:	e853 3f00 	ldrex	r3, [r3]
 80043e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80043ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80043ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	3314      	adds	r3, #20
 80043fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80043fe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004400:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004402:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004404:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004406:	e841 2300 	strex	r3, r2, [r1]
 800440a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800440c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1e3      	bne.n	80043da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2220      	movs	r2, #32
 8004416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2200      	movs	r2, #0
 800441e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	330c      	adds	r3, #12
 8004426:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004428:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800442a:	e853 3f00 	ldrex	r3, [r3]
 800442e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004430:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004432:	f023 0310 	bic.w	r3, r3, #16
 8004436:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	330c      	adds	r3, #12
 8004440:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004444:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004446:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004448:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800444a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800444c:	e841 2300 	strex	r3, r2, [r1]
 8004450:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1e3      	bne.n	8004420 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800445c:	4618      	mov	r0, r3
 800445e:	f7fd f973 	bl	8001748 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2202      	movs	r2, #2
 8004466:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004470:	b29b      	uxth	r3, r3
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	b29b      	uxth	r3, r3
 8004476:	4619      	mov	r1, r3
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	f000 f8cf 	bl	800461c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800447e:	e0b3      	b.n	80045e8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004484:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004488:	429a      	cmp	r2, r3
 800448a:	f040 80ad 	bne.w	80045e8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004492:	69db      	ldr	r3, [r3, #28]
 8004494:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004498:	f040 80a6 	bne.w	80045e8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2202      	movs	r2, #2
 80044a0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044a6:	4619      	mov	r1, r3
 80044a8:	6878      	ldr	r0, [r7, #4]
 80044aa:	f000 f8b7 	bl	800461c <HAL_UARTEx_RxEventCallback>
      return;
 80044ae:	e09b      	b.n	80045e8 <HAL_UART_IRQHandler+0x548>
 80044b0:	08004821 	.word	0x08004821
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044bc:	b29b      	uxth	r3, r3
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f000 808e 	beq.w	80045ec <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80044d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	f000 8089 	beq.w	80045ec <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	330c      	adds	r3, #12
 80044e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044e4:	e853 3f00 	ldrex	r3, [r3]
 80044e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80044ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044f0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	330c      	adds	r3, #12
 80044fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80044fe:	647a      	str	r2, [r7, #68]	@ 0x44
 8004500:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004502:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004504:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004506:	e841 2300 	strex	r3, r2, [r1]
 800450a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800450c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1e3      	bne.n	80044da <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	3314      	adds	r3, #20
 8004518:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800451c:	e853 3f00 	ldrex	r3, [r3]
 8004520:	623b      	str	r3, [r7, #32]
   return(result);
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	f023 0301 	bic.w	r3, r3, #1
 8004528:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3314      	adds	r3, #20
 8004532:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004536:	633a      	str	r2, [r7, #48]	@ 0x30
 8004538:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800453c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800453e:	e841 2300 	strex	r3, r2, [r1]
 8004542:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004544:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004546:	2b00      	cmp	r3, #0
 8004548:	d1e3      	bne.n	8004512 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2220      	movs	r2, #32
 800454e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	330c      	adds	r3, #12
 800455e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	e853 3f00 	ldrex	r3, [r3]
 8004566:	60fb      	str	r3, [r7, #12]
   return(result);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f023 0310 	bic.w	r3, r3, #16
 800456e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	330c      	adds	r3, #12
 8004578:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800457c:	61fa      	str	r2, [r7, #28]
 800457e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004580:	69b9      	ldr	r1, [r7, #24]
 8004582:	69fa      	ldr	r2, [r7, #28]
 8004584:	e841 2300 	strex	r3, r2, [r1]
 8004588:	617b      	str	r3, [r7, #20]
   return(result);
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d1e3      	bne.n	8004558 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004596:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800459a:	4619      	mov	r1, r3
 800459c:	6878      	ldr	r0, [r7, #4]
 800459e:	f000 f83d 	bl	800461c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80045a2:	e023      	b.n	80045ec <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80045a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d009      	beq.n	80045c4 <HAL_UART_IRQHandler+0x524>
 80045b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d003      	beq.n	80045c4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f000 f940 	bl	8004842 <UART_Transmit_IT>
    return;
 80045c2:	e014      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80045c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00e      	beq.n	80045ee <HAL_UART_IRQHandler+0x54e>
 80045d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80045d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d008      	beq.n	80045ee <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f980 	bl	80048e2 <UART_EndTransmit_IT>
    return;
 80045e2:	e004      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
    return;
 80045e4:	bf00      	nop
 80045e6:	e002      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
      return;
 80045e8:	bf00      	nop
 80045ea:	e000      	b.n	80045ee <HAL_UART_IRQHandler+0x54e>
      return;
 80045ec:	bf00      	nop
  }
}
 80045ee:	37e8      	adds	r7, #232	@ 0xe8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b083      	sub	sp, #12
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045fc:	bf00      	nop
 80045fe:	370c      	adds	r7, #12
 8004600:	46bd      	mov	sp, r7
 8004602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004606:	4770      	bx	lr

08004608 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004610:	bf00      	nop
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	460b      	mov	r3, r1
 8004626:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004628:	bf00      	nop
 800462a:	370c      	adds	r7, #12
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b086      	sub	sp, #24
 8004638:	af00      	add	r7, sp, #0
 800463a:	60f8      	str	r0, [r7, #12]
 800463c:	60b9      	str	r1, [r7, #8]
 800463e:	603b      	str	r3, [r7, #0]
 8004640:	4613      	mov	r3, r2
 8004642:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004644:	e03b      	b.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004646:	6a3b      	ldr	r3, [r7, #32]
 8004648:	f1b3 3fff 	cmp.w	r3, #4294967295
 800464c:	d037      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800464e:	f7fc ff69 	bl	8001524 <HAL_GetTick>
 8004652:	4602      	mov	r2, r0
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	1ad3      	subs	r3, r2, r3
 8004658:	6a3a      	ldr	r2, [r7, #32]
 800465a:	429a      	cmp	r2, r3
 800465c:	d302      	bcc.n	8004664 <UART_WaitOnFlagUntilTimeout+0x30>
 800465e:	6a3b      	ldr	r3, [r7, #32]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e03a      	b.n	80046de <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	f003 0304 	and.w	r3, r3, #4
 8004672:	2b00      	cmp	r3, #0
 8004674:	d023      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	2b80      	cmp	r3, #128	@ 0x80
 800467a:	d020      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	2b40      	cmp	r3, #64	@ 0x40
 8004680:	d01d      	beq.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f003 0308 	and.w	r3, r3, #8
 800468c:	2b08      	cmp	r3, #8
 800468e:	d116      	bne.n	80046be <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004690:	2300      	movs	r3, #0
 8004692:	617b      	str	r3, [r7, #20]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	617b      	str	r3, [r7, #20]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	685b      	ldr	r3, [r3, #4]
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80046a6:	68f8      	ldr	r0, [r7, #12]
 80046a8:	f000 f857 	bl	800475a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2208      	movs	r2, #8
 80046b0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e00f      	b.n	80046de <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	68bb      	ldr	r3, [r7, #8]
 80046c6:	4013      	ands	r3, r2
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	429a      	cmp	r2, r3
 80046cc:	bf0c      	ite	eq
 80046ce:	2301      	moveq	r3, #1
 80046d0:	2300      	movne	r3, #0
 80046d2:	b2db      	uxtb	r3, r3
 80046d4:	461a      	mov	r2, r3
 80046d6:	79fb      	ldrb	r3, [r7, #7]
 80046d8:	429a      	cmp	r2, r3
 80046da:	d0b4      	beq.n	8004646 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046e6:	b480      	push	{r7}
 80046e8:	b085      	sub	sp, #20
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	60f8      	str	r0, [r7, #12]
 80046ee:	60b9      	str	r1, [r7, #8]
 80046f0:	4613      	mov	r3, r2
 80046f2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	88fa      	ldrh	r2, [r7, #6]
 80046fe:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	88fa      	ldrh	r2, [r7, #6]
 8004704:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	2200      	movs	r2, #0
 800470a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2222      	movs	r2, #34	@ 0x22
 8004710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	691b      	ldr	r3, [r3, #16]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d007      	beq.n	800472c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800472a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695a      	ldr	r2, [r3, #20]
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f042 0201 	orr.w	r2, r2, #1
 800473a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f042 0220 	orr.w	r2, r2, #32
 800474a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3714      	adds	r7, #20
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr

0800475a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800475a:	b480      	push	{r7}
 800475c:	b095      	sub	sp, #84	@ 0x54
 800475e:	af00      	add	r7, sp, #0
 8004760:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	330c      	adds	r3, #12
 8004768:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800476c:	e853 3f00 	ldrex	r3, [r3]
 8004770:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004774:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004778:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	330c      	adds	r3, #12
 8004780:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004782:	643a      	str	r2, [r7, #64]	@ 0x40
 8004784:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004786:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004788:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800478a:	e841 2300 	strex	r3, r2, [r1]
 800478e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004790:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1e5      	bne.n	8004762 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3314      	adds	r3, #20
 800479c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800479e:	6a3b      	ldr	r3, [r7, #32]
 80047a0:	e853 3f00 	ldrex	r3, [r3]
 80047a4:	61fb      	str	r3, [r7, #28]
   return(result);
 80047a6:	69fb      	ldr	r3, [r7, #28]
 80047a8:	f023 0301 	bic.w	r3, r3, #1
 80047ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	3314      	adds	r3, #20
 80047b4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80047b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047ba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80047bc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047be:	e841 2300 	strex	r3, r2, [r1]
 80047c2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1e5      	bne.n	8004796 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ce:	2b01      	cmp	r3, #1
 80047d0:	d119      	bne.n	8004806 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	330c      	adds	r3, #12
 80047d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	e853 3f00 	ldrex	r3, [r3]
 80047e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	f023 0310 	bic.w	r3, r3, #16
 80047e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	330c      	adds	r3, #12
 80047f0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80047f2:	61ba      	str	r2, [r7, #24]
 80047f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047f6:	6979      	ldr	r1, [r7, #20]
 80047f8:	69ba      	ldr	r2, [r7, #24]
 80047fa:	e841 2300 	strex	r3, r2, [r1]
 80047fe:	613b      	str	r3, [r7, #16]
   return(result);
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d1e5      	bne.n	80047d2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2220      	movs	r2, #32
 800480a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	2200      	movs	r2, #0
 8004812:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004814:	bf00      	nop
 8004816:	3754      	adds	r7, #84	@ 0x54
 8004818:	46bd      	mov	sp, r7
 800481a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481e:	4770      	bx	lr

08004820 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800482c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2200      	movs	r2, #0
 8004832:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004834:	68f8      	ldr	r0, [r7, #12]
 8004836:	f7ff fee7 	bl	8004608 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800483a:	bf00      	nop
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}

08004842 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004842:	b480      	push	{r7}
 8004844:	b085      	sub	sp, #20
 8004846:	af00      	add	r7, sp, #0
 8004848:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b21      	cmp	r3, #33	@ 0x21
 8004854:	d13e      	bne.n	80048d4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	689b      	ldr	r3, [r3, #8]
 800485a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800485e:	d114      	bne.n	800488a <UART_Transmit_IT+0x48>
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d110      	bne.n	800488a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6a1b      	ldr	r3, [r3, #32]
 800486c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	881b      	ldrh	r3, [r3, #0]
 8004872:	461a      	mov	r2, r3
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800487c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	1c9a      	adds	r2, r3, #2
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	621a      	str	r2, [r3, #32]
 8004888:	e008      	b.n	800489c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	1c59      	adds	r1, r3, #1
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	6211      	str	r1, [r2, #32]
 8004894:	781a      	ldrb	r2, [r3, #0]
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	3b01      	subs	r3, #1
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	4619      	mov	r1, r3
 80048aa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10f      	bne.n	80048d0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	68da      	ldr	r2, [r3, #12]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80048be:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68da      	ldr	r2, [r3, #12]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80048ce:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048d0:	2300      	movs	r3, #0
 80048d2:	e000      	b.n	80048d6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048d4:	2302      	movs	r3, #2
  }
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b082      	sub	sp, #8
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	68da      	ldr	r2, [r3, #12]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80048f8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2220      	movs	r2, #32
 80048fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004902:	6878      	ldr	r0, [r7, #4]
 8004904:	f7ff fe76 	bl	80045f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004908:	2300      	movs	r3, #0
}
 800490a:	4618      	mov	r0, r3
 800490c:	3708      	adds	r7, #8
 800490e:	46bd      	mov	sp, r7
 8004910:	bd80      	pop	{r7, pc}

08004912 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004912:	b580      	push	{r7, lr}
 8004914:	b08c      	sub	sp, #48	@ 0x30
 8004916:	af00      	add	r7, sp, #0
 8004918:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800491a:	2300      	movs	r3, #0
 800491c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800491e:	2300      	movs	r3, #0
 8004920:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004928:	b2db      	uxtb	r3, r3
 800492a:	2b22      	cmp	r3, #34	@ 0x22
 800492c:	f040 80aa 	bne.w	8004a84 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004938:	d115      	bne.n	8004966 <UART_Receive_IT+0x54>
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	691b      	ldr	r3, [r3, #16]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d111      	bne.n	8004966 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004946:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	b29b      	uxth	r3, r3
 8004950:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004954:	b29a      	uxth	r2, r3
 8004956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004958:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800495e:	1c9a      	adds	r2, r3, #2
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	629a      	str	r2, [r3, #40]	@ 0x28
 8004964:	e024      	b.n	80049b0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004974:	d007      	beq.n	8004986 <UART_Receive_IT+0x74>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	689b      	ldr	r3, [r3, #8]
 800497a:	2b00      	cmp	r3, #0
 800497c:	d10a      	bne.n	8004994 <UART_Receive_IT+0x82>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	691b      	ldr	r3, [r3, #16]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d106      	bne.n	8004994 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	b2da      	uxtb	r2, r3
 800498e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004990:	701a      	strb	r2, [r3, #0]
 8004992:	e008      	b.n	80049a6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	b2db      	uxtb	r3, r3
 800499c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80049a4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049b4:	b29b      	uxth	r3, r3
 80049b6:	3b01      	subs	r3, #1
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	4619      	mov	r1, r3
 80049be:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d15d      	bne.n	8004a80 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68da      	ldr	r2, [r3, #12]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f022 0220 	bic.w	r2, r2, #32
 80049d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68da      	ldr	r2, [r3, #12]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80049e2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	695a      	ldr	r2, [r3, #20]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f022 0201 	bic.w	r2, r2, #1
 80049f2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2220      	movs	r2, #32
 80049f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a06:	2b01      	cmp	r3, #1
 8004a08:	d135      	bne.n	8004a76 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	330c      	adds	r3, #12
 8004a16:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a18:	697b      	ldr	r3, [r7, #20]
 8004a1a:	e853 3f00 	ldrex	r3, [r3]
 8004a1e:	613b      	str	r3, [r7, #16]
   return(result);
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	f023 0310 	bic.w	r3, r3, #16
 8004a26:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	330c      	adds	r3, #12
 8004a2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a30:	623a      	str	r2, [r7, #32]
 8004a32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a34:	69f9      	ldr	r1, [r7, #28]
 8004a36:	6a3a      	ldr	r2, [r7, #32]
 8004a38:	e841 2300 	strex	r3, r2, [r1]
 8004a3c:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1e5      	bne.n	8004a10 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0310 	and.w	r3, r3, #16
 8004a4e:	2b10      	cmp	r3, #16
 8004a50:	d10a      	bne.n	8004a68 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004a52:	2300      	movs	r3, #0
 8004a54:	60fb      	str	r3, [r7, #12]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	60fb      	str	r3, [r7, #12]
 8004a66:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7ff fdd4 	bl	800461c <HAL_UARTEx_RxEventCallback>
 8004a74:	e002      	b.n	8004a7c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fc f932 	bl	8000ce0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	e002      	b.n	8004a86 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004a80:	2300      	movs	r3, #0
 8004a82:	e000      	b.n	8004a86 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004a84:	2302      	movs	r3, #2
  }
}
 8004a86:	4618      	mov	r0, r3
 8004a88:	3730      	adds	r7, #48	@ 0x30
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
	...

08004a90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a94:	b0c0      	sub	sp, #256	@ 0x100
 8004a96:	af00      	add	r7, sp, #0
 8004a98:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aac:	68d9      	ldr	r1, [r3, #12]
 8004aae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	ea40 0301 	orr.w	r3, r0, r1
 8004ab8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004aba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004abe:	689a      	ldr	r2, [r3, #8]
 8004ac0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ac4:	691b      	ldr	r3, [r3, #16]
 8004ac6:	431a      	orrs	r2, r3
 8004ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad4:	69db      	ldr	r3, [r3, #28]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ae8:	f021 010c 	bic.w	r1, r1, #12
 8004aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af0:	681a      	ldr	r2, [r3, #0]
 8004af2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004af6:	430b      	orrs	r3, r1
 8004af8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	695b      	ldr	r3, [r3, #20]
 8004b02:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004b06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b0a:	6999      	ldr	r1, [r3, #24]
 8004b0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	ea40 0301 	orr.w	r3, r0, r1
 8004b16:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	4b8f      	ldr	r3, [pc, #572]	@ (8004d5c <UART_SetConfig+0x2cc>)
 8004b20:	429a      	cmp	r2, r3
 8004b22:	d005      	beq.n	8004b30 <UART_SetConfig+0xa0>
 8004b24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b28:	681a      	ldr	r2, [r3, #0]
 8004b2a:	4b8d      	ldr	r3, [pc, #564]	@ (8004d60 <UART_SetConfig+0x2d0>)
 8004b2c:	429a      	cmp	r2, r3
 8004b2e:	d104      	bne.n	8004b3a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b30:	f7fe ff02 	bl	8003938 <HAL_RCC_GetPCLK2Freq>
 8004b34:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b38:	e003      	b.n	8004b42 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b3a:	f7fe fee9 	bl	8003910 <HAL_RCC_GetPCLK1Freq>
 8004b3e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b46:	69db      	ldr	r3, [r3, #28]
 8004b48:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b4c:	f040 810c 	bne.w	8004d68 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b54:	2200      	movs	r2, #0
 8004b56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b5a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b5e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b62:	4622      	mov	r2, r4
 8004b64:	462b      	mov	r3, r5
 8004b66:	1891      	adds	r1, r2, r2
 8004b68:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b6a:	415b      	adcs	r3, r3
 8004b6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b6e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b72:	4621      	mov	r1, r4
 8004b74:	eb12 0801 	adds.w	r8, r2, r1
 8004b78:	4629      	mov	r1, r5
 8004b7a:	eb43 0901 	adc.w	r9, r3, r1
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	f04f 0300 	mov.w	r3, #0
 8004b86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b92:	4690      	mov	r8, r2
 8004b94:	4699      	mov	r9, r3
 8004b96:	4623      	mov	r3, r4
 8004b98:	eb18 0303 	adds.w	r3, r8, r3
 8004b9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ba0:	462b      	mov	r3, r5
 8004ba2:	eb49 0303 	adc.w	r3, r9, r3
 8004ba6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004baa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004bb6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004bba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	18db      	adds	r3, r3, r3
 8004bc2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	eb42 0303 	adc.w	r3, r2, r3
 8004bca:	657b      	str	r3, [r7, #84]	@ 0x54
 8004bcc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004bd0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004bd4:	f7fb fb5c 	bl	8000290 <__aeabi_uldivmod>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	4b61      	ldr	r3, [pc, #388]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004bde:	fba3 2302 	umull	r2, r3, r3, r2
 8004be2:	095b      	lsrs	r3, r3, #5
 8004be4:	011c      	lsls	r4, r3, #4
 8004be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bea:	2200      	movs	r2, #0
 8004bec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bf0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004bf4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004bf8:	4642      	mov	r2, r8
 8004bfa:	464b      	mov	r3, r9
 8004bfc:	1891      	adds	r1, r2, r2
 8004bfe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c00:	415b      	adcs	r3, r3
 8004c02:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c04:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c08:	4641      	mov	r1, r8
 8004c0a:	eb12 0a01 	adds.w	sl, r2, r1
 8004c0e:	4649      	mov	r1, r9
 8004c10:	eb43 0b01 	adc.w	fp, r3, r1
 8004c14:	f04f 0200 	mov.w	r2, #0
 8004c18:	f04f 0300 	mov.w	r3, #0
 8004c1c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004c20:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c24:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c28:	4692      	mov	sl, r2
 8004c2a:	469b      	mov	fp, r3
 8004c2c:	4643      	mov	r3, r8
 8004c2e:	eb1a 0303 	adds.w	r3, sl, r3
 8004c32:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c36:	464b      	mov	r3, r9
 8004c38:	eb4b 0303 	adc.w	r3, fp, r3
 8004c3c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c4c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c50:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c54:	460b      	mov	r3, r1
 8004c56:	18db      	adds	r3, r3, r3
 8004c58:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	eb42 0303 	adc.w	r3, r2, r3
 8004c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c62:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c66:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c6a:	f7fb fb11 	bl	8000290 <__aeabi_uldivmod>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	4611      	mov	r1, r2
 8004c74:	4b3b      	ldr	r3, [pc, #236]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004c76:	fba3 2301 	umull	r2, r3, r3, r1
 8004c7a:	095b      	lsrs	r3, r3, #5
 8004c7c:	2264      	movs	r2, #100	@ 0x64
 8004c7e:	fb02 f303 	mul.w	r3, r2, r3
 8004c82:	1acb      	subs	r3, r1, r3
 8004c84:	00db      	lsls	r3, r3, #3
 8004c86:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c8a:	4b36      	ldr	r3, [pc, #216]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004c8c:	fba3 2302 	umull	r2, r3, r3, r2
 8004c90:	095b      	lsrs	r3, r3, #5
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c98:	441c      	add	r4, r3
 8004c9a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ca4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ca8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004cac:	4642      	mov	r2, r8
 8004cae:	464b      	mov	r3, r9
 8004cb0:	1891      	adds	r1, r2, r2
 8004cb2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004cb4:	415b      	adcs	r3, r3
 8004cb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004cb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004cbc:	4641      	mov	r1, r8
 8004cbe:	1851      	adds	r1, r2, r1
 8004cc0:	6339      	str	r1, [r7, #48]	@ 0x30
 8004cc2:	4649      	mov	r1, r9
 8004cc4:	414b      	adcs	r3, r1
 8004cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cc8:	f04f 0200 	mov.w	r2, #0
 8004ccc:	f04f 0300 	mov.w	r3, #0
 8004cd0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004cd4:	4659      	mov	r1, fp
 8004cd6:	00cb      	lsls	r3, r1, #3
 8004cd8:	4651      	mov	r1, sl
 8004cda:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cde:	4651      	mov	r1, sl
 8004ce0:	00ca      	lsls	r2, r1, #3
 8004ce2:	4610      	mov	r0, r2
 8004ce4:	4619      	mov	r1, r3
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	4642      	mov	r2, r8
 8004cea:	189b      	adds	r3, r3, r2
 8004cec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cf0:	464b      	mov	r3, r9
 8004cf2:	460a      	mov	r2, r1
 8004cf4:	eb42 0303 	adc.w	r3, r2, r3
 8004cf8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004cfc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004d08:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004d0c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004d10:	460b      	mov	r3, r1
 8004d12:	18db      	adds	r3, r3, r3
 8004d14:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004d16:	4613      	mov	r3, r2
 8004d18:	eb42 0303 	adc.w	r3, r2, r3
 8004d1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004d22:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004d26:	f7fb fab3 	bl	8000290 <__aeabi_uldivmod>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004d30:	fba3 1302 	umull	r1, r3, r3, r2
 8004d34:	095b      	lsrs	r3, r3, #5
 8004d36:	2164      	movs	r1, #100	@ 0x64
 8004d38:	fb01 f303 	mul.w	r3, r1, r3
 8004d3c:	1ad3      	subs	r3, r2, r3
 8004d3e:	00db      	lsls	r3, r3, #3
 8004d40:	3332      	adds	r3, #50	@ 0x32
 8004d42:	4a08      	ldr	r2, [pc, #32]	@ (8004d64 <UART_SetConfig+0x2d4>)
 8004d44:	fba2 2303 	umull	r2, r3, r2, r3
 8004d48:	095b      	lsrs	r3, r3, #5
 8004d4a:	f003 0207 	and.w	r2, r3, #7
 8004d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4422      	add	r2, r4
 8004d56:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d58:	e106      	b.n	8004f68 <UART_SetConfig+0x4d8>
 8004d5a:	bf00      	nop
 8004d5c:	40011000 	.word	0x40011000
 8004d60:	40011400 	.word	0x40011400
 8004d64:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d72:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d76:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d7a:	4642      	mov	r2, r8
 8004d7c:	464b      	mov	r3, r9
 8004d7e:	1891      	adds	r1, r2, r2
 8004d80:	6239      	str	r1, [r7, #32]
 8004d82:	415b      	adcs	r3, r3
 8004d84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d86:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d8a:	4641      	mov	r1, r8
 8004d8c:	1854      	adds	r4, r2, r1
 8004d8e:	4649      	mov	r1, r9
 8004d90:	eb43 0501 	adc.w	r5, r3, r1
 8004d94:	f04f 0200 	mov.w	r2, #0
 8004d98:	f04f 0300 	mov.w	r3, #0
 8004d9c:	00eb      	lsls	r3, r5, #3
 8004d9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004da2:	00e2      	lsls	r2, r4, #3
 8004da4:	4614      	mov	r4, r2
 8004da6:	461d      	mov	r5, r3
 8004da8:	4643      	mov	r3, r8
 8004daa:	18e3      	adds	r3, r4, r3
 8004dac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004db0:	464b      	mov	r3, r9
 8004db2:	eb45 0303 	adc.w	r3, r5, r3
 8004db6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004dc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004dca:	f04f 0200 	mov.w	r2, #0
 8004dce:	f04f 0300 	mov.w	r3, #0
 8004dd2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004dd6:	4629      	mov	r1, r5
 8004dd8:	008b      	lsls	r3, r1, #2
 8004dda:	4621      	mov	r1, r4
 8004ddc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004de0:	4621      	mov	r1, r4
 8004de2:	008a      	lsls	r2, r1, #2
 8004de4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004de8:	f7fb fa52 	bl	8000290 <__aeabi_uldivmod>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4b60      	ldr	r3, [pc, #384]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004df2:	fba3 2302 	umull	r2, r3, r3, r2
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	011c      	lsls	r4, r3, #4
 8004dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004e04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004e08:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004e0c:	4642      	mov	r2, r8
 8004e0e:	464b      	mov	r3, r9
 8004e10:	1891      	adds	r1, r2, r2
 8004e12:	61b9      	str	r1, [r7, #24]
 8004e14:	415b      	adcs	r3, r3
 8004e16:	61fb      	str	r3, [r7, #28]
 8004e18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e1c:	4641      	mov	r1, r8
 8004e1e:	1851      	adds	r1, r2, r1
 8004e20:	6139      	str	r1, [r7, #16]
 8004e22:	4649      	mov	r1, r9
 8004e24:	414b      	adcs	r3, r1
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	f04f 0300 	mov.w	r3, #0
 8004e30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e34:	4659      	mov	r1, fp
 8004e36:	00cb      	lsls	r3, r1, #3
 8004e38:	4651      	mov	r1, sl
 8004e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e3e:	4651      	mov	r1, sl
 8004e40:	00ca      	lsls	r2, r1, #3
 8004e42:	4610      	mov	r0, r2
 8004e44:	4619      	mov	r1, r3
 8004e46:	4603      	mov	r3, r0
 8004e48:	4642      	mov	r2, r8
 8004e4a:	189b      	adds	r3, r3, r2
 8004e4c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e50:	464b      	mov	r3, r9
 8004e52:	460a      	mov	r2, r1
 8004e54:	eb42 0303 	adc.w	r3, r2, r3
 8004e58:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	2200      	movs	r2, #0
 8004e64:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e66:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	f04f 0300 	mov.w	r3, #0
 8004e70:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e74:	4649      	mov	r1, r9
 8004e76:	008b      	lsls	r3, r1, #2
 8004e78:	4641      	mov	r1, r8
 8004e7a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e7e:	4641      	mov	r1, r8
 8004e80:	008a      	lsls	r2, r1, #2
 8004e82:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e86:	f7fb fa03 	bl	8000290 <__aeabi_uldivmod>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	4611      	mov	r1, r2
 8004e90:	4b38      	ldr	r3, [pc, #224]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004e92:	fba3 2301 	umull	r2, r3, r3, r1
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	2264      	movs	r2, #100	@ 0x64
 8004e9a:	fb02 f303 	mul.w	r3, r2, r3
 8004e9e:	1acb      	subs	r3, r1, r3
 8004ea0:	011b      	lsls	r3, r3, #4
 8004ea2:	3332      	adds	r3, #50	@ 0x32
 8004ea4:	4a33      	ldr	r2, [pc, #204]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004ea6:	fba2 2303 	umull	r2, r3, r2, r3
 8004eaa:	095b      	lsrs	r3, r3, #5
 8004eac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004eb0:	441c      	add	r4, r3
 8004eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	673b      	str	r3, [r7, #112]	@ 0x70
 8004eba:	677a      	str	r2, [r7, #116]	@ 0x74
 8004ebc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004ec0:	4642      	mov	r2, r8
 8004ec2:	464b      	mov	r3, r9
 8004ec4:	1891      	adds	r1, r2, r2
 8004ec6:	60b9      	str	r1, [r7, #8]
 8004ec8:	415b      	adcs	r3, r3
 8004eca:	60fb      	str	r3, [r7, #12]
 8004ecc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ed0:	4641      	mov	r1, r8
 8004ed2:	1851      	adds	r1, r2, r1
 8004ed4:	6039      	str	r1, [r7, #0]
 8004ed6:	4649      	mov	r1, r9
 8004ed8:	414b      	adcs	r3, r1
 8004eda:	607b      	str	r3, [r7, #4]
 8004edc:	f04f 0200 	mov.w	r2, #0
 8004ee0:	f04f 0300 	mov.w	r3, #0
 8004ee4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ee8:	4659      	mov	r1, fp
 8004eea:	00cb      	lsls	r3, r1, #3
 8004eec:	4651      	mov	r1, sl
 8004eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ef2:	4651      	mov	r1, sl
 8004ef4:	00ca      	lsls	r2, r1, #3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4603      	mov	r3, r0
 8004efc:	4642      	mov	r2, r8
 8004efe:	189b      	adds	r3, r3, r2
 8004f00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004f02:	464b      	mov	r3, r9
 8004f04:	460a      	mov	r2, r1
 8004f06:	eb42 0303 	adc.w	r3, r2, r3
 8004f0a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	2200      	movs	r2, #0
 8004f14:	663b      	str	r3, [r7, #96]	@ 0x60
 8004f16:	667a      	str	r2, [r7, #100]	@ 0x64
 8004f18:	f04f 0200 	mov.w	r2, #0
 8004f1c:	f04f 0300 	mov.w	r3, #0
 8004f20:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004f24:	4649      	mov	r1, r9
 8004f26:	008b      	lsls	r3, r1, #2
 8004f28:	4641      	mov	r1, r8
 8004f2a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f2e:	4641      	mov	r1, r8
 8004f30:	008a      	lsls	r2, r1, #2
 8004f32:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f36:	f7fb f9ab 	bl	8000290 <__aeabi_uldivmod>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	460b      	mov	r3, r1
 8004f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004f40:	fba3 1302 	umull	r1, r3, r3, r2
 8004f44:	095b      	lsrs	r3, r3, #5
 8004f46:	2164      	movs	r1, #100	@ 0x64
 8004f48:	fb01 f303 	mul.w	r3, r1, r3
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	011b      	lsls	r3, r3, #4
 8004f50:	3332      	adds	r3, #50	@ 0x32
 8004f52:	4a08      	ldr	r2, [pc, #32]	@ (8004f74 <UART_SetConfig+0x4e4>)
 8004f54:	fba2 2303 	umull	r2, r3, r2, r3
 8004f58:	095b      	lsrs	r3, r3, #5
 8004f5a:	f003 020f 	and.w	r2, r3, #15
 8004f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4422      	add	r2, r4
 8004f66:	609a      	str	r2, [r3, #8]
}
 8004f68:	bf00      	nop
 8004f6a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f74:	51eb851f 	.word	0x51eb851f

08004f78 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f78:	b084      	sub	sp, #16
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b084      	sub	sp, #16
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
 8004f82:	f107 001c 	add.w	r0, r7, #28
 8004f86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f8a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004f8e:	2b01      	cmp	r3, #1
 8004f90:	d123      	bne.n	8004fda <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f96:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	68db      	ldr	r3, [r3, #12]
 8004fa2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8004fa6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004faa:	687a      	ldr	r2, [r7, #4]
 8004fac:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	68db      	ldr	r3, [r3, #12]
 8004fb2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004fba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004fbe:	2b01      	cmp	r3, #1
 8004fc0:	d105      	bne.n	8004fce <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f001 fae8 	bl	80065a4 <USB_CoreReset>
 8004fd4:	4603      	mov	r3, r0
 8004fd6:	73fb      	strb	r3, [r7, #15]
 8004fd8:	e01b      	b.n	8005012 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	68db      	ldr	r3, [r3, #12]
 8004fde:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fe6:	6878      	ldr	r0, [r7, #4]
 8004fe8:	f001 fadc 	bl	80065a4 <USB_CoreReset>
 8004fec:	4603      	mov	r3, r0
 8004fee:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004ff0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d106      	bne.n	8005006 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ffc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	639a      	str	r2, [r3, #56]	@ 0x38
 8005004:	e005      	b.n	8005012 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005012:	7fbb      	ldrb	r3, [r7, #30]
 8005014:	2b01      	cmp	r3, #1
 8005016:	d10b      	bne.n	8005030 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	689b      	ldr	r3, [r3, #8]
 800501c:	f043 0206 	orr.w	r2, r3, #6
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f043 0220 	orr.w	r2, r3, #32
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005030:	7bfb      	ldrb	r3, [r7, #15]
}
 8005032:	4618      	mov	r0, r3
 8005034:	3710      	adds	r7, #16
 8005036:	46bd      	mov	sp, r7
 8005038:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800503c:	b004      	add	sp, #16
 800503e:	4770      	bx	lr

08005040 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005040:	b480      	push	{r7}
 8005042:	b087      	sub	sp, #28
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	4613      	mov	r3, r2
 800504c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800504e:	79fb      	ldrb	r3, [r7, #7]
 8005050:	2b02      	cmp	r3, #2
 8005052:	d165      	bne.n	8005120 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	4a41      	ldr	r2, [pc, #260]	@ (800515c <USB_SetTurnaroundTime+0x11c>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d906      	bls.n	800506a <USB_SetTurnaroundTime+0x2a>
 800505c:	68bb      	ldr	r3, [r7, #8]
 800505e:	4a40      	ldr	r2, [pc, #256]	@ (8005160 <USB_SetTurnaroundTime+0x120>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d202      	bcs.n	800506a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005064:	230f      	movs	r3, #15
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	e062      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800506a:	68bb      	ldr	r3, [r7, #8]
 800506c:	4a3c      	ldr	r2, [pc, #240]	@ (8005160 <USB_SetTurnaroundTime+0x120>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d306      	bcc.n	8005080 <USB_SetTurnaroundTime+0x40>
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	4a3b      	ldr	r2, [pc, #236]	@ (8005164 <USB_SetTurnaroundTime+0x124>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d202      	bcs.n	8005080 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800507a:	230e      	movs	r3, #14
 800507c:	617b      	str	r3, [r7, #20]
 800507e:	e057      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	4a38      	ldr	r2, [pc, #224]	@ (8005164 <USB_SetTurnaroundTime+0x124>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d306      	bcc.n	8005096 <USB_SetTurnaroundTime+0x56>
 8005088:	68bb      	ldr	r3, [r7, #8]
 800508a:	4a37      	ldr	r2, [pc, #220]	@ (8005168 <USB_SetTurnaroundTime+0x128>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d202      	bcs.n	8005096 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005090:	230d      	movs	r3, #13
 8005092:	617b      	str	r3, [r7, #20]
 8005094:	e04c      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	4a33      	ldr	r2, [pc, #204]	@ (8005168 <USB_SetTurnaroundTime+0x128>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d306      	bcc.n	80050ac <USB_SetTurnaroundTime+0x6c>
 800509e:	68bb      	ldr	r3, [r7, #8]
 80050a0:	4a32      	ldr	r2, [pc, #200]	@ (800516c <USB_SetTurnaroundTime+0x12c>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d802      	bhi.n	80050ac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80050a6:	230c      	movs	r3, #12
 80050a8:	617b      	str	r3, [r7, #20]
 80050aa:	e041      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4a2f      	ldr	r2, [pc, #188]	@ (800516c <USB_SetTurnaroundTime+0x12c>)
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d906      	bls.n	80050c2 <USB_SetTurnaroundTime+0x82>
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	4a2e      	ldr	r2, [pc, #184]	@ (8005170 <USB_SetTurnaroundTime+0x130>)
 80050b8:	4293      	cmp	r3, r2
 80050ba:	d802      	bhi.n	80050c2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80050bc:	230b      	movs	r3, #11
 80050be:	617b      	str	r3, [r7, #20]
 80050c0:	e036      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	4a2a      	ldr	r2, [pc, #168]	@ (8005170 <USB_SetTurnaroundTime+0x130>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d906      	bls.n	80050d8 <USB_SetTurnaroundTime+0x98>
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	4a29      	ldr	r2, [pc, #164]	@ (8005174 <USB_SetTurnaroundTime+0x134>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d802      	bhi.n	80050d8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80050d2:	230a      	movs	r3, #10
 80050d4:	617b      	str	r3, [r7, #20]
 80050d6:	e02b      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	4a26      	ldr	r2, [pc, #152]	@ (8005174 <USB_SetTurnaroundTime+0x134>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d906      	bls.n	80050ee <USB_SetTurnaroundTime+0xae>
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	4a25      	ldr	r2, [pc, #148]	@ (8005178 <USB_SetTurnaroundTime+0x138>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d202      	bcs.n	80050ee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80050e8:	2309      	movs	r3, #9
 80050ea:	617b      	str	r3, [r7, #20]
 80050ec:	e020      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	4a21      	ldr	r2, [pc, #132]	@ (8005178 <USB_SetTurnaroundTime+0x138>)
 80050f2:	4293      	cmp	r3, r2
 80050f4:	d306      	bcc.n	8005104 <USB_SetTurnaroundTime+0xc4>
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4a20      	ldr	r2, [pc, #128]	@ (800517c <USB_SetTurnaroundTime+0x13c>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d802      	bhi.n	8005104 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80050fe:	2308      	movs	r3, #8
 8005100:	617b      	str	r3, [r7, #20]
 8005102:	e015      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	4a1d      	ldr	r2, [pc, #116]	@ (800517c <USB_SetTurnaroundTime+0x13c>)
 8005108:	4293      	cmp	r3, r2
 800510a:	d906      	bls.n	800511a <USB_SetTurnaroundTime+0xda>
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	4a1c      	ldr	r2, [pc, #112]	@ (8005180 <USB_SetTurnaroundTime+0x140>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d202      	bcs.n	800511a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005114:	2307      	movs	r3, #7
 8005116:	617b      	str	r3, [r7, #20]
 8005118:	e00a      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800511a:	2306      	movs	r3, #6
 800511c:	617b      	str	r3, [r7, #20]
 800511e:	e007      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005120:	79fb      	ldrb	r3, [r7, #7]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d102      	bne.n	800512c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005126:	2309      	movs	r3, #9
 8005128:	617b      	str	r3, [r7, #20]
 800512a:	e001      	b.n	8005130 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800512c:	2309      	movs	r3, #9
 800512e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	68db      	ldr	r3, [r3, #12]
 8005134:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	68da      	ldr	r2, [r3, #12]
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	029b      	lsls	r3, r3, #10
 8005144:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005148:	431a      	orrs	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800514e:	2300      	movs	r3, #0
}
 8005150:	4618      	mov	r0, r3
 8005152:	371c      	adds	r7, #28
 8005154:	46bd      	mov	sp, r7
 8005156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515a:	4770      	bx	lr
 800515c:	00d8acbf 	.word	0x00d8acbf
 8005160:	00e4e1c0 	.word	0x00e4e1c0
 8005164:	00f42400 	.word	0x00f42400
 8005168:	01067380 	.word	0x01067380
 800516c:	011a499f 	.word	0x011a499f
 8005170:	01312cff 	.word	0x01312cff
 8005174:	014ca43f 	.word	0x014ca43f
 8005178:	016e3600 	.word	0x016e3600
 800517c:	01a6ab1f 	.word	0x01a6ab1f
 8005180:	01e84800 	.word	0x01e84800

08005184 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005184:	b480      	push	{r7}
 8005186:	b083      	sub	sp, #12
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f043 0201 	orr.w	r2, r3, #1
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	370c      	adds	r7, #12
 800519e:	46bd      	mov	sp, r7
 80051a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a4:	4770      	bx	lr

080051a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80051a6:	b480      	push	{r7}
 80051a8:	b083      	sub	sp, #12
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	f023 0201 	bic.w	r2, r3, #1
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80051ba:	2300      	movs	r3, #0
}
 80051bc:	4618      	mov	r0, r3
 80051be:	370c      	adds	r7, #12
 80051c0:	46bd      	mov	sp, r7
 80051c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c6:	4770      	bx	lr

080051c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	460b      	mov	r3, r1
 80051d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	68db      	ldr	r3, [r3, #12]
 80051dc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80051e4:	78fb      	ldrb	r3, [r7, #3]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d115      	bne.n	8005216 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80051f6:	200a      	movs	r0, #10
 80051f8:	f7fc f9a0 	bl	800153c <HAL_Delay>
      ms += 10U;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	330a      	adds	r3, #10
 8005200:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f001 f93f 	bl	8006486 <USB_GetMode>
 8005208:	4603      	mov	r3, r0
 800520a:	2b01      	cmp	r3, #1
 800520c:	d01e      	beq.n	800524c <USB_SetCurrentMode+0x84>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2bc7      	cmp	r3, #199	@ 0xc7
 8005212:	d9f0      	bls.n	80051f6 <USB_SetCurrentMode+0x2e>
 8005214:	e01a      	b.n	800524c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005216:	78fb      	ldrb	r3, [r7, #3]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d115      	bne.n	8005248 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	68db      	ldr	r3, [r3, #12]
 8005220:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005228:	200a      	movs	r0, #10
 800522a:	f7fc f987 	bl	800153c <HAL_Delay>
      ms += 10U;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	330a      	adds	r3, #10
 8005232:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005234:	6878      	ldr	r0, [r7, #4]
 8005236:	f001 f926 	bl	8006486 <USB_GetMode>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d005      	beq.n	800524c <USB_SetCurrentMode+0x84>
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	2bc7      	cmp	r3, #199	@ 0xc7
 8005244:	d9f0      	bls.n	8005228 <USB_SetCurrentMode+0x60>
 8005246:	e001      	b.n	800524c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e005      	b.n	8005258 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	2bc8      	cmp	r3, #200	@ 0xc8
 8005250:	d101      	bne.n	8005256 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e000      	b.n	8005258 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005256:	2300      	movs	r3, #0
}
 8005258:	4618      	mov	r0, r3
 800525a:	3710      	adds	r7, #16
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}

08005260 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005260:	b084      	sub	sp, #16
 8005262:	b580      	push	{r7, lr}
 8005264:	b086      	sub	sp, #24
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
 800526a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800526e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005272:	2300      	movs	r3, #0
 8005274:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800527a:	2300      	movs	r3, #0
 800527c:	613b      	str	r3, [r7, #16]
 800527e:	e009      	b.n	8005294 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	3340      	adds	r3, #64	@ 0x40
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	2200      	movs	r2, #0
 800528c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	3301      	adds	r3, #1
 8005292:	613b      	str	r3, [r7, #16]
 8005294:	693b      	ldr	r3, [r7, #16]
 8005296:	2b0e      	cmp	r3, #14
 8005298:	d9f2      	bls.n	8005280 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800529a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d11c      	bne.n	80052dc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052b0:	f043 0302 	orr.w	r3, r3, #2
 80052b4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ba:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052d2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80052da:	e00b      	b.n	80052f4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052e0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ec:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80052fa:	461a      	mov	r2, r3
 80052fc:	2300      	movs	r3, #0
 80052fe:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005300:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005304:	2b01      	cmp	r3, #1
 8005306:	d10d      	bne.n	8005324 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005308:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800530c:	2b00      	cmp	r3, #0
 800530e:	d104      	bne.n	800531a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005310:	2100      	movs	r1, #0
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 f968 	bl	80055e8 <USB_SetDevSpeed>
 8005318:	e008      	b.n	800532c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800531a:	2101      	movs	r1, #1
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 f963 	bl	80055e8 <USB_SetDevSpeed>
 8005322:	e003      	b.n	800532c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005324:	2103      	movs	r1, #3
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 f95e 	bl	80055e8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800532c:	2110      	movs	r1, #16
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f000 f8fa 	bl	8005528 <USB_FlushTxFifo>
 8005334:	4603      	mov	r3, r0
 8005336:	2b00      	cmp	r3, #0
 8005338:	d001      	beq.n	800533e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800533a:	2301      	movs	r3, #1
 800533c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800533e:	6878      	ldr	r0, [r7, #4]
 8005340:	f000 f924 	bl	800558c <USB_FlushRxFifo>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d001      	beq.n	800534e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800534a:	2301      	movs	r3, #1
 800534c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005354:	461a      	mov	r2, r3
 8005356:	2300      	movs	r3, #0
 8005358:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005360:	461a      	mov	r2, r3
 8005362:	2300      	movs	r3, #0
 8005364:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800536c:	461a      	mov	r2, r3
 800536e:	2300      	movs	r3, #0
 8005370:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005372:	2300      	movs	r3, #0
 8005374:	613b      	str	r3, [r7, #16]
 8005376:	e043      	b.n	8005400 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	015a      	lsls	r2, r3, #5
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	4413      	add	r3, r2
 8005380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800538a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800538e:	d118      	bne.n	80053c2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10a      	bne.n	80053ac <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	015a      	lsls	r2, r3, #5
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	4413      	add	r3, r2
 800539e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053a2:	461a      	mov	r2, r3
 80053a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80053a8:	6013      	str	r3, [r2, #0]
 80053aa:	e013      	b.n	80053d4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	015a      	lsls	r2, r3, #5
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4413      	add	r3, r2
 80053b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053b8:	461a      	mov	r2, r3
 80053ba:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80053be:	6013      	str	r3, [r2, #0]
 80053c0:	e008      	b.n	80053d4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	015a      	lsls	r2, r3, #5
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	4413      	add	r3, r2
 80053ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053ce:	461a      	mov	r2, r3
 80053d0:	2300      	movs	r3, #0
 80053d2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	015a      	lsls	r2, r3, #5
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	4413      	add	r3, r2
 80053dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053e0:	461a      	mov	r2, r3
 80053e2:	2300      	movs	r3, #0
 80053e4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	015a      	lsls	r2, r3, #5
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	4413      	add	r3, r2
 80053ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80053f2:	461a      	mov	r2, r3
 80053f4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80053f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	3301      	adds	r3, #1
 80053fe:	613b      	str	r3, [r7, #16]
 8005400:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005404:	461a      	mov	r2, r3
 8005406:	693b      	ldr	r3, [r7, #16]
 8005408:	4293      	cmp	r3, r2
 800540a:	d3b5      	bcc.n	8005378 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800540c:	2300      	movs	r3, #0
 800540e:	613b      	str	r3, [r7, #16]
 8005410:	e043      	b.n	800549a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005412:	693b      	ldr	r3, [r7, #16]
 8005414:	015a      	lsls	r2, r3, #5
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	4413      	add	r3, r2
 800541a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005424:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005428:	d118      	bne.n	800545c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10a      	bne.n	8005446 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	015a      	lsls	r2, r3, #5
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	4413      	add	r3, r2
 8005438:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800543c:	461a      	mov	r2, r3
 800543e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005442:	6013      	str	r3, [r2, #0]
 8005444:	e013      	b.n	800546e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005446:	693b      	ldr	r3, [r7, #16]
 8005448:	015a      	lsls	r2, r3, #5
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	4413      	add	r3, r2
 800544e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005452:	461a      	mov	r2, r3
 8005454:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005458:	6013      	str	r3, [r2, #0]
 800545a:	e008      	b.n	800546e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	015a      	lsls	r2, r3, #5
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	4413      	add	r3, r2
 8005464:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005468:	461a      	mov	r2, r3
 800546a:	2300      	movs	r3, #0
 800546c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	015a      	lsls	r2, r3, #5
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	4413      	add	r3, r2
 8005476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800547a:	461a      	mov	r2, r3
 800547c:	2300      	movs	r3, #0
 800547e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	015a      	lsls	r2, r3, #5
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	4413      	add	r3, r2
 8005488:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800548c:	461a      	mov	r2, r3
 800548e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005492:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	3301      	adds	r3, #1
 8005498:	613b      	str	r3, [r7, #16]
 800549a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800549e:	461a      	mov	r2, r3
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	4293      	cmp	r3, r2
 80054a4:	d3b5      	bcc.n	8005412 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054ac:	691b      	ldr	r3, [r3, #16]
 80054ae:	68fa      	ldr	r2, [r7, #12]
 80054b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80054b8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	2200      	movs	r2, #0
 80054be:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80054c6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054c8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d105      	bne.n	80054dc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	699b      	ldr	r3, [r3, #24]
 80054d4:	f043 0210 	orr.w	r2, r3, #16
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699a      	ldr	r2, [r3, #24]
 80054e0:	4b10      	ldr	r3, [pc, #64]	@ (8005524 <USB_DevInit+0x2c4>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	687a      	ldr	r2, [r7, #4]
 80054e6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80054e8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d005      	beq.n	80054fc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	699b      	ldr	r3, [r3, #24]
 80054f4:	f043 0208 	orr.w	r2, r3, #8
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80054fc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005500:	2b01      	cmp	r3, #1
 8005502:	d107      	bne.n	8005514 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	699b      	ldr	r3, [r3, #24]
 8005508:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800550c:	f043 0304 	orr.w	r3, r3, #4
 8005510:	687a      	ldr	r2, [r7, #4]
 8005512:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005514:	7dfb      	ldrb	r3, [r7, #23]
}
 8005516:	4618      	mov	r0, r3
 8005518:	3718      	adds	r7, #24
 800551a:	46bd      	mov	sp, r7
 800551c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005520:	b004      	add	sp, #16
 8005522:	4770      	bx	lr
 8005524:	803c3800 	.word	0x803c3800

08005528 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005532:	2300      	movs	r3, #0
 8005534:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	3301      	adds	r3, #1
 800553a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005542:	d901      	bls.n	8005548 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e01b      	b.n	8005580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	691b      	ldr	r3, [r3, #16]
 800554c:	2b00      	cmp	r3, #0
 800554e:	daf2      	bge.n	8005536 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005550:	2300      	movs	r3, #0
 8005552:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	019b      	lsls	r3, r3, #6
 8005558:	f043 0220 	orr.w	r2, r3, #32
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	3301      	adds	r3, #1
 8005564:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800556c:	d901      	bls.n	8005572 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800556e:	2303      	movs	r3, #3
 8005570:	e006      	b.n	8005580 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	691b      	ldr	r3, [r3, #16]
 8005576:	f003 0320 	and.w	r3, r3, #32
 800557a:	2b20      	cmp	r3, #32
 800557c:	d0f0      	beq.n	8005560 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800557e:	2300      	movs	r3, #0
}
 8005580:	4618      	mov	r0, r3
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr

0800558c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800558c:	b480      	push	{r7}
 800558e:	b085      	sub	sp, #20
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005594:	2300      	movs	r3, #0
 8005596:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	3301      	adds	r3, #1
 800559c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055a4:	d901      	bls.n	80055aa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e018      	b.n	80055dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	691b      	ldr	r3, [r3, #16]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	daf2      	bge.n	8005598 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80055b2:	2300      	movs	r3, #0
 80055b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2210      	movs	r2, #16
 80055ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	3301      	adds	r3, #1
 80055c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80055c8:	d901      	bls.n	80055ce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e006      	b.n	80055dc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	691b      	ldr	r3, [r3, #16]
 80055d2:	f003 0310 	and.w	r3, r3, #16
 80055d6:	2b10      	cmp	r3, #16
 80055d8:	d0f0      	beq.n	80055bc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80055da:	2300      	movs	r3, #0
}
 80055dc:	4618      	mov	r0, r3
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b085      	sub	sp, #20
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	460b      	mov	r3, r1
 80055f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055fe:	681a      	ldr	r2, [r3, #0]
 8005600:	78fb      	ldrb	r3, [r7, #3]
 8005602:	68f9      	ldr	r1, [r7, #12]
 8005604:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005608:	4313      	orrs	r3, r2
 800560a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800560c:	2300      	movs	r3, #0
}
 800560e:	4618      	mov	r0, r3
 8005610:	3714      	adds	r7, #20
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr

0800561a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800561a:	b480      	push	{r7}
 800561c:	b087      	sub	sp, #28
 800561e:	af00      	add	r7, sp, #0
 8005620:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	f003 0306 	and.w	r3, r3, #6
 8005632:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d102      	bne.n	8005640 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800563a:	2300      	movs	r3, #0
 800563c:	75fb      	strb	r3, [r7, #23]
 800563e:	e00a      	b.n	8005656 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2b02      	cmp	r3, #2
 8005644:	d002      	beq.n	800564c <USB_GetDevSpeed+0x32>
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b06      	cmp	r3, #6
 800564a:	d102      	bne.n	8005652 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800564c:	2302      	movs	r3, #2
 800564e:	75fb      	strb	r3, [r7, #23]
 8005650:	e001      	b.n	8005656 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005652:	230f      	movs	r3, #15
 8005654:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005656:	7dfb      	ldrb	r3, [r7, #23]
}
 8005658:	4618      	mov	r0, r3
 800565a:	371c      	adds	r7, #28
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005672:	683b      	ldr	r3, [r7, #0]
 8005674:	781b      	ldrb	r3, [r3, #0]
 8005676:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	785b      	ldrb	r3, [r3, #1]
 800567c:	2b01      	cmp	r3, #1
 800567e:	d13a      	bne.n	80056f6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005686:	69da      	ldr	r2, [r3, #28]
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	781b      	ldrb	r3, [r3, #0]
 800568c:	f003 030f 	and.w	r3, r3, #15
 8005690:	2101      	movs	r1, #1
 8005692:	fa01 f303 	lsl.w	r3, r1, r3
 8005696:	b29b      	uxth	r3, r3
 8005698:	68f9      	ldr	r1, [r7, #12]
 800569a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800569e:	4313      	orrs	r3, r2
 80056a0:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80056a2:	68bb      	ldr	r3, [r7, #8]
 80056a4:	015a      	lsls	r2, r3, #5
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	4413      	add	r3, r2
 80056aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d155      	bne.n	8005764 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056b8:	68bb      	ldr	r3, [r7, #8]
 80056ba:	015a      	lsls	r2, r3, #5
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	4413      	add	r3, r2
 80056c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	689b      	ldr	r3, [r3, #8]
 80056ca:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	791b      	ldrb	r3, [r3, #4]
 80056d2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056d4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	059b      	lsls	r3, r3, #22
 80056da:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80056dc:	4313      	orrs	r3, r2
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	0151      	lsls	r1, r2, #5
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	440a      	add	r2, r1
 80056e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80056ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056f2:	6013      	str	r3, [r2, #0]
 80056f4:	e036      	b.n	8005764 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056fc:	69da      	ldr	r2, [r3, #28]
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	f003 030f 	and.w	r3, r3, #15
 8005706:	2101      	movs	r1, #1
 8005708:	fa01 f303 	lsl.w	r3, r1, r3
 800570c:	041b      	lsls	r3, r3, #16
 800570e:	68f9      	ldr	r1, [r7, #12]
 8005710:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005714:	4313      	orrs	r3, r2
 8005716:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005718:	68bb      	ldr	r3, [r7, #8]
 800571a:	015a      	lsls	r2, r3, #5
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	4413      	add	r3, r2
 8005720:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800572a:	2b00      	cmp	r3, #0
 800572c:	d11a      	bne.n	8005764 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	015a      	lsls	r2, r3, #5
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	4413      	add	r3, r2
 8005736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800573a:	681a      	ldr	r2, [r3, #0]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	791b      	ldrb	r3, [r3, #4]
 8005748:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800574a:	430b      	orrs	r3, r1
 800574c:	4313      	orrs	r3, r2
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	0151      	lsls	r1, r2, #5
 8005752:	68fa      	ldr	r2, [r7, #12]
 8005754:	440a      	add	r2, r1
 8005756:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800575a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800575e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005762:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005764:	2300      	movs	r3, #0
}
 8005766:	4618      	mov	r0, r3
 8005768:	3714      	adds	r7, #20
 800576a:	46bd      	mov	sp, r7
 800576c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005770:	4770      	bx	lr
	...

08005774 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005774:	b480      	push	{r7}
 8005776:	b085      	sub	sp, #20
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
 800577c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	781b      	ldrb	r3, [r3, #0]
 8005786:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	785b      	ldrb	r3, [r3, #1]
 800578c:	2b01      	cmp	r3, #1
 800578e:	d161      	bne.n	8005854 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	015a      	lsls	r2, r3, #5
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	4413      	add	r3, r2
 8005798:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80057a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80057a6:	d11f      	bne.n	80057e8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	015a      	lsls	r2, r3, #5
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	4413      	add	r3, r2
 80057b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	68ba      	ldr	r2, [r7, #8]
 80057b8:	0151      	lsls	r1, r2, #5
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	440a      	add	r2, r1
 80057be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057c2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80057c6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	015a      	lsls	r2, r3, #5
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	4413      	add	r3, r2
 80057d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	0151      	lsls	r1, r2, #5
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	440a      	add	r2, r1
 80057de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80057e2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80057e6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	781b      	ldrb	r3, [r3, #0]
 80057f4:	f003 030f 	and.w	r3, r3, #15
 80057f8:	2101      	movs	r1, #1
 80057fa:	fa01 f303 	lsl.w	r3, r1, r3
 80057fe:	b29b      	uxth	r3, r3
 8005800:	43db      	mvns	r3, r3
 8005802:	68f9      	ldr	r1, [r7, #12]
 8005804:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005808:	4013      	ands	r3, r2
 800580a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005812:	69da      	ldr	r2, [r3, #28]
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	f003 030f 	and.w	r3, r3, #15
 800581c:	2101      	movs	r1, #1
 800581e:	fa01 f303 	lsl.w	r3, r1, r3
 8005822:	b29b      	uxth	r3, r3
 8005824:	43db      	mvns	r3, r3
 8005826:	68f9      	ldr	r1, [r7, #12]
 8005828:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800582c:	4013      	ands	r3, r2
 800582e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	015a      	lsls	r2, r3, #5
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	4413      	add	r3, r2
 8005838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800583c:	681a      	ldr	r2, [r3, #0]
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	0159      	lsls	r1, r3, #5
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	440b      	add	r3, r1
 8005846:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800584a:	4619      	mov	r1, r3
 800584c:	4b35      	ldr	r3, [pc, #212]	@ (8005924 <USB_DeactivateEndpoint+0x1b0>)
 800584e:	4013      	ands	r3, r2
 8005850:	600b      	str	r3, [r1, #0]
 8005852:	e060      	b.n	8005916 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	015a      	lsls	r2, r3, #5
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	4413      	add	r3, r2
 800585c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005866:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800586a:	d11f      	bne.n	80058ac <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	015a      	lsls	r2, r3, #5
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	4413      	add	r3, r2
 8005874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68ba      	ldr	r2, [r7, #8]
 800587c:	0151      	lsls	r1, r2, #5
 800587e:	68fa      	ldr	r2, [r7, #12]
 8005880:	440a      	add	r2, r1
 8005882:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005886:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800588a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800588c:	68bb      	ldr	r3, [r7, #8]
 800588e:	015a      	lsls	r2, r3, #5
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	4413      	add	r3, r2
 8005894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	68ba      	ldr	r2, [r7, #8]
 800589c:	0151      	lsls	r1, r2, #5
 800589e:	68fa      	ldr	r2, [r7, #12]
 80058a0:	440a      	add	r2, r1
 80058a2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80058aa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	781b      	ldrb	r3, [r3, #0]
 80058b8:	f003 030f 	and.w	r3, r3, #15
 80058bc:	2101      	movs	r1, #1
 80058be:	fa01 f303 	lsl.w	r3, r1, r3
 80058c2:	041b      	lsls	r3, r3, #16
 80058c4:	43db      	mvns	r3, r3
 80058c6:	68f9      	ldr	r1, [r7, #12]
 80058c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058cc:	4013      	ands	r3, r2
 80058ce:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058d6:	69da      	ldr	r2, [r3, #28]
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	781b      	ldrb	r3, [r3, #0]
 80058dc:	f003 030f 	and.w	r3, r3, #15
 80058e0:	2101      	movs	r1, #1
 80058e2:	fa01 f303 	lsl.w	r3, r1, r3
 80058e6:	041b      	lsls	r3, r3, #16
 80058e8:	43db      	mvns	r3, r3
 80058ea:	68f9      	ldr	r1, [r7, #12]
 80058ec:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058f0:	4013      	ands	r3, r2
 80058f2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80058f4:	68bb      	ldr	r3, [r7, #8]
 80058f6:	015a      	lsls	r2, r3, #5
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	4413      	add	r3, r2
 80058fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	0159      	lsls	r1, r3, #5
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	440b      	add	r3, r1
 800590a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800590e:	4619      	mov	r1, r3
 8005910:	4b05      	ldr	r3, [pc, #20]	@ (8005928 <USB_DeactivateEndpoint+0x1b4>)
 8005912:	4013      	ands	r3, r2
 8005914:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005916:	2300      	movs	r3, #0
}
 8005918:	4618      	mov	r0, r3
 800591a:	3714      	adds	r7, #20
 800591c:	46bd      	mov	sp, r7
 800591e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005922:	4770      	bx	lr
 8005924:	ec337800 	.word	0xec337800
 8005928:	eff37800 	.word	0xeff37800

0800592c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08a      	sub	sp, #40	@ 0x28
 8005930:	af02      	add	r7, sp, #8
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	4613      	mov	r3, r2
 8005938:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	785b      	ldrb	r3, [r3, #1]
 8005948:	2b01      	cmp	r3, #1
 800594a:	f040 817f 	bne.w	8005c4c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800594e:	68bb      	ldr	r3, [r7, #8]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d132      	bne.n	80059bc <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	015a      	lsls	r2, r3, #5
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	4413      	add	r3, r2
 800595e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005962:	691b      	ldr	r3, [r3, #16]
 8005964:	69ba      	ldr	r2, [r7, #24]
 8005966:	0151      	lsls	r1, r2, #5
 8005968:	69fa      	ldr	r2, [r7, #28]
 800596a:	440a      	add	r2, r1
 800596c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005970:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005974:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005978:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005986:	691b      	ldr	r3, [r3, #16]
 8005988:	69ba      	ldr	r2, [r7, #24]
 800598a:	0151      	lsls	r1, r2, #5
 800598c:	69fa      	ldr	r2, [r7, #28]
 800598e:	440a      	add	r2, r1
 8005990:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005994:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005998:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	015a      	lsls	r2, r3, #5
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	4413      	add	r3, r2
 80059a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	69ba      	ldr	r2, [r7, #24]
 80059aa:	0151      	lsls	r1, r2, #5
 80059ac:	69fa      	ldr	r2, [r7, #28]
 80059ae:	440a      	add	r2, r1
 80059b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059b4:	0cdb      	lsrs	r3, r3, #19
 80059b6:	04db      	lsls	r3, r3, #19
 80059b8:	6113      	str	r3, [r2, #16]
 80059ba:	e097      	b.n	8005aec <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80059bc:	69bb      	ldr	r3, [r7, #24]
 80059be:	015a      	lsls	r2, r3, #5
 80059c0:	69fb      	ldr	r3, [r7, #28]
 80059c2:	4413      	add	r3, r2
 80059c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059c8:	691b      	ldr	r3, [r3, #16]
 80059ca:	69ba      	ldr	r2, [r7, #24]
 80059cc:	0151      	lsls	r1, r2, #5
 80059ce:	69fa      	ldr	r2, [r7, #28]
 80059d0:	440a      	add	r2, r1
 80059d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059d6:	0cdb      	lsrs	r3, r3, #19
 80059d8:	04db      	lsls	r3, r3, #19
 80059da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	015a      	lsls	r2, r3, #5
 80059e0:	69fb      	ldr	r3, [r7, #28]
 80059e2:	4413      	add	r3, r2
 80059e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	0151      	lsls	r1, r2, #5
 80059ee:	69fa      	ldr	r2, [r7, #28]
 80059f0:	440a      	add	r2, r1
 80059f2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059f6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80059fa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80059fe:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d11a      	bne.n	8005a3c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	691a      	ldr	r2, [r3, #16]
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d903      	bls.n	8005a1a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	689a      	ldr	r2, [r3, #8]
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005a1a:	69bb      	ldr	r3, [r7, #24]
 8005a1c:	015a      	lsls	r2, r3, #5
 8005a1e:	69fb      	ldr	r3, [r7, #28]
 8005a20:	4413      	add	r3, r2
 8005a22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a26:	691b      	ldr	r3, [r3, #16]
 8005a28:	69ba      	ldr	r2, [r7, #24]
 8005a2a:	0151      	lsls	r1, r2, #5
 8005a2c:	69fa      	ldr	r2, [r7, #28]
 8005a2e:	440a      	add	r2, r1
 8005a30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a34:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005a38:	6113      	str	r3, [r2, #16]
 8005a3a:	e044      	b.n	8005ac6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	691a      	ldr	r2, [r3, #16]
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	4413      	add	r3, r2
 8005a46:	1e5a      	subs	r2, r3, #1
 8005a48:	68bb      	ldr	r3, [r7, #8]
 8005a4a:	689b      	ldr	r3, [r3, #8]
 8005a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a50:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8005a52:	69bb      	ldr	r3, [r7, #24]
 8005a54:	015a      	lsls	r2, r3, #5
 8005a56:	69fb      	ldr	r3, [r7, #28]
 8005a58:	4413      	add	r3, r2
 8005a5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a5e:	691a      	ldr	r2, [r3, #16]
 8005a60:	8afb      	ldrh	r3, [r7, #22]
 8005a62:	04d9      	lsls	r1, r3, #19
 8005a64:	4ba4      	ldr	r3, [pc, #656]	@ (8005cf8 <USB_EPStartXfer+0x3cc>)
 8005a66:	400b      	ands	r3, r1
 8005a68:	69b9      	ldr	r1, [r7, #24]
 8005a6a:	0148      	lsls	r0, r1, #5
 8005a6c:	69f9      	ldr	r1, [r7, #28]
 8005a6e:	4401      	add	r1, r0
 8005a70:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005a74:	4313      	orrs	r3, r2
 8005a76:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005a78:	68bb      	ldr	r3, [r7, #8]
 8005a7a:	791b      	ldrb	r3, [r3, #4]
 8005a7c:	2b01      	cmp	r3, #1
 8005a7e:	d122      	bne.n	8005ac6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005a80:	69bb      	ldr	r3, [r7, #24]
 8005a82:	015a      	lsls	r2, r3, #5
 8005a84:	69fb      	ldr	r3, [r7, #28]
 8005a86:	4413      	add	r3, r2
 8005a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	69ba      	ldr	r2, [r7, #24]
 8005a90:	0151      	lsls	r1, r2, #5
 8005a92:	69fa      	ldr	r2, [r7, #28]
 8005a94:	440a      	add	r2, r1
 8005a96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a9a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8005a9e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	015a      	lsls	r2, r3, #5
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	4413      	add	r3, r2
 8005aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005aac:	691a      	ldr	r2, [r3, #16]
 8005aae:	8afb      	ldrh	r3, [r7, #22]
 8005ab0:	075b      	lsls	r3, r3, #29
 8005ab2:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005ab6:	69b9      	ldr	r1, [r7, #24]
 8005ab8:	0148      	lsls	r0, r1, #5
 8005aba:	69f9      	ldr	r1, [r7, #28]
 8005abc:	4401      	add	r1, r0
 8005abe:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005ac2:	4313      	orrs	r3, r2
 8005ac4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	015a      	lsls	r2, r3, #5
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	4413      	add	r3, r2
 8005ace:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ad2:	691a      	ldr	r2, [r3, #16]
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	691b      	ldr	r3, [r3, #16]
 8005ad8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005adc:	69b9      	ldr	r1, [r7, #24]
 8005ade:	0148      	lsls	r0, r1, #5
 8005ae0:	69f9      	ldr	r1, [r7, #28]
 8005ae2:	4401      	add	r1, r0
 8005ae4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8005aec:	79fb      	ldrb	r3, [r7, #7]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d14b      	bne.n	8005b8a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	69db      	ldr	r3, [r3, #28]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d009      	beq.n	8005b0e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	015a      	lsls	r2, r3, #5
 8005afe:	69fb      	ldr	r3, [r7, #28]
 8005b00:	4413      	add	r3, r2
 8005b02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b06:	461a      	mov	r2, r3
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	69db      	ldr	r3, [r3, #28]
 8005b0c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8005b0e:	68bb      	ldr	r3, [r7, #8]
 8005b10:	791b      	ldrb	r3, [r3, #4]
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d128      	bne.n	8005b68 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b1c:	689b      	ldr	r3, [r3, #8]
 8005b1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d110      	bne.n	8005b48 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005b26:	69bb      	ldr	r3, [r7, #24]
 8005b28:	015a      	lsls	r2, r3, #5
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	0151      	lsls	r1, r2, #5
 8005b38:	69fa      	ldr	r2, [r7, #28]
 8005b3a:	440a      	add	r2, r1
 8005b3c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005b44:	6013      	str	r3, [r2, #0]
 8005b46:	e00f      	b.n	8005b68 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	015a      	lsls	r2, r3, #5
 8005b4c:	69fb      	ldr	r3, [r7, #28]
 8005b4e:	4413      	add	r3, r2
 8005b50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	69ba      	ldr	r2, [r7, #24]
 8005b58:	0151      	lsls	r1, r2, #5
 8005b5a:	69fa      	ldr	r2, [r7, #28]
 8005b5c:	440a      	add	r2, r1
 8005b5e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b66:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b68:	69bb      	ldr	r3, [r7, #24]
 8005b6a:	015a      	lsls	r2, r3, #5
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	4413      	add	r3, r2
 8005b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	69ba      	ldr	r2, [r7, #24]
 8005b78:	0151      	lsls	r1, r2, #5
 8005b7a:	69fa      	ldr	r2, [r7, #28]
 8005b7c:	440a      	add	r2, r1
 8005b7e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005b82:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	e166      	b.n	8005e58 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005b8a:	69bb      	ldr	r3, [r7, #24]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	69ba      	ldr	r2, [r7, #24]
 8005b9a:	0151      	lsls	r1, r2, #5
 8005b9c:	69fa      	ldr	r2, [r7, #28]
 8005b9e:	440a      	add	r2, r1
 8005ba0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ba4:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005ba8:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	791b      	ldrb	r3, [r3, #4]
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d015      	beq.n	8005bde <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 814e 	beq.w	8005e58 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bc2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	781b      	ldrb	r3, [r3, #0]
 8005bc8:	f003 030f 	and.w	r3, r3, #15
 8005bcc:	2101      	movs	r1, #1
 8005bce:	fa01 f303 	lsl.w	r3, r1, r3
 8005bd2:	69f9      	ldr	r1, [r7, #28]
 8005bd4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005bd8:	4313      	orrs	r3, r2
 8005bda:	634b      	str	r3, [r1, #52]	@ 0x34
 8005bdc:	e13c      	b.n	8005e58 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005bde:	69fb      	ldr	r3, [r7, #28]
 8005be0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d110      	bne.n	8005c10 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	015a      	lsls	r2, r3, #5
 8005bf2:	69fb      	ldr	r3, [r7, #28]
 8005bf4:	4413      	add	r3, r2
 8005bf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	0151      	lsls	r1, r2, #5
 8005c00:	69fa      	ldr	r2, [r7, #28]
 8005c02:	440a      	add	r2, r1
 8005c04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c08:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	e00f      	b.n	8005c30 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005c10:	69bb      	ldr	r3, [r7, #24]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69ba      	ldr	r2, [r7, #24]
 8005c20:	0151      	lsls	r1, r2, #5
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	440a      	add	r2, r1
 8005c26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005c2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c2e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	68d9      	ldr	r1, [r3, #12]
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	781a      	ldrb	r2, [r3, #0]
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	b298      	uxth	r0, r3
 8005c3e:	79fb      	ldrb	r3, [r7, #7]
 8005c40:	9300      	str	r3, [sp, #0]
 8005c42:	4603      	mov	r3, r0
 8005c44:	68f8      	ldr	r0, [r7, #12]
 8005c46:	f000 f9b9 	bl	8005fbc <USB_WritePacket>
 8005c4a:	e105      	b.n	8005e58 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	015a      	lsls	r2, r3, #5
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	4413      	add	r3, r2
 8005c54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	69ba      	ldr	r2, [r7, #24]
 8005c5c:	0151      	lsls	r1, r2, #5
 8005c5e:	69fa      	ldr	r2, [r7, #28]
 8005c60:	440a      	add	r2, r1
 8005c62:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c66:	0cdb      	lsrs	r3, r3, #19
 8005c68:	04db      	lsls	r3, r3, #19
 8005c6a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	015a      	lsls	r2, r3, #5
 8005c70:	69fb      	ldr	r3, [r7, #28]
 8005c72:	4413      	add	r3, r2
 8005c74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c78:	691b      	ldr	r3, [r3, #16]
 8005c7a:	69ba      	ldr	r2, [r7, #24]
 8005c7c:	0151      	lsls	r1, r2, #5
 8005c7e:	69fa      	ldr	r2, [r7, #28]
 8005c80:	440a      	add	r2, r1
 8005c82:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005c86:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005c8a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005c8e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d132      	bne.n	8005cfc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8005c96:	68bb      	ldr	r3, [r7, #8]
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d003      	beq.n	8005ca6 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	689a      	ldr	r2, [r3, #8]
 8005ca2:	68bb      	ldr	r3, [r7, #8]
 8005ca4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	689a      	ldr	r2, [r3, #8]
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	015a      	lsls	r2, r3, #5
 8005cb2:	69fb      	ldr	r3, [r7, #28]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cba:	691a      	ldr	r2, [r3, #16]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cc4:	69b9      	ldr	r1, [r7, #24]
 8005cc6:	0148      	lsls	r0, r1, #5
 8005cc8:	69f9      	ldr	r1, [r7, #28]
 8005cca:	4401      	add	r1, r0
 8005ccc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce0:	691b      	ldr	r3, [r3, #16]
 8005ce2:	69ba      	ldr	r2, [r7, #24]
 8005ce4:	0151      	lsls	r1, r2, #5
 8005ce6:	69fa      	ldr	r2, [r7, #28]
 8005ce8:	440a      	add	r2, r1
 8005cea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005cf2:	6113      	str	r3, [r2, #16]
 8005cf4:	e062      	b.n	8005dbc <USB_EPStartXfer+0x490>
 8005cf6:	bf00      	nop
 8005cf8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d123      	bne.n	8005d4c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	015a      	lsls	r2, r3, #5
 8005d08:	69fb      	ldr	r3, [r7, #28]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d10:	691a      	ldr	r2, [r3, #16]
 8005d12:	68bb      	ldr	r3, [r7, #8]
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d1a:	69b9      	ldr	r1, [r7, #24]
 8005d1c:	0148      	lsls	r0, r1, #5
 8005d1e:	69f9      	ldr	r1, [r7, #28]
 8005d20:	4401      	add	r1, r0
 8005d22:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d26:	4313      	orrs	r3, r2
 8005d28:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005d2a:	69bb      	ldr	r3, [r7, #24]
 8005d2c:	015a      	lsls	r2, r3, #5
 8005d2e:	69fb      	ldr	r3, [r7, #28]
 8005d30:	4413      	add	r3, r2
 8005d32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d36:	691b      	ldr	r3, [r3, #16]
 8005d38:	69ba      	ldr	r2, [r7, #24]
 8005d3a:	0151      	lsls	r1, r2, #5
 8005d3c:	69fa      	ldr	r2, [r7, #28]
 8005d3e:	440a      	add	r2, r1
 8005d40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005d44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005d48:	6113      	str	r3, [r2, #16]
 8005d4a:	e037      	b.n	8005dbc <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	691a      	ldr	r2, [r3, #16]
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	689b      	ldr	r3, [r3, #8]
 8005d54:	4413      	add	r3, r2
 8005d56:	1e5a      	subs	r2, r3, #1
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d60:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	689b      	ldr	r3, [r3, #8]
 8005d66:	8afa      	ldrh	r2, [r7, #22]
 8005d68:	fb03 f202 	mul.w	r2, r3, r2
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005d70:	69bb      	ldr	r3, [r7, #24]
 8005d72:	015a      	lsls	r2, r3, #5
 8005d74:	69fb      	ldr	r3, [r7, #28]
 8005d76:	4413      	add	r3, r2
 8005d78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d7c:	691a      	ldr	r2, [r3, #16]
 8005d7e:	8afb      	ldrh	r3, [r7, #22]
 8005d80:	04d9      	lsls	r1, r3, #19
 8005d82:	4b38      	ldr	r3, [pc, #224]	@ (8005e64 <USB_EPStartXfer+0x538>)
 8005d84:	400b      	ands	r3, r1
 8005d86:	69b9      	ldr	r1, [r7, #24]
 8005d88:	0148      	lsls	r0, r1, #5
 8005d8a:	69f9      	ldr	r1, [r7, #28]
 8005d8c:	4401      	add	r1, r0
 8005d8e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005d92:	4313      	orrs	r3, r2
 8005d94:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005d96:	69bb      	ldr	r3, [r7, #24]
 8005d98:	015a      	lsls	r2, r3, #5
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	4413      	add	r3, r2
 8005d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005da2:	691a      	ldr	r2, [r3, #16]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dac:	69b9      	ldr	r1, [r7, #24]
 8005dae:	0148      	lsls	r0, r1, #5
 8005db0:	69f9      	ldr	r1, [r7, #28]
 8005db2:	4401      	add	r1, r0
 8005db4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005db8:	4313      	orrs	r3, r2
 8005dba:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005dbc:	79fb      	ldrb	r3, [r7, #7]
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	d10d      	bne.n	8005dde <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d009      	beq.n	8005dde <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	68d9      	ldr	r1, [r3, #12]
 8005dce:	69bb      	ldr	r3, [r7, #24]
 8005dd0:	015a      	lsls	r2, r3, #5
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	4413      	add	r3, r2
 8005dd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dda:	460a      	mov	r2, r1
 8005ddc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	791b      	ldrb	r3, [r3, #4]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d128      	bne.n	8005e38 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dec:	689b      	ldr	r3, [r3, #8]
 8005dee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d110      	bne.n	8005e18 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005df6:	69bb      	ldr	r3, [r7, #24]
 8005df8:	015a      	lsls	r2, r3, #5
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	69ba      	ldr	r2, [r7, #24]
 8005e06:	0151      	lsls	r1, r2, #5
 8005e08:	69fa      	ldr	r2, [r7, #28]
 8005e0a:	440a      	add	r2, r1
 8005e0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e10:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005e14:	6013      	str	r3, [r2, #0]
 8005e16:	e00f      	b.n	8005e38 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	015a      	lsls	r2, r3, #5
 8005e1c:	69fb      	ldr	r3, [r7, #28]
 8005e1e:	4413      	add	r3, r2
 8005e20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69ba      	ldr	r2, [r7, #24]
 8005e28:	0151      	lsls	r1, r2, #5
 8005e2a:	69fa      	ldr	r2, [r7, #28]
 8005e2c:	440a      	add	r2, r1
 8005e2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e32:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e36:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005e38:	69bb      	ldr	r3, [r7, #24]
 8005e3a:	015a      	lsls	r2, r3, #5
 8005e3c:	69fb      	ldr	r3, [r7, #28]
 8005e3e:	4413      	add	r3, r2
 8005e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	69ba      	ldr	r2, [r7, #24]
 8005e48:	0151      	lsls	r1, r2, #5
 8005e4a:	69fa      	ldr	r2, [r7, #28]
 8005e4c:	440a      	add	r2, r1
 8005e4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e52:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005e56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005e58:	2300      	movs	r3, #0
}
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	3720      	adds	r7, #32
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	1ff80000 	.word	0x1ff80000

08005e68 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b087      	sub	sp, #28
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005e72:	2300      	movs	r3, #0
 8005e74:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005e76:	2300      	movs	r3, #0
 8005e78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	785b      	ldrb	r3, [r3, #1]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d14a      	bne.n	8005f1c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	781b      	ldrb	r3, [r3, #0]
 8005e8a:	015a      	lsls	r2, r3, #5
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	4413      	add	r3, r2
 8005e90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e9e:	f040 8086 	bne.w	8005fae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	015a      	lsls	r2, r3, #5
 8005ea8:	693b      	ldr	r3, [r7, #16]
 8005eaa:	4413      	add	r3, r2
 8005eac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	683a      	ldr	r2, [r7, #0]
 8005eb4:	7812      	ldrb	r2, [r2, #0]
 8005eb6:	0151      	lsls	r1, r2, #5
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	440a      	add	r2, r1
 8005ebc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ec0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005ec4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	015a      	lsls	r2, r3, #5
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	4413      	add	r3, r2
 8005ed0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	683a      	ldr	r2, [r7, #0]
 8005ed8:	7812      	ldrb	r2, [r2, #0]
 8005eda:	0151      	lsls	r1, r2, #5
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	440a      	add	r2, r1
 8005ee0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ee4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005ee8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	3301      	adds	r3, #1
 8005eee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005ef6:	4293      	cmp	r3, r2
 8005ef8:	d902      	bls.n	8005f00 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005efa:	2301      	movs	r3, #1
 8005efc:	75fb      	strb	r3, [r7, #23]
          break;
 8005efe:	e056      	b.n	8005fae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	781b      	ldrb	r3, [r3, #0]
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f14:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f18:	d0e7      	beq.n	8005eea <USB_EPStopXfer+0x82>
 8005f1a:	e048      	b.n	8005fae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	781b      	ldrb	r3, [r3, #0]
 8005f20:	015a      	lsls	r2, r3, #5
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	4413      	add	r3, r2
 8005f26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f30:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f34:	d13b      	bne.n	8005fae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	781b      	ldrb	r3, [r3, #0]
 8005f3a:	015a      	lsls	r2, r3, #5
 8005f3c:	693b      	ldr	r3, [r7, #16]
 8005f3e:	4413      	add	r3, r2
 8005f40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	683a      	ldr	r2, [r7, #0]
 8005f48:	7812      	ldrb	r2, [r2, #0]
 8005f4a:	0151      	lsls	r1, r2, #5
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	440a      	add	r2, r1
 8005f50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f58:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	781b      	ldrb	r3, [r3, #0]
 8005f5e:	015a      	lsls	r2, r3, #5
 8005f60:	693b      	ldr	r3, [r7, #16]
 8005f62:	4413      	add	r3, r2
 8005f64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	683a      	ldr	r2, [r7, #0]
 8005f6c:	7812      	ldrb	r2, [r2, #0]
 8005f6e:	0151      	lsls	r1, r2, #5
 8005f70:	693a      	ldr	r2, [r7, #16]
 8005f72:	440a      	add	r2, r1
 8005f74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005f78:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f7c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	3301      	adds	r3, #1
 8005f82:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d902      	bls.n	8005f94 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005f8e:	2301      	movs	r3, #1
 8005f90:	75fb      	strb	r3, [r7, #23]
          break;
 8005f92:	e00c      	b.n	8005fae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005f94:	683b      	ldr	r3, [r7, #0]
 8005f96:	781b      	ldrb	r3, [r3, #0]
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	693b      	ldr	r3, [r7, #16]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fac:	d0e7      	beq.n	8005f7e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b089      	sub	sp, #36	@ 0x24
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	4611      	mov	r1, r2
 8005fc8:	461a      	mov	r2, r3
 8005fca:	460b      	mov	r3, r1
 8005fcc:	71fb      	strb	r3, [r7, #7]
 8005fce:	4613      	mov	r3, r2
 8005fd0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005fd6:	68bb      	ldr	r3, [r7, #8]
 8005fd8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005fda:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d123      	bne.n	800602a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005fe2:	88bb      	ldrh	r3, [r7, #4]
 8005fe4:	3303      	adds	r3, #3
 8005fe6:	089b      	lsrs	r3, r3, #2
 8005fe8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005fea:	2300      	movs	r3, #0
 8005fec:	61bb      	str	r3, [r7, #24]
 8005fee:	e018      	b.n	8006022 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005ff0:	79fb      	ldrb	r3, [r7, #7]
 8005ff2:	031a      	lsls	r2, r3, #12
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	4413      	add	r3, r2
 8005ff8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	69fb      	ldr	r3, [r7, #28]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	3301      	adds	r3, #1
 8006008:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800600a:	69fb      	ldr	r3, [r7, #28]
 800600c:	3301      	adds	r3, #1
 800600e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006010:	69fb      	ldr	r3, [r7, #28]
 8006012:	3301      	adds	r3, #1
 8006014:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006016:	69fb      	ldr	r3, [r7, #28]
 8006018:	3301      	adds	r3, #1
 800601a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800601c:	69bb      	ldr	r3, [r7, #24]
 800601e:	3301      	adds	r3, #1
 8006020:	61bb      	str	r3, [r7, #24]
 8006022:	69ba      	ldr	r2, [r7, #24]
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	429a      	cmp	r2, r3
 8006028:	d3e2      	bcc.n	8005ff0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800602a:	2300      	movs	r3, #0
}
 800602c:	4618      	mov	r0, r3
 800602e:	3724      	adds	r7, #36	@ 0x24
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006038:	b480      	push	{r7}
 800603a:	b08b      	sub	sp, #44	@ 0x2c
 800603c:	af00      	add	r7, sp, #0
 800603e:	60f8      	str	r0, [r7, #12]
 8006040:	60b9      	str	r1, [r7, #8]
 8006042:	4613      	mov	r3, r2
 8006044:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800604a:	68bb      	ldr	r3, [r7, #8]
 800604c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800604e:	88fb      	ldrh	r3, [r7, #6]
 8006050:	089b      	lsrs	r3, r3, #2
 8006052:	b29b      	uxth	r3, r3
 8006054:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006056:	88fb      	ldrh	r3, [r7, #6]
 8006058:	f003 0303 	and.w	r3, r3, #3
 800605c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800605e:	2300      	movs	r3, #0
 8006060:	623b      	str	r3, [r7, #32]
 8006062:	e014      	b.n	800608e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800606e:	601a      	str	r2, [r3, #0]
    pDest++;
 8006070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006072:	3301      	adds	r3, #1
 8006074:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006078:	3301      	adds	r3, #1
 800607a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800607c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800607e:	3301      	adds	r3, #1
 8006080:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006084:	3301      	adds	r3, #1
 8006086:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006088:	6a3b      	ldr	r3, [r7, #32]
 800608a:	3301      	adds	r3, #1
 800608c:	623b      	str	r3, [r7, #32]
 800608e:	6a3a      	ldr	r2, [r7, #32]
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	429a      	cmp	r2, r3
 8006094:	d3e6      	bcc.n	8006064 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006096:	8bfb      	ldrh	r3, [r7, #30]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d01e      	beq.n	80060da <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800609c:	2300      	movs	r3, #0
 800609e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80060a0:	69bb      	ldr	r3, [r7, #24]
 80060a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80060a6:	461a      	mov	r2, r3
 80060a8:	f107 0310 	add.w	r3, r7, #16
 80060ac:	6812      	ldr	r2, [r2, #0]
 80060ae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80060b0:	693a      	ldr	r2, [r7, #16]
 80060b2:	6a3b      	ldr	r3, [r7, #32]
 80060b4:	b2db      	uxtb	r3, r3
 80060b6:	00db      	lsls	r3, r3, #3
 80060b8:	fa22 f303 	lsr.w	r3, r2, r3
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c0:	701a      	strb	r2, [r3, #0]
      i++;
 80060c2:	6a3b      	ldr	r3, [r7, #32]
 80060c4:	3301      	adds	r3, #1
 80060c6:	623b      	str	r3, [r7, #32]
      pDest++;
 80060c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060ca:	3301      	adds	r3, #1
 80060cc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80060ce:	8bfb      	ldrh	r3, [r7, #30]
 80060d0:	3b01      	subs	r3, #1
 80060d2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80060d4:	8bfb      	ldrh	r3, [r7, #30]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d1ea      	bne.n	80060b0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80060da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80060dc:	4618      	mov	r0, r3
 80060de:	372c      	adds	r7, #44	@ 0x2c
 80060e0:	46bd      	mov	sp, r7
 80060e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e6:	4770      	bx	lr

080060e8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b085      	sub	sp, #20
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	781b      	ldrb	r3, [r3, #0]
 80060fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	785b      	ldrb	r3, [r3, #1]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d12c      	bne.n	800615e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	4413      	add	r3, r2
 800610c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	2b00      	cmp	r3, #0
 8006114:	db12      	blt.n	800613c <USB_EPSetStall+0x54>
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d00f      	beq.n	800613c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800611c:	68bb      	ldr	r3, [r7, #8]
 800611e:	015a      	lsls	r2, r3, #5
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	4413      	add	r3, r2
 8006124:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	68ba      	ldr	r2, [r7, #8]
 800612c:	0151      	lsls	r1, r2, #5
 800612e:	68fa      	ldr	r2, [r7, #12]
 8006130:	440a      	add	r2, r1
 8006132:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006136:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800613a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	015a      	lsls	r2, r3, #5
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4413      	add	r3, r2
 8006144:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	0151      	lsls	r1, r2, #5
 800614e:	68fa      	ldr	r2, [r7, #12]
 8006150:	440a      	add	r2, r1
 8006152:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006156:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800615a:	6013      	str	r3, [r2, #0]
 800615c:	e02b      	b.n	80061b6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	015a      	lsls	r2, r3, #5
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	4413      	add	r3, r2
 8006166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	2b00      	cmp	r3, #0
 800616e:	db12      	blt.n	8006196 <USB_EPSetStall+0xae>
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d00f      	beq.n	8006196 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006176:	68bb      	ldr	r3, [r7, #8]
 8006178:	015a      	lsls	r2, r3, #5
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68ba      	ldr	r2, [r7, #8]
 8006186:	0151      	lsls	r1, r2, #5
 8006188:	68fa      	ldr	r2, [r7, #12]
 800618a:	440a      	add	r2, r1
 800618c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006190:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006194:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006196:	68bb      	ldr	r3, [r7, #8]
 8006198:	015a      	lsls	r2, r3, #5
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	4413      	add	r3, r2
 800619e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68ba      	ldr	r2, [r7, #8]
 80061a6:	0151      	lsls	r1, r2, #5
 80061a8:	68fa      	ldr	r2, [r7, #12]
 80061aa:	440a      	add	r2, r1
 80061ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80061b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80061b4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80061b6:	2300      	movs	r3, #0
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3714      	adds	r7, #20
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr

080061c4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80061c4:	b480      	push	{r7}
 80061c6:	b085      	sub	sp, #20
 80061c8:	af00      	add	r7, sp, #0
 80061ca:	6078      	str	r0, [r7, #4]
 80061cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	785b      	ldrb	r3, [r3, #1]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d128      	bne.n	8006232 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	015a      	lsls	r2, r3, #5
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	4413      	add	r3, r2
 80061e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	0151      	lsls	r1, r2, #5
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	440a      	add	r2, r1
 80061f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80061fe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	791b      	ldrb	r3, [r3, #4]
 8006204:	2b03      	cmp	r3, #3
 8006206:	d003      	beq.n	8006210 <USB_EPClearStall+0x4c>
 8006208:	683b      	ldr	r3, [r7, #0]
 800620a:	791b      	ldrb	r3, [r3, #4]
 800620c:	2b02      	cmp	r3, #2
 800620e:	d138      	bne.n	8006282 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	4413      	add	r3, r2
 8006218:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68ba      	ldr	r2, [r7, #8]
 8006220:	0151      	lsls	r1, r2, #5
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	440a      	add	r2, r1
 8006226:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800622a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800622e:	6013      	str	r3, [r2, #0]
 8006230:	e027      	b.n	8006282 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	015a      	lsls	r2, r3, #5
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	4413      	add	r3, r2
 800623a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	68ba      	ldr	r2, [r7, #8]
 8006242:	0151      	lsls	r1, r2, #5
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	440a      	add	r2, r1
 8006248:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800624c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006250:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	791b      	ldrb	r3, [r3, #4]
 8006256:	2b03      	cmp	r3, #3
 8006258:	d003      	beq.n	8006262 <USB_EPClearStall+0x9e>
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	791b      	ldrb	r3, [r3, #4]
 800625e:	2b02      	cmp	r3, #2
 8006260:	d10f      	bne.n	8006282 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	015a      	lsls	r2, r3, #5
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4413      	add	r3, r2
 800626a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68ba      	ldr	r2, [r7, #8]
 8006272:	0151      	lsls	r1, r2, #5
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	440a      	add	r2, r1
 8006278:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800627c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006280:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006282:	2300      	movs	r3, #0
}
 8006284:	4618      	mov	r0, r3
 8006286:	3714      	adds	r7, #20
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr

08006290 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006290:	b480      	push	{r7}
 8006292:	b085      	sub	sp, #20
 8006294:	af00      	add	r7, sp, #0
 8006296:	6078      	str	r0, [r7, #4]
 8006298:	460b      	mov	r3, r1
 800629a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	68fa      	ldr	r2, [r7, #12]
 80062aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80062ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80062b2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	78fb      	ldrb	r3, [r7, #3]
 80062be:	011b      	lsls	r3, r3, #4
 80062c0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80062c4:	68f9      	ldr	r1, [r7, #12]
 80062c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80062ca:	4313      	orrs	r3, r2
 80062cc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3714      	adds	r7, #20
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68fa      	ldr	r2, [r7, #12]
 80062f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80062f6:	f023 0303 	bic.w	r3, r3, #3
 80062fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	68fa      	ldr	r2, [r7, #12]
 8006306:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800630a:	f023 0302 	bic.w	r3, r3, #2
 800630e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006310:	2300      	movs	r3, #0
}
 8006312:	4618      	mov	r0, r3
 8006314:	3714      	adds	r7, #20
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr

0800631e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800631e:	b480      	push	{r7}
 8006320:	b085      	sub	sp, #20
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68fa      	ldr	r2, [r7, #12]
 8006334:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006338:	f023 0303 	bic.w	r3, r3, #3
 800633c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800634c:	f043 0302 	orr.w	r3, r3, #2
 8006350:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006352:	2300      	movs	r3, #0
}
 8006354:	4618      	mov	r0, r3
 8006356:	3714      	adds	r7, #20
 8006358:	46bd      	mov	sp, r7
 800635a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635e:	4770      	bx	lr

08006360 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
 8006366:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	695b      	ldr	r3, [r3, #20]
 800636c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	699b      	ldr	r3, [r3, #24]
 8006372:	68fa      	ldr	r2, [r7, #12]
 8006374:	4013      	ands	r3, r2
 8006376:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006378:	68fb      	ldr	r3, [r7, #12]
}
 800637a:	4618      	mov	r0, r3
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr

08006386 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006386:	b480      	push	{r7}
 8006388:	b085      	sub	sp, #20
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006398:	699b      	ldr	r3, [r3, #24]
 800639a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063a2:	69db      	ldr	r3, [r3, #28]
 80063a4:	68ba      	ldr	r2, [r7, #8]
 80063a6:	4013      	ands	r3, r2
 80063a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80063aa:	68bb      	ldr	r3, [r7, #8]
 80063ac:	0c1b      	lsrs	r3, r3, #16
}
 80063ae:	4618      	mov	r0, r3
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr

080063ba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80063ba:	b480      	push	{r7}
 80063bc:	b085      	sub	sp, #20
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063cc:	699b      	ldr	r3, [r3, #24]
 80063ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80063d6:	69db      	ldr	r3, [r3, #28]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	4013      	ands	r3, r2
 80063dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80063de:	68bb      	ldr	r3, [r7, #8]
 80063e0:	b29b      	uxth	r3, r3
}
 80063e2:	4618      	mov	r0, r3
 80063e4:	3714      	adds	r7, #20
 80063e6:	46bd      	mov	sp, r7
 80063e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ec:	4770      	bx	lr

080063ee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80063ee:	b480      	push	{r7}
 80063f0:	b085      	sub	sp, #20
 80063f2:	af00      	add	r7, sp, #0
 80063f4:	6078      	str	r0, [r7, #4]
 80063f6:	460b      	mov	r3, r1
 80063f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80063fe:	78fb      	ldrb	r3, [r7, #3]
 8006400:	015a      	lsls	r2, r3, #5
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	4413      	add	r3, r2
 8006406:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006414:	695b      	ldr	r3, [r3, #20]
 8006416:	68ba      	ldr	r2, [r7, #8]
 8006418:	4013      	ands	r3, r2
 800641a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800641c:	68bb      	ldr	r3, [r7, #8]
}
 800641e:	4618      	mov	r0, r3
 8006420:	3714      	adds	r7, #20
 8006422:	46bd      	mov	sp, r7
 8006424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006428:	4770      	bx	lr

0800642a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800642a:	b480      	push	{r7}
 800642c:	b087      	sub	sp, #28
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
 8006432:	460b      	mov	r3, r1
 8006434:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006440:	691b      	ldr	r3, [r3, #16]
 8006442:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006444:	697b      	ldr	r3, [r7, #20]
 8006446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800644a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800644c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800644e:	78fb      	ldrb	r3, [r7, #3]
 8006450:	f003 030f 	and.w	r3, r3, #15
 8006454:	68fa      	ldr	r2, [r7, #12]
 8006456:	fa22 f303 	lsr.w	r3, r2, r3
 800645a:	01db      	lsls	r3, r3, #7
 800645c:	b2db      	uxtb	r3, r3
 800645e:	693a      	ldr	r2, [r7, #16]
 8006460:	4313      	orrs	r3, r2
 8006462:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006464:	78fb      	ldrb	r3, [r7, #3]
 8006466:	015a      	lsls	r2, r3, #5
 8006468:	697b      	ldr	r3, [r7, #20]
 800646a:	4413      	add	r3, r2
 800646c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006470:	689b      	ldr	r3, [r3, #8]
 8006472:	693a      	ldr	r2, [r7, #16]
 8006474:	4013      	ands	r3, r2
 8006476:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006478:	68bb      	ldr	r3, [r7, #8]
}
 800647a:	4618      	mov	r0, r3
 800647c:	371c      	adds	r7, #28
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr

08006486 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006486:	b480      	push	{r7}
 8006488:	b083      	sub	sp, #12
 800648a:	af00      	add	r7, sp, #0
 800648c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	695b      	ldr	r3, [r3, #20]
 8006492:	f003 0301 	and.w	r3, r3, #1
}
 8006496:	4618      	mov	r0, r3
 8006498:	370c      	adds	r7, #12
 800649a:	46bd      	mov	sp, r7
 800649c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a0:	4770      	bx	lr

080064a2 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80064a2:	b480      	push	{r7}
 80064a4:	b085      	sub	sp, #20
 80064a6:	af00      	add	r7, sp, #0
 80064a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68fa      	ldr	r2, [r7, #12]
 80064b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064bc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80064c0:	f023 0307 	bic.w	r3, r3, #7
 80064c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80064cc:	685b      	ldr	r3, [r3, #4]
 80064ce:	68fa      	ldr	r2, [r7, #12]
 80064d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80064d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80064d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3714      	adds	r7, #20
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b087      	sub	sp, #28
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	460b      	mov	r3, r1
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	333c      	adds	r3, #60	@ 0x3c
 80064fe:	3304      	adds	r3, #4
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	4a26      	ldr	r2, [pc, #152]	@ (80065a0 <USB_EP0_OutStart+0xb8>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d90a      	bls.n	8006522 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006518:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800651c:	d101      	bne.n	8006522 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800651e:	2300      	movs	r3, #0
 8006520:	e037      	b.n	8006592 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006528:	461a      	mov	r2, r3
 800652a:	2300      	movs	r3, #0
 800652c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800652e:	697b      	ldr	r3, [r7, #20]
 8006530:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006534:	691b      	ldr	r3, [r3, #16]
 8006536:	697a      	ldr	r2, [r7, #20]
 8006538:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800653c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006540:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006548:	691b      	ldr	r3, [r3, #16]
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006550:	f043 0318 	orr.w	r3, r3, #24
 8006554:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	697a      	ldr	r2, [r7, #20]
 8006560:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006564:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006568:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800656a:	7afb      	ldrb	r3, [r7, #11]
 800656c:	2b01      	cmp	r3, #1
 800656e:	d10f      	bne.n	8006590 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006576:	461a      	mov	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	697a      	ldr	r2, [r7, #20]
 8006586:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800658a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800658e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	371c      	adds	r7, #28
 8006596:	46bd      	mov	sp, r7
 8006598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659c:	4770      	bx	lr
 800659e:	bf00      	nop
 80065a0:	4f54300a 	.word	0x4f54300a

080065a4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b085      	sub	sp, #20
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80065ac:	2300      	movs	r3, #0
 80065ae:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	3301      	adds	r3, #1
 80065b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065bc:	d901      	bls.n	80065c2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e022      	b.n	8006608 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	daf2      	bge.n	80065b0 <USB_CoreReset+0xc>

  count = 10U;
 80065ca:	230a      	movs	r3, #10
 80065cc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80065ce:	e002      	b.n	80065d6 <USB_CoreReset+0x32>
  {
    count--;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	3b01      	subs	r3, #1
 80065d4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d1f9      	bne.n	80065d0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	f043 0201 	orr.w	r2, r3, #1
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	3301      	adds	r3, #1
 80065ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80065f4:	d901      	bls.n	80065fa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80065f6:	2303      	movs	r3, #3
 80065f8:	e006      	b.n	8006608 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	f003 0301 	and.w	r3, r3, #1
 8006602:	2b01      	cmp	r3, #1
 8006604:	d0f0      	beq.n	80065e8 <USB_CoreReset+0x44>

  return HAL_OK;
 8006606:	2300      	movs	r3, #0
}
 8006608:	4618      	mov	r0, r3
 800660a:	3714      	adds	r7, #20
 800660c:	46bd      	mov	sp, r7
 800660e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006612:	4770      	bx	lr

08006614 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b084      	sub	sp, #16
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
 800661c:	460b      	mov	r3, r1
 800661e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006620:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006624:	f005 f8bc 	bl	800b7a0 <USBD_static_malloc>
 8006628:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d109      	bne.n	8006644 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	32b0      	adds	r2, #176	@ 0xb0
 800663a:	2100      	movs	r1, #0
 800663c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006640:	2302      	movs	r3, #2
 8006642:	e0d4      	b.n	80067ee <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006644:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006648:	2100      	movs	r1, #0
 800664a:	68f8      	ldr	r0, [r7, #12]
 800664c:	f005 fa50 	bl	800baf0 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	32b0      	adds	r2, #176	@ 0xb0
 800665a:	68f9      	ldr	r1, [r7, #12]
 800665c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	32b0      	adds	r2, #176	@ 0xb0
 800666a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	7c1b      	ldrb	r3, [r3, #16]
 8006678:	2b00      	cmp	r3, #0
 800667a:	d138      	bne.n	80066ee <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800667c:	4b5e      	ldr	r3, [pc, #376]	@ (80067f8 <USBD_CDC_Init+0x1e4>)
 800667e:	7819      	ldrb	r1, [r3, #0]
 8006680:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006684:	2202      	movs	r2, #2
 8006686:	6878      	ldr	r0, [r7, #4]
 8006688:	f004 ff67 	bl	800b55a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800668c:	4b5a      	ldr	r3, [pc, #360]	@ (80067f8 <USBD_CDC_Init+0x1e4>)
 800668e:	781b      	ldrb	r3, [r3, #0]
 8006690:	f003 020f 	and.w	r2, r3, #15
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	4613      	mov	r3, r2
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	4413      	add	r3, r2
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	440b      	add	r3, r1
 80066a0:	3323      	adds	r3, #35	@ 0x23
 80066a2:	2201      	movs	r2, #1
 80066a4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80066a6:	4b55      	ldr	r3, [pc, #340]	@ (80067fc <USBD_CDC_Init+0x1e8>)
 80066a8:	7819      	ldrb	r1, [r3, #0]
 80066aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066ae:	2202      	movs	r2, #2
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f004 ff52 	bl	800b55a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80066b6:	4b51      	ldr	r3, [pc, #324]	@ (80067fc <USBD_CDC_Init+0x1e8>)
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	f003 020f 	and.w	r2, r3, #15
 80066be:	6879      	ldr	r1, [r7, #4]
 80066c0:	4613      	mov	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	4413      	add	r3, r2
 80066c6:	009b      	lsls	r3, r3, #2
 80066c8:	440b      	add	r3, r1
 80066ca:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80066ce:	2201      	movs	r2, #1
 80066d0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80066d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006800 <USBD_CDC_Init+0x1ec>)
 80066d4:	781b      	ldrb	r3, [r3, #0]
 80066d6:	f003 020f 	and.w	r2, r3, #15
 80066da:	6879      	ldr	r1, [r7, #4]
 80066dc:	4613      	mov	r3, r2
 80066de:	009b      	lsls	r3, r3, #2
 80066e0:	4413      	add	r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	440b      	add	r3, r1
 80066e6:	331c      	adds	r3, #28
 80066e8:	2210      	movs	r2, #16
 80066ea:	601a      	str	r2, [r3, #0]
 80066ec:	e035      	b.n	800675a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80066ee:	4b42      	ldr	r3, [pc, #264]	@ (80067f8 <USBD_CDC_Init+0x1e4>)
 80066f0:	7819      	ldrb	r1, [r3, #0]
 80066f2:	2340      	movs	r3, #64	@ 0x40
 80066f4:	2202      	movs	r2, #2
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f004 ff2f 	bl	800b55a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80066fc:	4b3e      	ldr	r3, [pc, #248]	@ (80067f8 <USBD_CDC_Init+0x1e4>)
 80066fe:	781b      	ldrb	r3, [r3, #0]
 8006700:	f003 020f 	and.w	r2, r3, #15
 8006704:	6879      	ldr	r1, [r7, #4]
 8006706:	4613      	mov	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4413      	add	r3, r2
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	440b      	add	r3, r1
 8006710:	3323      	adds	r3, #35	@ 0x23
 8006712:	2201      	movs	r2, #1
 8006714:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006716:	4b39      	ldr	r3, [pc, #228]	@ (80067fc <USBD_CDC_Init+0x1e8>)
 8006718:	7819      	ldrb	r1, [r3, #0]
 800671a:	2340      	movs	r3, #64	@ 0x40
 800671c:	2202      	movs	r2, #2
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f004 ff1b 	bl	800b55a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006724:	4b35      	ldr	r3, [pc, #212]	@ (80067fc <USBD_CDC_Init+0x1e8>)
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	f003 020f 	and.w	r2, r3, #15
 800672c:	6879      	ldr	r1, [r7, #4]
 800672e:	4613      	mov	r3, r2
 8006730:	009b      	lsls	r3, r3, #2
 8006732:	4413      	add	r3, r2
 8006734:	009b      	lsls	r3, r3, #2
 8006736:	440b      	add	r3, r1
 8006738:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800673c:	2201      	movs	r2, #1
 800673e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006740:	4b2f      	ldr	r3, [pc, #188]	@ (8006800 <USBD_CDC_Init+0x1ec>)
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	f003 020f 	and.w	r2, r3, #15
 8006748:	6879      	ldr	r1, [r7, #4]
 800674a:	4613      	mov	r3, r2
 800674c:	009b      	lsls	r3, r3, #2
 800674e:	4413      	add	r3, r2
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	440b      	add	r3, r1
 8006754:	331c      	adds	r3, #28
 8006756:	2210      	movs	r2, #16
 8006758:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800675a:	4b29      	ldr	r3, [pc, #164]	@ (8006800 <USBD_CDC_Init+0x1ec>)
 800675c:	7819      	ldrb	r1, [r3, #0]
 800675e:	2308      	movs	r3, #8
 8006760:	2203      	movs	r2, #3
 8006762:	6878      	ldr	r0, [r7, #4]
 8006764:	f004 fef9 	bl	800b55a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006768:	4b25      	ldr	r3, [pc, #148]	@ (8006800 <USBD_CDC_Init+0x1ec>)
 800676a:	781b      	ldrb	r3, [r3, #0]
 800676c:	f003 020f 	and.w	r2, r3, #15
 8006770:	6879      	ldr	r1, [r7, #4]
 8006772:	4613      	mov	r3, r2
 8006774:	009b      	lsls	r3, r3, #2
 8006776:	4413      	add	r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	440b      	add	r3, r1
 800677c:	3323      	adds	r3, #35	@ 0x23
 800677e:	2201      	movs	r2, #1
 8006780:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	2200      	movs	r2, #0
 8006786:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006790:	687a      	ldr	r2, [r7, #4]
 8006792:	33b0      	adds	r3, #176	@ 0xb0
 8006794:	009b      	lsls	r3, r3, #2
 8006796:	4413      	add	r3, r2
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	2200      	movs	r2, #0
 80067a2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	2200      	movs	r2, #0
 80067aa:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d101      	bne.n	80067bc <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80067b8:	2302      	movs	r3, #2
 80067ba:	e018      	b.n	80067ee <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	7c1b      	ldrb	r3, [r3, #16]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10a      	bne.n	80067da <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80067c4:	4b0d      	ldr	r3, [pc, #52]	@ (80067fc <USBD_CDC_Init+0x1e8>)
 80067c6:	7819      	ldrb	r1, [r3, #0]
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80067ce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f004 ffb0 	bl	800b738 <USBD_LL_PrepareReceive>
 80067d8:	e008      	b.n	80067ec <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80067da:	4b08      	ldr	r3, [pc, #32]	@ (80067fc <USBD_CDC_Init+0x1e8>)
 80067dc:	7819      	ldrb	r1, [r3, #0]
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80067e4:	2340      	movs	r3, #64	@ 0x40
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f004 ffa6 	bl	800b738 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	20000097 	.word	0x20000097
 80067fc:	20000098 	.word	0x20000098
 8006800:	20000099 	.word	0x20000099

08006804 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
 800680c:	460b      	mov	r3, r1
 800680e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006810:	4b3a      	ldr	r3, [pc, #232]	@ (80068fc <USBD_CDC_DeInit+0xf8>)
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	4619      	mov	r1, r3
 8006816:	6878      	ldr	r0, [r7, #4]
 8006818:	f004 fec5 	bl	800b5a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800681c:	4b37      	ldr	r3, [pc, #220]	@ (80068fc <USBD_CDC_DeInit+0xf8>)
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	f003 020f 	and.w	r2, r3, #15
 8006824:	6879      	ldr	r1, [r7, #4]
 8006826:	4613      	mov	r3, r2
 8006828:	009b      	lsls	r3, r3, #2
 800682a:	4413      	add	r3, r2
 800682c:	009b      	lsls	r3, r3, #2
 800682e:	440b      	add	r3, r1
 8006830:	3323      	adds	r3, #35	@ 0x23
 8006832:	2200      	movs	r2, #0
 8006834:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006836:	4b32      	ldr	r3, [pc, #200]	@ (8006900 <USBD_CDC_DeInit+0xfc>)
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	4619      	mov	r1, r3
 800683c:	6878      	ldr	r0, [r7, #4]
 800683e:	f004 feb2 	bl	800b5a6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006842:	4b2f      	ldr	r3, [pc, #188]	@ (8006900 <USBD_CDC_DeInit+0xfc>)
 8006844:	781b      	ldrb	r3, [r3, #0]
 8006846:	f003 020f 	and.w	r2, r3, #15
 800684a:	6879      	ldr	r1, [r7, #4]
 800684c:	4613      	mov	r3, r2
 800684e:	009b      	lsls	r3, r3, #2
 8006850:	4413      	add	r3, r2
 8006852:	009b      	lsls	r3, r3, #2
 8006854:	440b      	add	r3, r1
 8006856:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800685a:	2200      	movs	r2, #0
 800685c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800685e:	4b29      	ldr	r3, [pc, #164]	@ (8006904 <USBD_CDC_DeInit+0x100>)
 8006860:	781b      	ldrb	r3, [r3, #0]
 8006862:	4619      	mov	r1, r3
 8006864:	6878      	ldr	r0, [r7, #4]
 8006866:	f004 fe9e 	bl	800b5a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800686a:	4b26      	ldr	r3, [pc, #152]	@ (8006904 <USBD_CDC_DeInit+0x100>)
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	f003 020f 	and.w	r2, r3, #15
 8006872:	6879      	ldr	r1, [r7, #4]
 8006874:	4613      	mov	r3, r2
 8006876:	009b      	lsls	r3, r3, #2
 8006878:	4413      	add	r3, r2
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	440b      	add	r3, r1
 800687e:	3323      	adds	r3, #35	@ 0x23
 8006880:	2200      	movs	r2, #0
 8006882:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006884:	4b1f      	ldr	r3, [pc, #124]	@ (8006904 <USBD_CDC_DeInit+0x100>)
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	f003 020f 	and.w	r2, r3, #15
 800688c:	6879      	ldr	r1, [r7, #4]
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	440b      	add	r3, r1
 8006898:	331c      	adds	r3, #28
 800689a:	2200      	movs	r2, #0
 800689c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	32b0      	adds	r2, #176	@ 0xb0
 80068a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d01f      	beq.n	80068f0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	33b0      	adds	r3, #176	@ 0xb0
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	4413      	add	r3, r2
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	32b0      	adds	r2, #176	@ 0xb0
 80068ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068d2:	4618      	mov	r0, r3
 80068d4:	f004 ff72 	bl	800b7bc <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	32b0      	adds	r2, #176	@ 0xb0
 80068e2:	2100      	movs	r1, #0
 80068e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80068f0:	2300      	movs	r3, #0
}
 80068f2:	4618      	mov	r0, r3
 80068f4:	3708      	adds	r7, #8
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	20000097 	.word	0x20000097
 8006900:	20000098 	.word	0x20000098
 8006904:	20000099 	.word	0x20000099

08006908 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b086      	sub	sp, #24
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
 8006910:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	32b0      	adds	r2, #176	@ 0xb0
 800691c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006920:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8006922:	2300      	movs	r3, #0
 8006924:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006926:	2300      	movs	r3, #0
 8006928:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800692a:	2300      	movs	r3, #0
 800692c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d101      	bne.n	8006938 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006934:	2303      	movs	r3, #3
 8006936:	e0bf      	b.n	8006ab8 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006938:	683b      	ldr	r3, [r7, #0]
 800693a:	781b      	ldrb	r3, [r3, #0]
 800693c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006940:	2b00      	cmp	r3, #0
 8006942:	d050      	beq.n	80069e6 <USBD_CDC_Setup+0xde>
 8006944:	2b20      	cmp	r3, #32
 8006946:	f040 80af 	bne.w	8006aa8 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	88db      	ldrh	r3, [r3, #6]
 800694e:	2b00      	cmp	r3, #0
 8006950:	d03a      	beq.n	80069c8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	b25b      	sxtb	r3, r3
 8006958:	2b00      	cmp	r3, #0
 800695a:	da1b      	bge.n	8006994 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006962:	687a      	ldr	r2, [r7, #4]
 8006964:	33b0      	adds	r3, #176	@ 0xb0
 8006966:	009b      	lsls	r3, r3, #2
 8006968:	4413      	add	r3, r2
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	683a      	ldr	r2, [r7, #0]
 8006970:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8006972:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006974:	683a      	ldr	r2, [r7, #0]
 8006976:	88d2      	ldrh	r2, [r2, #6]
 8006978:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	88db      	ldrh	r3, [r3, #6]
 800697e:	2b07      	cmp	r3, #7
 8006980:	bf28      	it	cs
 8006982:	2307      	movcs	r3, #7
 8006984:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	89fa      	ldrh	r2, [r7, #14]
 800698a:	4619      	mov	r1, r3
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f001 fda9 	bl	80084e4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8006992:	e090      	b.n	8006ab6 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	785a      	ldrb	r2, [r3, #1]
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	88db      	ldrh	r3, [r3, #6]
 80069a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80069a4:	d803      	bhi.n	80069ae <USBD_CDC_Setup+0xa6>
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	88db      	ldrh	r3, [r3, #6]
 80069aa:	b2da      	uxtb	r2, r3
 80069ac:	e000      	b.n	80069b0 <USBD_CDC_Setup+0xa8>
 80069ae:	2240      	movs	r2, #64	@ 0x40
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80069b6:	6939      	ldr	r1, [r7, #16]
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80069be:	461a      	mov	r2, r3
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f001 fdbe 	bl	8008542 <USBD_CtlPrepareRx>
      break;
 80069c6:	e076      	b.n	8006ab6 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80069ce:	687a      	ldr	r2, [r7, #4]
 80069d0:	33b0      	adds	r3, #176	@ 0xb0
 80069d2:	009b      	lsls	r3, r3, #2
 80069d4:	4413      	add	r3, r2
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	683a      	ldr	r2, [r7, #0]
 80069dc:	7850      	ldrb	r0, [r2, #1]
 80069de:	2200      	movs	r2, #0
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	4798      	blx	r3
      break;
 80069e4:	e067      	b.n	8006ab6 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	785b      	ldrb	r3, [r3, #1]
 80069ea:	2b0b      	cmp	r3, #11
 80069ec:	d851      	bhi.n	8006a92 <USBD_CDC_Setup+0x18a>
 80069ee:	a201      	add	r2, pc, #4	@ (adr r2, 80069f4 <USBD_CDC_Setup+0xec>)
 80069f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069f4:	08006a25 	.word	0x08006a25
 80069f8:	08006aa1 	.word	0x08006aa1
 80069fc:	08006a93 	.word	0x08006a93
 8006a00:	08006a93 	.word	0x08006a93
 8006a04:	08006a93 	.word	0x08006a93
 8006a08:	08006a93 	.word	0x08006a93
 8006a0c:	08006a93 	.word	0x08006a93
 8006a10:	08006a93 	.word	0x08006a93
 8006a14:	08006a93 	.word	0x08006a93
 8006a18:	08006a93 	.word	0x08006a93
 8006a1c:	08006a4f 	.word	0x08006a4f
 8006a20:	08006a79 	.word	0x08006a79
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a2a:	b2db      	uxtb	r3, r3
 8006a2c:	2b03      	cmp	r3, #3
 8006a2e:	d107      	bne.n	8006a40 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006a30:	f107 030a 	add.w	r3, r7, #10
 8006a34:	2202      	movs	r2, #2
 8006a36:	4619      	mov	r1, r3
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f001 fd53 	bl	80084e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a3e:	e032      	b.n	8006aa6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a40:	6839      	ldr	r1, [r7, #0]
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f001 fcd1 	bl	80083ea <USBD_CtlError>
            ret = USBD_FAIL;
 8006a48:	2303      	movs	r3, #3
 8006a4a:	75fb      	strb	r3, [r7, #23]
          break;
 8006a4c:	e02b      	b.n	8006aa6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a54:	b2db      	uxtb	r3, r3
 8006a56:	2b03      	cmp	r3, #3
 8006a58:	d107      	bne.n	8006a6a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006a5a:	f107 030d 	add.w	r3, r7, #13
 8006a5e:	2201      	movs	r2, #1
 8006a60:	4619      	mov	r1, r3
 8006a62:	6878      	ldr	r0, [r7, #4]
 8006a64:	f001 fd3e 	bl	80084e4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a68:	e01d      	b.n	8006aa6 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a6a:	6839      	ldr	r1, [r7, #0]
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f001 fcbc 	bl	80083ea <USBD_CtlError>
            ret = USBD_FAIL;
 8006a72:	2303      	movs	r3, #3
 8006a74:	75fb      	strb	r3, [r7, #23]
          break;
 8006a76:	e016      	b.n	8006aa6 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a7e:	b2db      	uxtb	r3, r3
 8006a80:	2b03      	cmp	r3, #3
 8006a82:	d00f      	beq.n	8006aa4 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006a84:	6839      	ldr	r1, [r7, #0]
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f001 fcaf 	bl	80083ea <USBD_CtlError>
            ret = USBD_FAIL;
 8006a8c:	2303      	movs	r3, #3
 8006a8e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006a90:	e008      	b.n	8006aa4 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006a92:	6839      	ldr	r1, [r7, #0]
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f001 fca8 	bl	80083ea <USBD_CtlError>
          ret = USBD_FAIL;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	75fb      	strb	r3, [r7, #23]
          break;
 8006a9e:	e002      	b.n	8006aa6 <USBD_CDC_Setup+0x19e>
          break;
 8006aa0:	bf00      	nop
 8006aa2:	e008      	b.n	8006ab6 <USBD_CDC_Setup+0x1ae>
          break;
 8006aa4:	bf00      	nop
      }
      break;
 8006aa6:	e006      	b.n	8006ab6 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006aa8:	6839      	ldr	r1, [r7, #0]
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f001 fc9d 	bl	80083ea <USBD_CtlError>
      ret = USBD_FAIL;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	75fb      	strb	r3, [r7, #23]
      break;
 8006ab4:	bf00      	nop
  }

  return (uint8_t)ret;
 8006ab6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ab8:	4618      	mov	r0, r3
 8006aba:	3718      	adds	r7, #24
 8006abc:	46bd      	mov	sp, r7
 8006abe:	bd80      	pop	{r7, pc}

08006ac0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	460b      	mov	r3, r1
 8006aca:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006ad2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	32b0      	adds	r2, #176	@ 0xb0
 8006ade:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d101      	bne.n	8006aea <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e065      	b.n	8006bb6 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	32b0      	adds	r2, #176	@ 0xb0
 8006af4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006af8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006afa:	78fb      	ldrb	r3, [r7, #3]
 8006afc:	f003 020f 	and.w	r2, r3, #15
 8006b00:	6879      	ldr	r1, [r7, #4]
 8006b02:	4613      	mov	r3, r2
 8006b04:	009b      	lsls	r3, r3, #2
 8006b06:	4413      	add	r3, r2
 8006b08:	009b      	lsls	r3, r3, #2
 8006b0a:	440b      	add	r3, r1
 8006b0c:	3314      	adds	r3, #20
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d02f      	beq.n	8006b74 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006b14:	78fb      	ldrb	r3, [r7, #3]
 8006b16:	f003 020f 	and.w	r2, r3, #15
 8006b1a:	6879      	ldr	r1, [r7, #4]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	4413      	add	r3, r2
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	440b      	add	r3, r1
 8006b26:	3314      	adds	r3, #20
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	78fb      	ldrb	r3, [r7, #3]
 8006b2c:	f003 010f 	and.w	r1, r3, #15
 8006b30:	68f8      	ldr	r0, [r7, #12]
 8006b32:	460b      	mov	r3, r1
 8006b34:	00db      	lsls	r3, r3, #3
 8006b36:	440b      	add	r3, r1
 8006b38:	009b      	lsls	r3, r3, #2
 8006b3a:	4403      	add	r3, r0
 8006b3c:	331c      	adds	r3, #28
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	fbb2 f1f3 	udiv	r1, r2, r3
 8006b44:	fb01 f303 	mul.w	r3, r1, r3
 8006b48:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d112      	bne.n	8006b74 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006b4e:	78fb      	ldrb	r3, [r7, #3]
 8006b50:	f003 020f 	and.w	r2, r3, #15
 8006b54:	6879      	ldr	r1, [r7, #4]
 8006b56:	4613      	mov	r3, r2
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	4413      	add	r3, r2
 8006b5c:	009b      	lsls	r3, r3, #2
 8006b5e:	440b      	add	r3, r1
 8006b60:	3314      	adds	r3, #20
 8006b62:	2200      	movs	r2, #0
 8006b64:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006b66:	78f9      	ldrb	r1, [r7, #3]
 8006b68:	2300      	movs	r3, #0
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f004 fdc2 	bl	800b6f6 <USBD_LL_Transmit>
 8006b72:	e01f      	b.n	8006bb4 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006b74:	68bb      	ldr	r3, [r7, #8]
 8006b76:	2200      	movs	r2, #0
 8006b78:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b82:	687a      	ldr	r2, [r7, #4]
 8006b84:	33b0      	adds	r3, #176	@ 0xb0
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	4413      	add	r3, r2
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	691b      	ldr	r3, [r3, #16]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d010      	beq.n	8006bb4 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	33b0      	adds	r3, #176	@ 0xb0
 8006b9c:	009b      	lsls	r3, r3, #2
 8006b9e:	4413      	add	r3, r2
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	68ba      	ldr	r2, [r7, #8]
 8006ba6:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006baa:	68ba      	ldr	r2, [r7, #8]
 8006bac:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006bb0:	78fa      	ldrb	r2, [r7, #3]
 8006bb2:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006bb4:	2300      	movs	r3, #0
}
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	3710      	adds	r7, #16
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	bd80      	pop	{r7, pc}

08006bbe <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006bbe:	b580      	push	{r7, lr}
 8006bc0:	b084      	sub	sp, #16
 8006bc2:	af00      	add	r7, sp, #0
 8006bc4:	6078      	str	r0, [r7, #4]
 8006bc6:	460b      	mov	r3, r1
 8006bc8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	32b0      	adds	r2, #176	@ 0xb0
 8006bd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bd8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	32b0      	adds	r2, #176	@ 0xb0
 8006be4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d101      	bne.n	8006bf0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006bec:	2303      	movs	r3, #3
 8006bee:	e01a      	b.n	8006c26 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006bf0:	78fb      	ldrb	r3, [r7, #3]
 8006bf2:	4619      	mov	r1, r3
 8006bf4:	6878      	ldr	r0, [r7, #4]
 8006bf6:	f004 fdc0 	bl	800b77a <USBD_LL_GetRxDataSize>
 8006bfa:	4602      	mov	r2, r0
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	33b0      	adds	r3, #176	@ 0xb0
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	4413      	add	r3, r2
 8006c10:	685b      	ldr	r3, [r3, #4]
 8006c12:	68db      	ldr	r3, [r3, #12]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006c1a:	68fa      	ldr	r2, [r7, #12]
 8006c1c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006c20:	4611      	mov	r1, r2
 8006c22:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006c24:	2300      	movs	r3, #0
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b084      	sub	sp, #16
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	32b0      	adds	r2, #176	@ 0xb0
 8006c40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c44:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d101      	bne.n	8006c50 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006c4c:	2303      	movs	r3, #3
 8006c4e:	e024      	b.n	8006c9a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c56:	687a      	ldr	r2, [r7, #4]
 8006c58:	33b0      	adds	r3, #176	@ 0xb0
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	4413      	add	r3, r2
 8006c5e:	685b      	ldr	r3, [r3, #4]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d019      	beq.n	8006c98 <USBD_CDC_EP0_RxReady+0x6a>
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006c6a:	2bff      	cmp	r3, #255	@ 0xff
 8006c6c:	d014      	beq.n	8006c98 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	33b0      	adds	r3, #176	@ 0xb0
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	4413      	add	r3, r2
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006c86:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006c8e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	22ff      	movs	r2, #255	@ 0xff
 8006c94:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3710      	adds	r7, #16
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}
	...

08006ca4 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b086      	sub	sp, #24
 8006ca8:	af00      	add	r7, sp, #0
 8006caa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006cac:	2182      	movs	r1, #130	@ 0x82
 8006cae:	4818      	ldr	r0, [pc, #96]	@ (8006d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cb0:	f000 fd62 	bl	8007778 <USBD_GetEpDesc>
 8006cb4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006cb6:	2101      	movs	r1, #1
 8006cb8:	4815      	ldr	r0, [pc, #84]	@ (8006d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cba:	f000 fd5d 	bl	8007778 <USBD_GetEpDesc>
 8006cbe:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006cc0:	2181      	movs	r1, #129	@ 0x81
 8006cc2:	4813      	ldr	r0, [pc, #76]	@ (8006d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cc4:	f000 fd58 	bl	8007778 <USBD_GetEpDesc>
 8006cc8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d002      	beq.n	8006cd6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	2210      	movs	r2, #16
 8006cd4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006cd6:	693b      	ldr	r3, [r7, #16]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d006      	beq.n	8006cea <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006cdc:	693b      	ldr	r3, [r7, #16]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006ce4:	711a      	strb	r2, [r3, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d006      	beq.n	8006cfe <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cf8:	711a      	strb	r2, [r3, #4]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	2243      	movs	r2, #67	@ 0x43
 8006d02:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d04:	4b02      	ldr	r3, [pc, #8]	@ (8006d10 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	3718      	adds	r7, #24
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	bd80      	pop	{r7, pc}
 8006d0e:	bf00      	nop
 8006d10:	20000054 	.word	0x20000054

08006d14 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d14:	b580      	push	{r7, lr}
 8006d16:	b086      	sub	sp, #24
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d1c:	2182      	movs	r1, #130	@ 0x82
 8006d1e:	4818      	ldr	r0, [pc, #96]	@ (8006d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d20:	f000 fd2a 	bl	8007778 <USBD_GetEpDesc>
 8006d24:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d26:	2101      	movs	r1, #1
 8006d28:	4815      	ldr	r0, [pc, #84]	@ (8006d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d2a:	f000 fd25 	bl	8007778 <USBD_GetEpDesc>
 8006d2e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d30:	2181      	movs	r1, #129	@ 0x81
 8006d32:	4813      	ldr	r0, [pc, #76]	@ (8006d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d34:	f000 fd20 	bl	8007778 <USBD_GetEpDesc>
 8006d38:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d3a:	697b      	ldr	r3, [r7, #20]
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d002      	beq.n	8006d46 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	2210      	movs	r2, #16
 8006d44:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d46:	693b      	ldr	r3, [r7, #16]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d006      	beq.n	8006d5a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	711a      	strb	r2, [r3, #4]
 8006d52:	2200      	movs	r2, #0
 8006d54:	f042 0202 	orr.w	r2, r2, #2
 8006d58:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d006      	beq.n	8006d6e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	2200      	movs	r2, #0
 8006d64:	711a      	strb	r2, [r3, #4]
 8006d66:	2200      	movs	r2, #0
 8006d68:	f042 0202 	orr.w	r2, r2, #2
 8006d6c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2243      	movs	r2, #67	@ 0x43
 8006d72:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d74:	4b02      	ldr	r3, [pc, #8]	@ (8006d80 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006d76:	4618      	mov	r0, r3
 8006d78:	3718      	adds	r7, #24
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	20000054 	.word	0x20000054

08006d84 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b086      	sub	sp, #24
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d8c:	2182      	movs	r1, #130	@ 0x82
 8006d8e:	4818      	ldr	r0, [pc, #96]	@ (8006df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d90:	f000 fcf2 	bl	8007778 <USBD_GetEpDesc>
 8006d94:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d96:	2101      	movs	r1, #1
 8006d98:	4815      	ldr	r0, [pc, #84]	@ (8006df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006d9a:	f000 fced 	bl	8007778 <USBD_GetEpDesc>
 8006d9e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006da0:	2181      	movs	r1, #129	@ 0x81
 8006da2:	4813      	ldr	r0, [pc, #76]	@ (8006df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006da4:	f000 fce8 	bl	8007778 <USBD_GetEpDesc>
 8006da8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006daa:	697b      	ldr	r3, [r7, #20]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d002      	beq.n	8006db6 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	2210      	movs	r2, #16
 8006db4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d006      	beq.n	8006dca <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dc4:	711a      	strb	r2, [r3, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d006      	beq.n	8006dde <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006dd8:	711a      	strb	r2, [r3, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2243      	movs	r2, #67	@ 0x43
 8006de2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006de4:	4b02      	ldr	r3, [pc, #8]	@ (8006df0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3718      	adds	r7, #24
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bd80      	pop	{r7, pc}
 8006dee:	bf00      	nop
 8006df0:	20000054 	.word	0x20000054

08006df4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006df4:	b480      	push	{r7}
 8006df6:	b083      	sub	sp, #12
 8006df8:	af00      	add	r7, sp, #0
 8006dfa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	220a      	movs	r2, #10
 8006e00:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e02:	4b03      	ldr	r3, [pc, #12]	@ (8006e10 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	370c      	adds	r7, #12
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0e:	4770      	bx	lr
 8006e10:	20000010 	.word	0x20000010

08006e14 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b083      	sub	sp, #12
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
 8006e1c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e1e:	683b      	ldr	r3, [r7, #0]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d101      	bne.n	8006e28 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e24:	2303      	movs	r3, #3
 8006e26:	e009      	b.n	8006e3c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e2e:	687a      	ldr	r2, [r7, #4]
 8006e30:	33b0      	adds	r3, #176	@ 0xb0
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	4413      	add	r3, r2
 8006e36:	683a      	ldr	r2, [r7, #0]
 8006e38:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006e3a:	2300      	movs	r3, #0
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b087      	sub	sp, #28
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	32b0      	adds	r2, #176	@ 0xb0
 8006e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e62:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006e64:	697b      	ldr	r3, [r7, #20]
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d101      	bne.n	8006e6e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e008      	b.n	8006e80 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	68ba      	ldr	r2, [r7, #8]
 8006e72:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006e76:	697b      	ldr	r3, [r7, #20]
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006e7e:	2300      	movs	r3, #0
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	371c      	adds	r7, #28
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	32b0      	adds	r2, #176	@ 0xb0
 8006ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ea4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	d101      	bne.n	8006eb0 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006eac:	2303      	movs	r3, #3
 8006eae:	e004      	b.n	8006eba <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	683a      	ldr	r2, [r7, #0]
 8006eb4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3714      	adds	r7, #20
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
	...

08006ec8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	b084      	sub	sp, #16
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	32b0      	adds	r2, #176	@ 0xb0
 8006eda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ede:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8006ee0:	2301      	movs	r3, #1
 8006ee2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006ee4:	68bb      	ldr	r3, [r7, #8]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006eea:	2303      	movs	r3, #3
 8006eec:	e025      	b.n	8006f3a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d11f      	bne.n	8006f38 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8006ef8:	68bb      	ldr	r3, [r7, #8]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8006f00:	4b10      	ldr	r3, [pc, #64]	@ (8006f44 <USBD_CDC_TransmitPacket+0x7c>)
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	f003 020f 	and.w	r2, r3, #15
 8006f08:	68bb      	ldr	r3, [r7, #8]
 8006f0a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	4613      	mov	r3, r2
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	4413      	add	r3, r2
 8006f16:	009b      	lsls	r3, r3, #2
 8006f18:	4403      	add	r3, r0
 8006f1a:	3314      	adds	r3, #20
 8006f1c:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8006f1e:	4b09      	ldr	r3, [pc, #36]	@ (8006f44 <USBD_CDC_TransmitPacket+0x7c>)
 8006f20:	7819      	ldrb	r1, [r3, #0]
 8006f22:	68bb      	ldr	r3, [r7, #8]
 8006f24:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8006f28:	68bb      	ldr	r3, [r7, #8]
 8006f2a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f004 fbe1 	bl	800b6f6 <USBD_LL_Transmit>

    ret = USBD_OK;
 8006f34:	2300      	movs	r3, #0
 8006f36:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8006f38:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	3710      	adds	r7, #16
 8006f3e:	46bd      	mov	sp, r7
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	bf00      	nop
 8006f44:	20000097 	.word	0x20000097

08006f48 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	32b0      	adds	r2, #176	@ 0xb0
 8006f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f5e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	32b0      	adds	r2, #176	@ 0xb0
 8006f6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d101      	bne.n	8006f76 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006f72:	2303      	movs	r3, #3
 8006f74:	e018      	b.n	8006fa8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	7c1b      	ldrb	r3, [r3, #16]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10a      	bne.n	8006f94 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f7e:	4b0c      	ldr	r3, [pc, #48]	@ (8006fb0 <USBD_CDC_ReceivePacket+0x68>)
 8006f80:	7819      	ldrb	r1, [r3, #0]
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f8c:	6878      	ldr	r0, [r7, #4]
 8006f8e:	f004 fbd3 	bl	800b738 <USBD_LL_PrepareReceive>
 8006f92:	e008      	b.n	8006fa6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f94:	4b06      	ldr	r3, [pc, #24]	@ (8006fb0 <USBD_CDC_ReceivePacket+0x68>)
 8006f96:	7819      	ldrb	r1, [r3, #0]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f9e:	2340      	movs	r3, #64	@ 0x40
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f004 fbc9 	bl	800b738 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	20000098 	.word	0x20000098

08006fb4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b086      	sub	sp, #24
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	4613      	mov	r3, r2
 8006fc0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d101      	bne.n	8006fcc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e01f      	b.n	800700c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	79fa      	ldrb	r2, [r7, #7]
 8006ffe:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f004 fa43 	bl	800b48c <USBD_LL_Init>
 8007006:	4603      	mov	r3, r0
 8007008:	75fb      	strb	r3, [r7, #23]

  return ret;
 800700a:	7dfb      	ldrb	r3, [r7, #23]
}
 800700c:	4618      	mov	r0, r3
 800700e:	3718      	adds	r7, #24
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b084      	sub	sp, #16
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800701e:	2300      	movs	r3, #0
 8007020:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d101      	bne.n	800702c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007028:	2303      	movs	r3, #3
 800702a:	e025      	b.n	8007078 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	683a      	ldr	r2, [r7, #0]
 8007030:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	32ae      	adds	r2, #174	@ 0xae
 800703e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007042:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007044:	2b00      	cmp	r3, #0
 8007046:	d00f      	beq.n	8007068 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	32ae      	adds	r2, #174	@ 0xae
 8007052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007058:	f107 020e 	add.w	r2, r7, #14
 800705c:	4610      	mov	r0, r2
 800705e:	4798      	blx	r3
 8007060:	4602      	mov	r2, r0
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800706e:	1c5a      	adds	r2, r3, #1
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007076:	2300      	movs	r3, #0
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}

08007080 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b082      	sub	sp, #8
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007088:	6878      	ldr	r0, [r7, #4]
 800708a:	f004 fa4b 	bl	800b524 <USBD_LL_Start>
 800708e:	4603      	mov	r3, r0
}
 8007090:	4618      	mov	r0, r3
 8007092:	3708      	adds	r7, #8
 8007094:	46bd      	mov	sp, r7
 8007096:	bd80      	pop	{r7, pc}

08007098 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80070a0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	370c      	adds	r7, #12
 80070a6:	46bd      	mov	sp, r7
 80070a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ac:	4770      	bx	lr

080070ae <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070ae:	b580      	push	{r7, lr}
 80070b0:	b084      	sub	sp, #16
 80070b2:	af00      	add	r7, sp, #0
 80070b4:	6078      	str	r0, [r7, #4]
 80070b6:	460b      	mov	r3, r1
 80070b8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80070ba:	2300      	movs	r3, #0
 80070bc:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d009      	beq.n	80070dc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	78fa      	ldrb	r2, [r7, #3]
 80070d2:	4611      	mov	r1, r2
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	4798      	blx	r3
 80070d8:	4603      	mov	r3, r0
 80070da:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80070dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	460b      	mov	r3, r1
 80070f0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80070f2:	2300      	movs	r3, #0
 80070f4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	78fa      	ldrb	r2, [r7, #3]
 8007100:	4611      	mov	r1, r2
 8007102:	6878      	ldr	r0, [r7, #4]
 8007104:	4798      	blx	r3
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d001      	beq.n	8007110 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800710c:	2303      	movs	r3, #3
 800710e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007110:	7bfb      	ldrb	r3, [r7, #15]
}
 8007112:	4618      	mov	r0, r3
 8007114:	3710      	adds	r7, #16
 8007116:	46bd      	mov	sp, r7
 8007118:	bd80      	pop	{r7, pc}

0800711a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800711a:	b580      	push	{r7, lr}
 800711c:	b084      	sub	sp, #16
 800711e:	af00      	add	r7, sp, #0
 8007120:	6078      	str	r0, [r7, #4]
 8007122:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800712a:	6839      	ldr	r1, [r7, #0]
 800712c:	4618      	mov	r0, r3
 800712e:	f001 f922 	bl	8008376 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007140:	461a      	mov	r2, r3
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800714e:	f003 031f 	and.w	r3, r3, #31
 8007152:	2b02      	cmp	r3, #2
 8007154:	d01a      	beq.n	800718c <USBD_LL_SetupStage+0x72>
 8007156:	2b02      	cmp	r3, #2
 8007158:	d822      	bhi.n	80071a0 <USBD_LL_SetupStage+0x86>
 800715a:	2b00      	cmp	r3, #0
 800715c:	d002      	beq.n	8007164 <USBD_LL_SetupStage+0x4a>
 800715e:	2b01      	cmp	r3, #1
 8007160:	d00a      	beq.n	8007178 <USBD_LL_SetupStage+0x5e>
 8007162:	e01d      	b.n	80071a0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800716a:	4619      	mov	r1, r3
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 fb77 	bl	8007860 <USBD_StdDevReq>
 8007172:	4603      	mov	r3, r0
 8007174:	73fb      	strb	r3, [r7, #15]
      break;
 8007176:	e020      	b.n	80071ba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800717e:	4619      	mov	r1, r3
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f000 fbdf 	bl	8007944 <USBD_StdItfReq>
 8007186:	4603      	mov	r3, r0
 8007188:	73fb      	strb	r3, [r7, #15]
      break;
 800718a:	e016      	b.n	80071ba <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007192:	4619      	mov	r1, r3
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 fc41 	bl	8007a1c <USBD_StdEPReq>
 800719a:	4603      	mov	r3, r0
 800719c:	73fb      	strb	r3, [r7, #15]
      break;
 800719e:	e00c      	b.n	80071ba <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071a6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	4619      	mov	r1, r3
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f004 fa18 	bl	800b5e4 <USBD_LL_StallEP>
 80071b4:	4603      	mov	r3, r0
 80071b6:	73fb      	strb	r3, [r7, #15]
      break;
 80071b8:	bf00      	nop
  }

  return ret;
 80071ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b086      	sub	sp, #24
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	460b      	mov	r3, r1
 80071ce:	607a      	str	r2, [r7, #4]
 80071d0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80071d2:	2300      	movs	r3, #0
 80071d4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80071d6:	7afb      	ldrb	r3, [r7, #11]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d177      	bne.n	80072cc <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80071e2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	f040 80a1 	bne.w	8007332 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80071f0:	693b      	ldr	r3, [r7, #16]
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	8992      	ldrh	r2, [r2, #12]
 80071f8:	4293      	cmp	r3, r2
 80071fa:	d91c      	bls.n	8007236 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80071fc:	693b      	ldr	r3, [r7, #16]
 80071fe:	685b      	ldr	r3, [r3, #4]
 8007200:	693a      	ldr	r2, [r7, #16]
 8007202:	8992      	ldrh	r2, [r2, #12]
 8007204:	1a9a      	subs	r2, r3, r2
 8007206:	693b      	ldr	r3, [r7, #16]
 8007208:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800720a:	693b      	ldr	r3, [r7, #16]
 800720c:	691b      	ldr	r3, [r3, #16]
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	8992      	ldrh	r2, [r2, #12]
 8007212:	441a      	add	r2, r3
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	6919      	ldr	r1, [r3, #16]
 800721c:	693b      	ldr	r3, [r7, #16]
 800721e:	899b      	ldrh	r3, [r3, #12]
 8007220:	461a      	mov	r2, r3
 8007222:	693b      	ldr	r3, [r7, #16]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	4293      	cmp	r3, r2
 8007228:	bf38      	it	cc
 800722a:	4613      	movcc	r3, r2
 800722c:	461a      	mov	r2, r3
 800722e:	68f8      	ldr	r0, [r7, #12]
 8007230:	f001 f9a8 	bl	8008584 <USBD_CtlContinueRx>
 8007234:	e07d      	b.n	8007332 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800723c:	f003 031f 	and.w	r3, r3, #31
 8007240:	2b02      	cmp	r3, #2
 8007242:	d014      	beq.n	800726e <USBD_LL_DataOutStage+0xaa>
 8007244:	2b02      	cmp	r3, #2
 8007246:	d81d      	bhi.n	8007284 <USBD_LL_DataOutStage+0xc0>
 8007248:	2b00      	cmp	r3, #0
 800724a:	d002      	beq.n	8007252 <USBD_LL_DataOutStage+0x8e>
 800724c:	2b01      	cmp	r3, #1
 800724e:	d003      	beq.n	8007258 <USBD_LL_DataOutStage+0x94>
 8007250:	e018      	b.n	8007284 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007252:	2300      	movs	r3, #0
 8007254:	75bb      	strb	r3, [r7, #22]
            break;
 8007256:	e018      	b.n	800728a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800725e:	b2db      	uxtb	r3, r3
 8007260:	4619      	mov	r1, r3
 8007262:	68f8      	ldr	r0, [r7, #12]
 8007264:	f000 fa6e 	bl	8007744 <USBD_CoreFindIF>
 8007268:	4603      	mov	r3, r0
 800726a:	75bb      	strb	r3, [r7, #22]
            break;
 800726c:	e00d      	b.n	800728a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007274:	b2db      	uxtb	r3, r3
 8007276:	4619      	mov	r1, r3
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	f000 fa70 	bl	800775e <USBD_CoreFindEP>
 800727e:	4603      	mov	r3, r0
 8007280:	75bb      	strb	r3, [r7, #22]
            break;
 8007282:	e002      	b.n	800728a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007284:	2300      	movs	r3, #0
 8007286:	75bb      	strb	r3, [r7, #22]
            break;
 8007288:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800728a:	7dbb      	ldrb	r3, [r7, #22]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d119      	bne.n	80072c4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007296:	b2db      	uxtb	r3, r3
 8007298:	2b03      	cmp	r3, #3
 800729a:	d113      	bne.n	80072c4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800729c:	7dba      	ldrb	r2, [r7, #22]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	32ae      	adds	r2, #174	@ 0xae
 80072a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072a6:	691b      	ldr	r3, [r3, #16]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d00b      	beq.n	80072c4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 80072ac:	7dba      	ldrb	r2, [r7, #22]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80072b4:	7dba      	ldrb	r2, [r7, #22]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	32ae      	adds	r2, #174	@ 0xae
 80072ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072be:	691b      	ldr	r3, [r3, #16]
 80072c0:	68f8      	ldr	r0, [r7, #12]
 80072c2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80072c4:	68f8      	ldr	r0, [r7, #12]
 80072c6:	f001 f96e 	bl	80085a6 <USBD_CtlSendStatus>
 80072ca:	e032      	b.n	8007332 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80072cc:	7afb      	ldrb	r3, [r7, #11]
 80072ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80072d2:	b2db      	uxtb	r3, r3
 80072d4:	4619      	mov	r1, r3
 80072d6:	68f8      	ldr	r0, [r7, #12]
 80072d8:	f000 fa41 	bl	800775e <USBD_CoreFindEP>
 80072dc:	4603      	mov	r3, r0
 80072de:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80072e0:	7dbb      	ldrb	r3, [r7, #22]
 80072e2:	2bff      	cmp	r3, #255	@ 0xff
 80072e4:	d025      	beq.n	8007332 <USBD_LL_DataOutStage+0x16e>
 80072e6:	7dbb      	ldrb	r3, [r7, #22]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d122      	bne.n	8007332 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072f2:	b2db      	uxtb	r3, r3
 80072f4:	2b03      	cmp	r3, #3
 80072f6:	d117      	bne.n	8007328 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80072f8:	7dba      	ldrb	r2, [r7, #22]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	32ae      	adds	r2, #174	@ 0xae
 80072fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007302:	699b      	ldr	r3, [r3, #24]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d00f      	beq.n	8007328 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007308:	7dba      	ldrb	r2, [r7, #22]
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007310:	7dba      	ldrb	r2, [r7, #22]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	32ae      	adds	r2, #174	@ 0xae
 8007316:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800731a:	699b      	ldr	r3, [r3, #24]
 800731c:	7afa      	ldrb	r2, [r7, #11]
 800731e:	4611      	mov	r1, r2
 8007320:	68f8      	ldr	r0, [r7, #12]
 8007322:	4798      	blx	r3
 8007324:	4603      	mov	r3, r0
 8007326:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007328:	7dfb      	ldrb	r3, [r7, #23]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d001      	beq.n	8007332 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800732e:	7dfb      	ldrb	r3, [r7, #23]
 8007330:	e000      	b.n	8007334 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007332:	2300      	movs	r3, #0
}
 8007334:	4618      	mov	r0, r3
 8007336:	3718      	adds	r7, #24
 8007338:	46bd      	mov	sp, r7
 800733a:	bd80      	pop	{r7, pc}

0800733c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b086      	sub	sp, #24
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	460b      	mov	r3, r1
 8007346:	607a      	str	r2, [r7, #4]
 8007348:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800734a:	7afb      	ldrb	r3, [r7, #11]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d178      	bne.n	8007442 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	3314      	adds	r3, #20
 8007354:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800735c:	2b02      	cmp	r3, #2
 800735e:	d163      	bne.n	8007428 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	685b      	ldr	r3, [r3, #4]
 8007364:	693a      	ldr	r2, [r7, #16]
 8007366:	8992      	ldrh	r2, [r2, #12]
 8007368:	4293      	cmp	r3, r2
 800736a:	d91c      	bls.n	80073a6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	693a      	ldr	r2, [r7, #16]
 8007372:	8992      	ldrh	r2, [r2, #12]
 8007374:	1a9a      	subs	r2, r3, r2
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	693a      	ldr	r2, [r7, #16]
 8007380:	8992      	ldrh	r2, [r2, #12]
 8007382:	441a      	add	r2, r3
 8007384:	693b      	ldr	r3, [r7, #16]
 8007386:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007388:	693b      	ldr	r3, [r7, #16]
 800738a:	6919      	ldr	r1, [r3, #16]
 800738c:	693b      	ldr	r3, [r7, #16]
 800738e:	685b      	ldr	r3, [r3, #4]
 8007390:	461a      	mov	r2, r3
 8007392:	68f8      	ldr	r0, [r7, #12]
 8007394:	f001 f8c4 	bl	8008520 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007398:	2300      	movs	r3, #0
 800739a:	2200      	movs	r2, #0
 800739c:	2100      	movs	r1, #0
 800739e:	68f8      	ldr	r0, [r7, #12]
 80073a0:	f004 f9ca 	bl	800b738 <USBD_LL_PrepareReceive>
 80073a4:	e040      	b.n	8007428 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	899b      	ldrh	r3, [r3, #12]
 80073aa:	461a      	mov	r2, r3
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	429a      	cmp	r2, r3
 80073b2:	d11c      	bne.n	80073ee <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 80073b4:	693b      	ldr	r3, [r7, #16]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	693a      	ldr	r2, [r7, #16]
 80073ba:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80073bc:	4293      	cmp	r3, r2
 80073be:	d316      	bcc.n	80073ee <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	681a      	ldr	r2, [r3, #0]
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80073ca:	429a      	cmp	r2, r3
 80073cc:	d20f      	bcs.n	80073ee <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80073ce:	2200      	movs	r2, #0
 80073d0:	2100      	movs	r1, #0
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	f001 f8a4 	bl	8008520 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073e0:	2300      	movs	r3, #0
 80073e2:	2200      	movs	r2, #0
 80073e4:	2100      	movs	r1, #0
 80073e6:	68f8      	ldr	r0, [r7, #12]
 80073e8:	f004 f9a6 	bl	800b738 <USBD_LL_PrepareReceive>
 80073ec:	e01c      	b.n	8007428 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073f4:	b2db      	uxtb	r3, r3
 80073f6:	2b03      	cmp	r3, #3
 80073f8:	d10f      	bne.n	800741a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d009      	beq.n	800741a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	2200      	movs	r2, #0
 800740a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	68f8      	ldr	r0, [r7, #12]
 8007418:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800741a:	2180      	movs	r1, #128	@ 0x80
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f004 f8e1 	bl	800b5e4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007422:	68f8      	ldr	r0, [r7, #12]
 8007424:	f001 f8d2 	bl	80085cc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800742e:	2b00      	cmp	r3, #0
 8007430:	d03a      	beq.n	80074a8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f7ff fe30 	bl	8007098 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007440:	e032      	b.n	80074a8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007442:	7afb      	ldrb	r3, [r7, #11]
 8007444:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007448:	b2db      	uxtb	r3, r3
 800744a:	4619      	mov	r1, r3
 800744c:	68f8      	ldr	r0, [r7, #12]
 800744e:	f000 f986 	bl	800775e <USBD_CoreFindEP>
 8007452:	4603      	mov	r3, r0
 8007454:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007456:	7dfb      	ldrb	r3, [r7, #23]
 8007458:	2bff      	cmp	r3, #255	@ 0xff
 800745a:	d025      	beq.n	80074a8 <USBD_LL_DataInStage+0x16c>
 800745c:	7dfb      	ldrb	r3, [r7, #23]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d122      	bne.n	80074a8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007468:	b2db      	uxtb	r3, r3
 800746a:	2b03      	cmp	r3, #3
 800746c:	d11c      	bne.n	80074a8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800746e:	7dfa      	ldrb	r2, [r7, #23]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	32ae      	adds	r2, #174	@ 0xae
 8007474:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007478:	695b      	ldr	r3, [r3, #20]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d014      	beq.n	80074a8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800747e:	7dfa      	ldrb	r2, [r7, #23]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007486:	7dfa      	ldrb	r2, [r7, #23]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	32ae      	adds	r2, #174	@ 0xae
 800748c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007490:	695b      	ldr	r3, [r3, #20]
 8007492:	7afa      	ldrb	r2, [r7, #11]
 8007494:	4611      	mov	r1, r2
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	4798      	blx	r3
 800749a:	4603      	mov	r3, r0
 800749c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800749e:	7dbb      	ldrb	r3, [r7, #22]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d001      	beq.n	80074a8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 80074a4:	7dbb      	ldrb	r3, [r7, #22]
 80074a6:	e000      	b.n	80074aa <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	3718      	adds	r7, #24
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b084      	sub	sp, #16
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 80074ba:	2300      	movs	r3, #0
 80074bc:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	2201      	movs	r2, #1
 80074c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2200      	movs	r2, #0
 80074ca:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2200      	movs	r2, #0
 80074d2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2200      	movs	r2, #0
 80074e0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d014      	beq.n	8007518 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074f4:	685b      	ldr	r3, [r3, #4]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00e      	beq.n	8007518 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007500:	685b      	ldr	r3, [r3, #4]
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	6852      	ldr	r2, [r2, #4]
 8007506:	b2d2      	uxtb	r2, r2
 8007508:	4611      	mov	r1, r2
 800750a:	6878      	ldr	r0, [r7, #4]
 800750c:	4798      	blx	r3
 800750e:	4603      	mov	r3, r0
 8007510:	2b00      	cmp	r3, #0
 8007512:	d001      	beq.n	8007518 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007514:	2303      	movs	r3, #3
 8007516:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007518:	2340      	movs	r3, #64	@ 0x40
 800751a:	2200      	movs	r2, #0
 800751c:	2100      	movs	r1, #0
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f004 f81b 	bl	800b55a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2240      	movs	r2, #64	@ 0x40
 8007530:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007534:	2340      	movs	r3, #64	@ 0x40
 8007536:	2200      	movs	r2, #0
 8007538:	2180      	movs	r1, #128	@ 0x80
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f004 f80d 	bl	800b55a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2240      	movs	r2, #64	@ 0x40
 800754c:	841a      	strh	r2, [r3, #32]

  return ret;
 800754e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007550:	4618      	mov	r0, r3
 8007552:	3710      	adds	r7, #16
 8007554:	46bd      	mov	sp, r7
 8007556:	bd80      	pop	{r7, pc}

08007558 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007558:	b480      	push	{r7}
 800755a:	b083      	sub	sp, #12
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	460b      	mov	r3, r1
 8007562:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	78fa      	ldrb	r2, [r7, #3]
 8007568:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800756a:	2300      	movs	r3, #0
}
 800756c:	4618      	mov	r0, r3
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr

08007578 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007578:	b480      	push	{r7}
 800757a:	b083      	sub	sp, #12
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007586:	b2db      	uxtb	r3, r3
 8007588:	2b04      	cmp	r3, #4
 800758a:	d006      	beq.n	800759a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007592:	b2da      	uxtb	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2204      	movs	r2, #4
 800759e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 80075a2:	2300      	movs	r3, #0
}
 80075a4:	4618      	mov	r0, r3
 80075a6:	370c      	adds	r7, #12
 80075a8:	46bd      	mov	sp, r7
 80075aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ae:	4770      	bx	lr

080075b0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075be:	b2db      	uxtb	r3, r3
 80075c0:	2b04      	cmp	r3, #4
 80075c2:	d106      	bne.n	80075d2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 80075ca:	b2da      	uxtb	r2, r3
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	370c      	adds	r7, #12
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80075e0:	b580      	push	{r7, lr}
 80075e2:	b082      	sub	sp, #8
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075ee:	b2db      	uxtb	r3, r3
 80075f0:	2b03      	cmp	r3, #3
 80075f2:	d110      	bne.n	8007616 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d00b      	beq.n	8007616 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007604:	69db      	ldr	r3, [r3, #28]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d005      	beq.n	8007616 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007610:	69db      	ldr	r3, [r3, #28]
 8007612:	6878      	ldr	r0, [r7, #4]
 8007614:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3708      	adds	r7, #8
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}

08007620 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b082      	sub	sp, #8
 8007624:	af00      	add	r7, sp, #0
 8007626:	6078      	str	r0, [r7, #4]
 8007628:	460b      	mov	r3, r1
 800762a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	32ae      	adds	r2, #174	@ 0xae
 8007636:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d101      	bne.n	8007642 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800763e:	2303      	movs	r3, #3
 8007640:	e01c      	b.n	800767c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007648:	b2db      	uxtb	r3, r3
 800764a:	2b03      	cmp	r3, #3
 800764c:	d115      	bne.n	800767a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	32ae      	adds	r2, #174	@ 0xae
 8007658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765c:	6a1b      	ldr	r3, [r3, #32]
 800765e:	2b00      	cmp	r3, #0
 8007660:	d00b      	beq.n	800767a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	32ae      	adds	r2, #174	@ 0xae
 800766c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007670:	6a1b      	ldr	r3, [r3, #32]
 8007672:	78fa      	ldrb	r2, [r7, #3]
 8007674:	4611      	mov	r1, r2
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800767a:	2300      	movs	r3, #0
}
 800767c:	4618      	mov	r0, r3
 800767e:	3708      	adds	r7, #8
 8007680:	46bd      	mov	sp, r7
 8007682:	bd80      	pop	{r7, pc}

08007684 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007684:	b580      	push	{r7, lr}
 8007686:	b082      	sub	sp, #8
 8007688:	af00      	add	r7, sp, #0
 800768a:	6078      	str	r0, [r7, #4]
 800768c:	460b      	mov	r3, r1
 800768e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	32ae      	adds	r2, #174	@ 0xae
 800769a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d101      	bne.n	80076a6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 80076a2:	2303      	movs	r3, #3
 80076a4:	e01c      	b.n	80076e0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80076ac:	b2db      	uxtb	r3, r3
 80076ae:	2b03      	cmp	r3, #3
 80076b0:	d115      	bne.n	80076de <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	32ae      	adds	r2, #174	@ 0xae
 80076bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d00b      	beq.n	80076de <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	32ae      	adds	r2, #174	@ 0xae
 80076d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076d6:	78fa      	ldrb	r2, [r7, #3]
 80076d8:	4611      	mov	r1, r2
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80076de:	2300      	movs	r3, #0
}
 80076e0:	4618      	mov	r0, r3
 80076e2:	3708      	adds	r7, #8
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80076e8:	b480      	push	{r7}
 80076ea:	b083      	sub	sp, #12
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80076f0:	2300      	movs	r3, #0
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	370c      	adds	r7, #12
 80076f6:	46bd      	mov	sp, r7
 80076f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fc:	4770      	bx	lr

080076fe <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b084      	sub	sp, #16
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007706:	2300      	movs	r3, #0
 8007708:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2201      	movs	r2, #1
 800770e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00e      	beq.n	800773a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	687a      	ldr	r2, [r7, #4]
 8007726:	6852      	ldr	r2, [r2, #4]
 8007728:	b2d2      	uxtb	r2, r2
 800772a:	4611      	mov	r1, r2
 800772c:	6878      	ldr	r0, [r7, #4]
 800772e:	4798      	blx	r3
 8007730:	4603      	mov	r3, r0
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007736:	2303      	movs	r3, #3
 8007738:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800773a:	7bfb      	ldrb	r3, [r7, #15]
}
 800773c:	4618      	mov	r0, r3
 800773e:	3710      	adds	r7, #16
 8007740:	46bd      	mov	sp, r7
 8007742:	bd80      	pop	{r7, pc}

08007744 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007744:	b480      	push	{r7}
 8007746:	b083      	sub	sp, #12
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	460b      	mov	r3, r1
 800774e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007750:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007752:	4618      	mov	r0, r3
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800775e:	b480      	push	{r7}
 8007760:	b083      	sub	sp, #12
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
 8007766:	460b      	mov	r3, r1
 8007768:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800776a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800776c:	4618      	mov	r0, r3
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b086      	sub	sp, #24
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	460b      	mov	r3, r1
 8007782:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800778c:	2300      	movs	r3, #0
 800778e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	885b      	ldrh	r3, [r3, #2]
 8007794:	b29b      	uxth	r3, r3
 8007796:	68fa      	ldr	r2, [r7, #12]
 8007798:	7812      	ldrb	r2, [r2, #0]
 800779a:	4293      	cmp	r3, r2
 800779c:	d91f      	bls.n	80077de <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 80077a4:	e013      	b.n	80077ce <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 80077a6:	f107 030a 	add.w	r3, r7, #10
 80077aa:	4619      	mov	r1, r3
 80077ac:	6978      	ldr	r0, [r7, #20]
 80077ae:	f000 f81b 	bl	80077e8 <USBD_GetNextDesc>
 80077b2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	785b      	ldrb	r3, [r3, #1]
 80077b8:	2b05      	cmp	r3, #5
 80077ba:	d108      	bne.n	80077ce <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	789b      	ldrb	r3, [r3, #2]
 80077c4:	78fa      	ldrb	r2, [r7, #3]
 80077c6:	429a      	cmp	r2, r3
 80077c8:	d008      	beq.n	80077dc <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80077ca:	2300      	movs	r3, #0
 80077cc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	885b      	ldrh	r3, [r3, #2]
 80077d2:	b29a      	uxth	r2, r3
 80077d4:	897b      	ldrh	r3, [r7, #10]
 80077d6:	429a      	cmp	r2, r3
 80077d8:	d8e5      	bhi.n	80077a6 <USBD_GetEpDesc+0x2e>
 80077da:	e000      	b.n	80077de <USBD_GetEpDesc+0x66>
          break;
 80077dc:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80077de:	693b      	ldr	r3, [r7, #16]
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3718      	adds	r7, #24
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
 80077f0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	881b      	ldrh	r3, [r3, #0]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	7812      	ldrb	r2, [r2, #0]
 80077fe:	4413      	add	r3, r2
 8007800:	b29a      	uxth	r2, r3
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	461a      	mov	r2, r3
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	4413      	add	r3, r2
 8007810:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007812:	68fb      	ldr	r3, [r7, #12]
}
 8007814:	4618      	mov	r0, r3
 8007816:	3714      	adds	r7, #20
 8007818:	46bd      	mov	sp, r7
 800781a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781e:	4770      	bx	lr

08007820 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007820:	b480      	push	{r7}
 8007822:	b087      	sub	sp, #28
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	781b      	ldrb	r3, [r3, #0]
 8007830:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	3301      	adds	r3, #1
 8007836:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800783e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007842:	021b      	lsls	r3, r3, #8
 8007844:	b21a      	sxth	r2, r3
 8007846:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800784a:	4313      	orrs	r3, r2
 800784c:	b21b      	sxth	r3, r3
 800784e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007850:	89fb      	ldrh	r3, [r7, #14]
}
 8007852:	4618      	mov	r0, r3
 8007854:	371c      	adds	r7, #28
 8007856:	46bd      	mov	sp, r7
 8007858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785c:	4770      	bx	lr
	...

08007860 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800786a:	2300      	movs	r3, #0
 800786c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007876:	2b40      	cmp	r3, #64	@ 0x40
 8007878:	d005      	beq.n	8007886 <USBD_StdDevReq+0x26>
 800787a:	2b40      	cmp	r3, #64	@ 0x40
 800787c:	d857      	bhi.n	800792e <USBD_StdDevReq+0xce>
 800787e:	2b00      	cmp	r3, #0
 8007880:	d00f      	beq.n	80078a2 <USBD_StdDevReq+0x42>
 8007882:	2b20      	cmp	r3, #32
 8007884:	d153      	bne.n	800792e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	32ae      	adds	r2, #174	@ 0xae
 8007890:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007894:	689b      	ldr	r3, [r3, #8]
 8007896:	6839      	ldr	r1, [r7, #0]
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	4798      	blx	r3
 800789c:	4603      	mov	r3, r0
 800789e:	73fb      	strb	r3, [r7, #15]
      break;
 80078a0:	e04a      	b.n	8007938 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80078a2:	683b      	ldr	r3, [r7, #0]
 80078a4:	785b      	ldrb	r3, [r3, #1]
 80078a6:	2b09      	cmp	r3, #9
 80078a8:	d83b      	bhi.n	8007922 <USBD_StdDevReq+0xc2>
 80078aa:	a201      	add	r2, pc, #4	@ (adr r2, 80078b0 <USBD_StdDevReq+0x50>)
 80078ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80078b0:	08007905 	.word	0x08007905
 80078b4:	08007919 	.word	0x08007919
 80078b8:	08007923 	.word	0x08007923
 80078bc:	0800790f 	.word	0x0800790f
 80078c0:	08007923 	.word	0x08007923
 80078c4:	080078e3 	.word	0x080078e3
 80078c8:	080078d9 	.word	0x080078d9
 80078cc:	08007923 	.word	0x08007923
 80078d0:	080078fb 	.word	0x080078fb
 80078d4:	080078ed 	.word	0x080078ed
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80078d8:	6839      	ldr	r1, [r7, #0]
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 fa3e 	bl	8007d5c <USBD_GetDescriptor>
          break;
 80078e0:	e024      	b.n	800792c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80078e2:	6839      	ldr	r1, [r7, #0]
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f000 fba3 	bl	8008030 <USBD_SetAddress>
          break;
 80078ea:	e01f      	b.n	800792c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80078ec:	6839      	ldr	r1, [r7, #0]
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 fbe2 	bl	80080b8 <USBD_SetConfig>
 80078f4:	4603      	mov	r3, r0
 80078f6:	73fb      	strb	r3, [r7, #15]
          break;
 80078f8:	e018      	b.n	800792c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80078fa:	6839      	ldr	r1, [r7, #0]
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f000 fc85 	bl	800820c <USBD_GetConfig>
          break;
 8007902:	e013      	b.n	800792c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007904:	6839      	ldr	r1, [r7, #0]
 8007906:	6878      	ldr	r0, [r7, #4]
 8007908:	f000 fcb6 	bl	8008278 <USBD_GetStatus>
          break;
 800790c:	e00e      	b.n	800792c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800790e:	6839      	ldr	r1, [r7, #0]
 8007910:	6878      	ldr	r0, [r7, #4]
 8007912:	f000 fce5 	bl	80082e0 <USBD_SetFeature>
          break;
 8007916:	e009      	b.n	800792c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007918:	6839      	ldr	r1, [r7, #0]
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 fd09 	bl	8008332 <USBD_ClrFeature>
          break;
 8007920:	e004      	b.n	800792c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8007922:	6839      	ldr	r1, [r7, #0]
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 fd60 	bl	80083ea <USBD_CtlError>
          break;
 800792a:	bf00      	nop
      }
      break;
 800792c:	e004      	b.n	8007938 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800792e:	6839      	ldr	r1, [r7, #0]
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f000 fd5a 	bl	80083ea <USBD_CtlError>
      break;
 8007936:	bf00      	nop
  }

  return ret;
 8007938:	7bfb      	ldrb	r3, [r7, #15]
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}
 8007942:	bf00      	nop

08007944 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800794e:	2300      	movs	r3, #0
 8007950:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800795a:	2b40      	cmp	r3, #64	@ 0x40
 800795c:	d005      	beq.n	800796a <USBD_StdItfReq+0x26>
 800795e:	2b40      	cmp	r3, #64	@ 0x40
 8007960:	d852      	bhi.n	8007a08 <USBD_StdItfReq+0xc4>
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <USBD_StdItfReq+0x26>
 8007966:	2b20      	cmp	r3, #32
 8007968:	d14e      	bne.n	8007a08 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007970:	b2db      	uxtb	r3, r3
 8007972:	3b01      	subs	r3, #1
 8007974:	2b02      	cmp	r3, #2
 8007976:	d840      	bhi.n	80079fa <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	889b      	ldrh	r3, [r3, #4]
 800797c:	b2db      	uxtb	r3, r3
 800797e:	2b01      	cmp	r3, #1
 8007980:	d836      	bhi.n	80079f0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	889b      	ldrh	r3, [r3, #4]
 8007986:	b2db      	uxtb	r3, r3
 8007988:	4619      	mov	r1, r3
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	f7ff feda 	bl	8007744 <USBD_CoreFindIF>
 8007990:	4603      	mov	r3, r0
 8007992:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007994:	7bbb      	ldrb	r3, [r7, #14]
 8007996:	2bff      	cmp	r3, #255	@ 0xff
 8007998:	d01d      	beq.n	80079d6 <USBD_StdItfReq+0x92>
 800799a:	7bbb      	ldrb	r3, [r7, #14]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d11a      	bne.n	80079d6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80079a0:	7bba      	ldrb	r2, [r7, #14]
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	32ae      	adds	r2, #174	@ 0xae
 80079a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00f      	beq.n	80079d0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80079b0:	7bba      	ldrb	r2, [r7, #14]
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80079b8:	7bba      	ldrb	r2, [r7, #14]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	32ae      	adds	r2, #174	@ 0xae
 80079be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079c2:	689b      	ldr	r3, [r3, #8]
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	4798      	blx	r3
 80079ca:	4603      	mov	r3, r0
 80079cc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80079ce:	e004      	b.n	80079da <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80079d0:	2303      	movs	r3, #3
 80079d2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80079d4:	e001      	b.n	80079da <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80079d6:	2303      	movs	r3, #3
 80079d8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	88db      	ldrh	r3, [r3, #6]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d110      	bne.n	8007a04 <USBD_StdItfReq+0xc0>
 80079e2:	7bfb      	ldrb	r3, [r7, #15]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d10d      	bne.n	8007a04 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80079e8:	6878      	ldr	r0, [r7, #4]
 80079ea:	f000 fddc 	bl	80085a6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80079ee:	e009      	b.n	8007a04 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80079f0:	6839      	ldr	r1, [r7, #0]
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 fcf9 	bl	80083ea <USBD_CtlError>
          break;
 80079f8:	e004      	b.n	8007a04 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80079fa:	6839      	ldr	r1, [r7, #0]
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f000 fcf4 	bl	80083ea <USBD_CtlError>
          break;
 8007a02:	e000      	b.n	8007a06 <USBD_StdItfReq+0xc2>
          break;
 8007a04:	bf00      	nop
      }
      break;
 8007a06:	e004      	b.n	8007a12 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8007a08:	6839      	ldr	r1, [r7, #0]
 8007a0a:	6878      	ldr	r0, [r7, #4]
 8007a0c:	f000 fced 	bl	80083ea <USBD_CtlError>
      break;
 8007a10:	bf00      	nop
  }

  return ret;
 8007a12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a14:	4618      	mov	r0, r3
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8007a26:	2300      	movs	r3, #0
 8007a28:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	889b      	ldrh	r3, [r3, #4]
 8007a2e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	781b      	ldrb	r3, [r3, #0]
 8007a34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007a38:	2b40      	cmp	r3, #64	@ 0x40
 8007a3a:	d007      	beq.n	8007a4c <USBD_StdEPReq+0x30>
 8007a3c:	2b40      	cmp	r3, #64	@ 0x40
 8007a3e:	f200 8181 	bhi.w	8007d44 <USBD_StdEPReq+0x328>
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d02a      	beq.n	8007a9c <USBD_StdEPReq+0x80>
 8007a46:	2b20      	cmp	r3, #32
 8007a48:	f040 817c 	bne.w	8007d44 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007a4c:	7bbb      	ldrb	r3, [r7, #14]
 8007a4e:	4619      	mov	r1, r3
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f7ff fe84 	bl	800775e <USBD_CoreFindEP>
 8007a56:	4603      	mov	r3, r0
 8007a58:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a5a:	7b7b      	ldrb	r3, [r7, #13]
 8007a5c:	2bff      	cmp	r3, #255	@ 0xff
 8007a5e:	f000 8176 	beq.w	8007d4e <USBD_StdEPReq+0x332>
 8007a62:	7b7b      	ldrb	r3, [r7, #13]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	f040 8172 	bne.w	8007d4e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007a6a:	7b7a      	ldrb	r2, [r7, #13]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007a72:	7b7a      	ldrb	r2, [r7, #13]
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	32ae      	adds	r2, #174	@ 0xae
 8007a78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f000 8165 	beq.w	8007d4e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007a84:	7b7a      	ldrb	r2, [r7, #13]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	32ae      	adds	r2, #174	@ 0xae
 8007a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a8e:	689b      	ldr	r3, [r3, #8]
 8007a90:	6839      	ldr	r1, [r7, #0]
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	4798      	blx	r3
 8007a96:	4603      	mov	r3, r0
 8007a98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007a9a:	e158      	b.n	8007d4e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a9c:	683b      	ldr	r3, [r7, #0]
 8007a9e:	785b      	ldrb	r3, [r3, #1]
 8007aa0:	2b03      	cmp	r3, #3
 8007aa2:	d008      	beq.n	8007ab6 <USBD_StdEPReq+0x9a>
 8007aa4:	2b03      	cmp	r3, #3
 8007aa6:	f300 8147 	bgt.w	8007d38 <USBD_StdEPReq+0x31c>
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f000 809b 	beq.w	8007be6 <USBD_StdEPReq+0x1ca>
 8007ab0:	2b01      	cmp	r3, #1
 8007ab2:	d03c      	beq.n	8007b2e <USBD_StdEPReq+0x112>
 8007ab4:	e140      	b.n	8007d38 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007abc:	b2db      	uxtb	r3, r3
 8007abe:	2b02      	cmp	r3, #2
 8007ac0:	d002      	beq.n	8007ac8 <USBD_StdEPReq+0xac>
 8007ac2:	2b03      	cmp	r3, #3
 8007ac4:	d016      	beq.n	8007af4 <USBD_StdEPReq+0xd8>
 8007ac6:	e02c      	b.n	8007b22 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007ac8:	7bbb      	ldrb	r3, [r7, #14]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d00d      	beq.n	8007aea <USBD_StdEPReq+0xce>
 8007ace:	7bbb      	ldrb	r3, [r7, #14]
 8007ad0:	2b80      	cmp	r3, #128	@ 0x80
 8007ad2:	d00a      	beq.n	8007aea <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007ad4:	7bbb      	ldrb	r3, [r7, #14]
 8007ad6:	4619      	mov	r1, r3
 8007ad8:	6878      	ldr	r0, [r7, #4]
 8007ada:	f003 fd83 	bl	800b5e4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007ade:	2180      	movs	r1, #128	@ 0x80
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f003 fd7f 	bl	800b5e4 <USBD_LL_StallEP>
 8007ae6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007ae8:	e020      	b.n	8007b2c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007aea:	6839      	ldr	r1, [r7, #0]
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 fc7c 	bl	80083ea <USBD_CtlError>
              break;
 8007af2:	e01b      	b.n	8007b2c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	885b      	ldrh	r3, [r3, #2]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d10e      	bne.n	8007b1a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007afc:	7bbb      	ldrb	r3, [r7, #14]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00b      	beq.n	8007b1a <USBD_StdEPReq+0xfe>
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	2b80      	cmp	r3, #128	@ 0x80
 8007b06:	d008      	beq.n	8007b1a <USBD_StdEPReq+0xfe>
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	88db      	ldrh	r3, [r3, #6]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d104      	bne.n	8007b1a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b10:	7bbb      	ldrb	r3, [r7, #14]
 8007b12:	4619      	mov	r1, r3
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f003 fd65 	bl	800b5e4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007b1a:	6878      	ldr	r0, [r7, #4]
 8007b1c:	f000 fd43 	bl	80085a6 <USBD_CtlSendStatus>

              break;
 8007b20:	e004      	b.n	8007b2c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007b22:	6839      	ldr	r1, [r7, #0]
 8007b24:	6878      	ldr	r0, [r7, #4]
 8007b26:	f000 fc60 	bl	80083ea <USBD_CtlError>
              break;
 8007b2a:	bf00      	nop
          }
          break;
 8007b2c:	e109      	b.n	8007d42 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b02      	cmp	r3, #2
 8007b38:	d002      	beq.n	8007b40 <USBD_StdEPReq+0x124>
 8007b3a:	2b03      	cmp	r3, #3
 8007b3c:	d016      	beq.n	8007b6c <USBD_StdEPReq+0x150>
 8007b3e:	e04b      	b.n	8007bd8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007b40:	7bbb      	ldrb	r3, [r7, #14]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d00d      	beq.n	8007b62 <USBD_StdEPReq+0x146>
 8007b46:	7bbb      	ldrb	r3, [r7, #14]
 8007b48:	2b80      	cmp	r3, #128	@ 0x80
 8007b4a:	d00a      	beq.n	8007b62 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b4c:	7bbb      	ldrb	r3, [r7, #14]
 8007b4e:	4619      	mov	r1, r3
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f003 fd47 	bl	800b5e4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b56:	2180      	movs	r1, #128	@ 0x80
 8007b58:	6878      	ldr	r0, [r7, #4]
 8007b5a:	f003 fd43 	bl	800b5e4 <USBD_LL_StallEP>
 8007b5e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b60:	e040      	b.n	8007be4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007b62:	6839      	ldr	r1, [r7, #0]
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 fc40 	bl	80083ea <USBD_CtlError>
              break;
 8007b6a:	e03b      	b.n	8007be4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	885b      	ldrh	r3, [r3, #2]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d136      	bne.n	8007be2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007b74:	7bbb      	ldrb	r3, [r7, #14]
 8007b76:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d004      	beq.n	8007b88 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007b7e:	7bbb      	ldrb	r3, [r7, #14]
 8007b80:	4619      	mov	r1, r3
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f003 fd4d 	bl	800b622 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fd0c 	bl	80085a6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007b8e:	7bbb      	ldrb	r3, [r7, #14]
 8007b90:	4619      	mov	r1, r3
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7ff fde3 	bl	800775e <USBD_CoreFindEP>
 8007b98:	4603      	mov	r3, r0
 8007b9a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b9c:	7b7b      	ldrb	r3, [r7, #13]
 8007b9e:	2bff      	cmp	r3, #255	@ 0xff
 8007ba0:	d01f      	beq.n	8007be2 <USBD_StdEPReq+0x1c6>
 8007ba2:	7b7b      	ldrb	r3, [r7, #13]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d11c      	bne.n	8007be2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007ba8:	7b7a      	ldrb	r2, [r7, #13]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007bb0:	7b7a      	ldrb	r2, [r7, #13]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	32ae      	adds	r2, #174	@ 0xae
 8007bb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d010      	beq.n	8007be2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007bc0:	7b7a      	ldrb	r2, [r7, #13]
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	32ae      	adds	r2, #174	@ 0xae
 8007bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	6839      	ldr	r1, [r7, #0]
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	4798      	blx	r3
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007bd6:	e004      	b.n	8007be2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007bd8:	6839      	ldr	r1, [r7, #0]
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 fc05 	bl	80083ea <USBD_CtlError>
              break;
 8007be0:	e000      	b.n	8007be4 <USBD_StdEPReq+0x1c8>
              break;
 8007be2:	bf00      	nop
          }
          break;
 8007be4:	e0ad      	b.n	8007d42 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bec:	b2db      	uxtb	r3, r3
 8007bee:	2b02      	cmp	r3, #2
 8007bf0:	d002      	beq.n	8007bf8 <USBD_StdEPReq+0x1dc>
 8007bf2:	2b03      	cmp	r3, #3
 8007bf4:	d033      	beq.n	8007c5e <USBD_StdEPReq+0x242>
 8007bf6:	e099      	b.n	8007d2c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bf8:	7bbb      	ldrb	r3, [r7, #14]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d007      	beq.n	8007c0e <USBD_StdEPReq+0x1f2>
 8007bfe:	7bbb      	ldrb	r3, [r7, #14]
 8007c00:	2b80      	cmp	r3, #128	@ 0x80
 8007c02:	d004      	beq.n	8007c0e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007c04:	6839      	ldr	r1, [r7, #0]
 8007c06:	6878      	ldr	r0, [r7, #4]
 8007c08:	f000 fbef 	bl	80083ea <USBD_CtlError>
                break;
 8007c0c:	e093      	b.n	8007d36 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c0e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	da0b      	bge.n	8007c2e <USBD_StdEPReq+0x212>
 8007c16:	7bbb      	ldrb	r3, [r7, #14]
 8007c18:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c1c:	4613      	mov	r3, r2
 8007c1e:	009b      	lsls	r3, r3, #2
 8007c20:	4413      	add	r3, r2
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	3310      	adds	r3, #16
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	4413      	add	r3, r2
 8007c2a:	3304      	adds	r3, #4
 8007c2c:	e00b      	b.n	8007c46 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c2e:	7bbb      	ldrb	r3, [r7, #14]
 8007c30:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c34:	4613      	mov	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	4413      	add	r3, r2
 8007c3a:	009b      	lsls	r3, r3, #2
 8007c3c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	4413      	add	r3, r2
 8007c44:	3304      	adds	r3, #4
 8007c46:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007c4e:	68bb      	ldr	r3, [r7, #8]
 8007c50:	330e      	adds	r3, #14
 8007c52:	2202      	movs	r2, #2
 8007c54:	4619      	mov	r1, r3
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f000 fc44 	bl	80084e4 <USBD_CtlSendData>
              break;
 8007c5c:	e06b      	b.n	8007d36 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007c5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	da11      	bge.n	8007c8a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007c66:	7bbb      	ldrb	r3, [r7, #14]
 8007c68:	f003 020f 	and.w	r2, r3, #15
 8007c6c:	6879      	ldr	r1, [r7, #4]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	009b      	lsls	r3, r3, #2
 8007c72:	4413      	add	r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	440b      	add	r3, r1
 8007c78:	3323      	adds	r3, #35	@ 0x23
 8007c7a:	781b      	ldrb	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d117      	bne.n	8007cb0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007c80:	6839      	ldr	r1, [r7, #0]
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f000 fbb1 	bl	80083ea <USBD_CtlError>
                  break;
 8007c88:	e055      	b.n	8007d36 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007c8a:	7bbb      	ldrb	r3, [r7, #14]
 8007c8c:	f003 020f 	and.w	r2, r3, #15
 8007c90:	6879      	ldr	r1, [r7, #4]
 8007c92:	4613      	mov	r3, r2
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4413      	add	r3, r2
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	440b      	add	r3, r1
 8007c9c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d104      	bne.n	8007cb0 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007ca6:	6839      	ldr	r1, [r7, #0]
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 fb9e 	bl	80083ea <USBD_CtlError>
                  break;
 8007cae:	e042      	b.n	8007d36 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	da0b      	bge.n	8007cd0 <USBD_StdEPReq+0x2b4>
 8007cb8:	7bbb      	ldrb	r3, [r7, #14]
 8007cba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	009b      	lsls	r3, r3, #2
 8007cc2:	4413      	add	r3, r2
 8007cc4:	009b      	lsls	r3, r3, #2
 8007cc6:	3310      	adds	r3, #16
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	4413      	add	r3, r2
 8007ccc:	3304      	adds	r3, #4
 8007cce:	e00b      	b.n	8007ce8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007cd0:	7bbb      	ldrb	r3, [r7, #14]
 8007cd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007cd6:	4613      	mov	r3, r2
 8007cd8:	009b      	lsls	r3, r3, #2
 8007cda:	4413      	add	r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	4413      	add	r3, r2
 8007ce6:	3304      	adds	r3, #4
 8007ce8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007cea:	7bbb      	ldrb	r3, [r7, #14]
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d002      	beq.n	8007cf6 <USBD_StdEPReq+0x2da>
 8007cf0:	7bbb      	ldrb	r3, [r7, #14]
 8007cf2:	2b80      	cmp	r3, #128	@ 0x80
 8007cf4:	d103      	bne.n	8007cfe <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	2200      	movs	r2, #0
 8007cfa:	739a      	strb	r2, [r3, #14]
 8007cfc:	e00e      	b.n	8007d1c <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007cfe:	7bbb      	ldrb	r3, [r7, #14]
 8007d00:	4619      	mov	r1, r3
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f003 fcac 	bl	800b660 <USBD_LL_IsStallEP>
 8007d08:	4603      	mov	r3, r0
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d003      	beq.n	8007d16 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	2201      	movs	r2, #1
 8007d12:	739a      	strb	r2, [r3, #14]
 8007d14:	e002      	b.n	8007d1c <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	2200      	movs	r2, #0
 8007d1a:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	330e      	adds	r3, #14
 8007d20:	2202      	movs	r2, #2
 8007d22:	4619      	mov	r1, r3
 8007d24:	6878      	ldr	r0, [r7, #4]
 8007d26:	f000 fbdd 	bl	80084e4 <USBD_CtlSendData>
              break;
 8007d2a:	e004      	b.n	8007d36 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007d2c:	6839      	ldr	r1, [r7, #0]
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f000 fb5b 	bl	80083ea <USBD_CtlError>
              break;
 8007d34:	bf00      	nop
          }
          break;
 8007d36:	e004      	b.n	8007d42 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007d38:	6839      	ldr	r1, [r7, #0]
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f000 fb55 	bl	80083ea <USBD_CtlError>
          break;
 8007d40:	bf00      	nop
      }
      break;
 8007d42:	e005      	b.n	8007d50 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007d44:	6839      	ldr	r1, [r7, #0]
 8007d46:	6878      	ldr	r0, [r7, #4]
 8007d48:	f000 fb4f 	bl	80083ea <USBD_CtlError>
      break;
 8007d4c:	e000      	b.n	8007d50 <USBD_StdEPReq+0x334>
      break;
 8007d4e:	bf00      	nop
  }

  return ret;
 8007d50:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d52:	4618      	mov	r0, r3
 8007d54:	3710      	adds	r7, #16
 8007d56:	46bd      	mov	sp, r7
 8007d58:	bd80      	pop	{r7, pc}
	...

08007d5c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
 8007d64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d66:	2300      	movs	r3, #0
 8007d68:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007d72:	683b      	ldr	r3, [r7, #0]
 8007d74:	885b      	ldrh	r3, [r3, #2]
 8007d76:	0a1b      	lsrs	r3, r3, #8
 8007d78:	b29b      	uxth	r3, r3
 8007d7a:	3b01      	subs	r3, #1
 8007d7c:	2b06      	cmp	r3, #6
 8007d7e:	f200 8128 	bhi.w	8007fd2 <USBD_GetDescriptor+0x276>
 8007d82:	a201      	add	r2, pc, #4	@ (adr r2, 8007d88 <USBD_GetDescriptor+0x2c>)
 8007d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d88:	08007da5 	.word	0x08007da5
 8007d8c:	08007dbd 	.word	0x08007dbd
 8007d90:	08007dfd 	.word	0x08007dfd
 8007d94:	08007fd3 	.word	0x08007fd3
 8007d98:	08007fd3 	.word	0x08007fd3
 8007d9c:	08007f73 	.word	0x08007f73
 8007da0:	08007f9f 	.word	0x08007f9f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	7c12      	ldrb	r2, [r2, #16]
 8007db0:	f107 0108 	add.w	r1, r7, #8
 8007db4:	4610      	mov	r0, r2
 8007db6:	4798      	blx	r3
 8007db8:	60f8      	str	r0, [r7, #12]
      break;
 8007dba:	e112      	b.n	8007fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	7c1b      	ldrb	r3, [r3, #16]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d10d      	bne.n	8007de0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dcc:	f107 0208 	add.w	r2, r7, #8
 8007dd0:	4610      	mov	r0, r2
 8007dd2:	4798      	blx	r3
 8007dd4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	3301      	adds	r3, #1
 8007dda:	2202      	movs	r2, #2
 8007ddc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007dde:	e100      	b.n	8007fe2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007de6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007de8:	f107 0208 	add.w	r2, r7, #8
 8007dec:	4610      	mov	r0, r2
 8007dee:	4798      	blx	r3
 8007df0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	3301      	adds	r3, #1
 8007df6:	2202      	movs	r2, #2
 8007df8:	701a      	strb	r2, [r3, #0]
      break;
 8007dfa:	e0f2      	b.n	8007fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	885b      	ldrh	r3, [r3, #2]
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	2b05      	cmp	r3, #5
 8007e04:	f200 80ac 	bhi.w	8007f60 <USBD_GetDescriptor+0x204>
 8007e08:	a201      	add	r2, pc, #4	@ (adr r2, 8007e10 <USBD_GetDescriptor+0xb4>)
 8007e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e0e:	bf00      	nop
 8007e10:	08007e29 	.word	0x08007e29
 8007e14:	08007e5d 	.word	0x08007e5d
 8007e18:	08007e91 	.word	0x08007e91
 8007e1c:	08007ec5 	.word	0x08007ec5
 8007e20:	08007ef9 	.word	0x08007ef9
 8007e24:	08007f2d 	.word	0x08007f2d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e2e:	685b      	ldr	r3, [r3, #4]
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00b      	beq.n	8007e4c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	7c12      	ldrb	r2, [r2, #16]
 8007e40:	f107 0108 	add.w	r1, r7, #8
 8007e44:	4610      	mov	r0, r2
 8007e46:	4798      	blx	r3
 8007e48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e4a:	e091      	b.n	8007f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 facb 	bl	80083ea <USBD_CtlError>
            err++;
 8007e54:	7afb      	ldrb	r3, [r7, #11]
 8007e56:	3301      	adds	r3, #1
 8007e58:	72fb      	strb	r3, [r7, #11]
          break;
 8007e5a:	e089      	b.n	8007f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e62:	689b      	ldr	r3, [r3, #8]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00b      	beq.n	8007e80 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e6e:	689b      	ldr	r3, [r3, #8]
 8007e70:	687a      	ldr	r2, [r7, #4]
 8007e72:	7c12      	ldrb	r2, [r2, #16]
 8007e74:	f107 0108 	add.w	r1, r7, #8
 8007e78:	4610      	mov	r0, r2
 8007e7a:	4798      	blx	r3
 8007e7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e7e:	e077      	b.n	8007f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007e80:	6839      	ldr	r1, [r7, #0]
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f000 fab1 	bl	80083ea <USBD_CtlError>
            err++;
 8007e88:	7afb      	ldrb	r3, [r7, #11]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	72fb      	strb	r3, [r7, #11]
          break;
 8007e8e:	e06f      	b.n	8007f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d00b      	beq.n	8007eb4 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	687a      	ldr	r2, [r7, #4]
 8007ea6:	7c12      	ldrb	r2, [r2, #16]
 8007ea8:	f107 0108 	add.w	r1, r7, #8
 8007eac:	4610      	mov	r0, r2
 8007eae:	4798      	blx	r3
 8007eb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007eb2:	e05d      	b.n	8007f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007eb4:	6839      	ldr	r1, [r7, #0]
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 fa97 	bl	80083ea <USBD_CtlError>
            err++;
 8007ebc:	7afb      	ldrb	r3, [r7, #11]
 8007ebe:	3301      	adds	r3, #1
 8007ec0:	72fb      	strb	r3, [r7, #11]
          break;
 8007ec2:	e055      	b.n	8007f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d00b      	beq.n	8007ee8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	7c12      	ldrb	r2, [r2, #16]
 8007edc:	f107 0108 	add.w	r1, r7, #8
 8007ee0:	4610      	mov	r0, r2
 8007ee2:	4798      	blx	r3
 8007ee4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ee6:	e043      	b.n	8007f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007ee8:	6839      	ldr	r1, [r7, #0]
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f000 fa7d 	bl	80083ea <USBD_CtlError>
            err++;
 8007ef0:	7afb      	ldrb	r3, [r7, #11]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	72fb      	strb	r3, [r7, #11]
          break;
 8007ef6:	e03b      	b.n	8007f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007efe:	695b      	ldr	r3, [r3, #20]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d00b      	beq.n	8007f1c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f0a:	695b      	ldr	r3, [r3, #20]
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	7c12      	ldrb	r2, [r2, #16]
 8007f10:	f107 0108 	add.w	r1, r7, #8
 8007f14:	4610      	mov	r0, r2
 8007f16:	4798      	blx	r3
 8007f18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f1a:	e029      	b.n	8007f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f1c:	6839      	ldr	r1, [r7, #0]
 8007f1e:	6878      	ldr	r0, [r7, #4]
 8007f20:	f000 fa63 	bl	80083ea <USBD_CtlError>
            err++;
 8007f24:	7afb      	ldrb	r3, [r7, #11]
 8007f26:	3301      	adds	r3, #1
 8007f28:	72fb      	strb	r3, [r7, #11]
          break;
 8007f2a:	e021      	b.n	8007f70 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f32:	699b      	ldr	r3, [r3, #24]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d00b      	beq.n	8007f50 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f3e:	699b      	ldr	r3, [r3, #24]
 8007f40:	687a      	ldr	r2, [r7, #4]
 8007f42:	7c12      	ldrb	r2, [r2, #16]
 8007f44:	f107 0108 	add.w	r1, r7, #8
 8007f48:	4610      	mov	r0, r2
 8007f4a:	4798      	blx	r3
 8007f4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f4e:	e00f      	b.n	8007f70 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007f50:	6839      	ldr	r1, [r7, #0]
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fa49 	bl	80083ea <USBD_CtlError>
            err++;
 8007f58:	7afb      	ldrb	r3, [r7, #11]
 8007f5a:	3301      	adds	r3, #1
 8007f5c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f5e:	e007      	b.n	8007f70 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007f60:	6839      	ldr	r1, [r7, #0]
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fa41 	bl	80083ea <USBD_CtlError>
          err++;
 8007f68:	7afb      	ldrb	r3, [r7, #11]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007f6e:	bf00      	nop
      }
      break;
 8007f70:	e037      	b.n	8007fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	7c1b      	ldrb	r3, [r3, #16]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d109      	bne.n	8007f8e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f82:	f107 0208 	add.w	r2, r7, #8
 8007f86:	4610      	mov	r0, r2
 8007f88:	4798      	blx	r3
 8007f8a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f8c:	e029      	b.n	8007fe2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007f8e:	6839      	ldr	r1, [r7, #0]
 8007f90:	6878      	ldr	r0, [r7, #4]
 8007f92:	f000 fa2a 	bl	80083ea <USBD_CtlError>
        err++;
 8007f96:	7afb      	ldrb	r3, [r7, #11]
 8007f98:	3301      	adds	r3, #1
 8007f9a:	72fb      	strb	r3, [r7, #11]
      break;
 8007f9c:	e021      	b.n	8007fe2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	7c1b      	ldrb	r3, [r3, #16]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d10d      	bne.n	8007fc2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fae:	f107 0208 	add.w	r2, r7, #8
 8007fb2:	4610      	mov	r0, r2
 8007fb4:	4798      	blx	r3
 8007fb6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	3301      	adds	r3, #1
 8007fbc:	2207      	movs	r2, #7
 8007fbe:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fc0:	e00f      	b.n	8007fe2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8007fc2:	6839      	ldr	r1, [r7, #0]
 8007fc4:	6878      	ldr	r0, [r7, #4]
 8007fc6:	f000 fa10 	bl	80083ea <USBD_CtlError>
        err++;
 8007fca:	7afb      	ldrb	r3, [r7, #11]
 8007fcc:	3301      	adds	r3, #1
 8007fce:	72fb      	strb	r3, [r7, #11]
      break;
 8007fd0:	e007      	b.n	8007fe2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8007fd2:	6839      	ldr	r1, [r7, #0]
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 fa08 	bl	80083ea <USBD_CtlError>
      err++;
 8007fda:	7afb      	ldrb	r3, [r7, #11]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	72fb      	strb	r3, [r7, #11]
      break;
 8007fe0:	bf00      	nop
  }

  if (err != 0U)
 8007fe2:	7afb      	ldrb	r3, [r7, #11]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d11e      	bne.n	8008026 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	88db      	ldrh	r3, [r3, #6]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d016      	beq.n	800801e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8007ff0:	893b      	ldrh	r3, [r7, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d00e      	beq.n	8008014 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	88da      	ldrh	r2, [r3, #6]
 8007ffa:	893b      	ldrh	r3, [r7, #8]
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	bf28      	it	cs
 8008000:	4613      	movcs	r3, r2
 8008002:	b29b      	uxth	r3, r3
 8008004:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008006:	893b      	ldrh	r3, [r7, #8]
 8008008:	461a      	mov	r2, r3
 800800a:	68f9      	ldr	r1, [r7, #12]
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f000 fa69 	bl	80084e4 <USBD_CtlSendData>
 8008012:	e009      	b.n	8008028 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008014:	6839      	ldr	r1, [r7, #0]
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 f9e7 	bl	80083ea <USBD_CtlError>
 800801c:	e004      	b.n	8008028 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 fac1 	bl	80085a6 <USBD_CtlSendStatus>
 8008024:	e000      	b.n	8008028 <USBD_GetDescriptor+0x2cc>
    return;
 8008026:	bf00      	nop
  }
}
 8008028:	3710      	adds	r7, #16
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop

08008030 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008030:	b580      	push	{r7, lr}
 8008032:	b084      	sub	sp, #16
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800803a:	683b      	ldr	r3, [r7, #0]
 800803c:	889b      	ldrh	r3, [r3, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d131      	bne.n	80080a6 <USBD_SetAddress+0x76>
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	88db      	ldrh	r3, [r3, #6]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d12d      	bne.n	80080a6 <USBD_SetAddress+0x76>
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	885b      	ldrh	r3, [r3, #2]
 800804e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008050:	d829      	bhi.n	80080a6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	885b      	ldrh	r3, [r3, #2]
 8008056:	b2db      	uxtb	r3, r3
 8008058:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800805c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b03      	cmp	r3, #3
 8008068:	d104      	bne.n	8008074 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800806a:	6839      	ldr	r1, [r7, #0]
 800806c:	6878      	ldr	r0, [r7, #4]
 800806e:	f000 f9bc 	bl	80083ea <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008072:	e01d      	b.n	80080b0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	7bfa      	ldrb	r2, [r7, #15]
 8008078:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800807c:	7bfb      	ldrb	r3, [r7, #15]
 800807e:	4619      	mov	r1, r3
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f003 fb19 	bl	800b6b8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fa8d 	bl	80085a6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800808c:	7bfb      	ldrb	r3, [r7, #15]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d004      	beq.n	800809c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	2202      	movs	r2, #2
 8008096:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800809a:	e009      	b.n	80080b0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2201      	movs	r2, #1
 80080a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080a4:	e004      	b.n	80080b0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80080a6:	6839      	ldr	r1, [r7, #0]
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	f000 f99e 	bl	80083ea <USBD_CtlError>
  }
}
 80080ae:	bf00      	nop
 80080b0:	bf00      	nop
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b084      	sub	sp, #16
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
 80080c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80080c2:	2300      	movs	r3, #0
 80080c4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	885b      	ldrh	r3, [r3, #2]
 80080ca:	b2da      	uxtb	r2, r3
 80080cc:	4b4e      	ldr	r3, [pc, #312]	@ (8008208 <USBD_SetConfig+0x150>)
 80080ce:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80080d0:	4b4d      	ldr	r3, [pc, #308]	@ (8008208 <USBD_SetConfig+0x150>)
 80080d2:	781b      	ldrb	r3, [r3, #0]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d905      	bls.n	80080e4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80080d8:	6839      	ldr	r1, [r7, #0]
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f985 	bl	80083ea <USBD_CtlError>
    return USBD_FAIL;
 80080e0:	2303      	movs	r3, #3
 80080e2:	e08c      	b.n	80081fe <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080ea:	b2db      	uxtb	r3, r3
 80080ec:	2b02      	cmp	r3, #2
 80080ee:	d002      	beq.n	80080f6 <USBD_SetConfig+0x3e>
 80080f0:	2b03      	cmp	r3, #3
 80080f2:	d029      	beq.n	8008148 <USBD_SetConfig+0x90>
 80080f4:	e075      	b.n	80081e2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80080f6:	4b44      	ldr	r3, [pc, #272]	@ (8008208 <USBD_SetConfig+0x150>)
 80080f8:	781b      	ldrb	r3, [r3, #0]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d020      	beq.n	8008140 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80080fe:	4b42      	ldr	r3, [pc, #264]	@ (8008208 <USBD_SetConfig+0x150>)
 8008100:	781b      	ldrb	r3, [r3, #0]
 8008102:	461a      	mov	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008108:	4b3f      	ldr	r3, [pc, #252]	@ (8008208 <USBD_SetConfig+0x150>)
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	4619      	mov	r1, r3
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7fe ffcd 	bl	80070ae <USBD_SetClassConfig>
 8008114:	4603      	mov	r3, r0
 8008116:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008118:	7bfb      	ldrb	r3, [r7, #15]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d008      	beq.n	8008130 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800811e:	6839      	ldr	r1, [r7, #0]
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f000 f962 	bl	80083ea <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	2202      	movs	r2, #2
 800812a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800812e:	e065      	b.n	80081fc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 fa38 	bl	80085a6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2203      	movs	r2, #3
 800813a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800813e:	e05d      	b.n	80081fc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f000 fa30 	bl	80085a6 <USBD_CtlSendStatus>
      break;
 8008146:	e059      	b.n	80081fc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008148:	4b2f      	ldr	r3, [pc, #188]	@ (8008208 <USBD_SetConfig+0x150>)
 800814a:	781b      	ldrb	r3, [r3, #0]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d112      	bne.n	8008176 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2202      	movs	r2, #2
 8008154:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008158:	4b2b      	ldr	r3, [pc, #172]	@ (8008208 <USBD_SetConfig+0x150>)
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	461a      	mov	r2, r3
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008162:	4b29      	ldr	r3, [pc, #164]	@ (8008208 <USBD_SetConfig+0x150>)
 8008164:	781b      	ldrb	r3, [r3, #0]
 8008166:	4619      	mov	r1, r3
 8008168:	6878      	ldr	r0, [r7, #4]
 800816a:	f7fe ffbc 	bl	80070e6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800816e:	6878      	ldr	r0, [r7, #4]
 8008170:	f000 fa19 	bl	80085a6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008174:	e042      	b.n	80081fc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008176:	4b24      	ldr	r3, [pc, #144]	@ (8008208 <USBD_SetConfig+0x150>)
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	461a      	mov	r2, r3
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	685b      	ldr	r3, [r3, #4]
 8008180:	429a      	cmp	r2, r3
 8008182:	d02a      	beq.n	80081da <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	b2db      	uxtb	r3, r3
 800818a:	4619      	mov	r1, r3
 800818c:	6878      	ldr	r0, [r7, #4]
 800818e:	f7fe ffaa 	bl	80070e6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008192:	4b1d      	ldr	r3, [pc, #116]	@ (8008208 <USBD_SetConfig+0x150>)
 8008194:	781b      	ldrb	r3, [r3, #0]
 8008196:	461a      	mov	r2, r3
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800819c:	4b1a      	ldr	r3, [pc, #104]	@ (8008208 <USBD_SetConfig+0x150>)
 800819e:	781b      	ldrb	r3, [r3, #0]
 80081a0:	4619      	mov	r1, r3
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f7fe ff83 	bl	80070ae <USBD_SetClassConfig>
 80081a8:	4603      	mov	r3, r0
 80081aa:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80081ac:	7bfb      	ldrb	r3, [r7, #15]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d00f      	beq.n	80081d2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80081b2:	6839      	ldr	r1, [r7, #0]
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f000 f918 	bl	80083ea <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	b2db      	uxtb	r3, r3
 80081c0:	4619      	mov	r1, r3
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f7fe ff8f 	bl	80070e6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2202      	movs	r2, #2
 80081cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80081d0:	e014      	b.n	80081fc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f9e7 	bl	80085a6 <USBD_CtlSendStatus>
      break;
 80081d8:	e010      	b.n	80081fc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80081da:	6878      	ldr	r0, [r7, #4]
 80081dc:	f000 f9e3 	bl	80085a6 <USBD_CtlSendStatus>
      break;
 80081e0:	e00c      	b.n	80081fc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80081e2:	6839      	ldr	r1, [r7, #0]
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f900 	bl	80083ea <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80081ea:	4b07      	ldr	r3, [pc, #28]	@ (8008208 <USBD_SetConfig+0x150>)
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	4619      	mov	r1, r3
 80081f0:	6878      	ldr	r0, [r7, #4]
 80081f2:	f7fe ff78 	bl	80070e6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80081f6:	2303      	movs	r3, #3
 80081f8:	73fb      	strb	r3, [r7, #15]
      break;
 80081fa:	bf00      	nop
  }

  return ret;
 80081fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80081fe:	4618      	mov	r0, r3
 8008200:	3710      	adds	r7, #16
 8008202:	46bd      	mov	sp, r7
 8008204:	bd80      	pop	{r7, pc}
 8008206:	bf00      	nop
 8008208:	20000514 	.word	0x20000514

0800820c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
 8008214:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008216:	683b      	ldr	r3, [r7, #0]
 8008218:	88db      	ldrh	r3, [r3, #6]
 800821a:	2b01      	cmp	r3, #1
 800821c:	d004      	beq.n	8008228 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800821e:	6839      	ldr	r1, [r7, #0]
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f000 f8e2 	bl	80083ea <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008226:	e023      	b.n	8008270 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800822e:	b2db      	uxtb	r3, r3
 8008230:	2b02      	cmp	r3, #2
 8008232:	dc02      	bgt.n	800823a <USBD_GetConfig+0x2e>
 8008234:	2b00      	cmp	r3, #0
 8008236:	dc03      	bgt.n	8008240 <USBD_GetConfig+0x34>
 8008238:	e015      	b.n	8008266 <USBD_GetConfig+0x5a>
 800823a:	2b03      	cmp	r3, #3
 800823c:	d00b      	beq.n	8008256 <USBD_GetConfig+0x4a>
 800823e:	e012      	b.n	8008266 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	2200      	movs	r2, #0
 8008244:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	3308      	adds	r3, #8
 800824a:	2201      	movs	r2, #1
 800824c:	4619      	mov	r1, r3
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 f948 	bl	80084e4 <USBD_CtlSendData>
        break;
 8008254:	e00c      	b.n	8008270 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	3304      	adds	r3, #4
 800825a:	2201      	movs	r2, #1
 800825c:	4619      	mov	r1, r3
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f940 	bl	80084e4 <USBD_CtlSendData>
        break;
 8008264:	e004      	b.n	8008270 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008266:	6839      	ldr	r1, [r7, #0]
 8008268:	6878      	ldr	r0, [r7, #4]
 800826a:	f000 f8be 	bl	80083ea <USBD_CtlError>
        break;
 800826e:	bf00      	nop
}
 8008270:	bf00      	nop
 8008272:	3708      	adds	r7, #8
 8008274:	46bd      	mov	sp, r7
 8008276:	bd80      	pop	{r7, pc}

08008278 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008278:	b580      	push	{r7, lr}
 800827a:	b082      	sub	sp, #8
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
 8008280:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008288:	b2db      	uxtb	r3, r3
 800828a:	3b01      	subs	r3, #1
 800828c:	2b02      	cmp	r3, #2
 800828e:	d81e      	bhi.n	80082ce <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	88db      	ldrh	r3, [r3, #6]
 8008294:	2b02      	cmp	r3, #2
 8008296:	d004      	beq.n	80082a2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008298:	6839      	ldr	r1, [r7, #0]
 800829a:	6878      	ldr	r0, [r7, #4]
 800829c:	f000 f8a5 	bl	80083ea <USBD_CtlError>
        break;
 80082a0:	e01a      	b.n	80082d8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2201      	movs	r2, #1
 80082a6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d005      	beq.n	80082be <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	f043 0202 	orr.w	r2, r3, #2
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	330c      	adds	r3, #12
 80082c2:	2202      	movs	r2, #2
 80082c4:	4619      	mov	r1, r3
 80082c6:	6878      	ldr	r0, [r7, #4]
 80082c8:	f000 f90c 	bl	80084e4 <USBD_CtlSendData>
      break;
 80082cc:	e004      	b.n	80082d8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80082ce:	6839      	ldr	r1, [r7, #0]
 80082d0:	6878      	ldr	r0, [r7, #4]
 80082d2:	f000 f88a 	bl	80083ea <USBD_CtlError>
      break;
 80082d6:	bf00      	nop
  }
}
 80082d8:	bf00      	nop
 80082da:	3708      	adds	r7, #8
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	6078      	str	r0, [r7, #4]
 80082e8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	885b      	ldrh	r3, [r3, #2]
 80082ee:	2b01      	cmp	r3, #1
 80082f0:	d107      	bne.n	8008302 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 f953 	bl	80085a6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008300:	e013      	b.n	800832a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008302:	683b      	ldr	r3, [r7, #0]
 8008304:	885b      	ldrh	r3, [r3, #2]
 8008306:	2b02      	cmp	r3, #2
 8008308:	d10b      	bne.n	8008322 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	889b      	ldrh	r3, [r3, #4]
 800830e:	0a1b      	lsrs	r3, r3, #8
 8008310:	b29b      	uxth	r3, r3
 8008312:	b2da      	uxtb	r2, r3
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 f943 	bl	80085a6 <USBD_CtlSendStatus>
}
 8008320:	e003      	b.n	800832a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008322:	6839      	ldr	r1, [r7, #0]
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f000 f860 	bl	80083ea <USBD_CtlError>
}
 800832a:	bf00      	nop
 800832c:	3708      	adds	r7, #8
 800832e:	46bd      	mov	sp, r7
 8008330:	bd80      	pop	{r7, pc}

08008332 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008332:	b580      	push	{r7, lr}
 8008334:	b082      	sub	sp, #8
 8008336:	af00      	add	r7, sp, #0
 8008338:	6078      	str	r0, [r7, #4]
 800833a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008342:	b2db      	uxtb	r3, r3
 8008344:	3b01      	subs	r3, #1
 8008346:	2b02      	cmp	r3, #2
 8008348:	d80b      	bhi.n	8008362 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	885b      	ldrh	r3, [r3, #2]
 800834e:	2b01      	cmp	r3, #1
 8008350:	d10c      	bne.n	800836c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f000 f923 	bl	80085a6 <USBD_CtlSendStatus>
      }
      break;
 8008360:	e004      	b.n	800836c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008362:	6839      	ldr	r1, [r7, #0]
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 f840 	bl	80083ea <USBD_CtlError>
      break;
 800836a:	e000      	b.n	800836e <USBD_ClrFeature+0x3c>
      break;
 800836c:	bf00      	nop
  }
}
 800836e:	bf00      	nop
 8008370:	3708      	adds	r7, #8
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008376:	b580      	push	{r7, lr}
 8008378:	b084      	sub	sp, #16
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
 800837e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	781a      	ldrb	r2, [r3, #0]
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	3301      	adds	r3, #1
 8008390:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	781a      	ldrb	r2, [r3, #0]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	3301      	adds	r3, #1
 800839e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f7ff fa3d 	bl	8007820 <SWAPBYTE>
 80083a6:	4603      	mov	r3, r0
 80083a8:	461a      	mov	r2, r3
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	3301      	adds	r3, #1
 80083b2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	3301      	adds	r3, #1
 80083b8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80083ba:	68f8      	ldr	r0, [r7, #12]
 80083bc:	f7ff fa30 	bl	8007820 <SWAPBYTE>
 80083c0:	4603      	mov	r3, r0
 80083c2:	461a      	mov	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	3301      	adds	r3, #1
 80083cc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	3301      	adds	r3, #1
 80083d2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f7ff fa23 	bl	8007820 <SWAPBYTE>
 80083da:	4603      	mov	r3, r0
 80083dc:	461a      	mov	r2, r3
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	80da      	strh	r2, [r3, #6]
}
 80083e2:	bf00      	nop
 80083e4:	3710      	adds	r7, #16
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}

080083ea <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083ea:	b580      	push	{r7, lr}
 80083ec:	b082      	sub	sp, #8
 80083ee:	af00      	add	r7, sp, #0
 80083f0:	6078      	str	r0, [r7, #4]
 80083f2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80083f4:	2180      	movs	r1, #128	@ 0x80
 80083f6:	6878      	ldr	r0, [r7, #4]
 80083f8:	f003 f8f4 	bl	800b5e4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80083fc:	2100      	movs	r1, #0
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f003 f8f0 	bl	800b5e4 <USBD_LL_StallEP>
}
 8008404:	bf00      	nop
 8008406:	3708      	adds	r7, #8
 8008408:	46bd      	mov	sp, r7
 800840a:	bd80      	pop	{r7, pc}

0800840c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800840c:	b580      	push	{r7, lr}
 800840e:	b086      	sub	sp, #24
 8008410:	af00      	add	r7, sp, #0
 8008412:	60f8      	str	r0, [r7, #12]
 8008414:	60b9      	str	r1, [r7, #8]
 8008416:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008418:	2300      	movs	r3, #0
 800841a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d042      	beq.n	80084a8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008426:	6938      	ldr	r0, [r7, #16]
 8008428:	f000 f842 	bl	80084b0 <USBD_GetLen>
 800842c:	4603      	mov	r3, r0
 800842e:	3301      	adds	r3, #1
 8008430:	005b      	lsls	r3, r3, #1
 8008432:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008436:	d808      	bhi.n	800844a <USBD_GetString+0x3e>
 8008438:	6938      	ldr	r0, [r7, #16]
 800843a:	f000 f839 	bl	80084b0 <USBD_GetLen>
 800843e:	4603      	mov	r3, r0
 8008440:	3301      	adds	r3, #1
 8008442:	b29b      	uxth	r3, r3
 8008444:	005b      	lsls	r3, r3, #1
 8008446:	b29a      	uxth	r2, r3
 8008448:	e001      	b.n	800844e <USBD_GetString+0x42>
 800844a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008452:	7dfb      	ldrb	r3, [r7, #23]
 8008454:	68ba      	ldr	r2, [r7, #8]
 8008456:	4413      	add	r3, r2
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	7812      	ldrb	r2, [r2, #0]
 800845c:	701a      	strb	r2, [r3, #0]
  idx++;
 800845e:	7dfb      	ldrb	r3, [r7, #23]
 8008460:	3301      	adds	r3, #1
 8008462:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008464:	7dfb      	ldrb	r3, [r7, #23]
 8008466:	68ba      	ldr	r2, [r7, #8]
 8008468:	4413      	add	r3, r2
 800846a:	2203      	movs	r2, #3
 800846c:	701a      	strb	r2, [r3, #0]
  idx++;
 800846e:	7dfb      	ldrb	r3, [r7, #23]
 8008470:	3301      	adds	r3, #1
 8008472:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008474:	e013      	b.n	800849e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008476:	7dfb      	ldrb	r3, [r7, #23]
 8008478:	68ba      	ldr	r2, [r7, #8]
 800847a:	4413      	add	r3, r2
 800847c:	693a      	ldr	r2, [r7, #16]
 800847e:	7812      	ldrb	r2, [r2, #0]
 8008480:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	3301      	adds	r3, #1
 8008486:	613b      	str	r3, [r7, #16]
    idx++;
 8008488:	7dfb      	ldrb	r3, [r7, #23]
 800848a:	3301      	adds	r3, #1
 800848c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800848e:	7dfb      	ldrb	r3, [r7, #23]
 8008490:	68ba      	ldr	r2, [r7, #8]
 8008492:	4413      	add	r3, r2
 8008494:	2200      	movs	r2, #0
 8008496:	701a      	strb	r2, [r3, #0]
    idx++;
 8008498:	7dfb      	ldrb	r3, [r7, #23]
 800849a:	3301      	adds	r3, #1
 800849c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800849e:	693b      	ldr	r3, [r7, #16]
 80084a0:	781b      	ldrb	r3, [r3, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d1e7      	bne.n	8008476 <USBD_GetString+0x6a>
 80084a6:	e000      	b.n	80084aa <USBD_GetString+0x9e>
    return;
 80084a8:	bf00      	nop
  }
}
 80084aa:	3718      	adds	r7, #24
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80084b0:	b480      	push	{r7}
 80084b2:	b085      	sub	sp, #20
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80084c0:	e005      	b.n	80084ce <USBD_GetLen+0x1e>
  {
    len++;
 80084c2:	7bfb      	ldrb	r3, [r7, #15]
 80084c4:	3301      	adds	r3, #1
 80084c6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	3301      	adds	r3, #1
 80084cc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	781b      	ldrb	r3, [r3, #0]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d1f5      	bne.n	80084c2 <USBD_GetLen+0x12>
  }

  return len;
 80084d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084d8:	4618      	mov	r0, r3
 80084da:	3714      	adds	r7, #20
 80084dc:	46bd      	mov	sp, r7
 80084de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e2:	4770      	bx	lr

080084e4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	60f8      	str	r0, [r7, #12]
 80084ec:	60b9      	str	r1, [r7, #8]
 80084ee:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2202      	movs	r2, #2
 80084f4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	68ba      	ldr	r2, [r7, #8]
 8008502:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	68ba      	ldr	r2, [r7, #8]
 800850e:	2100      	movs	r1, #0
 8008510:	68f8      	ldr	r0, [r7, #12]
 8008512:	f003 f8f0 	bl	800b6f6 <USBD_LL_Transmit>

  return USBD_OK;
 8008516:	2300      	movs	r3, #0
}
 8008518:	4618      	mov	r0, r3
 800851a:	3710      	adds	r7, #16
 800851c:	46bd      	mov	sp, r7
 800851e:	bd80      	pop	{r7, pc}

08008520 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b084      	sub	sp, #16
 8008524:	af00      	add	r7, sp, #0
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	60b9      	str	r1, [r7, #8]
 800852a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	2100      	movs	r1, #0
 8008532:	68f8      	ldr	r0, [r7, #12]
 8008534:	f003 f8df 	bl	800b6f6 <USBD_LL_Transmit>

  return USBD_OK;
 8008538:	2300      	movs	r3, #0
}
 800853a:	4618      	mov	r0, r3
 800853c:	3710      	adds	r7, #16
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}

08008542 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008542:	b580      	push	{r7, lr}
 8008544:	b084      	sub	sp, #16
 8008546:	af00      	add	r7, sp, #0
 8008548:	60f8      	str	r0, [r7, #12]
 800854a:	60b9      	str	r1, [r7, #8]
 800854c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2203      	movs	r2, #3
 8008552:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	68ba      	ldr	r2, [r7, #8]
 8008562:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	2100      	movs	r1, #0
 8008574:	68f8      	ldr	r0, [r7, #12]
 8008576:	f003 f8df 	bl	800b738 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800857a:	2300      	movs	r3, #0
}
 800857c:	4618      	mov	r0, r3
 800857e:	3710      	adds	r7, #16
 8008580:	46bd      	mov	sp, r7
 8008582:	bd80      	pop	{r7, pc}

08008584 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b084      	sub	sp, #16
 8008588:	af00      	add	r7, sp, #0
 800858a:	60f8      	str	r0, [r7, #12]
 800858c:	60b9      	str	r1, [r7, #8]
 800858e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	68ba      	ldr	r2, [r7, #8]
 8008594:	2100      	movs	r1, #0
 8008596:	68f8      	ldr	r0, [r7, #12]
 8008598:	f003 f8ce 	bl	800b738 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800859c:	2300      	movs	r3, #0
}
 800859e:	4618      	mov	r0, r3
 80085a0:	3710      	adds	r7, #16
 80085a2:	46bd      	mov	sp, r7
 80085a4:	bd80      	pop	{r7, pc}

080085a6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80085a6:	b580      	push	{r7, lr}
 80085a8:	b082      	sub	sp, #8
 80085aa:	af00      	add	r7, sp, #0
 80085ac:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2204      	movs	r2, #4
 80085b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80085b6:	2300      	movs	r3, #0
 80085b8:	2200      	movs	r2, #0
 80085ba:	2100      	movs	r1, #0
 80085bc:	6878      	ldr	r0, [r7, #4]
 80085be:	f003 f89a 	bl	800b6f6 <USBD_LL_Transmit>

  return USBD_OK;
 80085c2:	2300      	movs	r3, #0
}
 80085c4:	4618      	mov	r0, r3
 80085c6:	3708      	adds	r7, #8
 80085c8:	46bd      	mov	sp, r7
 80085ca:	bd80      	pop	{r7, pc}

080085cc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	2205      	movs	r2, #5
 80085d8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085dc:	2300      	movs	r3, #0
 80085de:	2200      	movs	r2, #0
 80085e0:	2100      	movs	r1, #0
 80085e2:	6878      	ldr	r0, [r7, #4]
 80085e4:	f003 f8a8 	bl	800b738 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085e8:	2300      	movs	r3, #0
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3708      	adds	r7, #8
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80085f2:	b480      	push	{r7}
 80085f4:	b085      	sub	sp, #20
 80085f6:	af00      	add	r7, sp, #0
 80085f8:	4603      	mov	r3, r0
 80085fa:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80085fc:	2300      	movs	r3, #0
 80085fe:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008600:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008604:	2b84      	cmp	r3, #132	@ 0x84
 8008606:	d005      	beq.n	8008614 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008608:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	4413      	add	r3, r2
 8008610:	3303      	adds	r3, #3
 8008612:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008614:	68fb      	ldr	r3, [r7, #12]
}
 8008616:	4618      	mov	r0, r3
 8008618:	3714      	adds	r7, #20
 800861a:	46bd      	mov	sp, r7
 800861c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008620:	4770      	bx	lr

08008622 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8008622:	b480      	push	{r7}
 8008624:	b083      	sub	sp, #12
 8008626:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008628:	f3ef 8305 	mrs	r3, IPSR
 800862c:	607b      	str	r3, [r7, #4]
  return(result);
 800862e:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8008630:	2b00      	cmp	r3, #0
 8008632:	bf14      	ite	ne
 8008634:	2301      	movne	r3, #1
 8008636:	2300      	moveq	r3, #0
 8008638:	b2db      	uxtb	r3, r3
}
 800863a:	4618      	mov	r0, r3
 800863c:	370c      	adds	r7, #12
 800863e:	46bd      	mov	sp, r7
 8008640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008644:	4770      	bx	lr

08008646 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008646:	b580      	push	{r7, lr}
 8008648:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800864a:	f001 f93f 	bl	80098cc <vTaskStartScheduler>
  
  return osOK;
 800864e:	2300      	movs	r3, #0
}
 8008650:	4618      	mov	r0, r3
 8008652:	bd80      	pop	{r7, pc}

08008654 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8008654:	b580      	push	{r7, lr}
 8008656:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8008658:	f7ff ffe3 	bl	8008622 <inHandlerMode>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d003      	beq.n	800866a <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8008662:	f001 fa59 	bl	8009b18 <xTaskGetTickCountFromISR>
 8008666:	4603      	mov	r3, r0
 8008668:	e002      	b.n	8008670 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800866a:	f001 fa45 	bl	8009af8 <xTaskGetTickCount>
 800866e:	4603      	mov	r3, r0
  }
}
 8008670:	4618      	mov	r0, r3
 8008672:	bd80      	pop	{r7, pc}

08008674 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008676:	b089      	sub	sp, #36	@ 0x24
 8008678:	af04      	add	r7, sp, #16
 800867a:	6078      	str	r0, [r7, #4]
 800867c:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	695b      	ldr	r3, [r3, #20]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d020      	beq.n	80086c8 <osThreadCreate+0x54>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	699b      	ldr	r3, [r3, #24]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d01c      	beq.n	80086c8 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	685c      	ldr	r4, [r3, #4]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	691e      	ldr	r6, [r3, #16]
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086a0:	4618      	mov	r0, r3
 80086a2:	f7ff ffa6 	bl	80085f2 <makeFreeRtosPriority>
 80086a6:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	695b      	ldr	r3, [r3, #20]
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086b0:	9202      	str	r2, [sp, #8]
 80086b2:	9301      	str	r3, [sp, #4]
 80086b4:	9100      	str	r1, [sp, #0]
 80086b6:	683b      	ldr	r3, [r7, #0]
 80086b8:	4632      	mov	r2, r6
 80086ba:	4629      	mov	r1, r5
 80086bc:	4620      	mov	r0, r4
 80086be:	f000 ff1f 	bl	8009500 <xTaskCreateStatic>
 80086c2:	4603      	mov	r3, r0
 80086c4:	60fb      	str	r3, [r7, #12]
 80086c6:	e01c      	b.n	8008702 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	685c      	ldr	r4, [r3, #4]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086d4:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80086dc:	4618      	mov	r0, r3
 80086de:	f7ff ff88 	bl	80085f2 <makeFreeRtosPriority>
 80086e2:	4602      	mov	r2, r0
 80086e4:	f107 030c 	add.w	r3, r7, #12
 80086e8:	9301      	str	r3, [sp, #4]
 80086ea:	9200      	str	r2, [sp, #0]
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	4632      	mov	r2, r6
 80086f0:	4629      	mov	r1, r5
 80086f2:	4620      	mov	r0, r4
 80086f4:	f000 ff64 	bl	80095c0 <xTaskCreate>
 80086f8:	4603      	mov	r3, r0
 80086fa:	2b01      	cmp	r3, #1
 80086fc:	d001      	beq.n	8008702 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80086fe:	2300      	movs	r3, #0
 8008700:	e000      	b.n	8008704 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008702:	68fb      	ldr	r3, [r7, #12]
}
 8008704:	4618      	mov	r0, r3
 8008706:	3714      	adds	r7, #20
 8008708:	46bd      	mov	sp, r7
 800870a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800870c <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b084      	sub	sp, #16
 8008710:	af00      	add	r7, sp, #0
 8008712:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d001      	beq.n	8008722 <osDelay+0x16>
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	e000      	b.n	8008724 <osDelay+0x18>
 8008722:	2301      	movs	r3, #1
 8008724:	4618      	mov	r0, r3
 8008726:	f001 f89b 	bl	8009860 <vTaskDelay>
  
  return osOK;
 800872a:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800872c:	4618      	mov	r0, r3
 800872e:	3710      	adds	r7, #16
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}

08008734 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8008734:	b590      	push	{r4, r7, lr}
 8008736:	b085      	sub	sp, #20
 8008738:	af02      	add	r7, sp, #8
 800873a:	6078      	str	r0, [r7, #4]
 800873c:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	2b00      	cmp	r3, #0
 8008744:	d011      	beq.n	800876a <osMessageCreate+0x36>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	68db      	ldr	r3, [r3, #12]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d00d      	beq.n	800876a <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6818      	ldr	r0, [r3, #0]
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6859      	ldr	r1, [r3, #4]
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	689a      	ldr	r2, [r3, #8]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	68db      	ldr	r3, [r3, #12]
 800875e:	2400      	movs	r4, #0
 8008760:	9400      	str	r4, [sp, #0]
 8008762:	f000 f9e1 	bl	8008b28 <xQueueGenericCreateStatic>
 8008766:	4603      	mov	r3, r0
 8008768:	e008      	b.n	800877c <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	6818      	ldr	r0, [r3, #0]
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	685b      	ldr	r3, [r3, #4]
 8008772:	2200      	movs	r2, #0
 8008774:	4619      	mov	r1, r3
 8008776:	f000 fa54 	bl	8008c22 <xQueueGenericCreate>
 800877a:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800877c:	4618      	mov	r0, r3
 800877e:	370c      	adds	r7, #12
 8008780:	46bd      	mov	sp, r7
 8008782:	bd90      	pop	{r4, r7, pc}

08008784 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b086      	sub	sp, #24
 8008788:	af00      	add	r7, sp, #0
 800878a:	60f8      	str	r0, [r7, #12]
 800878c:	60b9      	str	r1, [r7, #8]
 800878e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8008790:	2300      	movs	r3, #0
 8008792:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8008798:	697b      	ldr	r3, [r7, #20]
 800879a:	2b00      	cmp	r3, #0
 800879c:	d101      	bne.n	80087a2 <osMessagePut+0x1e>
    ticks = 1;
 800879e:	2301      	movs	r3, #1
 80087a0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 80087a2:	f7ff ff3e 	bl	8008622 <inHandlerMode>
 80087a6:	4603      	mov	r3, r0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d018      	beq.n	80087de <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 80087ac:	f107 0210 	add.w	r2, r7, #16
 80087b0:	f107 0108 	add.w	r1, r7, #8
 80087b4:	2300      	movs	r3, #0
 80087b6:	68f8      	ldr	r0, [r7, #12]
 80087b8:	f000 fb90 	bl	8008edc <xQueueGenericSendFromISR>
 80087bc:	4603      	mov	r3, r0
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d001      	beq.n	80087c6 <osMessagePut+0x42>
      return osErrorOS;
 80087c2:	23ff      	movs	r3, #255	@ 0xff
 80087c4:	e018      	b.n	80087f8 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d014      	beq.n	80087f6 <osMessagePut+0x72>
 80087cc:	4b0c      	ldr	r3, [pc, #48]	@ (8008800 <osMessagePut+0x7c>)
 80087ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087d2:	601a      	str	r2, [r3, #0]
 80087d4:	f3bf 8f4f 	dsb	sy
 80087d8:	f3bf 8f6f 	isb	sy
 80087dc:	e00b      	b.n	80087f6 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 80087de:	f107 0108 	add.w	r1, r7, #8
 80087e2:	2300      	movs	r3, #0
 80087e4:	697a      	ldr	r2, [r7, #20]
 80087e6:	68f8      	ldr	r0, [r7, #12]
 80087e8:	f000 fa76 	bl	8008cd8 <xQueueGenericSend>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d001      	beq.n	80087f6 <osMessagePut+0x72>
      return osErrorOS;
 80087f2:	23ff      	movs	r3, #255	@ 0xff
 80087f4:	e000      	b.n	80087f8 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 80087f6:	2300      	movs	r3, #0
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	3718      	adds	r7, #24
 80087fc:	46bd      	mov	sp, r7
 80087fe:	bd80      	pop	{r7, pc}
 8008800:	e000ed04 	.word	0xe000ed04

08008804 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8008804:	b590      	push	{r4, r7, lr}
 8008806:	b08b      	sub	sp, #44	@ 0x2c
 8008808:	af00      	add	r7, sp, #0
 800880a:	60f8      	str	r0, [r7, #12]
 800880c:	60b9      	str	r1, [r7, #8]
 800880e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8008810:	68bb      	ldr	r3, [r7, #8]
 8008812:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8008814:	2300      	movs	r3, #0
 8008816:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d10a      	bne.n	8008834 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800881e:	2380      	movs	r3, #128	@ 0x80
 8008820:	617b      	str	r3, [r7, #20]
    return event;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	461c      	mov	r4, r3
 8008826:	f107 0314 	add.w	r3, r7, #20
 800882a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800882e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008832:	e054      	b.n	80088de <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8008834:	2300      	movs	r3, #0
 8008836:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8008838:	2300      	movs	r3, #0
 800883a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008842:	d103      	bne.n	800884c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8008844:	f04f 33ff 	mov.w	r3, #4294967295
 8008848:	627b      	str	r3, [r7, #36]	@ 0x24
 800884a:	e009      	b.n	8008860 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d006      	beq.n	8008860 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8008856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008858:	2b00      	cmp	r3, #0
 800885a:	d101      	bne.n	8008860 <osMessageGet+0x5c>
      ticks = 1;
 800885c:	2301      	movs	r3, #1
 800885e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8008860:	f7ff fedf 	bl	8008622 <inHandlerMode>
 8008864:	4603      	mov	r3, r0
 8008866:	2b00      	cmp	r3, #0
 8008868:	d01c      	beq.n	80088a4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800886a:	f107 0220 	add.w	r2, r7, #32
 800886e:	f107 0314 	add.w	r3, r7, #20
 8008872:	3304      	adds	r3, #4
 8008874:	4619      	mov	r1, r3
 8008876:	68b8      	ldr	r0, [r7, #8]
 8008878:	f000 fcb0 	bl	80091dc <xQueueReceiveFromISR>
 800887c:	4603      	mov	r3, r0
 800887e:	2b01      	cmp	r3, #1
 8008880:	d102      	bne.n	8008888 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8008882:	2310      	movs	r3, #16
 8008884:	617b      	str	r3, [r7, #20]
 8008886:	e001      	b.n	800888c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8008888:	2300      	movs	r3, #0
 800888a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800888c:	6a3b      	ldr	r3, [r7, #32]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d01d      	beq.n	80088ce <osMessageGet+0xca>
 8008892:	4b15      	ldr	r3, [pc, #84]	@ (80088e8 <osMessageGet+0xe4>)
 8008894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008898:	601a      	str	r2, [r3, #0]
 800889a:	f3bf 8f4f 	dsb	sy
 800889e:	f3bf 8f6f 	isb	sy
 80088a2:	e014      	b.n	80088ce <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 80088a4:	f107 0314 	add.w	r3, r7, #20
 80088a8:	3304      	adds	r3, #4
 80088aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088ac:	4619      	mov	r1, r3
 80088ae:	68b8      	ldr	r0, [r7, #8]
 80088b0:	f000 fbb2 	bl	8009018 <xQueueReceive>
 80088b4:	4603      	mov	r3, r0
 80088b6:	2b01      	cmp	r3, #1
 80088b8:	d102      	bne.n	80088c0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 80088ba:	2310      	movs	r3, #16
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	e006      	b.n	80088ce <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 80088c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <osMessageGet+0xc6>
 80088c6:	2300      	movs	r3, #0
 80088c8:	e000      	b.n	80088cc <osMessageGet+0xc8>
 80088ca:	2340      	movs	r3, #64	@ 0x40
 80088cc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	461c      	mov	r4, r3
 80088d2:	f107 0314 	add.w	r3, r7, #20
 80088d6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80088da:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 80088de:	68f8      	ldr	r0, [r7, #12]
 80088e0:	372c      	adds	r7, #44	@ 0x2c
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd90      	pop	{r4, r7, pc}
 80088e6:	bf00      	nop
 80088e8:	e000ed04 	.word	0xe000ed04

080088ec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f103 0208 	add.w	r2, r3, #8
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f04f 32ff 	mov.w	r2, #4294967295
 8008904:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f103 0208 	add.w	r2, r3, #8
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f103 0208 	add.w	r2, r3, #8
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	2200      	movs	r2, #0
 800891e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008920:	bf00      	nop
 8008922:	370c      	adds	r7, #12
 8008924:	46bd      	mov	sp, r7
 8008926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800892a:	4770      	bx	lr

0800892c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800892c:	b480      	push	{r7}
 800892e:	b083      	sub	sp, #12
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800893a:	bf00      	nop
 800893c:	370c      	adds	r7, #12
 800893e:	46bd      	mov	sp, r7
 8008940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008944:	4770      	bx	lr

08008946 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008946:	b480      	push	{r7}
 8008948:	b085      	sub	sp, #20
 800894a:	af00      	add	r7, sp, #0
 800894c:	6078      	str	r0, [r7, #4]
 800894e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	689a      	ldr	r2, [r3, #8]
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	683a      	ldr	r2, [r7, #0]
 800896a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	683a      	ldr	r2, [r7, #0]
 8008970:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	1c5a      	adds	r2, r3, #1
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	601a      	str	r2, [r3, #0]
}
 8008982:	bf00      	nop
 8008984:	3714      	adds	r7, #20
 8008986:	46bd      	mov	sp, r7
 8008988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898c:	4770      	bx	lr

0800898e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800898e:	b480      	push	{r7}
 8008990:	b085      	sub	sp, #20
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089a4:	d103      	bne.n	80089ae <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	691b      	ldr	r3, [r3, #16]
 80089aa:	60fb      	str	r3, [r7, #12]
 80089ac:	e00c      	b.n	80089c8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	3308      	adds	r3, #8
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	e002      	b.n	80089bc <vListInsert+0x2e>
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	685b      	ldr	r3, [r3, #4]
 80089ba:	60fb      	str	r3, [r7, #12]
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d2f6      	bcs.n	80089b6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	685a      	ldr	r2, [r3, #4]
 80089cc:	683b      	ldr	r3, [r7, #0]
 80089ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80089d0:	683b      	ldr	r3, [r7, #0]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	683a      	ldr	r2, [r7, #0]
 80089d6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80089d8:	683b      	ldr	r3, [r7, #0]
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	683a      	ldr	r2, [r7, #0]
 80089e2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	687a      	ldr	r2, [r7, #4]
 80089e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	1c5a      	adds	r2, r3, #1
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	601a      	str	r2, [r3, #0]
}
 80089f4:	bf00      	nop
 80089f6:	3714      	adds	r7, #20
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	691b      	ldr	r3, [r3, #16]
 8008a0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	685b      	ldr	r3, [r3, #4]
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	6892      	ldr	r2, [r2, #8]
 8008a16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	689b      	ldr	r3, [r3, #8]
 8008a1c:	687a      	ldr	r2, [r7, #4]
 8008a1e:	6852      	ldr	r2, [r2, #4]
 8008a20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d103      	bne.n	8008a34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	689a      	ldr	r2, [r3, #8]
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	1e5a      	subs	r2, r3, #1
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3714      	adds	r7, #20
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a52:	4770      	bx	lr

08008a54 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b084      	sub	sp, #16
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d10b      	bne.n	8008a80 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a6c:	f383 8811 	msr	BASEPRI, r3
 8008a70:	f3bf 8f6f 	isb	sy
 8008a74:	f3bf 8f4f 	dsb	sy
 8008a78:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008a7a:	bf00      	nop
 8008a7c:	bf00      	nop
 8008a7e:	e7fd      	b.n	8008a7c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a80:	f001 feb2 	bl	800a7e8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a8c:	68f9      	ldr	r1, [r7, #12]
 8008a8e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008a90:	fb01 f303 	mul.w	r3, r1, r3
 8008a94:	441a      	add	r2, r3
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681a      	ldr	r2, [r3, #0]
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ab0:	3b01      	subs	r3, #1
 8008ab2:	68f9      	ldr	r1, [r7, #12]
 8008ab4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008ab6:	fb01 f303 	mul.w	r3, r1, r3
 8008aba:	441a      	add	r2, r3
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	22ff      	movs	r2, #255	@ 0xff
 8008ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	22ff      	movs	r2, #255	@ 0xff
 8008acc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008ad0:	683b      	ldr	r3, [r7, #0]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d114      	bne.n	8008b00 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	691b      	ldr	r3, [r3, #16]
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d01a      	beq.n	8008b14 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	3310      	adds	r3, #16
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	f001 f96e 	bl	8009dc4 <xTaskRemoveFromEventList>
 8008ae8:	4603      	mov	r3, r0
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d012      	beq.n	8008b14 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008aee:	4b0d      	ldr	r3, [pc, #52]	@ (8008b24 <xQueueGenericReset+0xd0>)
 8008af0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008af4:	601a      	str	r2, [r3, #0]
 8008af6:	f3bf 8f4f 	dsb	sy
 8008afa:	f3bf 8f6f 	isb	sy
 8008afe:	e009      	b.n	8008b14 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	3310      	adds	r3, #16
 8008b04:	4618      	mov	r0, r3
 8008b06:	f7ff fef1 	bl	80088ec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	3324      	adds	r3, #36	@ 0x24
 8008b0e:	4618      	mov	r0, r3
 8008b10:	f7ff feec 	bl	80088ec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008b14:	f001 fe9a 	bl	800a84c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008b18:	2301      	movs	r3, #1
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}
 8008b22:	bf00      	nop
 8008b24:	e000ed04 	.word	0xe000ed04

08008b28 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008b28:	b580      	push	{r7, lr}
 8008b2a:	b08e      	sub	sp, #56	@ 0x38
 8008b2c:	af02      	add	r7, sp, #8
 8008b2e:	60f8      	str	r0, [r7, #12]
 8008b30:	60b9      	str	r1, [r7, #8]
 8008b32:	607a      	str	r2, [r7, #4]
 8008b34:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d10b      	bne.n	8008b54 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b40:	f383 8811 	msr	BASEPRI, r3
 8008b44:	f3bf 8f6f 	isb	sy
 8008b48:	f3bf 8f4f 	dsb	sy
 8008b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b4e:	bf00      	nop
 8008b50:	bf00      	nop
 8008b52:	e7fd      	b.n	8008b50 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d10b      	bne.n	8008b72 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b5e:	f383 8811 	msr	BASEPRI, r3
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	f3bf 8f4f 	dsb	sy
 8008b6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b6c:	bf00      	nop
 8008b6e:	bf00      	nop
 8008b70:	e7fd      	b.n	8008b6e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d002      	beq.n	8008b7e <xQueueGenericCreateStatic+0x56>
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d001      	beq.n	8008b82 <xQueueGenericCreateStatic+0x5a>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e000      	b.n	8008b84 <xQueueGenericCreateStatic+0x5c>
 8008b82:	2300      	movs	r3, #0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d10b      	bne.n	8008ba0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8c:	f383 8811 	msr	BASEPRI, r3
 8008b90:	f3bf 8f6f 	isb	sy
 8008b94:	f3bf 8f4f 	dsb	sy
 8008b98:	623b      	str	r3, [r7, #32]
}
 8008b9a:	bf00      	nop
 8008b9c:	bf00      	nop
 8008b9e:	e7fd      	b.n	8008b9c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d102      	bne.n	8008bac <xQueueGenericCreateStatic+0x84>
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d101      	bne.n	8008bb0 <xQueueGenericCreateStatic+0x88>
 8008bac:	2301      	movs	r3, #1
 8008bae:	e000      	b.n	8008bb2 <xQueueGenericCreateStatic+0x8a>
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d10b      	bne.n	8008bce <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bba:	f383 8811 	msr	BASEPRI, r3
 8008bbe:	f3bf 8f6f 	isb	sy
 8008bc2:	f3bf 8f4f 	dsb	sy
 8008bc6:	61fb      	str	r3, [r7, #28]
}
 8008bc8:	bf00      	nop
 8008bca:	bf00      	nop
 8008bcc:	e7fd      	b.n	8008bca <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008bce:	2348      	movs	r3, #72	@ 0x48
 8008bd0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008bd2:	697b      	ldr	r3, [r7, #20]
 8008bd4:	2b48      	cmp	r3, #72	@ 0x48
 8008bd6:	d00b      	beq.n	8008bf0 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bdc:	f383 8811 	msr	BASEPRI, r3
 8008be0:	f3bf 8f6f 	isb	sy
 8008be4:	f3bf 8f4f 	dsb	sy
 8008be8:	61bb      	str	r3, [r7, #24]
}
 8008bea:	bf00      	nop
 8008bec:	bf00      	nop
 8008bee:	e7fd      	b.n	8008bec <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008bf0:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008bf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d00d      	beq.n	8008c18 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008bfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008bfe:	2201      	movs	r2, #1
 8008c00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c04:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c0a:	9300      	str	r3, [sp, #0]
 8008c0c:	4613      	mov	r3, r2
 8008c0e:	687a      	ldr	r2, [r7, #4]
 8008c10:	68b9      	ldr	r1, [r7, #8]
 8008c12:	68f8      	ldr	r0, [r7, #12]
 8008c14:	f000 f840 	bl	8008c98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3730      	adds	r7, #48	@ 0x30
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}

08008c22 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008c22:	b580      	push	{r7, lr}
 8008c24:	b08a      	sub	sp, #40	@ 0x28
 8008c26:	af02      	add	r7, sp, #8
 8008c28:	60f8      	str	r0, [r7, #12]
 8008c2a:	60b9      	str	r1, [r7, #8]
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10b      	bne.n	8008c4e <xQueueGenericCreate+0x2c>
	__asm volatile
 8008c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c3a:	f383 8811 	msr	BASEPRI, r3
 8008c3e:	f3bf 8f6f 	isb	sy
 8008c42:	f3bf 8f4f 	dsb	sy
 8008c46:	613b      	str	r3, [r7, #16]
}
 8008c48:	bf00      	nop
 8008c4a:	bf00      	nop
 8008c4c:	e7fd      	b.n	8008c4a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	68ba      	ldr	r2, [r7, #8]
 8008c52:	fb02 f303 	mul.w	r3, r2, r3
 8008c56:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	3348      	adds	r3, #72	@ 0x48
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f001 fee5 	bl	800aa2c <pvPortMalloc>
 8008c62:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d011      	beq.n	8008c8e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008c6a:	69bb      	ldr	r3, [r7, #24]
 8008c6c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008c6e:	697b      	ldr	r3, [r7, #20]
 8008c70:	3348      	adds	r3, #72	@ 0x48
 8008c72:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008c74:	69bb      	ldr	r3, [r7, #24]
 8008c76:	2200      	movs	r2, #0
 8008c78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c7c:	79fa      	ldrb	r2, [r7, #7]
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	9300      	str	r3, [sp, #0]
 8008c82:	4613      	mov	r3, r2
 8008c84:	697a      	ldr	r2, [r7, #20]
 8008c86:	68b9      	ldr	r1, [r7, #8]
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f000 f805 	bl	8008c98 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c8e:	69bb      	ldr	r3, [r7, #24]
	}
 8008c90:	4618      	mov	r0, r3
 8008c92:	3720      	adds	r7, #32
 8008c94:	46bd      	mov	sp, r7
 8008c96:	bd80      	pop	{r7, pc}

08008c98 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b084      	sub	sp, #16
 8008c9c:	af00      	add	r7, sp, #0
 8008c9e:	60f8      	str	r0, [r7, #12]
 8008ca0:	60b9      	str	r1, [r7, #8]
 8008ca2:	607a      	str	r2, [r7, #4]
 8008ca4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d103      	bne.n	8008cb4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008cac:	69bb      	ldr	r3, [r7, #24]
 8008cae:	69ba      	ldr	r2, [r7, #24]
 8008cb0:	601a      	str	r2, [r3, #0]
 8008cb2:	e002      	b.n	8008cba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008cb4:	69bb      	ldr	r3, [r7, #24]
 8008cb6:	687a      	ldr	r2, [r7, #4]
 8008cb8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	68fa      	ldr	r2, [r7, #12]
 8008cbe:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	68ba      	ldr	r2, [r7, #8]
 8008cc4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008cc6:	2101      	movs	r1, #1
 8008cc8:	69b8      	ldr	r0, [r7, #24]
 8008cca:	f7ff fec3 	bl	8008a54 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008cce:	bf00      	nop
 8008cd0:	3710      	adds	r7, #16
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}
	...

08008cd8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008cd8:	b580      	push	{r7, lr}
 8008cda:	b08e      	sub	sp, #56	@ 0x38
 8008cdc:	af00      	add	r7, sp, #0
 8008cde:	60f8      	str	r0, [r7, #12]
 8008ce0:	60b9      	str	r1, [r7, #8]
 8008ce2:	607a      	str	r2, [r7, #4]
 8008ce4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d10b      	bne.n	8008d0c <xQueueGenericSend+0x34>
	__asm volatile
 8008cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf8:	f383 8811 	msr	BASEPRI, r3
 8008cfc:	f3bf 8f6f 	isb	sy
 8008d00:	f3bf 8f4f 	dsb	sy
 8008d04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008d06:	bf00      	nop
 8008d08:	bf00      	nop
 8008d0a:	e7fd      	b.n	8008d08 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d103      	bne.n	8008d1a <xQueueGenericSend+0x42>
 8008d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d101      	bne.n	8008d1e <xQueueGenericSend+0x46>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e000      	b.n	8008d20 <xQueueGenericSend+0x48>
 8008d1e:	2300      	movs	r3, #0
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d10b      	bne.n	8008d3c <xQueueGenericSend+0x64>
	__asm volatile
 8008d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d28:	f383 8811 	msr	BASEPRI, r3
 8008d2c:	f3bf 8f6f 	isb	sy
 8008d30:	f3bf 8f4f 	dsb	sy
 8008d34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008d36:	bf00      	nop
 8008d38:	bf00      	nop
 8008d3a:	e7fd      	b.n	8008d38 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d3c:	683b      	ldr	r3, [r7, #0]
 8008d3e:	2b02      	cmp	r3, #2
 8008d40:	d103      	bne.n	8008d4a <xQueueGenericSend+0x72>
 8008d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d46:	2b01      	cmp	r3, #1
 8008d48:	d101      	bne.n	8008d4e <xQueueGenericSend+0x76>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	e000      	b.n	8008d50 <xQueueGenericSend+0x78>
 8008d4e:	2300      	movs	r3, #0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d10b      	bne.n	8008d6c <xQueueGenericSend+0x94>
	__asm volatile
 8008d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d58:	f383 8811 	msr	BASEPRI, r3
 8008d5c:	f3bf 8f6f 	isb	sy
 8008d60:	f3bf 8f4f 	dsb	sy
 8008d64:	623b      	str	r3, [r7, #32]
}
 8008d66:	bf00      	nop
 8008d68:	bf00      	nop
 8008d6a:	e7fd      	b.n	8008d68 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d6c:	f001 f9f0 	bl	800a150 <xTaskGetSchedulerState>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d102      	bne.n	8008d7c <xQueueGenericSend+0xa4>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d101      	bne.n	8008d80 <xQueueGenericSend+0xa8>
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	e000      	b.n	8008d82 <xQueueGenericSend+0xaa>
 8008d80:	2300      	movs	r3, #0
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d10b      	bne.n	8008d9e <xQueueGenericSend+0xc6>
	__asm volatile
 8008d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	61fb      	str	r3, [r7, #28]
}
 8008d98:	bf00      	nop
 8008d9a:	bf00      	nop
 8008d9c:	e7fd      	b.n	8008d9a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d9e:	f001 fd23 	bl	800a7e8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008da8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d302      	bcc.n	8008db4 <xQueueGenericSend+0xdc>
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	2b02      	cmp	r3, #2
 8008db2:	d129      	bne.n	8008e08 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008db4:	683a      	ldr	r2, [r7, #0]
 8008db6:	68b9      	ldr	r1, [r7, #8]
 8008db8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008dba:	f000 fa91 	bl	80092e0 <prvCopyDataToQueue>
 8008dbe:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d010      	beq.n	8008dea <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008dca:	3324      	adds	r3, #36	@ 0x24
 8008dcc:	4618      	mov	r0, r3
 8008dce:	f000 fff9 	bl	8009dc4 <xTaskRemoveFromEventList>
 8008dd2:	4603      	mov	r3, r0
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d013      	beq.n	8008e00 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008dd8:	4b3f      	ldr	r3, [pc, #252]	@ (8008ed8 <xQueueGenericSend+0x200>)
 8008dda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dde:	601a      	str	r2, [r3, #0]
 8008de0:	f3bf 8f4f 	dsb	sy
 8008de4:	f3bf 8f6f 	isb	sy
 8008de8:	e00a      	b.n	8008e00 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008dea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d007      	beq.n	8008e00 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008df0:	4b39      	ldr	r3, [pc, #228]	@ (8008ed8 <xQueueGenericSend+0x200>)
 8008df2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008df6:	601a      	str	r2, [r3, #0]
 8008df8:	f3bf 8f4f 	dsb	sy
 8008dfc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008e00:	f001 fd24 	bl	800a84c <vPortExitCritical>
				return pdPASS;
 8008e04:	2301      	movs	r3, #1
 8008e06:	e063      	b.n	8008ed0 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d103      	bne.n	8008e16 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008e0e:	f001 fd1d 	bl	800a84c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008e12:	2300      	movs	r3, #0
 8008e14:	e05c      	b.n	8008ed0 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d106      	bne.n	8008e2a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e1c:	f107 0314 	add.w	r3, r7, #20
 8008e20:	4618      	mov	r0, r3
 8008e22:	f001 f833 	bl	8009e8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e26:	2301      	movs	r3, #1
 8008e28:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e2a:	f001 fd0f 	bl	800a84c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e2e:	f000 fdb7 	bl	80099a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e32:	f001 fcd9 	bl	800a7e8 <vPortEnterCritical>
 8008e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e3c:	b25b      	sxtb	r3, r3
 8008e3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e42:	d103      	bne.n	8008e4c <xQueueGenericSend+0x174>
 8008e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e46:	2200      	movs	r2, #0
 8008e48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e52:	b25b      	sxtb	r3, r3
 8008e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e58:	d103      	bne.n	8008e62 <xQueueGenericSend+0x18a>
 8008e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e62:	f001 fcf3 	bl	800a84c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e66:	1d3a      	adds	r2, r7, #4
 8008e68:	f107 0314 	add.w	r3, r7, #20
 8008e6c:	4611      	mov	r1, r2
 8008e6e:	4618      	mov	r0, r3
 8008e70:	f001 f822 	bl	8009eb8 <xTaskCheckForTimeOut>
 8008e74:	4603      	mov	r3, r0
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d124      	bne.n	8008ec4 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008e7a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e7c:	f000 fb28 	bl	80094d0 <prvIsQueueFull>
 8008e80:	4603      	mov	r3, r0
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d018      	beq.n	8008eb8 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e88:	3310      	adds	r3, #16
 8008e8a:	687a      	ldr	r2, [r7, #4]
 8008e8c:	4611      	mov	r1, r2
 8008e8e:	4618      	mov	r0, r3
 8008e90:	f000 ff72 	bl	8009d78 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008e94:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008e96:	f000 fab3 	bl	8009400 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008e9a:	f000 fd8f 	bl	80099bc <xTaskResumeAll>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	f47f af7c 	bne.w	8008d9e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8008ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8008ed8 <xQueueGenericSend+0x200>)
 8008ea8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eac:	601a      	str	r2, [r3, #0]
 8008eae:	f3bf 8f4f 	dsb	sy
 8008eb2:	f3bf 8f6f 	isb	sy
 8008eb6:	e772      	b.n	8008d9e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008eb8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008eba:	f000 faa1 	bl	8009400 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ebe:	f000 fd7d 	bl	80099bc <xTaskResumeAll>
 8008ec2:	e76c      	b.n	8008d9e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008ec4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008ec6:	f000 fa9b 	bl	8009400 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008eca:	f000 fd77 	bl	80099bc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008ece:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3738      	adds	r7, #56	@ 0x38
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	e000ed04 	.word	0xe000ed04

08008edc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b090      	sub	sp, #64	@ 0x40
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
 8008ee8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d10b      	bne.n	8008f0c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8008ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef8:	f383 8811 	msr	BASEPRI, r3
 8008efc:	f3bf 8f6f 	isb	sy
 8008f00:	f3bf 8f4f 	dsb	sy
 8008f04:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008f06:	bf00      	nop
 8008f08:	bf00      	nop
 8008f0a:	e7fd      	b.n	8008f08 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d103      	bne.n	8008f1a <xQueueGenericSendFromISR+0x3e>
 8008f12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d101      	bne.n	8008f1e <xQueueGenericSendFromISR+0x42>
 8008f1a:	2301      	movs	r3, #1
 8008f1c:	e000      	b.n	8008f20 <xQueueGenericSendFromISR+0x44>
 8008f1e:	2300      	movs	r3, #0
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d10b      	bne.n	8008f3c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008f24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f28:	f383 8811 	msr	BASEPRI, r3
 8008f2c:	f3bf 8f6f 	isb	sy
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008f36:	bf00      	nop
 8008f38:	bf00      	nop
 8008f3a:	e7fd      	b.n	8008f38 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	2b02      	cmp	r3, #2
 8008f40:	d103      	bne.n	8008f4a <xQueueGenericSendFromISR+0x6e>
 8008f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f46:	2b01      	cmp	r3, #1
 8008f48:	d101      	bne.n	8008f4e <xQueueGenericSendFromISR+0x72>
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	e000      	b.n	8008f50 <xQueueGenericSendFromISR+0x74>
 8008f4e:	2300      	movs	r3, #0
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d10b      	bne.n	8008f6c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008f54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f58:	f383 8811 	msr	BASEPRI, r3
 8008f5c:	f3bf 8f6f 	isb	sy
 8008f60:	f3bf 8f4f 	dsb	sy
 8008f64:	623b      	str	r3, [r7, #32]
}
 8008f66:	bf00      	nop
 8008f68:	bf00      	nop
 8008f6a:	e7fd      	b.n	8008f68 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f6c:	f001 fd1c 	bl	800a9a8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008f70:	f3ef 8211 	mrs	r2, BASEPRI
 8008f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f78:	f383 8811 	msr	BASEPRI, r3
 8008f7c:	f3bf 8f6f 	isb	sy
 8008f80:	f3bf 8f4f 	dsb	sy
 8008f84:	61fa      	str	r2, [r7, #28]
 8008f86:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008f88:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f8a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f94:	429a      	cmp	r2, r3
 8008f96:	d302      	bcc.n	8008f9e <xQueueGenericSendFromISR+0xc2>
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	2b02      	cmp	r3, #2
 8008f9c:	d12f      	bne.n	8008ffe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fa0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008fa4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008fa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008fae:	683a      	ldr	r2, [r7, #0]
 8008fb0:	68b9      	ldr	r1, [r7, #8]
 8008fb2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008fb4:	f000 f994 	bl	80092e0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008fb8:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008fbc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc0:	d112      	bne.n	8008fe8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d016      	beq.n	8008ff8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fcc:	3324      	adds	r3, #36	@ 0x24
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f000 fef8 	bl	8009dc4 <xTaskRemoveFromEventList>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d00e      	beq.n	8008ff8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00b      	beq.n	8008ff8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	601a      	str	r2, [r3, #0]
 8008fe6:	e007      	b.n	8008ff8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008fe8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008fec:	3301      	adds	r3, #1
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	b25a      	sxtb	r2, r3
 8008ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ff4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008ff8:	2301      	movs	r3, #1
 8008ffa:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008ffc:	e001      	b.n	8009002 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008ffe:	2300      	movs	r3, #0
 8009000:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009004:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009006:	697b      	ldr	r3, [r7, #20]
 8009008:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800900c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800900e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009010:	4618      	mov	r0, r3
 8009012:	3740      	adds	r7, #64	@ 0x40
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b08c      	sub	sp, #48	@ 0x30
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009024:	2300      	movs	r3, #0
 8009026:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800902c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800902e:	2b00      	cmp	r3, #0
 8009030:	d10b      	bne.n	800904a <xQueueReceive+0x32>
	__asm volatile
 8009032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009036:	f383 8811 	msr	BASEPRI, r3
 800903a:	f3bf 8f6f 	isb	sy
 800903e:	f3bf 8f4f 	dsb	sy
 8009042:	623b      	str	r3, [r7, #32]
}
 8009044:	bf00      	nop
 8009046:	bf00      	nop
 8009048:	e7fd      	b.n	8009046 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	2b00      	cmp	r3, #0
 800904e:	d103      	bne.n	8009058 <xQueueReceive+0x40>
 8009050:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009054:	2b00      	cmp	r3, #0
 8009056:	d101      	bne.n	800905c <xQueueReceive+0x44>
 8009058:	2301      	movs	r3, #1
 800905a:	e000      	b.n	800905e <xQueueReceive+0x46>
 800905c:	2300      	movs	r3, #0
 800905e:	2b00      	cmp	r3, #0
 8009060:	d10b      	bne.n	800907a <xQueueReceive+0x62>
	__asm volatile
 8009062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009066:	f383 8811 	msr	BASEPRI, r3
 800906a:	f3bf 8f6f 	isb	sy
 800906e:	f3bf 8f4f 	dsb	sy
 8009072:	61fb      	str	r3, [r7, #28]
}
 8009074:	bf00      	nop
 8009076:	bf00      	nop
 8009078:	e7fd      	b.n	8009076 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800907a:	f001 f869 	bl	800a150 <xTaskGetSchedulerState>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d102      	bne.n	800908a <xQueueReceive+0x72>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d101      	bne.n	800908e <xQueueReceive+0x76>
 800908a:	2301      	movs	r3, #1
 800908c:	e000      	b.n	8009090 <xQueueReceive+0x78>
 800908e:	2300      	movs	r3, #0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d10b      	bne.n	80090ac <xQueueReceive+0x94>
	__asm volatile
 8009094:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009098:	f383 8811 	msr	BASEPRI, r3
 800909c:	f3bf 8f6f 	isb	sy
 80090a0:	f3bf 8f4f 	dsb	sy
 80090a4:	61bb      	str	r3, [r7, #24]
}
 80090a6:	bf00      	nop
 80090a8:	bf00      	nop
 80090aa:	e7fd      	b.n	80090a8 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80090ac:	f001 fb9c 	bl	800a7e8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b4:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80090b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d01f      	beq.n	80090fc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80090bc:	68b9      	ldr	r1, [r7, #8]
 80090be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80090c0:	f000 f978 	bl	80093b4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80090c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c6:	1e5a      	subs	r2, r3, #1
 80090c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ca:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090ce:	691b      	ldr	r3, [r3, #16]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d00f      	beq.n	80090f4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090d6:	3310      	adds	r3, #16
 80090d8:	4618      	mov	r0, r3
 80090da:	f000 fe73 	bl	8009dc4 <xTaskRemoveFromEventList>
 80090de:	4603      	mov	r3, r0
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d007      	beq.n	80090f4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80090e4:	4b3c      	ldr	r3, [pc, #240]	@ (80091d8 <xQueueReceive+0x1c0>)
 80090e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80090ea:	601a      	str	r2, [r3, #0]
 80090ec:	f3bf 8f4f 	dsb	sy
 80090f0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80090f4:	f001 fbaa 	bl	800a84c <vPortExitCritical>
				return pdPASS;
 80090f8:	2301      	movs	r3, #1
 80090fa:	e069      	b.n	80091d0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d103      	bne.n	800910a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009102:	f001 fba3 	bl	800a84c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009106:	2300      	movs	r3, #0
 8009108:	e062      	b.n	80091d0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800910a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800910c:	2b00      	cmp	r3, #0
 800910e:	d106      	bne.n	800911e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009110:	f107 0310 	add.w	r3, r7, #16
 8009114:	4618      	mov	r0, r3
 8009116:	f000 feb9 	bl	8009e8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800911a:	2301      	movs	r3, #1
 800911c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800911e:	f001 fb95 	bl	800a84c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009122:	f000 fc3d 	bl	80099a0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009126:	f001 fb5f 	bl	800a7e8 <vPortEnterCritical>
 800912a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800912c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009130:	b25b      	sxtb	r3, r3
 8009132:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009136:	d103      	bne.n	8009140 <xQueueReceive+0x128>
 8009138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800913a:	2200      	movs	r2, #0
 800913c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009140:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009142:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009146:	b25b      	sxtb	r3, r3
 8009148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800914c:	d103      	bne.n	8009156 <xQueueReceive+0x13e>
 800914e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009150:	2200      	movs	r2, #0
 8009152:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009156:	f001 fb79 	bl	800a84c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800915a:	1d3a      	adds	r2, r7, #4
 800915c:	f107 0310 	add.w	r3, r7, #16
 8009160:	4611      	mov	r1, r2
 8009162:	4618      	mov	r0, r3
 8009164:	f000 fea8 	bl	8009eb8 <xTaskCheckForTimeOut>
 8009168:	4603      	mov	r3, r0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d123      	bne.n	80091b6 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800916e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009170:	f000 f998 	bl	80094a4 <prvIsQueueEmpty>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d017      	beq.n	80091aa <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800917a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917c:	3324      	adds	r3, #36	@ 0x24
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	4611      	mov	r1, r2
 8009182:	4618      	mov	r0, r3
 8009184:	f000 fdf8 	bl	8009d78 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009188:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800918a:	f000 f939 	bl	8009400 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800918e:	f000 fc15 	bl	80099bc <xTaskResumeAll>
 8009192:	4603      	mov	r3, r0
 8009194:	2b00      	cmp	r3, #0
 8009196:	d189      	bne.n	80090ac <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009198:	4b0f      	ldr	r3, [pc, #60]	@ (80091d8 <xQueueReceive+0x1c0>)
 800919a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800919e:	601a      	str	r2, [r3, #0]
 80091a0:	f3bf 8f4f 	dsb	sy
 80091a4:	f3bf 8f6f 	isb	sy
 80091a8:	e780      	b.n	80090ac <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80091aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091ac:	f000 f928 	bl	8009400 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80091b0:	f000 fc04 	bl	80099bc <xTaskResumeAll>
 80091b4:	e77a      	b.n	80090ac <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80091b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091b8:	f000 f922 	bl	8009400 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80091bc:	f000 fbfe 	bl	80099bc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80091c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80091c2:	f000 f96f 	bl	80094a4 <prvIsQueueEmpty>
 80091c6:	4603      	mov	r3, r0
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	f43f af6f 	beq.w	80090ac <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80091ce:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	3730      	adds	r7, #48	@ 0x30
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	e000ed04 	.word	0xe000ed04

080091dc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b08e      	sub	sp, #56	@ 0x38
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	60f8      	str	r0, [r7, #12]
 80091e4:	60b9      	str	r1, [r7, #8]
 80091e6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80091ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d10b      	bne.n	800920a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80091f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f6:	f383 8811 	msr	BASEPRI, r3
 80091fa:	f3bf 8f6f 	isb	sy
 80091fe:	f3bf 8f4f 	dsb	sy
 8009202:	623b      	str	r3, [r7, #32]
}
 8009204:	bf00      	nop
 8009206:	bf00      	nop
 8009208:	e7fd      	b.n	8009206 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d103      	bne.n	8009218 <xQueueReceiveFromISR+0x3c>
 8009210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009212:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009214:	2b00      	cmp	r3, #0
 8009216:	d101      	bne.n	800921c <xQueueReceiveFromISR+0x40>
 8009218:	2301      	movs	r3, #1
 800921a:	e000      	b.n	800921e <xQueueReceiveFromISR+0x42>
 800921c:	2300      	movs	r3, #0
 800921e:	2b00      	cmp	r3, #0
 8009220:	d10b      	bne.n	800923a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8009222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009226:	f383 8811 	msr	BASEPRI, r3
 800922a:	f3bf 8f6f 	isb	sy
 800922e:	f3bf 8f4f 	dsb	sy
 8009232:	61fb      	str	r3, [r7, #28]
}
 8009234:	bf00      	nop
 8009236:	bf00      	nop
 8009238:	e7fd      	b.n	8009236 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800923a:	f001 fbb5 	bl	800a9a8 <vPortValidateInterruptPriority>
	__asm volatile
 800923e:	f3ef 8211 	mrs	r2, BASEPRI
 8009242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009246:	f383 8811 	msr	BASEPRI, r3
 800924a:	f3bf 8f6f 	isb	sy
 800924e:	f3bf 8f4f 	dsb	sy
 8009252:	61ba      	str	r2, [r7, #24]
 8009254:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8009256:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009258:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800925a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800925c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800925e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009262:	2b00      	cmp	r3, #0
 8009264:	d02f      	beq.n	80092c6 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8009266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009268:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800926c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009270:	68b9      	ldr	r1, [r7, #8]
 8009272:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009274:	f000 f89e 	bl	80093b4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800927a:	1e5a      	subs	r2, r3, #1
 800927c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009280:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009288:	d112      	bne.n	80092b0 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800928a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800928c:	691b      	ldr	r3, [r3, #16]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d016      	beq.n	80092c0 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009294:	3310      	adds	r3, #16
 8009296:	4618      	mov	r0, r3
 8009298:	f000 fd94 	bl	8009dc4 <xTaskRemoveFromEventList>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d00e      	beq.n	80092c0 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d00b      	beq.n	80092c0 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2201      	movs	r2, #1
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	e007      	b.n	80092c0 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80092b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80092b4:	3301      	adds	r3, #1
 80092b6:	b2db      	uxtb	r3, r3
 80092b8:	b25a      	sxtb	r2, r3
 80092ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80092c0:	2301      	movs	r3, #1
 80092c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80092c4:	e001      	b.n	80092ca <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80092c6:	2300      	movs	r3, #0
 80092c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80092ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092cc:	613b      	str	r3, [r7, #16]
	__asm volatile
 80092ce:	693b      	ldr	r3, [r7, #16]
 80092d0:	f383 8811 	msr	BASEPRI, r3
}
 80092d4:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80092d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80092d8:	4618      	mov	r0, r3
 80092da:	3738      	adds	r7, #56	@ 0x38
 80092dc:	46bd      	mov	sp, r7
 80092de:	bd80      	pop	{r7, pc}

080092e0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80092e0:	b580      	push	{r7, lr}
 80092e2:	b086      	sub	sp, #24
 80092e4:	af00      	add	r7, sp, #0
 80092e6:	60f8      	str	r0, [r7, #12]
 80092e8:	60b9      	str	r1, [r7, #8]
 80092ea:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80092ec:	2300      	movs	r3, #0
 80092ee:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092f4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d10d      	bne.n	800931a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d14d      	bne.n	80093a2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	689b      	ldr	r3, [r3, #8]
 800930a:	4618      	mov	r0, r3
 800930c:	f000 ff3e 	bl	800a18c <xTaskPriorityDisinherit>
 8009310:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	609a      	str	r2, [r3, #8]
 8009318:	e043      	b.n	80093a2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2b00      	cmp	r3, #0
 800931e:	d119      	bne.n	8009354 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6858      	ldr	r0, [r3, #4]
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009328:	461a      	mov	r2, r3
 800932a:	68b9      	ldr	r1, [r7, #8]
 800932c:	f002 fcb9 	bl	800bca2 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	685a      	ldr	r2, [r3, #4]
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009338:	441a      	add	r2, r3
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	685a      	ldr	r2, [r3, #4]
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	429a      	cmp	r2, r3
 8009348:	d32b      	bcc.n	80093a2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	605a      	str	r2, [r3, #4]
 8009352:	e026      	b.n	80093a2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	68d8      	ldr	r0, [r3, #12]
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800935c:	461a      	mov	r2, r3
 800935e:	68b9      	ldr	r1, [r7, #8]
 8009360:	f002 fc9f 	bl	800bca2 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	68da      	ldr	r2, [r3, #12]
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800936c:	425b      	negs	r3, r3
 800936e:	441a      	add	r2, r3
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	68da      	ldr	r2, [r3, #12]
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	429a      	cmp	r2, r3
 800937e:	d207      	bcs.n	8009390 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	689a      	ldr	r2, [r3, #8]
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009388:	425b      	negs	r3, r3
 800938a:	441a      	add	r2, r3
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	2b02      	cmp	r3, #2
 8009394:	d105      	bne.n	80093a2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d002      	beq.n	80093a2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800939c:	693b      	ldr	r3, [r7, #16]
 800939e:	3b01      	subs	r3, #1
 80093a0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80093a2:	693b      	ldr	r3, [r7, #16]
 80093a4:	1c5a      	adds	r2, r3, #1
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80093aa:	697b      	ldr	r3, [r7, #20]
}
 80093ac:	4618      	mov	r0, r3
 80093ae:	3718      	adds	r7, #24
 80093b0:	46bd      	mov	sp, r7
 80093b2:	bd80      	pop	{r7, pc}

080093b4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80093b4:	b580      	push	{r7, lr}
 80093b6:	b082      	sub	sp, #8
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d018      	beq.n	80093f8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	68da      	ldr	r2, [r3, #12]
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093ce:	441a      	add	r2, r3
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	68da      	ldr	r2, [r3, #12]
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	689b      	ldr	r3, [r3, #8]
 80093dc:	429a      	cmp	r2, r3
 80093de:	d303      	bcc.n	80093e8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681a      	ldr	r2, [r3, #0]
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	68d9      	ldr	r1, [r3, #12]
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093f0:	461a      	mov	r2, r3
 80093f2:	6838      	ldr	r0, [r7, #0]
 80093f4:	f002 fc55 	bl	800bca2 <memcpy>
	}
}
 80093f8:	bf00      	nop
 80093fa:	3708      	adds	r7, #8
 80093fc:	46bd      	mov	sp, r7
 80093fe:	bd80      	pop	{r7, pc}

08009400 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009408:	f001 f9ee 	bl	800a7e8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800940c:	687b      	ldr	r3, [r7, #4]
 800940e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009412:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009414:	e011      	b.n	800943a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800941a:	2b00      	cmp	r3, #0
 800941c:	d012      	beq.n	8009444 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	3324      	adds	r3, #36	@ 0x24
 8009422:	4618      	mov	r0, r3
 8009424:	f000 fcce 	bl	8009dc4 <xTaskRemoveFromEventList>
 8009428:	4603      	mov	r3, r0
 800942a:	2b00      	cmp	r3, #0
 800942c:	d001      	beq.n	8009432 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800942e:	f000 fda7 	bl	8009f80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009432:	7bfb      	ldrb	r3, [r7, #15]
 8009434:	3b01      	subs	r3, #1
 8009436:	b2db      	uxtb	r3, r3
 8009438:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800943a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800943e:	2b00      	cmp	r3, #0
 8009440:	dce9      	bgt.n	8009416 <prvUnlockQueue+0x16>
 8009442:	e000      	b.n	8009446 <prvUnlockQueue+0x46>
					break;
 8009444:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	22ff      	movs	r2, #255	@ 0xff
 800944a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800944e:	f001 f9fd 	bl	800a84c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009452:	f001 f9c9 	bl	800a7e8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800945c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800945e:	e011      	b.n	8009484 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	691b      	ldr	r3, [r3, #16]
 8009464:	2b00      	cmp	r3, #0
 8009466:	d012      	beq.n	800948e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	3310      	adds	r3, #16
 800946c:	4618      	mov	r0, r3
 800946e:	f000 fca9 	bl	8009dc4 <xTaskRemoveFromEventList>
 8009472:	4603      	mov	r3, r0
 8009474:	2b00      	cmp	r3, #0
 8009476:	d001      	beq.n	800947c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009478:	f000 fd82 	bl	8009f80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800947c:	7bbb      	ldrb	r3, [r7, #14]
 800947e:	3b01      	subs	r3, #1
 8009480:	b2db      	uxtb	r3, r3
 8009482:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009484:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009488:	2b00      	cmp	r3, #0
 800948a:	dce9      	bgt.n	8009460 <prvUnlockQueue+0x60>
 800948c:	e000      	b.n	8009490 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800948e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	22ff      	movs	r2, #255	@ 0xff
 8009494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009498:	f001 f9d8 	bl	800a84c <vPortExitCritical>
}
 800949c:	bf00      	nop
 800949e:	3710      	adds	r7, #16
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}

080094a4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b084      	sub	sp, #16
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094ac:	f001 f99c 	bl	800a7e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d102      	bne.n	80094be <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80094b8:	2301      	movs	r3, #1
 80094ba:	60fb      	str	r3, [r7, #12]
 80094bc:	e001      	b.n	80094c2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80094be:	2300      	movs	r3, #0
 80094c0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094c2:	f001 f9c3 	bl	800a84c <vPortExitCritical>

	return xReturn;
 80094c6:	68fb      	ldr	r3, [r7, #12]
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094d8:	f001 f986 	bl	800a7e8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094e4:	429a      	cmp	r2, r3
 80094e6:	d102      	bne.n	80094ee <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80094e8:	2301      	movs	r3, #1
 80094ea:	60fb      	str	r3, [r7, #12]
 80094ec:	e001      	b.n	80094f2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80094ee:	2300      	movs	r3, #0
 80094f0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094f2:	f001 f9ab 	bl	800a84c <vPortExitCritical>

	return xReturn;
 80094f6:	68fb      	ldr	r3, [r7, #12]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3710      	adds	r7, #16
 80094fc:	46bd      	mov	sp, r7
 80094fe:	bd80      	pop	{r7, pc}

08009500 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009500:	b580      	push	{r7, lr}
 8009502:	b08e      	sub	sp, #56	@ 0x38
 8009504:	af04      	add	r7, sp, #16
 8009506:	60f8      	str	r0, [r7, #12]
 8009508:	60b9      	str	r1, [r7, #8]
 800950a:	607a      	str	r2, [r7, #4]
 800950c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800950e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009510:	2b00      	cmp	r3, #0
 8009512:	d10b      	bne.n	800952c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009518:	f383 8811 	msr	BASEPRI, r3
 800951c:	f3bf 8f6f 	isb	sy
 8009520:	f3bf 8f4f 	dsb	sy
 8009524:	623b      	str	r3, [r7, #32]
}
 8009526:	bf00      	nop
 8009528:	bf00      	nop
 800952a:	e7fd      	b.n	8009528 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800952c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800952e:	2b00      	cmp	r3, #0
 8009530:	d10b      	bne.n	800954a <xTaskCreateStatic+0x4a>
	__asm volatile
 8009532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009536:	f383 8811 	msr	BASEPRI, r3
 800953a:	f3bf 8f6f 	isb	sy
 800953e:	f3bf 8f4f 	dsb	sy
 8009542:	61fb      	str	r3, [r7, #28]
}
 8009544:	bf00      	nop
 8009546:	bf00      	nop
 8009548:	e7fd      	b.n	8009546 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800954a:	23a0      	movs	r3, #160	@ 0xa0
 800954c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800954e:	693b      	ldr	r3, [r7, #16]
 8009550:	2ba0      	cmp	r3, #160	@ 0xa0
 8009552:	d00b      	beq.n	800956c <xTaskCreateStatic+0x6c>
	__asm volatile
 8009554:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009558:	f383 8811 	msr	BASEPRI, r3
 800955c:	f3bf 8f6f 	isb	sy
 8009560:	f3bf 8f4f 	dsb	sy
 8009564:	61bb      	str	r3, [r7, #24]
}
 8009566:	bf00      	nop
 8009568:	bf00      	nop
 800956a:	e7fd      	b.n	8009568 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800956c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800956e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009570:	2b00      	cmp	r3, #0
 8009572:	d01e      	beq.n	80095b2 <xTaskCreateStatic+0xb2>
 8009574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009576:	2b00      	cmp	r3, #0
 8009578:	d01b      	beq.n	80095b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800957a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800957c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800957e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009580:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009582:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009586:	2202      	movs	r2, #2
 8009588:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800958c:	2300      	movs	r3, #0
 800958e:	9303      	str	r3, [sp, #12]
 8009590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009592:	9302      	str	r3, [sp, #8]
 8009594:	f107 0314 	add.w	r3, r7, #20
 8009598:	9301      	str	r3, [sp, #4]
 800959a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800959c:	9300      	str	r3, [sp, #0]
 800959e:	683b      	ldr	r3, [r7, #0]
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	68b9      	ldr	r1, [r7, #8]
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f000 f851 	bl	800964c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80095ac:	f000 f8ee 	bl	800978c <prvAddNewTaskToReadyList>
 80095b0:	e001      	b.n	80095b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80095b2:	2300      	movs	r3, #0
 80095b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80095b6:	697b      	ldr	r3, [r7, #20]
	}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3728      	adds	r7, #40	@ 0x28
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08c      	sub	sp, #48	@ 0x30
 80095c4:	af04      	add	r7, sp, #16
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	603b      	str	r3, [r7, #0]
 80095cc:	4613      	mov	r3, r2
 80095ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80095d0:	88fb      	ldrh	r3, [r7, #6]
 80095d2:	009b      	lsls	r3, r3, #2
 80095d4:	4618      	mov	r0, r3
 80095d6:	f001 fa29 	bl	800aa2c <pvPortMalloc>
 80095da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d00e      	beq.n	8009600 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80095e2:	20a0      	movs	r0, #160	@ 0xa0
 80095e4:	f001 fa22 	bl	800aa2c <pvPortMalloc>
 80095e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d003      	beq.n	80095f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	697a      	ldr	r2, [r7, #20]
 80095f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80095f6:	e005      	b.n	8009604 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80095f8:	6978      	ldr	r0, [r7, #20]
 80095fa:	f001 fae5 	bl	800abc8 <vPortFree>
 80095fe:	e001      	b.n	8009604 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009600:	2300      	movs	r3, #0
 8009602:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009604:	69fb      	ldr	r3, [r7, #28]
 8009606:	2b00      	cmp	r3, #0
 8009608:	d017      	beq.n	800963a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800960a:	69fb      	ldr	r3, [r7, #28]
 800960c:	2200      	movs	r2, #0
 800960e:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009612:	88fa      	ldrh	r2, [r7, #6]
 8009614:	2300      	movs	r3, #0
 8009616:	9303      	str	r3, [sp, #12]
 8009618:	69fb      	ldr	r3, [r7, #28]
 800961a:	9302      	str	r3, [sp, #8]
 800961c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800961e:	9301      	str	r3, [sp, #4]
 8009620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009622:	9300      	str	r3, [sp, #0]
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	68b9      	ldr	r1, [r7, #8]
 8009628:	68f8      	ldr	r0, [r7, #12]
 800962a:	f000 f80f 	bl	800964c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800962e:	69f8      	ldr	r0, [r7, #28]
 8009630:	f000 f8ac 	bl	800978c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009634:	2301      	movs	r3, #1
 8009636:	61bb      	str	r3, [r7, #24]
 8009638:	e002      	b.n	8009640 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800963a:	f04f 33ff 	mov.w	r3, #4294967295
 800963e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009640:	69bb      	ldr	r3, [r7, #24]
	}
 8009642:	4618      	mov	r0, r3
 8009644:	3720      	adds	r7, #32
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
	...

0800964c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800964c:	b580      	push	{r7, lr}
 800964e:	b088      	sub	sp, #32
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	607a      	str	r2, [r7, #4]
 8009658:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009664:	3b01      	subs	r3, #1
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	4413      	add	r3, r2
 800966a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800966c:	69bb      	ldr	r3, [r7, #24]
 800966e:	f023 0307 	bic.w	r3, r3, #7
 8009672:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009674:	69bb      	ldr	r3, [r7, #24]
 8009676:	f003 0307 	and.w	r3, r3, #7
 800967a:	2b00      	cmp	r3, #0
 800967c:	d00b      	beq.n	8009696 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800967e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009682:	f383 8811 	msr	BASEPRI, r3
 8009686:	f3bf 8f6f 	isb	sy
 800968a:	f3bf 8f4f 	dsb	sy
 800968e:	617b      	str	r3, [r7, #20]
}
 8009690:	bf00      	nop
 8009692:	bf00      	nop
 8009694:	e7fd      	b.n	8009692 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d01f      	beq.n	80096dc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800969c:	2300      	movs	r3, #0
 800969e:	61fb      	str	r3, [r7, #28]
 80096a0:	e012      	b.n	80096c8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80096a2:	68ba      	ldr	r2, [r7, #8]
 80096a4:	69fb      	ldr	r3, [r7, #28]
 80096a6:	4413      	add	r3, r2
 80096a8:	7819      	ldrb	r1, [r3, #0]
 80096aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	4413      	add	r3, r2
 80096b0:	3334      	adds	r3, #52	@ 0x34
 80096b2:	460a      	mov	r2, r1
 80096b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80096b6:	68ba      	ldr	r2, [r7, #8]
 80096b8:	69fb      	ldr	r3, [r7, #28]
 80096ba:	4413      	add	r3, r2
 80096bc:	781b      	ldrb	r3, [r3, #0]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d006      	beq.n	80096d0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80096c2:	69fb      	ldr	r3, [r7, #28]
 80096c4:	3301      	adds	r3, #1
 80096c6:	61fb      	str	r3, [r7, #28]
 80096c8:	69fb      	ldr	r3, [r7, #28]
 80096ca:	2b0f      	cmp	r3, #15
 80096cc:	d9e9      	bls.n	80096a2 <prvInitialiseNewTask+0x56>
 80096ce:	e000      	b.n	80096d2 <prvInitialiseNewTask+0x86>
			{
				break;
 80096d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80096d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096d4:	2200      	movs	r2, #0
 80096d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80096da:	e003      	b.n	80096e4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80096dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096de:	2200      	movs	r2, #0
 80096e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80096e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096e6:	2b06      	cmp	r3, #6
 80096e8:	d901      	bls.n	80096ee <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80096ea:	2306      	movs	r3, #6
 80096ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80096ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80096f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80096f8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80096fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096fc:	2200      	movs	r2, #0
 80096fe:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009702:	3304      	adds	r3, #4
 8009704:	4618      	mov	r0, r3
 8009706:	f7ff f911 	bl	800892c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800970a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970c:	3318      	adds	r3, #24
 800970e:	4618      	mov	r0, r3
 8009710:	f7ff f90c 	bl	800892c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009716:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009718:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800971a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800971c:	f1c3 0207 	rsb	r2, r3, #7
 8009720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009722:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009726:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009728:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800972a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800972c:	2200      	movs	r2, #0
 800972e:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009732:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009734:	2200      	movs	r2, #0
 8009736:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800973a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973c:	334c      	adds	r3, #76	@ 0x4c
 800973e:	224c      	movs	r2, #76	@ 0x4c
 8009740:	2100      	movs	r1, #0
 8009742:	4618      	mov	r0, r3
 8009744:	f002 f9d4 	bl	800baf0 <memset>
 8009748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800974a:	4a0d      	ldr	r2, [pc, #52]	@ (8009780 <prvInitialiseNewTask+0x134>)
 800974c:	651a      	str	r2, [r3, #80]	@ 0x50
 800974e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009750:	4a0c      	ldr	r2, [pc, #48]	@ (8009784 <prvInitialiseNewTask+0x138>)
 8009752:	655a      	str	r2, [r3, #84]	@ 0x54
 8009754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009756:	4a0c      	ldr	r2, [pc, #48]	@ (8009788 <prvInitialiseNewTask+0x13c>)
 8009758:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800975a:	683a      	ldr	r2, [r7, #0]
 800975c:	68f9      	ldr	r1, [r7, #12]
 800975e:	69b8      	ldr	r0, [r7, #24]
 8009760:	f000 ff10 	bl	800a584 <pxPortInitialiseStack>
 8009764:	4602      	mov	r2, r0
 8009766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009768:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800976a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800976c:	2b00      	cmp	r3, #0
 800976e:	d002      	beq.n	8009776 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009772:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009774:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009776:	bf00      	nop
 8009778:	3720      	adds	r7, #32
 800977a:	46bd      	mov	sp, r7
 800977c:	bd80      	pop	{r7, pc}
 800977e:	bf00      	nop
 8009780:	20005e4c 	.word	0x20005e4c
 8009784:	20005eb4 	.word	0x20005eb4
 8009788:	20005f1c 	.word	0x20005f1c

0800978c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b082      	sub	sp, #8
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009794:	f001 f828 	bl	800a7e8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009798:	4b2a      	ldr	r3, [pc, #168]	@ (8009844 <prvAddNewTaskToReadyList+0xb8>)
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	3301      	adds	r3, #1
 800979e:	4a29      	ldr	r2, [pc, #164]	@ (8009844 <prvAddNewTaskToReadyList+0xb8>)
 80097a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80097a2:	4b29      	ldr	r3, [pc, #164]	@ (8009848 <prvAddNewTaskToReadyList+0xbc>)
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d109      	bne.n	80097be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80097aa:	4a27      	ldr	r2, [pc, #156]	@ (8009848 <prvAddNewTaskToReadyList+0xbc>)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80097b0:	4b24      	ldr	r3, [pc, #144]	@ (8009844 <prvAddNewTaskToReadyList+0xb8>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d110      	bne.n	80097da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80097b8:	f000 fc06 	bl	8009fc8 <prvInitialiseTaskLists>
 80097bc:	e00d      	b.n	80097da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80097be:	4b23      	ldr	r3, [pc, #140]	@ (800984c <prvAddNewTaskToReadyList+0xc0>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d109      	bne.n	80097da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80097c6:	4b20      	ldr	r3, [pc, #128]	@ (8009848 <prvAddNewTaskToReadyList+0xbc>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097d0:	429a      	cmp	r2, r3
 80097d2:	d802      	bhi.n	80097da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80097d4:	4a1c      	ldr	r2, [pc, #112]	@ (8009848 <prvAddNewTaskToReadyList+0xbc>)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80097da:	4b1d      	ldr	r3, [pc, #116]	@ (8009850 <prvAddNewTaskToReadyList+0xc4>)
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	3301      	adds	r3, #1
 80097e0:	4a1b      	ldr	r2, [pc, #108]	@ (8009850 <prvAddNewTaskToReadyList+0xc4>)
 80097e2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e8:	2201      	movs	r2, #1
 80097ea:	409a      	lsls	r2, r3
 80097ec:	4b19      	ldr	r3, [pc, #100]	@ (8009854 <prvAddNewTaskToReadyList+0xc8>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	4313      	orrs	r3, r2
 80097f2:	4a18      	ldr	r2, [pc, #96]	@ (8009854 <prvAddNewTaskToReadyList+0xc8>)
 80097f4:	6013      	str	r3, [r2, #0]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097fa:	4613      	mov	r3, r2
 80097fc:	009b      	lsls	r3, r3, #2
 80097fe:	4413      	add	r3, r2
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	4a15      	ldr	r2, [pc, #84]	@ (8009858 <prvAddNewTaskToReadyList+0xcc>)
 8009804:	441a      	add	r2, r3
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	3304      	adds	r3, #4
 800980a:	4619      	mov	r1, r3
 800980c:	4610      	mov	r0, r2
 800980e:	f7ff f89a 	bl	8008946 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009812:	f001 f81b 	bl	800a84c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009816:	4b0d      	ldr	r3, [pc, #52]	@ (800984c <prvAddNewTaskToReadyList+0xc0>)
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d00e      	beq.n	800983c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800981e:	4b0a      	ldr	r3, [pc, #40]	@ (8009848 <prvAddNewTaskToReadyList+0xbc>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009828:	429a      	cmp	r2, r3
 800982a:	d207      	bcs.n	800983c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800982c:	4b0b      	ldr	r3, [pc, #44]	@ (800985c <prvAddNewTaskToReadyList+0xd0>)
 800982e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009832:	601a      	str	r2, [r3, #0]
 8009834:	f3bf 8f4f 	dsb	sy
 8009838:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800983c:	bf00      	nop
 800983e:	3708      	adds	r7, #8
 8009840:	46bd      	mov	sp, r7
 8009842:	bd80      	pop	{r7, pc}
 8009844:	20000618 	.word	0x20000618
 8009848:	20000518 	.word	0x20000518
 800984c:	20000624 	.word	0x20000624
 8009850:	20000634 	.word	0x20000634
 8009854:	20000620 	.word	0x20000620
 8009858:	2000051c 	.word	0x2000051c
 800985c:	e000ed04 	.word	0xe000ed04

08009860 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009868:	2300      	movs	r3, #0
 800986a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d018      	beq.n	80098a4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009872:	4b14      	ldr	r3, [pc, #80]	@ (80098c4 <vTaskDelay+0x64>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d00b      	beq.n	8009892 <vTaskDelay+0x32>
	__asm volatile
 800987a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800987e:	f383 8811 	msr	BASEPRI, r3
 8009882:	f3bf 8f6f 	isb	sy
 8009886:	f3bf 8f4f 	dsb	sy
 800988a:	60bb      	str	r3, [r7, #8]
}
 800988c:	bf00      	nop
 800988e:	bf00      	nop
 8009890:	e7fd      	b.n	800988e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009892:	f000 f885 	bl	80099a0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009896:	2100      	movs	r1, #0
 8009898:	6878      	ldr	r0, [r7, #4]
 800989a:	f000 fe0d 	bl	800a4b8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800989e:	f000 f88d 	bl	80099bc <xTaskResumeAll>
 80098a2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d107      	bne.n	80098ba <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80098aa:	4b07      	ldr	r3, [pc, #28]	@ (80098c8 <vTaskDelay+0x68>)
 80098ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098b0:	601a      	str	r2, [r3, #0]
 80098b2:	f3bf 8f4f 	dsb	sy
 80098b6:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80098ba:	bf00      	nop
 80098bc:	3710      	adds	r7, #16
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}
 80098c2:	bf00      	nop
 80098c4:	20000640 	.word	0x20000640
 80098c8:	e000ed04 	.word	0xe000ed04

080098cc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b08a      	sub	sp, #40	@ 0x28
 80098d0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80098d2:	2300      	movs	r3, #0
 80098d4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80098d6:	2300      	movs	r3, #0
 80098d8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80098da:	463a      	mov	r2, r7
 80098dc:	1d39      	adds	r1, r7, #4
 80098de:	f107 0308 	add.w	r3, r7, #8
 80098e2:	4618      	mov	r0, r3
 80098e4:	f7f6 fe6a 	bl	80005bc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80098e8:	6839      	ldr	r1, [r7, #0]
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	68ba      	ldr	r2, [r7, #8]
 80098ee:	9202      	str	r2, [sp, #8]
 80098f0:	9301      	str	r3, [sp, #4]
 80098f2:	2300      	movs	r3, #0
 80098f4:	9300      	str	r3, [sp, #0]
 80098f6:	2300      	movs	r3, #0
 80098f8:	460a      	mov	r2, r1
 80098fa:	4921      	ldr	r1, [pc, #132]	@ (8009980 <vTaskStartScheduler+0xb4>)
 80098fc:	4821      	ldr	r0, [pc, #132]	@ (8009984 <vTaskStartScheduler+0xb8>)
 80098fe:	f7ff fdff 	bl	8009500 <xTaskCreateStatic>
 8009902:	4603      	mov	r3, r0
 8009904:	4a20      	ldr	r2, [pc, #128]	@ (8009988 <vTaskStartScheduler+0xbc>)
 8009906:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009908:	4b1f      	ldr	r3, [pc, #124]	@ (8009988 <vTaskStartScheduler+0xbc>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d002      	beq.n	8009916 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009910:	2301      	movs	r3, #1
 8009912:	617b      	str	r3, [r7, #20]
 8009914:	e001      	b.n	800991a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009916:	2300      	movs	r3, #0
 8009918:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800991a:	697b      	ldr	r3, [r7, #20]
 800991c:	2b01      	cmp	r3, #1
 800991e:	d11b      	bne.n	8009958 <vTaskStartScheduler+0x8c>
	__asm volatile
 8009920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009924:	f383 8811 	msr	BASEPRI, r3
 8009928:	f3bf 8f6f 	isb	sy
 800992c:	f3bf 8f4f 	dsb	sy
 8009930:	613b      	str	r3, [r7, #16]
}
 8009932:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009934:	4b15      	ldr	r3, [pc, #84]	@ (800998c <vTaskStartScheduler+0xc0>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	334c      	adds	r3, #76	@ 0x4c
 800993a:	4a15      	ldr	r2, [pc, #84]	@ (8009990 <vTaskStartScheduler+0xc4>)
 800993c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800993e:	4b15      	ldr	r3, [pc, #84]	@ (8009994 <vTaskStartScheduler+0xc8>)
 8009940:	f04f 32ff 	mov.w	r2, #4294967295
 8009944:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009946:	4b14      	ldr	r3, [pc, #80]	@ (8009998 <vTaskStartScheduler+0xcc>)
 8009948:	2201      	movs	r2, #1
 800994a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800994c:	4b13      	ldr	r3, [pc, #76]	@ (800999c <vTaskStartScheduler+0xd0>)
 800994e:	2200      	movs	r2, #0
 8009950:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009952:	f000 fea5 	bl	800a6a0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009956:	e00f      	b.n	8009978 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009958:	697b      	ldr	r3, [r7, #20]
 800995a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800995e:	d10b      	bne.n	8009978 <vTaskStartScheduler+0xac>
	__asm volatile
 8009960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009964:	f383 8811 	msr	BASEPRI, r3
 8009968:	f3bf 8f6f 	isb	sy
 800996c:	f3bf 8f4f 	dsb	sy
 8009970:	60fb      	str	r3, [r7, #12]
}
 8009972:	bf00      	nop
 8009974:	bf00      	nop
 8009976:	e7fd      	b.n	8009974 <vTaskStartScheduler+0xa8>
}
 8009978:	bf00      	nop
 800997a:	3718      	adds	r7, #24
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}
 8009980:	0800ce18 	.word	0x0800ce18
 8009984:	08009f99 	.word	0x08009f99
 8009988:	2000063c 	.word	0x2000063c
 800998c:	20000518 	.word	0x20000518
 8009990:	20000110 	.word	0x20000110
 8009994:	20000638 	.word	0x20000638
 8009998:	20000624 	.word	0x20000624
 800999c:	2000061c 	.word	0x2000061c

080099a0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80099a0:	b480      	push	{r7}
 80099a2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80099a4:	4b04      	ldr	r3, [pc, #16]	@ (80099b8 <vTaskSuspendAll+0x18>)
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	3301      	adds	r3, #1
 80099aa:	4a03      	ldr	r2, [pc, #12]	@ (80099b8 <vTaskSuspendAll+0x18>)
 80099ac:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80099ae:	bf00      	nop
 80099b0:	46bd      	mov	sp, r7
 80099b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b6:	4770      	bx	lr
 80099b8:	20000640 	.word	0x20000640

080099bc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b084      	sub	sp, #16
 80099c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80099c2:	2300      	movs	r3, #0
 80099c4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80099c6:	2300      	movs	r3, #0
 80099c8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80099ca:	4b42      	ldr	r3, [pc, #264]	@ (8009ad4 <xTaskResumeAll+0x118>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	d10b      	bne.n	80099ea <xTaskResumeAll+0x2e>
	__asm volatile
 80099d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099d6:	f383 8811 	msr	BASEPRI, r3
 80099da:	f3bf 8f6f 	isb	sy
 80099de:	f3bf 8f4f 	dsb	sy
 80099e2:	603b      	str	r3, [r7, #0]
}
 80099e4:	bf00      	nop
 80099e6:	bf00      	nop
 80099e8:	e7fd      	b.n	80099e6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80099ea:	f000 fefd 	bl	800a7e8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80099ee:	4b39      	ldr	r3, [pc, #228]	@ (8009ad4 <xTaskResumeAll+0x118>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	3b01      	subs	r3, #1
 80099f4:	4a37      	ldr	r2, [pc, #220]	@ (8009ad4 <xTaskResumeAll+0x118>)
 80099f6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099f8:	4b36      	ldr	r3, [pc, #216]	@ (8009ad4 <xTaskResumeAll+0x118>)
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d161      	bne.n	8009ac4 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a00:	4b35      	ldr	r3, [pc, #212]	@ (8009ad8 <xTaskResumeAll+0x11c>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d05d      	beq.n	8009ac4 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a08:	e02e      	b.n	8009a68 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a0a:	4b34      	ldr	r3, [pc, #208]	@ (8009adc <xTaskResumeAll+0x120>)
 8009a0c:	68db      	ldr	r3, [r3, #12]
 8009a0e:	68db      	ldr	r3, [r3, #12]
 8009a10:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	3318      	adds	r3, #24
 8009a16:	4618      	mov	r0, r3
 8009a18:	f7fe fff2 	bl	8008a00 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	3304      	adds	r3, #4
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7fe ffed 	bl	8008a00 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	409a      	lsls	r2, r3
 8009a2e:	4b2c      	ldr	r3, [pc, #176]	@ (8009ae0 <xTaskResumeAll+0x124>)
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4313      	orrs	r3, r2
 8009a34:	4a2a      	ldr	r2, [pc, #168]	@ (8009ae0 <xTaskResumeAll+0x124>)
 8009a36:	6013      	str	r3, [r2, #0]
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	009b      	lsls	r3, r3, #2
 8009a40:	4413      	add	r3, r2
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	4a27      	ldr	r2, [pc, #156]	@ (8009ae4 <xTaskResumeAll+0x128>)
 8009a46:	441a      	add	r2, r3
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	3304      	adds	r3, #4
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	4610      	mov	r0, r2
 8009a50:	f7fe ff79 	bl	8008946 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a58:	4b23      	ldr	r3, [pc, #140]	@ (8009ae8 <xTaskResumeAll+0x12c>)
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a5e:	429a      	cmp	r2, r3
 8009a60:	d302      	bcc.n	8009a68 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009a62:	4b22      	ldr	r3, [pc, #136]	@ (8009aec <xTaskResumeAll+0x130>)
 8009a64:	2201      	movs	r2, #1
 8009a66:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a68:	4b1c      	ldr	r3, [pc, #112]	@ (8009adc <xTaskResumeAll+0x120>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d1cc      	bne.n	8009a0a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d001      	beq.n	8009a7a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009a76:	f000 fb4b 	bl	800a110 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8009af0 <xTaskResumeAll+0x134>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d010      	beq.n	8009aa8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009a86:	f000 f859 	bl	8009b3c <xTaskIncrementTick>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d002      	beq.n	8009a96 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009a90:	4b16      	ldr	r3, [pc, #88]	@ (8009aec <xTaskResumeAll+0x130>)
 8009a92:	2201      	movs	r2, #1
 8009a94:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	3b01      	subs	r3, #1
 8009a9a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d1f1      	bne.n	8009a86 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009aa2:	4b13      	ldr	r3, [pc, #76]	@ (8009af0 <xTaskResumeAll+0x134>)
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009aa8:	4b10      	ldr	r3, [pc, #64]	@ (8009aec <xTaskResumeAll+0x130>)
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d009      	beq.n	8009ac4 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8009af4 <xTaskResumeAll+0x138>)
 8009ab6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009aba:	601a      	str	r2, [r3, #0]
 8009abc:	f3bf 8f4f 	dsb	sy
 8009ac0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ac4:	f000 fec2 	bl	800a84c <vPortExitCritical>

	return xAlreadyYielded;
 8009ac8:	68bb      	ldr	r3, [r7, #8]
}
 8009aca:	4618      	mov	r0, r3
 8009acc:	3710      	adds	r7, #16
 8009ace:	46bd      	mov	sp, r7
 8009ad0:	bd80      	pop	{r7, pc}
 8009ad2:	bf00      	nop
 8009ad4:	20000640 	.word	0x20000640
 8009ad8:	20000618 	.word	0x20000618
 8009adc:	200005d8 	.word	0x200005d8
 8009ae0:	20000620 	.word	0x20000620
 8009ae4:	2000051c 	.word	0x2000051c
 8009ae8:	20000518 	.word	0x20000518
 8009aec:	2000062c 	.word	0x2000062c
 8009af0:	20000628 	.word	0x20000628
 8009af4:	e000ed04 	.word	0xe000ed04

08009af8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009af8:	b480      	push	{r7}
 8009afa:	b083      	sub	sp, #12
 8009afc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009afe:	4b05      	ldr	r3, [pc, #20]	@ (8009b14 <xTaskGetTickCount+0x1c>)
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009b04:	687b      	ldr	r3, [r7, #4]
}
 8009b06:	4618      	mov	r0, r3
 8009b08:	370c      	adds	r7, #12
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr
 8009b12:	bf00      	nop
 8009b14:	2000061c 	.word	0x2000061c

08009b18 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b082      	sub	sp, #8
 8009b1c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009b1e:	f000 ff43 	bl	800a9a8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009b22:	2300      	movs	r3, #0
 8009b24:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009b26:	4b04      	ldr	r3, [pc, #16]	@ (8009b38 <xTaskGetTickCountFromISR+0x20>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009b2c:	683b      	ldr	r3, [r7, #0]
}
 8009b2e:	4618      	mov	r0, r3
 8009b30:	3708      	adds	r7, #8
 8009b32:	46bd      	mov	sp, r7
 8009b34:	bd80      	pop	{r7, pc}
 8009b36:	bf00      	nop
 8009b38:	2000061c 	.word	0x2000061c

08009b3c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b3c:	b580      	push	{r7, lr}
 8009b3e:	b086      	sub	sp, #24
 8009b40:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b42:	2300      	movs	r3, #0
 8009b44:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b46:	4b4f      	ldr	r3, [pc, #316]	@ (8009c84 <xTaskIncrementTick+0x148>)
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	f040 808f 	bne.w	8009c6e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b50:	4b4d      	ldr	r3, [pc, #308]	@ (8009c88 <xTaskIncrementTick+0x14c>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3301      	adds	r3, #1
 8009b56:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009b58:	4a4b      	ldr	r2, [pc, #300]	@ (8009c88 <xTaskIncrementTick+0x14c>)
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009b5e:	693b      	ldr	r3, [r7, #16]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d121      	bne.n	8009ba8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009b64:	4b49      	ldr	r3, [pc, #292]	@ (8009c8c <xTaskIncrementTick+0x150>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00b      	beq.n	8009b86 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b72:	f383 8811 	msr	BASEPRI, r3
 8009b76:	f3bf 8f6f 	isb	sy
 8009b7a:	f3bf 8f4f 	dsb	sy
 8009b7e:	603b      	str	r3, [r7, #0]
}
 8009b80:	bf00      	nop
 8009b82:	bf00      	nop
 8009b84:	e7fd      	b.n	8009b82 <xTaskIncrementTick+0x46>
 8009b86:	4b41      	ldr	r3, [pc, #260]	@ (8009c8c <xTaskIncrementTick+0x150>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	60fb      	str	r3, [r7, #12]
 8009b8c:	4b40      	ldr	r3, [pc, #256]	@ (8009c90 <xTaskIncrementTick+0x154>)
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	4a3e      	ldr	r2, [pc, #248]	@ (8009c8c <xTaskIncrementTick+0x150>)
 8009b92:	6013      	str	r3, [r2, #0]
 8009b94:	4a3e      	ldr	r2, [pc, #248]	@ (8009c90 <xTaskIncrementTick+0x154>)
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	6013      	str	r3, [r2, #0]
 8009b9a:	4b3e      	ldr	r3, [pc, #248]	@ (8009c94 <xTaskIncrementTick+0x158>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	4a3c      	ldr	r2, [pc, #240]	@ (8009c94 <xTaskIncrementTick+0x158>)
 8009ba2:	6013      	str	r3, [r2, #0]
 8009ba4:	f000 fab4 	bl	800a110 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009ba8:	4b3b      	ldr	r3, [pc, #236]	@ (8009c98 <xTaskIncrementTick+0x15c>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	693a      	ldr	r2, [r7, #16]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d348      	bcc.n	8009c44 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009bb2:	4b36      	ldr	r3, [pc, #216]	@ (8009c8c <xTaskIncrementTick+0x150>)
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d104      	bne.n	8009bc6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bbc:	4b36      	ldr	r3, [pc, #216]	@ (8009c98 <xTaskIncrementTick+0x15c>)
 8009bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8009bc2:	601a      	str	r2, [r3, #0]
					break;
 8009bc4:	e03e      	b.n	8009c44 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bc6:	4b31      	ldr	r3, [pc, #196]	@ (8009c8c <xTaskIncrementTick+0x150>)
 8009bc8:	681b      	ldr	r3, [r3, #0]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009bd0:	68bb      	ldr	r3, [r7, #8]
 8009bd2:	685b      	ldr	r3, [r3, #4]
 8009bd4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009bd6:	693a      	ldr	r2, [r7, #16]
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	429a      	cmp	r2, r3
 8009bdc:	d203      	bcs.n	8009be6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009bde:	4a2e      	ldr	r2, [pc, #184]	@ (8009c98 <xTaskIncrementTick+0x15c>)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009be4:	e02e      	b.n	8009c44 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	3304      	adds	r3, #4
 8009bea:	4618      	mov	r0, r3
 8009bec:	f7fe ff08 	bl	8008a00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d004      	beq.n	8009c02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	3318      	adds	r3, #24
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	f7fe feff 	bl	8008a00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c02:	68bb      	ldr	r3, [r7, #8]
 8009c04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c06:	2201      	movs	r2, #1
 8009c08:	409a      	lsls	r2, r3
 8009c0a:	4b24      	ldr	r3, [pc, #144]	@ (8009c9c <xTaskIncrementTick+0x160>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	4313      	orrs	r3, r2
 8009c10:	4a22      	ldr	r2, [pc, #136]	@ (8009c9c <xTaskIncrementTick+0x160>)
 8009c12:	6013      	str	r3, [r2, #0]
 8009c14:	68bb      	ldr	r3, [r7, #8]
 8009c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c18:	4613      	mov	r3, r2
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	4413      	add	r3, r2
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	4a1f      	ldr	r2, [pc, #124]	@ (8009ca0 <xTaskIncrementTick+0x164>)
 8009c22:	441a      	add	r2, r3
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	3304      	adds	r3, #4
 8009c28:	4619      	mov	r1, r3
 8009c2a:	4610      	mov	r0, r2
 8009c2c:	f7fe fe8b 	bl	8008946 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c30:	68bb      	ldr	r3, [r7, #8]
 8009c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c34:	4b1b      	ldr	r3, [pc, #108]	@ (8009ca4 <xTaskIncrementTick+0x168>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d3b9      	bcc.n	8009bb2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c42:	e7b6      	b.n	8009bb2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c44:	4b17      	ldr	r3, [pc, #92]	@ (8009ca4 <xTaskIncrementTick+0x168>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c4a:	4915      	ldr	r1, [pc, #84]	@ (8009ca0 <xTaskIncrementTick+0x164>)
 8009c4c:	4613      	mov	r3, r2
 8009c4e:	009b      	lsls	r3, r3, #2
 8009c50:	4413      	add	r3, r2
 8009c52:	009b      	lsls	r3, r3, #2
 8009c54:	440b      	add	r3, r1
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	2b01      	cmp	r3, #1
 8009c5a:	d901      	bls.n	8009c60 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009c60:	4b11      	ldr	r3, [pc, #68]	@ (8009ca8 <xTaskIncrementTick+0x16c>)
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	2b00      	cmp	r3, #0
 8009c66:	d007      	beq.n	8009c78 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009c68:	2301      	movs	r3, #1
 8009c6a:	617b      	str	r3, [r7, #20]
 8009c6c:	e004      	b.n	8009c78 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009c6e:	4b0f      	ldr	r3, [pc, #60]	@ (8009cac <xTaskIncrementTick+0x170>)
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	3301      	adds	r3, #1
 8009c74:	4a0d      	ldr	r2, [pc, #52]	@ (8009cac <xTaskIncrementTick+0x170>)
 8009c76:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009c78:	697b      	ldr	r3, [r7, #20]
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3718      	adds	r7, #24
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}
 8009c82:	bf00      	nop
 8009c84:	20000640 	.word	0x20000640
 8009c88:	2000061c 	.word	0x2000061c
 8009c8c:	200005d0 	.word	0x200005d0
 8009c90:	200005d4 	.word	0x200005d4
 8009c94:	20000630 	.word	0x20000630
 8009c98:	20000638 	.word	0x20000638
 8009c9c:	20000620 	.word	0x20000620
 8009ca0:	2000051c 	.word	0x2000051c
 8009ca4:	20000518 	.word	0x20000518
 8009ca8:	2000062c 	.word	0x2000062c
 8009cac:	20000628 	.word	0x20000628

08009cb0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009cb0:	b480      	push	{r7}
 8009cb2:	b087      	sub	sp, #28
 8009cb4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009cb6:	4b2a      	ldr	r3, [pc, #168]	@ (8009d60 <vTaskSwitchContext+0xb0>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d003      	beq.n	8009cc6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009cbe:	4b29      	ldr	r3, [pc, #164]	@ (8009d64 <vTaskSwitchContext+0xb4>)
 8009cc0:	2201      	movs	r2, #1
 8009cc2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009cc4:	e045      	b.n	8009d52 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009cc6:	4b27      	ldr	r3, [pc, #156]	@ (8009d64 <vTaskSwitchContext+0xb4>)
 8009cc8:	2200      	movs	r2, #0
 8009cca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ccc:	4b26      	ldr	r3, [pc, #152]	@ (8009d68 <vTaskSwitchContext+0xb8>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	fab3 f383 	clz	r3, r3
 8009cd8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009cda:	7afb      	ldrb	r3, [r7, #11]
 8009cdc:	f1c3 031f 	rsb	r3, r3, #31
 8009ce0:	617b      	str	r3, [r7, #20]
 8009ce2:	4922      	ldr	r1, [pc, #136]	@ (8009d6c <vTaskSwitchContext+0xbc>)
 8009ce4:	697a      	ldr	r2, [r7, #20]
 8009ce6:	4613      	mov	r3, r2
 8009ce8:	009b      	lsls	r3, r3, #2
 8009cea:	4413      	add	r3, r2
 8009cec:	009b      	lsls	r3, r3, #2
 8009cee:	440b      	add	r3, r1
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d10b      	bne.n	8009d0e <vTaskSwitchContext+0x5e>
	__asm volatile
 8009cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cfa:	f383 8811 	msr	BASEPRI, r3
 8009cfe:	f3bf 8f6f 	isb	sy
 8009d02:	f3bf 8f4f 	dsb	sy
 8009d06:	607b      	str	r3, [r7, #4]
}
 8009d08:	bf00      	nop
 8009d0a:	bf00      	nop
 8009d0c:	e7fd      	b.n	8009d0a <vTaskSwitchContext+0x5a>
 8009d0e:	697a      	ldr	r2, [r7, #20]
 8009d10:	4613      	mov	r3, r2
 8009d12:	009b      	lsls	r3, r3, #2
 8009d14:	4413      	add	r3, r2
 8009d16:	009b      	lsls	r3, r3, #2
 8009d18:	4a14      	ldr	r2, [pc, #80]	@ (8009d6c <vTaskSwitchContext+0xbc>)
 8009d1a:	4413      	add	r3, r2
 8009d1c:	613b      	str	r3, [r7, #16]
 8009d1e:	693b      	ldr	r3, [r7, #16]
 8009d20:	685b      	ldr	r3, [r3, #4]
 8009d22:	685a      	ldr	r2, [r3, #4]
 8009d24:	693b      	ldr	r3, [r7, #16]
 8009d26:	605a      	str	r2, [r3, #4]
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	685a      	ldr	r2, [r3, #4]
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	3308      	adds	r3, #8
 8009d30:	429a      	cmp	r2, r3
 8009d32:	d104      	bne.n	8009d3e <vTaskSwitchContext+0x8e>
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	685b      	ldr	r3, [r3, #4]
 8009d38:	685a      	ldr	r2, [r3, #4]
 8009d3a:	693b      	ldr	r3, [r7, #16]
 8009d3c:	605a      	str	r2, [r3, #4]
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	685b      	ldr	r3, [r3, #4]
 8009d42:	68db      	ldr	r3, [r3, #12]
 8009d44:	4a0a      	ldr	r2, [pc, #40]	@ (8009d70 <vTaskSwitchContext+0xc0>)
 8009d46:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d48:	4b09      	ldr	r3, [pc, #36]	@ (8009d70 <vTaskSwitchContext+0xc0>)
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	334c      	adds	r3, #76	@ 0x4c
 8009d4e:	4a09      	ldr	r2, [pc, #36]	@ (8009d74 <vTaskSwitchContext+0xc4>)
 8009d50:	6013      	str	r3, [r2, #0]
}
 8009d52:	bf00      	nop
 8009d54:	371c      	adds	r7, #28
 8009d56:	46bd      	mov	sp, r7
 8009d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d5c:	4770      	bx	lr
 8009d5e:	bf00      	nop
 8009d60:	20000640 	.word	0x20000640
 8009d64:	2000062c 	.word	0x2000062c
 8009d68:	20000620 	.word	0x20000620
 8009d6c:	2000051c 	.word	0x2000051c
 8009d70:	20000518 	.word	0x20000518
 8009d74:	20000110 	.word	0x20000110

08009d78 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b084      	sub	sp, #16
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10b      	bne.n	8009da0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8c:	f383 8811 	msr	BASEPRI, r3
 8009d90:	f3bf 8f6f 	isb	sy
 8009d94:	f3bf 8f4f 	dsb	sy
 8009d98:	60fb      	str	r3, [r7, #12]
}
 8009d9a:	bf00      	nop
 8009d9c:	bf00      	nop
 8009d9e:	e7fd      	b.n	8009d9c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009da0:	4b07      	ldr	r3, [pc, #28]	@ (8009dc0 <vTaskPlaceOnEventList+0x48>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	3318      	adds	r3, #24
 8009da6:	4619      	mov	r1, r3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f7fe fdf0 	bl	800898e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009dae:	2101      	movs	r1, #1
 8009db0:	6838      	ldr	r0, [r7, #0]
 8009db2:	f000 fb81 	bl	800a4b8 <prvAddCurrentTaskToDelayedList>
}
 8009db6:	bf00      	nop
 8009db8:	3710      	adds	r7, #16
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}
 8009dbe:	bf00      	nop
 8009dc0:	20000518 	.word	0x20000518

08009dc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b086      	sub	sp, #24
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	68db      	ldr	r3, [r3, #12]
 8009dd2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009dd4:	693b      	ldr	r3, [r7, #16]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d10b      	bne.n	8009df2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	60fb      	str	r3, [r7, #12]
}
 8009dec:	bf00      	nop
 8009dee:	bf00      	nop
 8009df0:	e7fd      	b.n	8009dee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009df2:	693b      	ldr	r3, [r7, #16]
 8009df4:	3318      	adds	r3, #24
 8009df6:	4618      	mov	r0, r3
 8009df8:	f7fe fe02 	bl	8008a00 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dfc:	4b1d      	ldr	r3, [pc, #116]	@ (8009e74 <xTaskRemoveFromEventList+0xb0>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d11c      	bne.n	8009e3e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	3304      	adds	r3, #4
 8009e08:	4618      	mov	r0, r3
 8009e0a:	f7fe fdf9 	bl	8008a00 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e0e:	693b      	ldr	r3, [r7, #16]
 8009e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e12:	2201      	movs	r2, #1
 8009e14:	409a      	lsls	r2, r3
 8009e16:	4b18      	ldr	r3, [pc, #96]	@ (8009e78 <xTaskRemoveFromEventList+0xb4>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	4a16      	ldr	r2, [pc, #88]	@ (8009e78 <xTaskRemoveFromEventList+0xb4>)
 8009e1e:	6013      	str	r3, [r2, #0]
 8009e20:	693b      	ldr	r3, [r7, #16]
 8009e22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e24:	4613      	mov	r3, r2
 8009e26:	009b      	lsls	r3, r3, #2
 8009e28:	4413      	add	r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4a13      	ldr	r2, [pc, #76]	@ (8009e7c <xTaskRemoveFromEventList+0xb8>)
 8009e2e:	441a      	add	r2, r3
 8009e30:	693b      	ldr	r3, [r7, #16]
 8009e32:	3304      	adds	r3, #4
 8009e34:	4619      	mov	r1, r3
 8009e36:	4610      	mov	r0, r2
 8009e38:	f7fe fd85 	bl	8008946 <vListInsertEnd>
 8009e3c:	e005      	b.n	8009e4a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	3318      	adds	r3, #24
 8009e42:	4619      	mov	r1, r3
 8009e44:	480e      	ldr	r0, [pc, #56]	@ (8009e80 <xTaskRemoveFromEventList+0xbc>)
 8009e46:	f7fe fd7e 	bl	8008946 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e4a:	693b      	ldr	r3, [r7, #16]
 8009e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009e84 <xTaskRemoveFromEventList+0xc0>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e54:	429a      	cmp	r2, r3
 8009e56:	d905      	bls.n	8009e64 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e58:	2301      	movs	r3, #1
 8009e5a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e5c:	4b0a      	ldr	r3, [pc, #40]	@ (8009e88 <xTaskRemoveFromEventList+0xc4>)
 8009e5e:	2201      	movs	r2, #1
 8009e60:	601a      	str	r2, [r3, #0]
 8009e62:	e001      	b.n	8009e68 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009e64:	2300      	movs	r3, #0
 8009e66:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009e68:	697b      	ldr	r3, [r7, #20]
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3718      	adds	r7, #24
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}
 8009e72:	bf00      	nop
 8009e74:	20000640 	.word	0x20000640
 8009e78:	20000620 	.word	0x20000620
 8009e7c:	2000051c 	.word	0x2000051c
 8009e80:	200005d8 	.word	0x200005d8
 8009e84:	20000518 	.word	0x20000518
 8009e88:	2000062c 	.word	0x2000062c

08009e8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009e8c:	b480      	push	{r7}
 8009e8e:	b083      	sub	sp, #12
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e94:	4b06      	ldr	r3, [pc, #24]	@ (8009eb0 <vTaskInternalSetTimeOutState+0x24>)
 8009e96:	681a      	ldr	r2, [r3, #0]
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e9c:	4b05      	ldr	r3, [pc, #20]	@ (8009eb4 <vTaskInternalSetTimeOutState+0x28>)
 8009e9e:	681a      	ldr	r2, [r3, #0]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	605a      	str	r2, [r3, #4]
}
 8009ea4:	bf00      	nop
 8009ea6:	370c      	adds	r7, #12
 8009ea8:	46bd      	mov	sp, r7
 8009eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eae:	4770      	bx	lr
 8009eb0:	20000630 	.word	0x20000630
 8009eb4:	2000061c 	.word	0x2000061c

08009eb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b088      	sub	sp, #32
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d10b      	bne.n	8009ee0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009ec8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ecc:	f383 8811 	msr	BASEPRI, r3
 8009ed0:	f3bf 8f6f 	isb	sy
 8009ed4:	f3bf 8f4f 	dsb	sy
 8009ed8:	613b      	str	r3, [r7, #16]
}
 8009eda:	bf00      	nop
 8009edc:	bf00      	nop
 8009ede:	e7fd      	b.n	8009edc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d10b      	bne.n	8009efe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009ee6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009eea:	f383 8811 	msr	BASEPRI, r3
 8009eee:	f3bf 8f6f 	isb	sy
 8009ef2:	f3bf 8f4f 	dsb	sy
 8009ef6:	60fb      	str	r3, [r7, #12]
}
 8009ef8:	bf00      	nop
 8009efa:	bf00      	nop
 8009efc:	e7fd      	b.n	8009efa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009efe:	f000 fc73 	bl	800a7e8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f02:	4b1d      	ldr	r3, [pc, #116]	@ (8009f78 <xTaskCheckForTimeOut+0xc0>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	69ba      	ldr	r2, [r7, #24]
 8009f0e:	1ad3      	subs	r3, r2, r3
 8009f10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f1a:	d102      	bne.n	8009f22 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009f1c:	2300      	movs	r3, #0
 8009f1e:	61fb      	str	r3, [r7, #28]
 8009f20:	e023      	b.n	8009f6a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	681a      	ldr	r2, [r3, #0]
 8009f26:	4b15      	ldr	r3, [pc, #84]	@ (8009f7c <xTaskCheckForTimeOut+0xc4>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	429a      	cmp	r2, r3
 8009f2c:	d007      	beq.n	8009f3e <xTaskCheckForTimeOut+0x86>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	685b      	ldr	r3, [r3, #4]
 8009f32:	69ba      	ldr	r2, [r7, #24]
 8009f34:	429a      	cmp	r2, r3
 8009f36:	d302      	bcc.n	8009f3e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	61fb      	str	r3, [r7, #28]
 8009f3c:	e015      	b.n	8009f6a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	697a      	ldr	r2, [r7, #20]
 8009f44:	429a      	cmp	r2, r3
 8009f46:	d20b      	bcs.n	8009f60 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	681a      	ldr	r2, [r3, #0]
 8009f4c:	697b      	ldr	r3, [r7, #20]
 8009f4e:	1ad2      	subs	r2, r2, r3
 8009f50:	683b      	ldr	r3, [r7, #0]
 8009f52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f7ff ff99 	bl	8009e8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	61fb      	str	r3, [r7, #28]
 8009f5e:	e004      	b.n	8009f6a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009f60:	683b      	ldr	r3, [r7, #0]
 8009f62:	2200      	movs	r2, #0
 8009f64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009f66:	2301      	movs	r3, #1
 8009f68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009f6a:	f000 fc6f 	bl	800a84c <vPortExitCritical>

	return xReturn;
 8009f6e:	69fb      	ldr	r3, [r7, #28]
}
 8009f70:	4618      	mov	r0, r3
 8009f72:	3720      	adds	r7, #32
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}
 8009f78:	2000061c 	.word	0x2000061c
 8009f7c:	20000630 	.word	0x20000630

08009f80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009f80:	b480      	push	{r7}
 8009f82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009f84:	4b03      	ldr	r3, [pc, #12]	@ (8009f94 <vTaskMissedYield+0x14>)
 8009f86:	2201      	movs	r2, #1
 8009f88:	601a      	str	r2, [r3, #0]
}
 8009f8a:	bf00      	nop
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f92:	4770      	bx	lr
 8009f94:	2000062c 	.word	0x2000062c

08009f98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f98:	b580      	push	{r7, lr}
 8009f9a:	b082      	sub	sp, #8
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009fa0:	f000 f852 	bl	800a048 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009fa4:	4b06      	ldr	r3, [pc, #24]	@ (8009fc0 <prvIdleTask+0x28>)
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d9f9      	bls.n	8009fa0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009fac:	4b05      	ldr	r3, [pc, #20]	@ (8009fc4 <prvIdleTask+0x2c>)
 8009fae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fb2:	601a      	str	r2, [r3, #0]
 8009fb4:	f3bf 8f4f 	dsb	sy
 8009fb8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009fbc:	e7f0      	b.n	8009fa0 <prvIdleTask+0x8>
 8009fbe:	bf00      	nop
 8009fc0:	2000051c 	.word	0x2000051c
 8009fc4:	e000ed04 	.word	0xe000ed04

08009fc8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fce:	2300      	movs	r3, #0
 8009fd0:	607b      	str	r3, [r7, #4]
 8009fd2:	e00c      	b.n	8009fee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	4613      	mov	r3, r2
 8009fd8:	009b      	lsls	r3, r3, #2
 8009fda:	4413      	add	r3, r2
 8009fdc:	009b      	lsls	r3, r3, #2
 8009fde:	4a12      	ldr	r2, [pc, #72]	@ (800a028 <prvInitialiseTaskLists+0x60>)
 8009fe0:	4413      	add	r3, r2
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	f7fe fc82 	bl	80088ec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	3301      	adds	r3, #1
 8009fec:	607b      	str	r3, [r7, #4]
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2b06      	cmp	r3, #6
 8009ff2:	d9ef      	bls.n	8009fd4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009ff4:	480d      	ldr	r0, [pc, #52]	@ (800a02c <prvInitialiseTaskLists+0x64>)
 8009ff6:	f7fe fc79 	bl	80088ec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009ffa:	480d      	ldr	r0, [pc, #52]	@ (800a030 <prvInitialiseTaskLists+0x68>)
 8009ffc:	f7fe fc76 	bl	80088ec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a000:	480c      	ldr	r0, [pc, #48]	@ (800a034 <prvInitialiseTaskLists+0x6c>)
 800a002:	f7fe fc73 	bl	80088ec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a006:	480c      	ldr	r0, [pc, #48]	@ (800a038 <prvInitialiseTaskLists+0x70>)
 800a008:	f7fe fc70 	bl	80088ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a00c:	480b      	ldr	r0, [pc, #44]	@ (800a03c <prvInitialiseTaskLists+0x74>)
 800a00e:	f7fe fc6d 	bl	80088ec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a012:	4b0b      	ldr	r3, [pc, #44]	@ (800a040 <prvInitialiseTaskLists+0x78>)
 800a014:	4a05      	ldr	r2, [pc, #20]	@ (800a02c <prvInitialiseTaskLists+0x64>)
 800a016:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a018:	4b0a      	ldr	r3, [pc, #40]	@ (800a044 <prvInitialiseTaskLists+0x7c>)
 800a01a:	4a05      	ldr	r2, [pc, #20]	@ (800a030 <prvInitialiseTaskLists+0x68>)
 800a01c:	601a      	str	r2, [r3, #0]
}
 800a01e:	bf00      	nop
 800a020:	3708      	adds	r7, #8
 800a022:	46bd      	mov	sp, r7
 800a024:	bd80      	pop	{r7, pc}
 800a026:	bf00      	nop
 800a028:	2000051c 	.word	0x2000051c
 800a02c:	200005a8 	.word	0x200005a8
 800a030:	200005bc 	.word	0x200005bc
 800a034:	200005d8 	.word	0x200005d8
 800a038:	200005ec 	.word	0x200005ec
 800a03c:	20000604 	.word	0x20000604
 800a040:	200005d0 	.word	0x200005d0
 800a044:	200005d4 	.word	0x200005d4

0800a048 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b082      	sub	sp, #8
 800a04c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a04e:	e019      	b.n	800a084 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a050:	f000 fbca 	bl	800a7e8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a054:	4b10      	ldr	r3, [pc, #64]	@ (800a098 <prvCheckTasksWaitingTermination+0x50>)
 800a056:	68db      	ldr	r3, [r3, #12]
 800a058:	68db      	ldr	r3, [r3, #12]
 800a05a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a05c:	687b      	ldr	r3, [r7, #4]
 800a05e:	3304      	adds	r3, #4
 800a060:	4618      	mov	r0, r3
 800a062:	f7fe fccd 	bl	8008a00 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a066:	4b0d      	ldr	r3, [pc, #52]	@ (800a09c <prvCheckTasksWaitingTermination+0x54>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	3b01      	subs	r3, #1
 800a06c:	4a0b      	ldr	r2, [pc, #44]	@ (800a09c <prvCheckTasksWaitingTermination+0x54>)
 800a06e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a070:	4b0b      	ldr	r3, [pc, #44]	@ (800a0a0 <prvCheckTasksWaitingTermination+0x58>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	3b01      	subs	r3, #1
 800a076:	4a0a      	ldr	r2, [pc, #40]	@ (800a0a0 <prvCheckTasksWaitingTermination+0x58>)
 800a078:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a07a:	f000 fbe7 	bl	800a84c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 f810 	bl	800a0a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a084:	4b06      	ldr	r3, [pc, #24]	@ (800a0a0 <prvCheckTasksWaitingTermination+0x58>)
 800a086:	681b      	ldr	r3, [r3, #0]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d1e1      	bne.n	800a050 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a08c:	bf00      	nop
 800a08e:	bf00      	nop
 800a090:	3708      	adds	r7, #8
 800a092:	46bd      	mov	sp, r7
 800a094:	bd80      	pop	{r7, pc}
 800a096:	bf00      	nop
 800a098:	200005ec 	.word	0x200005ec
 800a09c:	20000618 	.word	0x20000618
 800a0a0:	20000600 	.word	0x20000600

0800a0a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b084      	sub	sp, #16
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	334c      	adds	r3, #76	@ 0x4c
 800a0b0:	4618      	mov	r0, r3
 800a0b2:	f001 fd35 	bl	800bb20 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d108      	bne.n	800a0d2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	f000 fd7f 	bl	800abc8 <vPortFree>
				vPortFree( pxTCB );
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 fd7c 	bl	800abc8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a0d0:	e019      	b.n	800a106 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a0d8:	2b01      	cmp	r3, #1
 800a0da:	d103      	bne.n	800a0e4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a0dc:	6878      	ldr	r0, [r7, #4]
 800a0de:	f000 fd73 	bl	800abc8 <vPortFree>
	}
 800a0e2:	e010      	b.n	800a106 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a0ea:	2b02      	cmp	r3, #2
 800a0ec:	d00b      	beq.n	800a106 <prvDeleteTCB+0x62>
	__asm volatile
 800a0ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f2:	f383 8811 	msr	BASEPRI, r3
 800a0f6:	f3bf 8f6f 	isb	sy
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	60fb      	str	r3, [r7, #12]
}
 800a100:	bf00      	nop
 800a102:	bf00      	nop
 800a104:	e7fd      	b.n	800a102 <prvDeleteTCB+0x5e>
	}
 800a106:	bf00      	nop
 800a108:	3710      	adds	r7, #16
 800a10a:	46bd      	mov	sp, r7
 800a10c:	bd80      	pop	{r7, pc}
	...

0800a110 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a116:	4b0c      	ldr	r3, [pc, #48]	@ (800a148 <prvResetNextTaskUnblockTime+0x38>)
 800a118:	681b      	ldr	r3, [r3, #0]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d104      	bne.n	800a12a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a120:	4b0a      	ldr	r3, [pc, #40]	@ (800a14c <prvResetNextTaskUnblockTime+0x3c>)
 800a122:	f04f 32ff 	mov.w	r2, #4294967295
 800a126:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a128:	e008      	b.n	800a13c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a12a:	4b07      	ldr	r3, [pc, #28]	@ (800a148 <prvResetNextTaskUnblockTime+0x38>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	68db      	ldr	r3, [r3, #12]
 800a132:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	685b      	ldr	r3, [r3, #4]
 800a138:	4a04      	ldr	r2, [pc, #16]	@ (800a14c <prvResetNextTaskUnblockTime+0x3c>)
 800a13a:	6013      	str	r3, [r2, #0]
}
 800a13c:	bf00      	nop
 800a13e:	370c      	adds	r7, #12
 800a140:	46bd      	mov	sp, r7
 800a142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a146:	4770      	bx	lr
 800a148:	200005d0 	.word	0x200005d0
 800a14c:	20000638 	.word	0x20000638

0800a150 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a150:	b480      	push	{r7}
 800a152:	b083      	sub	sp, #12
 800a154:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a156:	4b0b      	ldr	r3, [pc, #44]	@ (800a184 <xTaskGetSchedulerState+0x34>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d102      	bne.n	800a164 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a15e:	2301      	movs	r3, #1
 800a160:	607b      	str	r3, [r7, #4]
 800a162:	e008      	b.n	800a176 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a164:	4b08      	ldr	r3, [pc, #32]	@ (800a188 <xTaskGetSchedulerState+0x38>)
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d102      	bne.n	800a172 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a16c:	2302      	movs	r3, #2
 800a16e:	607b      	str	r3, [r7, #4]
 800a170:	e001      	b.n	800a176 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a172:	2300      	movs	r3, #0
 800a174:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a176:	687b      	ldr	r3, [r7, #4]
	}
 800a178:	4618      	mov	r0, r3
 800a17a:	370c      	adds	r7, #12
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr
 800a184:	20000624 	.word	0x20000624
 800a188:	20000640 	.word	0x20000640

0800a18c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a198:	2300      	movs	r3, #0
 800a19a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d070      	beq.n	800a284 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a1a2:	4b3b      	ldr	r3, [pc, #236]	@ (800a290 <xTaskPriorityDisinherit+0x104>)
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	693a      	ldr	r2, [r7, #16]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d00b      	beq.n	800a1c4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a1ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1b0:	f383 8811 	msr	BASEPRI, r3
 800a1b4:	f3bf 8f6f 	isb	sy
 800a1b8:	f3bf 8f4f 	dsb	sy
 800a1bc:	60fb      	str	r3, [r7, #12]
}
 800a1be:	bf00      	nop
 800a1c0:	bf00      	nop
 800a1c2:	e7fd      	b.n	800a1c0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a1c4:	693b      	ldr	r3, [r7, #16]
 800a1c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d10b      	bne.n	800a1e4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a1cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d0:	f383 8811 	msr	BASEPRI, r3
 800a1d4:	f3bf 8f6f 	isb	sy
 800a1d8:	f3bf 8f4f 	dsb	sy
 800a1dc:	60bb      	str	r3, [r7, #8]
}
 800a1de:	bf00      	nop
 800a1e0:	bf00      	nop
 800a1e2:	e7fd      	b.n	800a1e0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a1e4:	693b      	ldr	r3, [r7, #16]
 800a1e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1e8:	1e5a      	subs	r2, r3, #1
 800a1ea:	693b      	ldr	r3, [r7, #16]
 800a1ec:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a1ee:	693b      	ldr	r3, [r7, #16]
 800a1f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1f2:	693b      	ldr	r3, [r7, #16]
 800a1f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1f6:	429a      	cmp	r2, r3
 800a1f8:	d044      	beq.n	800a284 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a1fa:	693b      	ldr	r3, [r7, #16]
 800a1fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d140      	bne.n	800a284 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a202:	693b      	ldr	r3, [r7, #16]
 800a204:	3304      	adds	r3, #4
 800a206:	4618      	mov	r0, r3
 800a208:	f7fe fbfa 	bl	8008a00 <uxListRemove>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d115      	bne.n	800a23e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a216:	491f      	ldr	r1, [pc, #124]	@ (800a294 <xTaskPriorityDisinherit+0x108>)
 800a218:	4613      	mov	r3, r2
 800a21a:	009b      	lsls	r3, r3, #2
 800a21c:	4413      	add	r3, r2
 800a21e:	009b      	lsls	r3, r3, #2
 800a220:	440b      	add	r3, r1
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d10a      	bne.n	800a23e <xTaskPriorityDisinherit+0xb2>
 800a228:	693b      	ldr	r3, [r7, #16]
 800a22a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a22c:	2201      	movs	r2, #1
 800a22e:	fa02 f303 	lsl.w	r3, r2, r3
 800a232:	43da      	mvns	r2, r3
 800a234:	4b18      	ldr	r3, [pc, #96]	@ (800a298 <xTaskPriorityDisinherit+0x10c>)
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	4013      	ands	r3, r2
 800a23a:	4a17      	ldr	r2, [pc, #92]	@ (800a298 <xTaskPriorityDisinherit+0x10c>)
 800a23c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a242:	693b      	ldr	r3, [r7, #16]
 800a244:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a24a:	f1c3 0207 	rsb	r2, r3, #7
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a252:	693b      	ldr	r3, [r7, #16]
 800a254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a256:	2201      	movs	r2, #1
 800a258:	409a      	lsls	r2, r3
 800a25a:	4b0f      	ldr	r3, [pc, #60]	@ (800a298 <xTaskPriorityDisinherit+0x10c>)
 800a25c:	681b      	ldr	r3, [r3, #0]
 800a25e:	4313      	orrs	r3, r2
 800a260:	4a0d      	ldr	r2, [pc, #52]	@ (800a298 <xTaskPriorityDisinherit+0x10c>)
 800a262:	6013      	str	r3, [r2, #0]
 800a264:	693b      	ldr	r3, [r7, #16]
 800a266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a268:	4613      	mov	r3, r2
 800a26a:	009b      	lsls	r3, r3, #2
 800a26c:	4413      	add	r3, r2
 800a26e:	009b      	lsls	r3, r3, #2
 800a270:	4a08      	ldr	r2, [pc, #32]	@ (800a294 <xTaskPriorityDisinherit+0x108>)
 800a272:	441a      	add	r2, r3
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	3304      	adds	r3, #4
 800a278:	4619      	mov	r1, r3
 800a27a:	4610      	mov	r0, r2
 800a27c:	f7fe fb63 	bl	8008946 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a280:	2301      	movs	r3, #1
 800a282:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a284:	697b      	ldr	r3, [r7, #20]
	}
 800a286:	4618      	mov	r0, r3
 800a288:	3718      	adds	r7, #24
 800a28a:	46bd      	mov	sp, r7
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	20000518 	.word	0x20000518
 800a294:	2000051c 	.word	0x2000051c
 800a298:	20000620 	.word	0x20000620

0800a29c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 800a29c:	b580      	push	{r7, lr}
 800a29e:	b084      	sub	sp, #16
 800a2a0:	af00      	add	r7, sp, #0
 800a2a2:	6078      	str	r0, [r7, #4]
 800a2a4:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800a2a6:	f000 fa9f 	bl	800a7e8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800a2aa:	4b20      	ldr	r3, [pc, #128]	@ (800a32c <ulTaskNotifyTake+0x90>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d113      	bne.n	800a2de <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a2b6:	4b1d      	ldr	r3, [pc, #116]	@ (800a32c <ulTaskNotifyTake+0x90>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2201      	movs	r2, #1
 800a2bc:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

				if( xTicksToWait > ( TickType_t ) 0 )
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00b      	beq.n	800a2de <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a2c6:	2101      	movs	r1, #1
 800a2c8:	6838      	ldr	r0, [r7, #0]
 800a2ca:	f000 f8f5 	bl	800a4b8 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800a2ce:	4b18      	ldr	r3, [pc, #96]	@ (800a330 <ulTaskNotifyTake+0x94>)
 800a2d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a2d4:	601a      	str	r2, [r3, #0]
 800a2d6:	f3bf 8f4f 	dsb	sy
 800a2da:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a2de:	f000 fab5 	bl	800a84c <vPortExitCritical>

		taskENTER_CRITICAL();
 800a2e2:	f000 fa81 	bl	800a7e8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800a2e6:	4b11      	ldr	r3, [pc, #68]	@ (800a32c <ulTaskNotifyTake+0x90>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a2ee:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d00e      	beq.n	800a314 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d005      	beq.n	800a308 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800a2fc:	4b0b      	ldr	r3, [pc, #44]	@ (800a32c <ulTaskNotifyTake+0x90>)
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	2200      	movs	r2, #0
 800a302:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 800a306:	e005      	b.n	800a314 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800a308:	4b08      	ldr	r3, [pc, #32]	@ (800a32c <ulTaskNotifyTake+0x90>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	3a01      	subs	r2, #1
 800a310:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a314:	4b05      	ldr	r3, [pc, #20]	@ (800a32c <ulTaskNotifyTake+0x90>)
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	2200      	movs	r2, #0
 800a31a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
		}
		taskEXIT_CRITICAL();
 800a31e:	f000 fa95 	bl	800a84c <vPortExitCritical>

		return ulReturn;
 800a322:	68fb      	ldr	r3, [r7, #12]
	}
 800a324:	4618      	mov	r0, r3
 800a326:	3710      	adds	r7, #16
 800a328:	46bd      	mov	sp, r7
 800a32a:	bd80      	pop	{r7, pc}
 800a32c:	20000518 	.word	0x20000518
 800a330:	e000ed04 	.word	0xe000ed04

0800a334 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800a334:	b580      	push	{r7, lr}
 800a336:	b08a      	sub	sp, #40	@ 0x28
 800a338:	af00      	add	r7, sp, #0
 800a33a:	60f8      	str	r0, [r7, #12]
 800a33c:	60b9      	str	r1, [r7, #8]
 800a33e:	603b      	str	r3, [r7, #0]
 800a340:	4613      	mov	r3, r2
 800a342:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800a344:	2301      	movs	r3, #1
 800a346:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d10b      	bne.n	800a366 <xTaskGenericNotify+0x32>
	__asm volatile
 800a34e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a352:	f383 8811 	msr	BASEPRI, r3
 800a356:	f3bf 8f6f 	isb	sy
 800a35a:	f3bf 8f4f 	dsb	sy
 800a35e:	61bb      	str	r3, [r7, #24]
}
 800a360:	bf00      	nop
 800a362:	bf00      	nop
 800a364:	e7fd      	b.n	800a362 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800a36a:	f000 fa3d 	bl	800a7e8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800a36e:	683b      	ldr	r3, [r7, #0]
 800a370:	2b00      	cmp	r3, #0
 800a372:	d004      	beq.n	800a37e <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a374:	6a3b      	ldr	r3, [r7, #32]
 800a376:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a37e:	6a3b      	ldr	r3, [r7, #32]
 800a380:	f893 309c 	ldrb.w	r3, [r3, #156]	@ 0x9c
 800a384:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a386:	6a3b      	ldr	r3, [r7, #32]
 800a388:	2202      	movs	r2, #2
 800a38a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c

			switch( eAction )
 800a38e:	79fb      	ldrb	r3, [r7, #7]
 800a390:	2b04      	cmp	r3, #4
 800a392:	d82e      	bhi.n	800a3f2 <xTaskGenericNotify+0xbe>
 800a394:	a201      	add	r2, pc, #4	@ (adr r2, 800a39c <xTaskGenericNotify+0x68>)
 800a396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a39a:	bf00      	nop
 800a39c:	0800a417 	.word	0x0800a417
 800a3a0:	0800a3b1 	.word	0x0800a3b1
 800a3a4:	0800a3c3 	.word	0x0800a3c3
 800a3a8:	0800a3d3 	.word	0x0800a3d3
 800a3ac:	0800a3dd 	.word	0x0800a3dd
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800a3b0:	6a3b      	ldr	r3, [r7, #32]
 800a3b2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800a3b6:	68bb      	ldr	r3, [r7, #8]
 800a3b8:	431a      	orrs	r2, r3
 800a3ba:	6a3b      	ldr	r3, [r7, #32]
 800a3bc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800a3c0:	e02c      	b.n	800a41c <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800a3c2:	6a3b      	ldr	r3, [r7, #32]
 800a3c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a3c8:	1c5a      	adds	r2, r3, #1
 800a3ca:	6a3b      	ldr	r3, [r7, #32]
 800a3cc:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800a3d0:	e024      	b.n	800a41c <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800a3d2:	6a3b      	ldr	r3, [r7, #32]
 800a3d4:	68ba      	ldr	r2, [r7, #8]
 800a3d6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					break;
 800a3da:	e01f      	b.n	800a41c <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a3dc:	7ffb      	ldrb	r3, [r7, #31]
 800a3de:	2b02      	cmp	r3, #2
 800a3e0:	d004      	beq.n	800a3ec <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800a3e2:	6a3b      	ldr	r3, [r7, #32]
 800a3e4:	68ba      	ldr	r2, [r7, #8]
 800a3e6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800a3ea:	e017      	b.n	800a41c <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800a3f0:	e014      	b.n	800a41c <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a3f2:	6a3b      	ldr	r3, [r7, #32]
 800a3f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a3f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3fc:	d00d      	beq.n	800a41a <xTaskGenericNotify+0xe6>
	__asm volatile
 800a3fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a402:	f383 8811 	msr	BASEPRI, r3
 800a406:	f3bf 8f6f 	isb	sy
 800a40a:	f3bf 8f4f 	dsb	sy
 800a40e:	617b      	str	r3, [r7, #20]
}
 800a410:	bf00      	nop
 800a412:	bf00      	nop
 800a414:	e7fd      	b.n	800a412 <xTaskGenericNotify+0xde>
					break;
 800a416:	bf00      	nop
 800a418:	e000      	b.n	800a41c <xTaskGenericNotify+0xe8>

					break;
 800a41a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a41c:	7ffb      	ldrb	r3, [r7, #31]
 800a41e:	2b01      	cmp	r3, #1
 800a420:	d13a      	bne.n	800a498 <xTaskGenericNotify+0x164>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a422:	6a3b      	ldr	r3, [r7, #32]
 800a424:	3304      	adds	r3, #4
 800a426:	4618      	mov	r0, r3
 800a428:	f7fe faea 	bl	8008a00 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a42c:	6a3b      	ldr	r3, [r7, #32]
 800a42e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a430:	2201      	movs	r2, #1
 800a432:	409a      	lsls	r2, r3
 800a434:	4b1c      	ldr	r3, [pc, #112]	@ (800a4a8 <xTaskGenericNotify+0x174>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	4313      	orrs	r3, r2
 800a43a:	4a1b      	ldr	r2, [pc, #108]	@ (800a4a8 <xTaskGenericNotify+0x174>)
 800a43c:	6013      	str	r3, [r2, #0]
 800a43e:	6a3b      	ldr	r3, [r7, #32]
 800a440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a442:	4613      	mov	r3, r2
 800a444:	009b      	lsls	r3, r3, #2
 800a446:	4413      	add	r3, r2
 800a448:	009b      	lsls	r3, r3, #2
 800a44a:	4a18      	ldr	r2, [pc, #96]	@ (800a4ac <xTaskGenericNotify+0x178>)
 800a44c:	441a      	add	r2, r3
 800a44e:	6a3b      	ldr	r3, [r7, #32]
 800a450:	3304      	adds	r3, #4
 800a452:	4619      	mov	r1, r3
 800a454:	4610      	mov	r0, r2
 800a456:	f7fe fa76 	bl	8008946 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a45a:	6a3b      	ldr	r3, [r7, #32]
 800a45c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d00b      	beq.n	800a47a <xTaskGenericNotify+0x146>
	__asm volatile
 800a462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a466:	f383 8811 	msr	BASEPRI, r3
 800a46a:	f3bf 8f6f 	isb	sy
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	613b      	str	r3, [r7, #16]
}
 800a474:	bf00      	nop
 800a476:	bf00      	nop
 800a478:	e7fd      	b.n	800a476 <xTaskGenericNotify+0x142>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a47a:	6a3b      	ldr	r3, [r7, #32]
 800a47c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a47e:	4b0c      	ldr	r3, [pc, #48]	@ (800a4b0 <xTaskGenericNotify+0x17c>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a484:	429a      	cmp	r2, r3
 800a486:	d907      	bls.n	800a498 <xTaskGenericNotify+0x164>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800a488:	4b0a      	ldr	r3, [pc, #40]	@ (800a4b4 <xTaskGenericNotify+0x180>)
 800a48a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a48e:	601a      	str	r2, [r3, #0]
 800a490:	f3bf 8f4f 	dsb	sy
 800a494:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800a498:	f000 f9d8 	bl	800a84c <vPortExitCritical>

		return xReturn;
 800a49c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3728      	adds	r7, #40	@ 0x28
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	20000620 	.word	0x20000620
 800a4ac:	2000051c 	.word	0x2000051c
 800a4b0:	20000518 	.word	0x20000518
 800a4b4:	e000ed04 	.word	0xe000ed04

0800a4b8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a4b8:	b580      	push	{r7, lr}
 800a4ba:	b084      	sub	sp, #16
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a4c2:	4b29      	ldr	r3, [pc, #164]	@ (800a568 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4c8:	4b28      	ldr	r3, [pc, #160]	@ (800a56c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	3304      	adds	r3, #4
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	f7fe fa96 	bl	8008a00 <uxListRemove>
 800a4d4:	4603      	mov	r3, r0
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d10b      	bne.n	800a4f2 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a4da:	4b24      	ldr	r3, [pc, #144]	@ (800a56c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	fa02 f303 	lsl.w	r3, r2, r3
 800a4e6:	43da      	mvns	r2, r3
 800a4e8:	4b21      	ldr	r3, [pc, #132]	@ (800a570 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	4013      	ands	r3, r2
 800a4ee:	4a20      	ldr	r2, [pc, #128]	@ (800a570 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a4f0:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4f8:	d10a      	bne.n	800a510 <prvAddCurrentTaskToDelayedList+0x58>
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d007      	beq.n	800a510 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a500:	4b1a      	ldr	r3, [pc, #104]	@ (800a56c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	3304      	adds	r3, #4
 800a506:	4619      	mov	r1, r3
 800a508:	481a      	ldr	r0, [pc, #104]	@ (800a574 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a50a:	f7fe fa1c 	bl	8008946 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a50e:	e026      	b.n	800a55e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a510:	68fa      	ldr	r2, [r7, #12]
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	4413      	add	r3, r2
 800a516:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a518:	4b14      	ldr	r3, [pc, #80]	@ (800a56c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	68ba      	ldr	r2, [r7, #8]
 800a51e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a520:	68ba      	ldr	r2, [r7, #8]
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	429a      	cmp	r2, r3
 800a526:	d209      	bcs.n	800a53c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a528:	4b13      	ldr	r3, [pc, #76]	@ (800a578 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a52a:	681a      	ldr	r2, [r3, #0]
 800a52c:	4b0f      	ldr	r3, [pc, #60]	@ (800a56c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	3304      	adds	r3, #4
 800a532:	4619      	mov	r1, r3
 800a534:	4610      	mov	r0, r2
 800a536:	f7fe fa2a 	bl	800898e <vListInsert>
}
 800a53a:	e010      	b.n	800a55e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a53c:	4b0f      	ldr	r3, [pc, #60]	@ (800a57c <prvAddCurrentTaskToDelayedList+0xc4>)
 800a53e:	681a      	ldr	r2, [r3, #0]
 800a540:	4b0a      	ldr	r3, [pc, #40]	@ (800a56c <prvAddCurrentTaskToDelayedList+0xb4>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	3304      	adds	r3, #4
 800a546:	4619      	mov	r1, r3
 800a548:	4610      	mov	r0, r2
 800a54a:	f7fe fa20 	bl	800898e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a54e:	4b0c      	ldr	r3, [pc, #48]	@ (800a580 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	68ba      	ldr	r2, [r7, #8]
 800a554:	429a      	cmp	r2, r3
 800a556:	d202      	bcs.n	800a55e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a558:	4a09      	ldr	r2, [pc, #36]	@ (800a580 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	6013      	str	r3, [r2, #0]
}
 800a55e:	bf00      	nop
 800a560:	3710      	adds	r7, #16
 800a562:	46bd      	mov	sp, r7
 800a564:	bd80      	pop	{r7, pc}
 800a566:	bf00      	nop
 800a568:	2000061c 	.word	0x2000061c
 800a56c:	20000518 	.word	0x20000518
 800a570:	20000620 	.word	0x20000620
 800a574:	20000604 	.word	0x20000604
 800a578:	200005d4 	.word	0x200005d4
 800a57c:	200005d0 	.word	0x200005d0
 800a580:	20000638 	.word	0x20000638

0800a584 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a584:	b480      	push	{r7}
 800a586:	b085      	sub	sp, #20
 800a588:	af00      	add	r7, sp, #0
 800a58a:	60f8      	str	r0, [r7, #12]
 800a58c:	60b9      	str	r1, [r7, #8]
 800a58e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	3b04      	subs	r3, #4
 800a594:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a59c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	3b04      	subs	r3, #4
 800a5a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a5a4:	68bb      	ldr	r3, [r7, #8]
 800a5a6:	f023 0201 	bic.w	r2, r3, #1
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	3b04      	subs	r3, #4
 800a5b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a5b4:	4a0c      	ldr	r2, [pc, #48]	@ (800a5e8 <pxPortInitialiseStack+0x64>)
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	3b14      	subs	r3, #20
 800a5be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a5c0:	687a      	ldr	r2, [r7, #4]
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	3b04      	subs	r3, #4
 800a5ca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	f06f 0202 	mvn.w	r2, #2
 800a5d2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	3b20      	subs	r3, #32
 800a5d8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a5da:	68fb      	ldr	r3, [r7, #12]
}
 800a5dc:	4618      	mov	r0, r3
 800a5de:	3714      	adds	r7, #20
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e6:	4770      	bx	lr
 800a5e8:	0800a5ed 	.word	0x0800a5ed

0800a5ec <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b085      	sub	sp, #20
 800a5f0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a5f6:	4b13      	ldr	r3, [pc, #76]	@ (800a644 <prvTaskExitError+0x58>)
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a5fe:	d00b      	beq.n	800a618 <prvTaskExitError+0x2c>
	__asm volatile
 800a600:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a604:	f383 8811 	msr	BASEPRI, r3
 800a608:	f3bf 8f6f 	isb	sy
 800a60c:	f3bf 8f4f 	dsb	sy
 800a610:	60fb      	str	r3, [r7, #12]
}
 800a612:	bf00      	nop
 800a614:	bf00      	nop
 800a616:	e7fd      	b.n	800a614 <prvTaskExitError+0x28>
	__asm volatile
 800a618:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a61c:	f383 8811 	msr	BASEPRI, r3
 800a620:	f3bf 8f6f 	isb	sy
 800a624:	f3bf 8f4f 	dsb	sy
 800a628:	60bb      	str	r3, [r7, #8]
}
 800a62a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a62c:	bf00      	nop
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d0fc      	beq.n	800a62e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a634:	bf00      	nop
 800a636:	bf00      	nop
 800a638:	3714      	adds	r7, #20
 800a63a:	46bd      	mov	sp, r7
 800a63c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a640:	4770      	bx	lr
 800a642:	bf00      	nop
 800a644:	2000009c 	.word	0x2000009c
	...

0800a650 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a650:	4b07      	ldr	r3, [pc, #28]	@ (800a670 <pxCurrentTCBConst2>)
 800a652:	6819      	ldr	r1, [r3, #0]
 800a654:	6808      	ldr	r0, [r1, #0]
 800a656:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65a:	f380 8809 	msr	PSP, r0
 800a65e:	f3bf 8f6f 	isb	sy
 800a662:	f04f 0000 	mov.w	r0, #0
 800a666:	f380 8811 	msr	BASEPRI, r0
 800a66a:	4770      	bx	lr
 800a66c:	f3af 8000 	nop.w

0800a670 <pxCurrentTCBConst2>:
 800a670:	20000518 	.word	0x20000518
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a674:	bf00      	nop
 800a676:	bf00      	nop

0800a678 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a678:	4808      	ldr	r0, [pc, #32]	@ (800a69c <prvPortStartFirstTask+0x24>)
 800a67a:	6800      	ldr	r0, [r0, #0]
 800a67c:	6800      	ldr	r0, [r0, #0]
 800a67e:	f380 8808 	msr	MSP, r0
 800a682:	f04f 0000 	mov.w	r0, #0
 800a686:	f380 8814 	msr	CONTROL, r0
 800a68a:	b662      	cpsie	i
 800a68c:	b661      	cpsie	f
 800a68e:	f3bf 8f4f 	dsb	sy
 800a692:	f3bf 8f6f 	isb	sy
 800a696:	df00      	svc	0
 800a698:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a69a:	bf00      	nop
 800a69c:	e000ed08 	.word	0xe000ed08

0800a6a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b086      	sub	sp, #24
 800a6a4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a6a6:	4b47      	ldr	r3, [pc, #284]	@ (800a7c4 <xPortStartScheduler+0x124>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4a47      	ldr	r2, [pc, #284]	@ (800a7c8 <xPortStartScheduler+0x128>)
 800a6ac:	4293      	cmp	r3, r2
 800a6ae:	d10b      	bne.n	800a6c8 <xPortStartScheduler+0x28>
	__asm volatile
 800a6b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b4:	f383 8811 	msr	BASEPRI, r3
 800a6b8:	f3bf 8f6f 	isb	sy
 800a6bc:	f3bf 8f4f 	dsb	sy
 800a6c0:	60fb      	str	r3, [r7, #12]
}
 800a6c2:	bf00      	nop
 800a6c4:	bf00      	nop
 800a6c6:	e7fd      	b.n	800a6c4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a6c8:	4b3e      	ldr	r3, [pc, #248]	@ (800a7c4 <xPortStartScheduler+0x124>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a3f      	ldr	r2, [pc, #252]	@ (800a7cc <xPortStartScheduler+0x12c>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d10b      	bne.n	800a6ea <xPortStartScheduler+0x4a>
	__asm volatile
 800a6d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d6:	f383 8811 	msr	BASEPRI, r3
 800a6da:	f3bf 8f6f 	isb	sy
 800a6de:	f3bf 8f4f 	dsb	sy
 800a6e2:	613b      	str	r3, [r7, #16]
}
 800a6e4:	bf00      	nop
 800a6e6:	bf00      	nop
 800a6e8:	e7fd      	b.n	800a6e6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a6ea:	4b39      	ldr	r3, [pc, #228]	@ (800a7d0 <xPortStartScheduler+0x130>)
 800a6ec:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	781b      	ldrb	r3, [r3, #0]
 800a6f2:	b2db      	uxtb	r3, r3
 800a6f4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a6f6:	697b      	ldr	r3, [r7, #20]
 800a6f8:	22ff      	movs	r2, #255	@ 0xff
 800a6fa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	781b      	ldrb	r3, [r3, #0]
 800a700:	b2db      	uxtb	r3, r3
 800a702:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a704:	78fb      	ldrb	r3, [r7, #3]
 800a706:	b2db      	uxtb	r3, r3
 800a708:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a70c:	b2da      	uxtb	r2, r3
 800a70e:	4b31      	ldr	r3, [pc, #196]	@ (800a7d4 <xPortStartScheduler+0x134>)
 800a710:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a712:	4b31      	ldr	r3, [pc, #196]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a714:	2207      	movs	r2, #7
 800a716:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a718:	e009      	b.n	800a72e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a71a:	4b2f      	ldr	r3, [pc, #188]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	3b01      	subs	r3, #1
 800a720:	4a2d      	ldr	r2, [pc, #180]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a722:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a724:	78fb      	ldrb	r3, [r7, #3]
 800a726:	b2db      	uxtb	r3, r3
 800a728:	005b      	lsls	r3, r3, #1
 800a72a:	b2db      	uxtb	r3, r3
 800a72c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a72e:	78fb      	ldrb	r3, [r7, #3]
 800a730:	b2db      	uxtb	r3, r3
 800a732:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a736:	2b80      	cmp	r3, #128	@ 0x80
 800a738:	d0ef      	beq.n	800a71a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a73a:	4b27      	ldr	r3, [pc, #156]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	f1c3 0307 	rsb	r3, r3, #7
 800a742:	2b04      	cmp	r3, #4
 800a744:	d00b      	beq.n	800a75e <xPortStartScheduler+0xbe>
	__asm volatile
 800a746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a74a:	f383 8811 	msr	BASEPRI, r3
 800a74e:	f3bf 8f6f 	isb	sy
 800a752:	f3bf 8f4f 	dsb	sy
 800a756:	60bb      	str	r3, [r7, #8]
}
 800a758:	bf00      	nop
 800a75a:	bf00      	nop
 800a75c:	e7fd      	b.n	800a75a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a75e:	4b1e      	ldr	r3, [pc, #120]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	021b      	lsls	r3, r3, #8
 800a764:	4a1c      	ldr	r2, [pc, #112]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a766:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a768:	4b1b      	ldr	r3, [pc, #108]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a770:	4a19      	ldr	r2, [pc, #100]	@ (800a7d8 <xPortStartScheduler+0x138>)
 800a772:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	b2da      	uxtb	r2, r3
 800a778:	697b      	ldr	r3, [r7, #20]
 800a77a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a77c:	4b17      	ldr	r3, [pc, #92]	@ (800a7dc <xPortStartScheduler+0x13c>)
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a16      	ldr	r2, [pc, #88]	@ (800a7dc <xPortStartScheduler+0x13c>)
 800a782:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a786:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a788:	4b14      	ldr	r3, [pc, #80]	@ (800a7dc <xPortStartScheduler+0x13c>)
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	4a13      	ldr	r2, [pc, #76]	@ (800a7dc <xPortStartScheduler+0x13c>)
 800a78e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a792:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a794:	f000 f8da 	bl	800a94c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a798:	4b11      	ldr	r3, [pc, #68]	@ (800a7e0 <xPortStartScheduler+0x140>)
 800a79a:	2200      	movs	r2, #0
 800a79c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a79e:	f000 f8f9 	bl	800a994 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a7a2:	4b10      	ldr	r3, [pc, #64]	@ (800a7e4 <xPortStartScheduler+0x144>)
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	4a0f      	ldr	r2, [pc, #60]	@ (800a7e4 <xPortStartScheduler+0x144>)
 800a7a8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a7ac:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a7ae:	f7ff ff63 	bl	800a678 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a7b2:	f7ff fa7d 	bl	8009cb0 <vTaskSwitchContext>
	prvTaskExitError();
 800a7b6:	f7ff ff19 	bl	800a5ec <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a7ba:	2300      	movs	r3, #0
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3718      	adds	r7, #24
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}
 800a7c4:	e000ed00 	.word	0xe000ed00
 800a7c8:	410fc271 	.word	0x410fc271
 800a7cc:	410fc270 	.word	0x410fc270
 800a7d0:	e000e400 	.word	0xe000e400
 800a7d4:	20000644 	.word	0x20000644
 800a7d8:	20000648 	.word	0x20000648
 800a7dc:	e000ed20 	.word	0xe000ed20
 800a7e0:	2000009c 	.word	0x2000009c
 800a7e4:	e000ef34 	.word	0xe000ef34

0800a7e8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f2:	f383 8811 	msr	BASEPRI, r3
 800a7f6:	f3bf 8f6f 	isb	sy
 800a7fa:	f3bf 8f4f 	dsb	sy
 800a7fe:	607b      	str	r3, [r7, #4]
}
 800a800:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a802:	4b10      	ldr	r3, [pc, #64]	@ (800a844 <vPortEnterCritical+0x5c>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	3301      	adds	r3, #1
 800a808:	4a0e      	ldr	r2, [pc, #56]	@ (800a844 <vPortEnterCritical+0x5c>)
 800a80a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a80c:	4b0d      	ldr	r3, [pc, #52]	@ (800a844 <vPortEnterCritical+0x5c>)
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2b01      	cmp	r3, #1
 800a812:	d110      	bne.n	800a836 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a814:	4b0c      	ldr	r3, [pc, #48]	@ (800a848 <vPortEnterCritical+0x60>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	b2db      	uxtb	r3, r3
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d00b      	beq.n	800a836 <vPortEnterCritical+0x4e>
	__asm volatile
 800a81e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a822:	f383 8811 	msr	BASEPRI, r3
 800a826:	f3bf 8f6f 	isb	sy
 800a82a:	f3bf 8f4f 	dsb	sy
 800a82e:	603b      	str	r3, [r7, #0]
}
 800a830:	bf00      	nop
 800a832:	bf00      	nop
 800a834:	e7fd      	b.n	800a832 <vPortEnterCritical+0x4a>
	}
}
 800a836:	bf00      	nop
 800a838:	370c      	adds	r7, #12
 800a83a:	46bd      	mov	sp, r7
 800a83c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a840:	4770      	bx	lr
 800a842:	bf00      	nop
 800a844:	2000009c 	.word	0x2000009c
 800a848:	e000ed04 	.word	0xe000ed04

0800a84c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a84c:	b480      	push	{r7}
 800a84e:	b083      	sub	sp, #12
 800a850:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a852:	4b12      	ldr	r3, [pc, #72]	@ (800a89c <vPortExitCritical+0x50>)
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d10b      	bne.n	800a872 <vPortExitCritical+0x26>
	__asm volatile
 800a85a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85e:	f383 8811 	msr	BASEPRI, r3
 800a862:	f3bf 8f6f 	isb	sy
 800a866:	f3bf 8f4f 	dsb	sy
 800a86a:	607b      	str	r3, [r7, #4]
}
 800a86c:	bf00      	nop
 800a86e:	bf00      	nop
 800a870:	e7fd      	b.n	800a86e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a872:	4b0a      	ldr	r3, [pc, #40]	@ (800a89c <vPortExitCritical+0x50>)
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	3b01      	subs	r3, #1
 800a878:	4a08      	ldr	r2, [pc, #32]	@ (800a89c <vPortExitCritical+0x50>)
 800a87a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a87c:	4b07      	ldr	r3, [pc, #28]	@ (800a89c <vPortExitCritical+0x50>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d105      	bne.n	800a890 <vPortExitCritical+0x44>
 800a884:	2300      	movs	r3, #0
 800a886:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	f383 8811 	msr	BASEPRI, r3
}
 800a88e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a890:	bf00      	nop
 800a892:	370c      	adds	r7, #12
 800a894:	46bd      	mov	sp, r7
 800a896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89a:	4770      	bx	lr
 800a89c:	2000009c 	.word	0x2000009c

0800a8a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a8a0:	f3ef 8009 	mrs	r0, PSP
 800a8a4:	f3bf 8f6f 	isb	sy
 800a8a8:	4b15      	ldr	r3, [pc, #84]	@ (800a900 <pxCurrentTCBConst>)
 800a8aa:	681a      	ldr	r2, [r3, #0]
 800a8ac:	f01e 0f10 	tst.w	lr, #16
 800a8b0:	bf08      	it	eq
 800a8b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a8b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ba:	6010      	str	r0, [r2, #0]
 800a8bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a8c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a8c4:	f380 8811 	msr	BASEPRI, r0
 800a8c8:	f3bf 8f4f 	dsb	sy
 800a8cc:	f3bf 8f6f 	isb	sy
 800a8d0:	f7ff f9ee 	bl	8009cb0 <vTaskSwitchContext>
 800a8d4:	f04f 0000 	mov.w	r0, #0
 800a8d8:	f380 8811 	msr	BASEPRI, r0
 800a8dc:	bc09      	pop	{r0, r3}
 800a8de:	6819      	ldr	r1, [r3, #0]
 800a8e0:	6808      	ldr	r0, [r1, #0]
 800a8e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e6:	f01e 0f10 	tst.w	lr, #16
 800a8ea:	bf08      	it	eq
 800a8ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a8f0:	f380 8809 	msr	PSP, r0
 800a8f4:	f3bf 8f6f 	isb	sy
 800a8f8:	4770      	bx	lr
 800a8fa:	bf00      	nop
 800a8fc:	f3af 8000 	nop.w

0800a900 <pxCurrentTCBConst>:
 800a900:	20000518 	.word	0x20000518
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a904:	bf00      	nop
 800a906:	bf00      	nop

0800a908 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a908:	b580      	push	{r7, lr}
 800a90a:	b082      	sub	sp, #8
 800a90c:	af00      	add	r7, sp, #0
	__asm volatile
 800a90e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a912:	f383 8811 	msr	BASEPRI, r3
 800a916:	f3bf 8f6f 	isb	sy
 800a91a:	f3bf 8f4f 	dsb	sy
 800a91e:	607b      	str	r3, [r7, #4]
}
 800a920:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a922:	f7ff f90b 	bl	8009b3c <xTaskIncrementTick>
 800a926:	4603      	mov	r3, r0
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d003      	beq.n	800a934 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a92c:	4b06      	ldr	r3, [pc, #24]	@ (800a948 <SysTick_Handler+0x40>)
 800a92e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a932:	601a      	str	r2, [r3, #0]
 800a934:	2300      	movs	r3, #0
 800a936:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a938:	683b      	ldr	r3, [r7, #0]
 800a93a:	f383 8811 	msr	BASEPRI, r3
}
 800a93e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a940:	bf00      	nop
 800a942:	3708      	adds	r7, #8
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}
 800a948:	e000ed04 	.word	0xe000ed04

0800a94c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a94c:	b480      	push	{r7}
 800a94e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a950:	4b0b      	ldr	r3, [pc, #44]	@ (800a980 <vPortSetupTimerInterrupt+0x34>)
 800a952:	2200      	movs	r2, #0
 800a954:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a956:	4b0b      	ldr	r3, [pc, #44]	@ (800a984 <vPortSetupTimerInterrupt+0x38>)
 800a958:	2200      	movs	r2, #0
 800a95a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a95c:	4b0a      	ldr	r3, [pc, #40]	@ (800a988 <vPortSetupTimerInterrupt+0x3c>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4a0a      	ldr	r2, [pc, #40]	@ (800a98c <vPortSetupTimerInterrupt+0x40>)
 800a962:	fba2 2303 	umull	r2, r3, r2, r3
 800a966:	099b      	lsrs	r3, r3, #6
 800a968:	4a09      	ldr	r2, [pc, #36]	@ (800a990 <vPortSetupTimerInterrupt+0x44>)
 800a96a:	3b01      	subs	r3, #1
 800a96c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a96e:	4b04      	ldr	r3, [pc, #16]	@ (800a980 <vPortSetupTimerInterrupt+0x34>)
 800a970:	2207      	movs	r2, #7
 800a972:	601a      	str	r2, [r3, #0]
}
 800a974:	bf00      	nop
 800a976:	46bd      	mov	sp, r7
 800a978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97c:	4770      	bx	lr
 800a97e:	bf00      	nop
 800a980:	e000e010 	.word	0xe000e010
 800a984:	e000e018 	.word	0xe000e018
 800a988:	20000004 	.word	0x20000004
 800a98c:	10624dd3 	.word	0x10624dd3
 800a990:	e000e014 	.word	0xe000e014

0800a994 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a994:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a9a4 <vPortEnableVFP+0x10>
 800a998:	6801      	ldr	r1, [r0, #0]
 800a99a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a99e:	6001      	str	r1, [r0, #0]
 800a9a0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a9a2:	bf00      	nop
 800a9a4:	e000ed88 	.word	0xe000ed88

0800a9a8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a9a8:	b480      	push	{r7}
 800a9aa:	b085      	sub	sp, #20
 800a9ac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a9ae:	f3ef 8305 	mrs	r3, IPSR
 800a9b2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	2b0f      	cmp	r3, #15
 800a9b8:	d915      	bls.n	800a9e6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a9ba:	4a18      	ldr	r2, [pc, #96]	@ (800aa1c <vPortValidateInterruptPriority+0x74>)
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	4413      	add	r3, r2
 800a9c0:	781b      	ldrb	r3, [r3, #0]
 800a9c2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a9c4:	4b16      	ldr	r3, [pc, #88]	@ (800aa20 <vPortValidateInterruptPriority+0x78>)
 800a9c6:	781b      	ldrb	r3, [r3, #0]
 800a9c8:	7afa      	ldrb	r2, [r7, #11]
 800a9ca:	429a      	cmp	r2, r3
 800a9cc:	d20b      	bcs.n	800a9e6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	607b      	str	r3, [r7, #4]
}
 800a9e0:	bf00      	nop
 800a9e2:	bf00      	nop
 800a9e4:	e7fd      	b.n	800a9e2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a9e6:	4b0f      	ldr	r3, [pc, #60]	@ (800aa24 <vPortValidateInterruptPriority+0x7c>)
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a9ee:	4b0e      	ldr	r3, [pc, #56]	@ (800aa28 <vPortValidateInterruptPriority+0x80>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	429a      	cmp	r2, r3
 800a9f4:	d90b      	bls.n	800aa0e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9fa:	f383 8811 	msr	BASEPRI, r3
 800a9fe:	f3bf 8f6f 	isb	sy
 800aa02:	f3bf 8f4f 	dsb	sy
 800aa06:	603b      	str	r3, [r7, #0]
}
 800aa08:	bf00      	nop
 800aa0a:	bf00      	nop
 800aa0c:	e7fd      	b.n	800aa0a <vPortValidateInterruptPriority+0x62>
	}
 800aa0e:	bf00      	nop
 800aa10:	3714      	adds	r7, #20
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	e000e3f0 	.word	0xe000e3f0
 800aa20:	20000644 	.word	0x20000644
 800aa24:	e000ed0c 	.word	0xe000ed0c
 800aa28:	20000648 	.word	0x20000648

0800aa2c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800aa2c:	b580      	push	{r7, lr}
 800aa2e:	b08a      	sub	sp, #40	@ 0x28
 800aa30:	af00      	add	r7, sp, #0
 800aa32:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800aa34:	2300      	movs	r3, #0
 800aa36:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800aa38:	f7fe ffb2 	bl	80099a0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800aa3c:	4b5c      	ldr	r3, [pc, #368]	@ (800abb0 <pvPortMalloc+0x184>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d101      	bne.n	800aa48 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800aa44:	f000 f924 	bl	800ac90 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800aa48:	4b5a      	ldr	r3, [pc, #360]	@ (800abb4 <pvPortMalloc+0x188>)
 800aa4a:	681a      	ldr	r2, [r3, #0]
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	4013      	ands	r3, r2
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	f040 8095 	bne.w	800ab80 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d01e      	beq.n	800aa9a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800aa5c:	2208      	movs	r2, #8
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	4413      	add	r3, r2
 800aa62:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f003 0307 	and.w	r3, r3, #7
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d015      	beq.n	800aa9a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	f023 0307 	bic.w	r3, r3, #7
 800aa74:	3308      	adds	r3, #8
 800aa76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	f003 0307 	and.w	r3, r3, #7
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d00b      	beq.n	800aa9a <pvPortMalloc+0x6e>
	__asm volatile
 800aa82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa86:	f383 8811 	msr	BASEPRI, r3
 800aa8a:	f3bf 8f6f 	isb	sy
 800aa8e:	f3bf 8f4f 	dsb	sy
 800aa92:	617b      	str	r3, [r7, #20]
}
 800aa94:	bf00      	nop
 800aa96:	bf00      	nop
 800aa98:	e7fd      	b.n	800aa96 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	d06f      	beq.n	800ab80 <pvPortMalloc+0x154>
 800aaa0:	4b45      	ldr	r3, [pc, #276]	@ (800abb8 <pvPortMalloc+0x18c>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	687a      	ldr	r2, [r7, #4]
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d86a      	bhi.n	800ab80 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800aaaa:	4b44      	ldr	r3, [pc, #272]	@ (800abbc <pvPortMalloc+0x190>)
 800aaac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800aaae:	4b43      	ldr	r3, [pc, #268]	@ (800abbc <pvPortMalloc+0x190>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aab4:	e004      	b.n	800aac0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800aab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aab8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800aaba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800aac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aac2:	685b      	ldr	r3, [r3, #4]
 800aac4:	687a      	ldr	r2, [r7, #4]
 800aac6:	429a      	cmp	r2, r3
 800aac8:	d903      	bls.n	800aad2 <pvPortMalloc+0xa6>
 800aaca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d1f1      	bne.n	800aab6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aad2:	4b37      	ldr	r3, [pc, #220]	@ (800abb0 <pvPortMalloc+0x184>)
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aad8:	429a      	cmp	r2, r3
 800aada:	d051      	beq.n	800ab80 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aadc:	6a3b      	ldr	r3, [r7, #32]
 800aade:	681b      	ldr	r3, [r3, #0]
 800aae0:	2208      	movs	r2, #8
 800aae2:	4413      	add	r3, r2
 800aae4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aae6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aae8:	681a      	ldr	r2, [r3, #0]
 800aaea:	6a3b      	ldr	r3, [r7, #32]
 800aaec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aaee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aaf0:	685a      	ldr	r2, [r3, #4]
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	1ad2      	subs	r2, r2, r3
 800aaf6:	2308      	movs	r3, #8
 800aaf8:	005b      	lsls	r3, r3, #1
 800aafa:	429a      	cmp	r2, r3
 800aafc:	d920      	bls.n	800ab40 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aafe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	4413      	add	r3, r2
 800ab04:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab06:	69bb      	ldr	r3, [r7, #24]
 800ab08:	f003 0307 	and.w	r3, r3, #7
 800ab0c:	2b00      	cmp	r3, #0
 800ab0e:	d00b      	beq.n	800ab28 <pvPortMalloc+0xfc>
	__asm volatile
 800ab10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab14:	f383 8811 	msr	BASEPRI, r3
 800ab18:	f3bf 8f6f 	isb	sy
 800ab1c:	f3bf 8f4f 	dsb	sy
 800ab20:	613b      	str	r3, [r7, #16]
}
 800ab22:	bf00      	nop
 800ab24:	bf00      	nop
 800ab26:	e7fd      	b.n	800ab24 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ab28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab2a:	685a      	ldr	r2, [r3, #4]
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	1ad2      	subs	r2, r2, r3
 800ab30:	69bb      	ldr	r3, [r7, #24]
 800ab32:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ab34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ab3a:	69b8      	ldr	r0, [r7, #24]
 800ab3c:	f000 f90a 	bl	800ad54 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ab40:	4b1d      	ldr	r3, [pc, #116]	@ (800abb8 <pvPortMalloc+0x18c>)
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab46:	685b      	ldr	r3, [r3, #4]
 800ab48:	1ad3      	subs	r3, r2, r3
 800ab4a:	4a1b      	ldr	r2, [pc, #108]	@ (800abb8 <pvPortMalloc+0x18c>)
 800ab4c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ab4e:	4b1a      	ldr	r3, [pc, #104]	@ (800abb8 <pvPortMalloc+0x18c>)
 800ab50:	681a      	ldr	r2, [r3, #0]
 800ab52:	4b1b      	ldr	r3, [pc, #108]	@ (800abc0 <pvPortMalloc+0x194>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d203      	bcs.n	800ab62 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800ab5a:	4b17      	ldr	r3, [pc, #92]	@ (800abb8 <pvPortMalloc+0x18c>)
 800ab5c:	681b      	ldr	r3, [r3, #0]
 800ab5e:	4a18      	ldr	r2, [pc, #96]	@ (800abc0 <pvPortMalloc+0x194>)
 800ab60:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ab62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab64:	685a      	ldr	r2, [r3, #4]
 800ab66:	4b13      	ldr	r3, [pc, #76]	@ (800abb4 <pvPortMalloc+0x188>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	431a      	orrs	r2, r3
 800ab6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab6e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ab70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab72:	2200      	movs	r2, #0
 800ab74:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800ab76:	4b13      	ldr	r3, [pc, #76]	@ (800abc4 <pvPortMalloc+0x198>)
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	3301      	adds	r3, #1
 800ab7c:	4a11      	ldr	r2, [pc, #68]	@ (800abc4 <pvPortMalloc+0x198>)
 800ab7e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ab80:	f7fe ff1c 	bl	80099bc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	f003 0307 	and.w	r3, r3, #7
 800ab8a:	2b00      	cmp	r3, #0
 800ab8c:	d00b      	beq.n	800aba6 <pvPortMalloc+0x17a>
	__asm volatile
 800ab8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab92:	f383 8811 	msr	BASEPRI, r3
 800ab96:	f3bf 8f6f 	isb	sy
 800ab9a:	f3bf 8f4f 	dsb	sy
 800ab9e:	60fb      	str	r3, [r7, #12]
}
 800aba0:	bf00      	nop
 800aba2:	bf00      	nop
 800aba4:	e7fd      	b.n	800aba2 <pvPortMalloc+0x176>
	return pvReturn;
 800aba6:	69fb      	ldr	r3, [r7, #28]
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3728      	adds	r7, #40	@ 0x28
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}
 800abb0:	20004254 	.word	0x20004254
 800abb4:	20004268 	.word	0x20004268
 800abb8:	20004258 	.word	0x20004258
 800abbc:	2000424c 	.word	0x2000424c
 800abc0:	2000425c 	.word	0x2000425c
 800abc4:	20004260 	.word	0x20004260

0800abc8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b086      	sub	sp, #24
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d04f      	beq.n	800ac7a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800abda:	2308      	movs	r3, #8
 800abdc:	425b      	negs	r3, r3
 800abde:	697a      	ldr	r2, [r7, #20]
 800abe0:	4413      	add	r3, r2
 800abe2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800abe4:	697b      	ldr	r3, [r7, #20]
 800abe6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800abe8:	693b      	ldr	r3, [r7, #16]
 800abea:	685a      	ldr	r2, [r3, #4]
 800abec:	4b25      	ldr	r3, [pc, #148]	@ (800ac84 <vPortFree+0xbc>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	4013      	ands	r3, r2
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d10b      	bne.n	800ac0e <vPortFree+0x46>
	__asm volatile
 800abf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abfa:	f383 8811 	msr	BASEPRI, r3
 800abfe:	f3bf 8f6f 	isb	sy
 800ac02:	f3bf 8f4f 	dsb	sy
 800ac06:	60fb      	str	r3, [r7, #12]
}
 800ac08:	bf00      	nop
 800ac0a:	bf00      	nop
 800ac0c:	e7fd      	b.n	800ac0a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ac0e:	693b      	ldr	r3, [r7, #16]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d00b      	beq.n	800ac2e <vPortFree+0x66>
	__asm volatile
 800ac16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac1a:	f383 8811 	msr	BASEPRI, r3
 800ac1e:	f3bf 8f6f 	isb	sy
 800ac22:	f3bf 8f4f 	dsb	sy
 800ac26:	60bb      	str	r3, [r7, #8]
}
 800ac28:	bf00      	nop
 800ac2a:	bf00      	nop
 800ac2c:	e7fd      	b.n	800ac2a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800ac2e:	693b      	ldr	r3, [r7, #16]
 800ac30:	685a      	ldr	r2, [r3, #4]
 800ac32:	4b14      	ldr	r3, [pc, #80]	@ (800ac84 <vPortFree+0xbc>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4013      	ands	r3, r2
 800ac38:	2b00      	cmp	r3, #0
 800ac3a:	d01e      	beq.n	800ac7a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800ac3c:	693b      	ldr	r3, [r7, #16]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d11a      	bne.n	800ac7a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	685a      	ldr	r2, [r3, #4]
 800ac48:	4b0e      	ldr	r3, [pc, #56]	@ (800ac84 <vPortFree+0xbc>)
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	43db      	mvns	r3, r3
 800ac4e:	401a      	ands	r2, r3
 800ac50:	693b      	ldr	r3, [r7, #16]
 800ac52:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800ac54:	f7fe fea4 	bl	80099a0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ac58:	693b      	ldr	r3, [r7, #16]
 800ac5a:	685a      	ldr	r2, [r3, #4]
 800ac5c:	4b0a      	ldr	r3, [pc, #40]	@ (800ac88 <vPortFree+0xc0>)
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	4413      	add	r3, r2
 800ac62:	4a09      	ldr	r2, [pc, #36]	@ (800ac88 <vPortFree+0xc0>)
 800ac64:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800ac66:	6938      	ldr	r0, [r7, #16]
 800ac68:	f000 f874 	bl	800ad54 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800ac6c:	4b07      	ldr	r3, [pc, #28]	@ (800ac8c <vPortFree+0xc4>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	3301      	adds	r3, #1
 800ac72:	4a06      	ldr	r2, [pc, #24]	@ (800ac8c <vPortFree+0xc4>)
 800ac74:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ac76:	f7fe fea1 	bl	80099bc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ac7a:	bf00      	nop
 800ac7c:	3718      	adds	r7, #24
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
 800ac82:	bf00      	nop
 800ac84:	20004268 	.word	0x20004268
 800ac88:	20004258 	.word	0x20004258
 800ac8c:	20004264 	.word	0x20004264

0800ac90 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ac90:	b480      	push	{r7}
 800ac92:	b085      	sub	sp, #20
 800ac94:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ac96:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800ac9a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ac9c:	4b27      	ldr	r3, [pc, #156]	@ (800ad3c <prvHeapInit+0xac>)
 800ac9e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	f003 0307 	and.w	r3, r3, #7
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d00c      	beq.n	800acc4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	3307      	adds	r3, #7
 800acae:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	f023 0307 	bic.w	r3, r3, #7
 800acb6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800acb8:	68ba      	ldr	r2, [r7, #8]
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	1ad3      	subs	r3, r2, r3
 800acbe:	4a1f      	ldr	r2, [pc, #124]	@ (800ad3c <prvHeapInit+0xac>)
 800acc0:	4413      	add	r3, r2
 800acc2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800acc8:	4a1d      	ldr	r2, [pc, #116]	@ (800ad40 <prvHeapInit+0xb0>)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800acce:	4b1c      	ldr	r3, [pc, #112]	@ (800ad40 <prvHeapInit+0xb0>)
 800acd0:	2200      	movs	r2, #0
 800acd2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	68ba      	ldr	r2, [r7, #8]
 800acd8:	4413      	add	r3, r2
 800acda:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800acdc:	2208      	movs	r2, #8
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	1a9b      	subs	r3, r3, r2
 800ace2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	f023 0307 	bic.w	r3, r3, #7
 800acea:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	4a15      	ldr	r2, [pc, #84]	@ (800ad44 <prvHeapInit+0xb4>)
 800acf0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800acf2:	4b14      	ldr	r3, [pc, #80]	@ (800ad44 <prvHeapInit+0xb4>)
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	2200      	movs	r2, #0
 800acf8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800acfa:	4b12      	ldr	r3, [pc, #72]	@ (800ad44 <prvHeapInit+0xb4>)
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	2200      	movs	r2, #0
 800ad00:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	68fa      	ldr	r2, [r7, #12]
 800ad0a:	1ad2      	subs	r2, r2, r3
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ad10:	4b0c      	ldr	r3, [pc, #48]	@ (800ad44 <prvHeapInit+0xb4>)
 800ad12:	681a      	ldr	r2, [r3, #0]
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	685b      	ldr	r3, [r3, #4]
 800ad1c:	4a0a      	ldr	r2, [pc, #40]	@ (800ad48 <prvHeapInit+0xb8>)
 800ad1e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	4a09      	ldr	r2, [pc, #36]	@ (800ad4c <prvHeapInit+0xbc>)
 800ad26:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ad28:	4b09      	ldr	r3, [pc, #36]	@ (800ad50 <prvHeapInit+0xc0>)
 800ad2a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ad2e:	601a      	str	r2, [r3, #0]
}
 800ad30:	bf00      	nop
 800ad32:	3714      	adds	r7, #20
 800ad34:	46bd      	mov	sp, r7
 800ad36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad3a:	4770      	bx	lr
 800ad3c:	2000064c 	.word	0x2000064c
 800ad40:	2000424c 	.word	0x2000424c
 800ad44:	20004254 	.word	0x20004254
 800ad48:	2000425c 	.word	0x2000425c
 800ad4c:	20004258 	.word	0x20004258
 800ad50:	20004268 	.word	0x20004268

0800ad54 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ad54:	b480      	push	{r7}
 800ad56:	b085      	sub	sp, #20
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ad5c:	4b28      	ldr	r3, [pc, #160]	@ (800ae00 <prvInsertBlockIntoFreeList+0xac>)
 800ad5e:	60fb      	str	r3, [r7, #12]
 800ad60:	e002      	b.n	800ad68 <prvInsertBlockIntoFreeList+0x14>
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	60fb      	str	r3, [r7, #12]
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	687a      	ldr	r2, [r7, #4]
 800ad6e:	429a      	cmp	r2, r3
 800ad70:	d8f7      	bhi.n	800ad62 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	68ba      	ldr	r2, [r7, #8]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	429a      	cmp	r2, r3
 800ad82:	d108      	bne.n	800ad96 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	685a      	ldr	r2, [r3, #4]
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	685b      	ldr	r3, [r3, #4]
 800ad8c:	441a      	add	r2, r3
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	685b      	ldr	r3, [r3, #4]
 800ad9e:	68ba      	ldr	r2, [r7, #8]
 800ada0:	441a      	add	r2, r3
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d118      	bne.n	800addc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681a      	ldr	r2, [r3, #0]
 800adae:	4b15      	ldr	r3, [pc, #84]	@ (800ae04 <prvInsertBlockIntoFreeList+0xb0>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	429a      	cmp	r2, r3
 800adb4:	d00d      	beq.n	800add2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	685a      	ldr	r2, [r3, #4]
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	685b      	ldr	r3, [r3, #4]
 800adc0:	441a      	add	r2, r3
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	681a      	ldr	r2, [r3, #0]
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	601a      	str	r2, [r3, #0]
 800add0:	e008      	b.n	800ade4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800add2:	4b0c      	ldr	r3, [pc, #48]	@ (800ae04 <prvInsertBlockIntoFreeList+0xb0>)
 800add4:	681a      	ldr	r2, [r3, #0]
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	601a      	str	r2, [r3, #0]
 800adda:	e003      	b.n	800ade4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681a      	ldr	r2, [r3, #0]
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ade4:	68fa      	ldr	r2, [r7, #12]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	429a      	cmp	r2, r3
 800adea:	d002      	beq.n	800adf2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	687a      	ldr	r2, [r7, #4]
 800adf0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800adf2:	bf00      	nop
 800adf4:	3714      	adds	r7, #20
 800adf6:	46bd      	mov	sp, r7
 800adf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adfc:	4770      	bx	lr
 800adfe:	bf00      	nop
 800ae00:	2000424c 	.word	0x2000424c
 800ae04:	20004254 	.word	0x20004254

0800ae08 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ae0c:	2200      	movs	r2, #0
 800ae0e:	4912      	ldr	r1, [pc, #72]	@ (800ae58 <MX_USB_DEVICE_Init+0x50>)
 800ae10:	4812      	ldr	r0, [pc, #72]	@ (800ae5c <MX_USB_DEVICE_Init+0x54>)
 800ae12:	f7fc f8cf 	bl	8006fb4 <USBD_Init>
 800ae16:	4603      	mov	r3, r0
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d001      	beq.n	800ae20 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ae1c:	f7f6 f8fa 	bl	8001014 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ae20:	490f      	ldr	r1, [pc, #60]	@ (800ae60 <MX_USB_DEVICE_Init+0x58>)
 800ae22:	480e      	ldr	r0, [pc, #56]	@ (800ae5c <MX_USB_DEVICE_Init+0x54>)
 800ae24:	f7fc f8f6 	bl	8007014 <USBD_RegisterClass>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d001      	beq.n	800ae32 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ae2e:	f7f6 f8f1 	bl	8001014 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ae32:	490c      	ldr	r1, [pc, #48]	@ (800ae64 <MX_USB_DEVICE_Init+0x5c>)
 800ae34:	4809      	ldr	r0, [pc, #36]	@ (800ae5c <MX_USB_DEVICE_Init+0x54>)
 800ae36:	f7fb ffed 	bl	8006e14 <USBD_CDC_RegisterInterface>
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	2b00      	cmp	r3, #0
 800ae3e:	d001      	beq.n	800ae44 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ae40:	f7f6 f8e8 	bl	8001014 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ae44:	4805      	ldr	r0, [pc, #20]	@ (800ae5c <MX_USB_DEVICE_Init+0x54>)
 800ae46:	f7fc f91b 	bl	8007080 <USBD_Start>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	d001      	beq.n	800ae54 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ae50:	f7f6 f8e0 	bl	8001014 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ae54:	bf00      	nop
 800ae56:	bd80      	pop	{r7, pc}
 800ae58:	200000b4 	.word	0x200000b4
 800ae5c:	2000426c 	.word	0x2000426c
 800ae60:	2000001c 	.word	0x2000001c
 800ae64:	200000a0 	.word	0x200000a0

0800ae68 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ae6c:	2200      	movs	r2, #0
 800ae6e:	4905      	ldr	r1, [pc, #20]	@ (800ae84 <CDC_Init_FS+0x1c>)
 800ae70:	4805      	ldr	r0, [pc, #20]	@ (800ae88 <CDC_Init_FS+0x20>)
 800ae72:	f7fb ffe9 	bl	8006e48 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ae76:	4905      	ldr	r1, [pc, #20]	@ (800ae8c <CDC_Init_FS+0x24>)
 800ae78:	4803      	ldr	r0, [pc, #12]	@ (800ae88 <CDC_Init_FS+0x20>)
 800ae7a:	f7fc f807 	bl	8006e8c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ae7e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ae80:	4618      	mov	r0, r3
 800ae82:	bd80      	pop	{r7, pc}
 800ae84:	20004d48 	.word	0x20004d48
 800ae88:	2000426c 	.word	0x2000426c
 800ae8c:	20004548 	.word	0x20004548

0800ae90 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ae90:	b480      	push	{r7}
 800ae92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ae94:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ae96:	4618      	mov	r0, r3
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9e:	4770      	bx	lr

0800aea0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aea0:	b480      	push	{r7}
 800aea2:	b083      	sub	sp, #12
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	4603      	mov	r3, r0
 800aea8:	6039      	str	r1, [r7, #0]
 800aeaa:	71fb      	strb	r3, [r7, #7]
 800aeac:	4613      	mov	r3, r2
 800aeae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aeb0:	79fb      	ldrb	r3, [r7, #7]
 800aeb2:	2b23      	cmp	r3, #35	@ 0x23
 800aeb4:	d84a      	bhi.n	800af4c <CDC_Control_FS+0xac>
 800aeb6:	a201      	add	r2, pc, #4	@ (adr r2, 800aebc <CDC_Control_FS+0x1c>)
 800aeb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aebc:	0800af4d 	.word	0x0800af4d
 800aec0:	0800af4d 	.word	0x0800af4d
 800aec4:	0800af4d 	.word	0x0800af4d
 800aec8:	0800af4d 	.word	0x0800af4d
 800aecc:	0800af4d 	.word	0x0800af4d
 800aed0:	0800af4d 	.word	0x0800af4d
 800aed4:	0800af4d 	.word	0x0800af4d
 800aed8:	0800af4d 	.word	0x0800af4d
 800aedc:	0800af4d 	.word	0x0800af4d
 800aee0:	0800af4d 	.word	0x0800af4d
 800aee4:	0800af4d 	.word	0x0800af4d
 800aee8:	0800af4d 	.word	0x0800af4d
 800aeec:	0800af4d 	.word	0x0800af4d
 800aef0:	0800af4d 	.word	0x0800af4d
 800aef4:	0800af4d 	.word	0x0800af4d
 800aef8:	0800af4d 	.word	0x0800af4d
 800aefc:	0800af4d 	.word	0x0800af4d
 800af00:	0800af4d 	.word	0x0800af4d
 800af04:	0800af4d 	.word	0x0800af4d
 800af08:	0800af4d 	.word	0x0800af4d
 800af0c:	0800af4d 	.word	0x0800af4d
 800af10:	0800af4d 	.word	0x0800af4d
 800af14:	0800af4d 	.word	0x0800af4d
 800af18:	0800af4d 	.word	0x0800af4d
 800af1c:	0800af4d 	.word	0x0800af4d
 800af20:	0800af4d 	.word	0x0800af4d
 800af24:	0800af4d 	.word	0x0800af4d
 800af28:	0800af4d 	.word	0x0800af4d
 800af2c:	0800af4d 	.word	0x0800af4d
 800af30:	0800af4d 	.word	0x0800af4d
 800af34:	0800af4d 	.word	0x0800af4d
 800af38:	0800af4d 	.word	0x0800af4d
 800af3c:	0800af4d 	.word	0x0800af4d
 800af40:	0800af4d 	.word	0x0800af4d
 800af44:	0800af4d 	.word	0x0800af4d
 800af48:	0800af4d 	.word	0x0800af4d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800af4c:	bf00      	nop
  }

  return (USBD_OK);
 800af4e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800af50:	4618      	mov	r0, r3
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr

0800af5c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	6078      	str	r0, [r7, #4]
 800af64:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800af66:	6879      	ldr	r1, [r7, #4]
 800af68:	4805      	ldr	r0, [pc, #20]	@ (800af80 <CDC_Receive_FS+0x24>)
 800af6a:	f7fb ff8f 	bl	8006e8c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800af6e:	4804      	ldr	r0, [pc, #16]	@ (800af80 <CDC_Receive_FS+0x24>)
 800af70:	f7fb ffea 	bl	8006f48 <USBD_CDC_ReceivePacket>


  //para receber informaçao.

  return (USBD_OK);
 800af74:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800af76:	4618      	mov	r0, r3
 800af78:	3708      	adds	r7, #8
 800af7a:	46bd      	mov	sp, r7
 800af7c:	bd80      	pop	{r7, pc}
 800af7e:	bf00      	nop
 800af80:	2000426c 	.word	0x2000426c

0800af84 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b084      	sub	sp, #16
 800af88:	af00      	add	r7, sp, #0
 800af8a:	6078      	str	r0, [r7, #4]
 800af8c:	460b      	mov	r3, r1
 800af8e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800af90:	2300      	movs	r3, #0
 800af92:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800af94:	4b0d      	ldr	r3, [pc, #52]	@ (800afcc <CDC_Transmit_FS+0x48>)
 800af96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800af9a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800af9c:	68bb      	ldr	r3, [r7, #8]
 800af9e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d001      	beq.n	800afaa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800afa6:	2301      	movs	r3, #1
 800afa8:	e00b      	b.n	800afc2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800afaa:	887b      	ldrh	r3, [r7, #2]
 800afac:	461a      	mov	r2, r3
 800afae:	6879      	ldr	r1, [r7, #4]
 800afb0:	4806      	ldr	r0, [pc, #24]	@ (800afcc <CDC_Transmit_FS+0x48>)
 800afb2:	f7fb ff49 	bl	8006e48 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800afb6:	4805      	ldr	r0, [pc, #20]	@ (800afcc <CDC_Transmit_FS+0x48>)
 800afb8:	f7fb ff86 	bl	8006ec8 <USBD_CDC_TransmitPacket>
 800afbc:	4603      	mov	r3, r0
 800afbe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800afc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800afc2:	4618      	mov	r0, r3
 800afc4:	3710      	adds	r7, #16
 800afc6:	46bd      	mov	sp, r7
 800afc8:	bd80      	pop	{r7, pc}
 800afca:	bf00      	nop
 800afcc:	2000426c 	.word	0x2000426c

0800afd0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800afd0:	b480      	push	{r7}
 800afd2:	b087      	sub	sp, #28
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	60f8      	str	r0, [r7, #12]
 800afd8:	60b9      	str	r1, [r7, #8]
 800afda:	4613      	mov	r3, r2
 800afdc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800afde:	2300      	movs	r3, #0
 800afe0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800afe2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800afe6:	4618      	mov	r0, r3
 800afe8:	371c      	adds	r7, #28
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr
	...

0800aff4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aff4:	b480      	push	{r7}
 800aff6:	b083      	sub	sp, #12
 800aff8:	af00      	add	r7, sp, #0
 800affa:	4603      	mov	r3, r0
 800affc:	6039      	str	r1, [r7, #0]
 800affe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	2212      	movs	r2, #18
 800b004:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b006:	4b03      	ldr	r3, [pc, #12]	@ (800b014 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b008:	4618      	mov	r0, r3
 800b00a:	370c      	adds	r7, #12
 800b00c:	46bd      	mov	sp, r7
 800b00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b012:	4770      	bx	lr
 800b014:	200000d0 	.word	0x200000d0

0800b018 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b018:	b480      	push	{r7}
 800b01a:	b083      	sub	sp, #12
 800b01c:	af00      	add	r7, sp, #0
 800b01e:	4603      	mov	r3, r0
 800b020:	6039      	str	r1, [r7, #0]
 800b022:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	2204      	movs	r2, #4
 800b028:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b02a:	4b03      	ldr	r3, [pc, #12]	@ (800b038 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b02c:	4618      	mov	r0, r3
 800b02e:	370c      	adds	r7, #12
 800b030:	46bd      	mov	sp, r7
 800b032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b036:	4770      	bx	lr
 800b038:	200000e4 	.word	0x200000e4

0800b03c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b03c:	b580      	push	{r7, lr}
 800b03e:	b082      	sub	sp, #8
 800b040:	af00      	add	r7, sp, #0
 800b042:	4603      	mov	r3, r0
 800b044:	6039      	str	r1, [r7, #0]
 800b046:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b048:	79fb      	ldrb	r3, [r7, #7]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d105      	bne.n	800b05a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b04e:	683a      	ldr	r2, [r7, #0]
 800b050:	4907      	ldr	r1, [pc, #28]	@ (800b070 <USBD_FS_ProductStrDescriptor+0x34>)
 800b052:	4808      	ldr	r0, [pc, #32]	@ (800b074 <USBD_FS_ProductStrDescriptor+0x38>)
 800b054:	f7fd f9da 	bl	800840c <USBD_GetString>
 800b058:	e004      	b.n	800b064 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b05a:	683a      	ldr	r2, [r7, #0]
 800b05c:	4904      	ldr	r1, [pc, #16]	@ (800b070 <USBD_FS_ProductStrDescriptor+0x34>)
 800b05e:	4805      	ldr	r0, [pc, #20]	@ (800b074 <USBD_FS_ProductStrDescriptor+0x38>)
 800b060:	f7fd f9d4 	bl	800840c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b064:	4b02      	ldr	r3, [pc, #8]	@ (800b070 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b066:	4618      	mov	r0, r3
 800b068:	3708      	adds	r7, #8
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}
 800b06e:	bf00      	nop
 800b070:	20005548 	.word	0x20005548
 800b074:	0800ce20 	.word	0x0800ce20

0800b078 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b078:	b580      	push	{r7, lr}
 800b07a:	b082      	sub	sp, #8
 800b07c:	af00      	add	r7, sp, #0
 800b07e:	4603      	mov	r3, r0
 800b080:	6039      	str	r1, [r7, #0]
 800b082:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b084:	683a      	ldr	r2, [r7, #0]
 800b086:	4904      	ldr	r1, [pc, #16]	@ (800b098 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b088:	4804      	ldr	r0, [pc, #16]	@ (800b09c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b08a:	f7fd f9bf 	bl	800840c <USBD_GetString>
  return USBD_StrDesc;
 800b08e:	4b02      	ldr	r3, [pc, #8]	@ (800b098 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b090:	4618      	mov	r0, r3
 800b092:	3708      	adds	r7, #8
 800b094:	46bd      	mov	sp, r7
 800b096:	bd80      	pop	{r7, pc}
 800b098:	20005548 	.word	0x20005548
 800b09c:	0800ce38 	.word	0x0800ce38

0800b0a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b082      	sub	sp, #8
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	6039      	str	r1, [r7, #0]
 800b0aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b0ac:	683b      	ldr	r3, [r7, #0]
 800b0ae:	221a      	movs	r2, #26
 800b0b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b0b2:	f000 f843 	bl	800b13c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b0b6:	4b02      	ldr	r3, [pc, #8]	@ (800b0c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	3708      	adds	r7, #8
 800b0bc:	46bd      	mov	sp, r7
 800b0be:	bd80      	pop	{r7, pc}
 800b0c0:	200000e8 	.word	0x200000e8

0800b0c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b082      	sub	sp, #8
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	6039      	str	r1, [r7, #0]
 800b0ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b0d0:	79fb      	ldrb	r3, [r7, #7]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d105      	bne.n	800b0e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b0d6:	683a      	ldr	r2, [r7, #0]
 800b0d8:	4907      	ldr	r1, [pc, #28]	@ (800b0f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b0da:	4808      	ldr	r0, [pc, #32]	@ (800b0fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b0dc:	f7fd f996 	bl	800840c <USBD_GetString>
 800b0e0:	e004      	b.n	800b0ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b0e2:	683a      	ldr	r2, [r7, #0]
 800b0e4:	4904      	ldr	r1, [pc, #16]	@ (800b0f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b0e6:	4805      	ldr	r0, [pc, #20]	@ (800b0fc <USBD_FS_ConfigStrDescriptor+0x38>)
 800b0e8:	f7fd f990 	bl	800840c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b0ec:	4b02      	ldr	r3, [pc, #8]	@ (800b0f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b0ee:	4618      	mov	r0, r3
 800b0f0:	3708      	adds	r7, #8
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	20005548 	.word	0x20005548
 800b0fc:	0800ce4c 	.word	0x0800ce4c

0800b100 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b100:	b580      	push	{r7, lr}
 800b102:	b082      	sub	sp, #8
 800b104:	af00      	add	r7, sp, #0
 800b106:	4603      	mov	r3, r0
 800b108:	6039      	str	r1, [r7, #0]
 800b10a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b10c:	79fb      	ldrb	r3, [r7, #7]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d105      	bne.n	800b11e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b112:	683a      	ldr	r2, [r7, #0]
 800b114:	4907      	ldr	r1, [pc, #28]	@ (800b134 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b116:	4808      	ldr	r0, [pc, #32]	@ (800b138 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b118:	f7fd f978 	bl	800840c <USBD_GetString>
 800b11c:	e004      	b.n	800b128 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b11e:	683a      	ldr	r2, [r7, #0]
 800b120:	4904      	ldr	r1, [pc, #16]	@ (800b134 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b122:	4805      	ldr	r0, [pc, #20]	@ (800b138 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b124:	f7fd f972 	bl	800840c <USBD_GetString>
  }
  return USBD_StrDesc;
 800b128:	4b02      	ldr	r3, [pc, #8]	@ (800b134 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b12a:	4618      	mov	r0, r3
 800b12c:	3708      	adds	r7, #8
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	20005548 	.word	0x20005548
 800b138:	0800ce58 	.word	0x0800ce58

0800b13c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b084      	sub	sp, #16
 800b140:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b142:	4b0f      	ldr	r3, [pc, #60]	@ (800b180 <Get_SerialNum+0x44>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b148:	4b0e      	ldr	r3, [pc, #56]	@ (800b184 <Get_SerialNum+0x48>)
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b14e:	4b0e      	ldr	r3, [pc, #56]	@ (800b188 <Get_SerialNum+0x4c>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b154:	68fa      	ldr	r2, [r7, #12]
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	4413      	add	r3, r2
 800b15a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d009      	beq.n	800b176 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b162:	2208      	movs	r2, #8
 800b164:	4909      	ldr	r1, [pc, #36]	@ (800b18c <Get_SerialNum+0x50>)
 800b166:	68f8      	ldr	r0, [r7, #12]
 800b168:	f000 f814 	bl	800b194 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b16c:	2204      	movs	r2, #4
 800b16e:	4908      	ldr	r1, [pc, #32]	@ (800b190 <Get_SerialNum+0x54>)
 800b170:	68b8      	ldr	r0, [r7, #8]
 800b172:	f000 f80f 	bl	800b194 <IntToUnicode>
  }
}
 800b176:	bf00      	nop
 800b178:	3710      	adds	r7, #16
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
 800b17e:	bf00      	nop
 800b180:	1fff7a10 	.word	0x1fff7a10
 800b184:	1fff7a14 	.word	0x1fff7a14
 800b188:	1fff7a18 	.word	0x1fff7a18
 800b18c:	200000ea 	.word	0x200000ea
 800b190:	200000fa 	.word	0x200000fa

0800b194 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b194:	b480      	push	{r7}
 800b196:	b087      	sub	sp, #28
 800b198:	af00      	add	r7, sp, #0
 800b19a:	60f8      	str	r0, [r7, #12]
 800b19c:	60b9      	str	r1, [r7, #8]
 800b19e:	4613      	mov	r3, r2
 800b1a0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b1a6:	2300      	movs	r3, #0
 800b1a8:	75fb      	strb	r3, [r7, #23]
 800b1aa:	e027      	b.n	800b1fc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	0f1b      	lsrs	r3, r3, #28
 800b1b0:	2b09      	cmp	r3, #9
 800b1b2:	d80b      	bhi.n	800b1cc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b1b4:	68fb      	ldr	r3, [r7, #12]
 800b1b6:	0f1b      	lsrs	r3, r3, #28
 800b1b8:	b2da      	uxtb	r2, r3
 800b1ba:	7dfb      	ldrb	r3, [r7, #23]
 800b1bc:	005b      	lsls	r3, r3, #1
 800b1be:	4619      	mov	r1, r3
 800b1c0:	68bb      	ldr	r3, [r7, #8]
 800b1c2:	440b      	add	r3, r1
 800b1c4:	3230      	adds	r2, #48	@ 0x30
 800b1c6:	b2d2      	uxtb	r2, r2
 800b1c8:	701a      	strb	r2, [r3, #0]
 800b1ca:	e00a      	b.n	800b1e2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	0f1b      	lsrs	r3, r3, #28
 800b1d0:	b2da      	uxtb	r2, r3
 800b1d2:	7dfb      	ldrb	r3, [r7, #23]
 800b1d4:	005b      	lsls	r3, r3, #1
 800b1d6:	4619      	mov	r1, r3
 800b1d8:	68bb      	ldr	r3, [r7, #8]
 800b1da:	440b      	add	r3, r1
 800b1dc:	3237      	adds	r2, #55	@ 0x37
 800b1de:	b2d2      	uxtb	r2, r2
 800b1e0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	011b      	lsls	r3, r3, #4
 800b1e6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b1e8:	7dfb      	ldrb	r3, [r7, #23]
 800b1ea:	005b      	lsls	r3, r3, #1
 800b1ec:	3301      	adds	r3, #1
 800b1ee:	68ba      	ldr	r2, [r7, #8]
 800b1f0:	4413      	add	r3, r2
 800b1f2:	2200      	movs	r2, #0
 800b1f4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b1f6:	7dfb      	ldrb	r3, [r7, #23]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	75fb      	strb	r3, [r7, #23]
 800b1fc:	7dfa      	ldrb	r2, [r7, #23]
 800b1fe:	79fb      	ldrb	r3, [r7, #7]
 800b200:	429a      	cmp	r2, r3
 800b202:	d3d3      	bcc.n	800b1ac <IntToUnicode+0x18>
  }
}
 800b204:	bf00      	nop
 800b206:	bf00      	nop
 800b208:	371c      	adds	r7, #28
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr
	...

0800b214 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b214:	b580      	push	{r7, lr}
 800b216:	b08a      	sub	sp, #40	@ 0x28
 800b218:	af00      	add	r7, sp, #0
 800b21a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b21c:	f107 0314 	add.w	r3, r7, #20
 800b220:	2200      	movs	r2, #0
 800b222:	601a      	str	r2, [r3, #0]
 800b224:	605a      	str	r2, [r3, #4]
 800b226:	609a      	str	r2, [r3, #8]
 800b228:	60da      	str	r2, [r3, #12]
 800b22a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b234:	d13a      	bne.n	800b2ac <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b236:	2300      	movs	r3, #0
 800b238:	613b      	str	r3, [r7, #16]
 800b23a:	4b1e      	ldr	r3, [pc, #120]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b23c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b23e:	4a1d      	ldr	r2, [pc, #116]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b240:	f043 0301 	orr.w	r3, r3, #1
 800b244:	6313      	str	r3, [r2, #48]	@ 0x30
 800b246:	4b1b      	ldr	r3, [pc, #108]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b248:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b24a:	f003 0301 	and.w	r3, r3, #1
 800b24e:	613b      	str	r3, [r7, #16]
 800b250:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800b252:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800b256:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b258:	2302      	movs	r3, #2
 800b25a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b25c:	2300      	movs	r3, #0
 800b25e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b260:	2303      	movs	r3, #3
 800b262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800b264:	230a      	movs	r3, #10
 800b266:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b268:	f107 0314 	add.w	r3, r7, #20
 800b26c:	4619      	mov	r1, r3
 800b26e:	4812      	ldr	r0, [pc, #72]	@ (800b2b8 <HAL_PCD_MspInit+0xa4>)
 800b270:	f7f6 fafc 	bl	800186c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800b274:	4b0f      	ldr	r3, [pc, #60]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b276:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b278:	4a0e      	ldr	r2, [pc, #56]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b27a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b27e:	6353      	str	r3, [r2, #52]	@ 0x34
 800b280:	2300      	movs	r3, #0
 800b282:	60fb      	str	r3, [r7, #12]
 800b284:	4b0b      	ldr	r3, [pc, #44]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b288:	4a0a      	ldr	r2, [pc, #40]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b28a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800b28e:	6453      	str	r3, [r2, #68]	@ 0x44
 800b290:	4b08      	ldr	r3, [pc, #32]	@ (800b2b4 <HAL_PCD_MspInit+0xa0>)
 800b292:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b294:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b298:	60fb      	str	r3, [r7, #12]
 800b29a:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800b29c:	2200      	movs	r2, #0
 800b29e:	2105      	movs	r1, #5
 800b2a0:	2043      	movs	r0, #67	@ 0x43
 800b2a2:	f7f6 fa27 	bl	80016f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800b2a6:	2043      	movs	r0, #67	@ 0x43
 800b2a8:	f7f6 fa40 	bl	800172c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800b2ac:	bf00      	nop
 800b2ae:	3728      	adds	r7, #40	@ 0x28
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}
 800b2b4:	40023800 	.word	0x40023800
 800b2b8:	40020000 	.word	0x40020000

0800b2bc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b082      	sub	sp, #8
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b2c4:	687b      	ldr	r3, [r7, #4]
 800b2c6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800b2d0:	4619      	mov	r1, r3
 800b2d2:	4610      	mov	r0, r2
 800b2d4:	f7fb ff21 	bl	800711a <USBD_LL_SetupStage>
}
 800b2d8:	bf00      	nop
 800b2da:	3708      	adds	r7, #8
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bd80      	pop	{r7, pc}

0800b2e0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b2e0:	b580      	push	{r7, lr}
 800b2e2:	b082      	sub	sp, #8
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	6078      	str	r0, [r7, #4]
 800b2e8:	460b      	mov	r3, r1
 800b2ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b2f2:	78fa      	ldrb	r2, [r7, #3]
 800b2f4:	6879      	ldr	r1, [r7, #4]
 800b2f6:	4613      	mov	r3, r2
 800b2f8:	00db      	lsls	r3, r3, #3
 800b2fa:	4413      	add	r3, r2
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	440b      	add	r3, r1
 800b300:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b304:	681a      	ldr	r2, [r3, #0]
 800b306:	78fb      	ldrb	r3, [r7, #3]
 800b308:	4619      	mov	r1, r3
 800b30a:	f7fb ff5b 	bl	80071c4 <USBD_LL_DataOutStage>
}
 800b30e:	bf00      	nop
 800b310:	3708      	adds	r7, #8
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}

0800b316 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b316:	b580      	push	{r7, lr}
 800b318:	b082      	sub	sp, #8
 800b31a:	af00      	add	r7, sp, #0
 800b31c:	6078      	str	r0, [r7, #4]
 800b31e:	460b      	mov	r3, r1
 800b320:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800b328:	78fa      	ldrb	r2, [r7, #3]
 800b32a:	6879      	ldr	r1, [r7, #4]
 800b32c:	4613      	mov	r3, r2
 800b32e:	00db      	lsls	r3, r3, #3
 800b330:	4413      	add	r3, r2
 800b332:	009b      	lsls	r3, r3, #2
 800b334:	440b      	add	r3, r1
 800b336:	3320      	adds	r3, #32
 800b338:	681a      	ldr	r2, [r3, #0]
 800b33a:	78fb      	ldrb	r3, [r7, #3]
 800b33c:	4619      	mov	r1, r3
 800b33e:	f7fb fffd 	bl	800733c <USBD_LL_DataInStage>
}
 800b342:	bf00      	nop
 800b344:	3708      	adds	r7, #8
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}

0800b34a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b34a:	b580      	push	{r7, lr}
 800b34c:	b082      	sub	sp, #8
 800b34e:	af00      	add	r7, sp, #0
 800b350:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b358:	4618      	mov	r0, r3
 800b35a:	f7fc f941 	bl	80075e0 <USBD_LL_SOF>
}
 800b35e:	bf00      	nop
 800b360:	3708      	adds	r7, #8
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}

0800b366 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b366:	b580      	push	{r7, lr}
 800b368:	b084      	sub	sp, #16
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b36e:	2301      	movs	r3, #1
 800b370:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	79db      	ldrb	r3, [r3, #7]
 800b376:	2b02      	cmp	r3, #2
 800b378:	d001      	beq.n	800b37e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b37a:	f7f5 fe4b 	bl	8001014 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b384:	7bfa      	ldrb	r2, [r7, #15]
 800b386:	4611      	mov	r1, r2
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fc f8e5 	bl	8007558 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b394:	4618      	mov	r0, r3
 800b396:	f7fc f88c 	bl	80074b2 <USBD_LL_Reset>
}
 800b39a:	bf00      	nop
 800b39c:	3710      	adds	r7, #16
 800b39e:	46bd      	mov	sp, r7
 800b3a0:	bd80      	pop	{r7, pc}
	...

0800b3a4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3a4:	b580      	push	{r7, lr}
 800b3a6:	b082      	sub	sp, #8
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	f7fc f8e0 	bl	8007578 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b3b8:	687b      	ldr	r3, [r7, #4]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	687a      	ldr	r2, [r7, #4]
 800b3c4:	6812      	ldr	r2, [r2, #0]
 800b3c6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800b3ca:	f043 0301 	orr.w	r3, r3, #1
 800b3ce:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	7adb      	ldrb	r3, [r3, #11]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d005      	beq.n	800b3e4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b3d8:	4b04      	ldr	r3, [pc, #16]	@ (800b3ec <HAL_PCD_SuspendCallback+0x48>)
 800b3da:	691b      	ldr	r3, [r3, #16]
 800b3dc:	4a03      	ldr	r2, [pc, #12]	@ (800b3ec <HAL_PCD_SuspendCallback+0x48>)
 800b3de:	f043 0306 	orr.w	r3, r3, #6
 800b3e2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b3e4:	bf00      	nop
 800b3e6:	3708      	adds	r7, #8
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}
 800b3ec:	e000ed00 	.word	0xe000ed00

0800b3f0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b082      	sub	sp, #8
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b3fe:	4618      	mov	r0, r3
 800b400:	f7fc f8d6 	bl	80075b0 <USBD_LL_Resume>
}
 800b404:	bf00      	nop
 800b406:	3708      	adds	r7, #8
 800b408:	46bd      	mov	sp, r7
 800b40a:	bd80      	pop	{r7, pc}

0800b40c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b40c:	b580      	push	{r7, lr}
 800b40e:	b082      	sub	sp, #8
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	460b      	mov	r3, r1
 800b416:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b41e:	78fa      	ldrb	r2, [r7, #3]
 800b420:	4611      	mov	r1, r2
 800b422:	4618      	mov	r0, r3
 800b424:	f7fc f92e 	bl	8007684 <USBD_LL_IsoOUTIncomplete>
}
 800b428:	bf00      	nop
 800b42a:	3708      	adds	r7, #8
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b082      	sub	sp, #8
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
 800b438:	460b      	mov	r3, r1
 800b43a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b442:	78fa      	ldrb	r2, [r7, #3]
 800b444:	4611      	mov	r1, r2
 800b446:	4618      	mov	r0, r3
 800b448:	f7fc f8ea 	bl	8007620 <USBD_LL_IsoINIncomplete>
}
 800b44c:	bf00      	nop
 800b44e:	3708      	adds	r7, #8
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b454:	b580      	push	{r7, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b462:	4618      	mov	r0, r3
 800b464:	f7fc f940 	bl	80076e8 <USBD_LL_DevConnected>
}
 800b468:	bf00      	nop
 800b46a:	3708      	adds	r7, #8
 800b46c:	46bd      	mov	sp, r7
 800b46e:	bd80      	pop	{r7, pc}

0800b470 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b470:	b580      	push	{r7, lr}
 800b472:	b082      	sub	sp, #8
 800b474:	af00      	add	r7, sp, #0
 800b476:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800b47e:	4618      	mov	r0, r3
 800b480:	f7fc f93d 	bl	80076fe <USBD_LL_DevDisconnected>
}
 800b484:	bf00      	nop
 800b486:	3708      	adds	r7, #8
 800b488:	46bd      	mov	sp, r7
 800b48a:	bd80      	pop	{r7, pc}

0800b48c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b48c:	b580      	push	{r7, lr}
 800b48e:	b082      	sub	sp, #8
 800b490:	af00      	add	r7, sp, #0
 800b492:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d13c      	bne.n	800b516 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b49c:	4a20      	ldr	r2, [pc, #128]	@ (800b520 <USBD_LL_Init+0x94>)
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	4a1e      	ldr	r2, [pc, #120]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4a8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b4ac:	4b1c      	ldr	r3, [pc, #112]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4ae:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800b4b2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800b4b4:	4b1a      	ldr	r3, [pc, #104]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4b6:	2204      	movs	r2, #4
 800b4b8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800b4ba:	4b19      	ldr	r3, [pc, #100]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4bc:	2202      	movs	r2, #2
 800b4be:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800b4c0:	4b17      	ldr	r3, [pc, #92]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b4c6:	4b16      	ldr	r3, [pc, #88]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4c8:	2202      	movs	r2, #2
 800b4ca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b4cc:	4b14      	ldr	r3, [pc, #80]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4ce:	2200      	movs	r2, #0
 800b4d0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b4d2:	4b13      	ldr	r3, [pc, #76]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b4d8:	4b11      	ldr	r3, [pc, #68]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4da:	2200      	movs	r2, #0
 800b4dc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b4de:	4b10      	ldr	r3, [pc, #64]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b4e4:	4b0e      	ldr	r3, [pc, #56]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b4ea:	480d      	ldr	r0, [pc, #52]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4ec:	f7f6 fb8d 	bl	8001c0a <HAL_PCD_Init>
 800b4f0:	4603      	mov	r3, r0
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d001      	beq.n	800b4fa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800b4f6:	f7f5 fd8d 	bl	8001014 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b4fa:	2180      	movs	r1, #128	@ 0x80
 800b4fc:	4808      	ldr	r0, [pc, #32]	@ (800b520 <USBD_LL_Init+0x94>)
 800b4fe:	f7f7 fdba 	bl	8003076 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b502:	2240      	movs	r2, #64	@ 0x40
 800b504:	2100      	movs	r1, #0
 800b506:	4806      	ldr	r0, [pc, #24]	@ (800b520 <USBD_LL_Init+0x94>)
 800b508:	f7f7 fd6e 	bl	8002fe8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b50c:	2280      	movs	r2, #128	@ 0x80
 800b50e:	2101      	movs	r1, #1
 800b510:	4803      	ldr	r0, [pc, #12]	@ (800b520 <USBD_LL_Init+0x94>)
 800b512:	f7f7 fd69 	bl	8002fe8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b516:	2300      	movs	r3, #0
}
 800b518:	4618      	mov	r0, r3
 800b51a:	3708      	adds	r7, #8
 800b51c:	46bd      	mov	sp, r7
 800b51e:	bd80      	pop	{r7, pc}
 800b520:	20005748 	.word	0x20005748

0800b524 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b084      	sub	sp, #16
 800b528:	af00      	add	r7, sp, #0
 800b52a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b52c:	2300      	movs	r3, #0
 800b52e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b530:	2300      	movs	r3, #0
 800b532:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b53a:	4618      	mov	r0, r3
 800b53c:	f7f6 fc74 	bl	8001e28 <HAL_PCD_Start>
 800b540:	4603      	mov	r3, r0
 800b542:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b544:	7bfb      	ldrb	r3, [r7, #15]
 800b546:	4618      	mov	r0, r3
 800b548:	f000 f942 	bl	800b7d0 <USBD_Get_USB_Status>
 800b54c:	4603      	mov	r3, r0
 800b54e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b550:	7bbb      	ldrb	r3, [r7, #14]
}
 800b552:	4618      	mov	r0, r3
 800b554:	3710      	adds	r7, #16
 800b556:	46bd      	mov	sp, r7
 800b558:	bd80      	pop	{r7, pc}

0800b55a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b55a:	b580      	push	{r7, lr}
 800b55c:	b084      	sub	sp, #16
 800b55e:	af00      	add	r7, sp, #0
 800b560:	6078      	str	r0, [r7, #4]
 800b562:	4608      	mov	r0, r1
 800b564:	4611      	mov	r1, r2
 800b566:	461a      	mov	r2, r3
 800b568:	4603      	mov	r3, r0
 800b56a:	70fb      	strb	r3, [r7, #3]
 800b56c:	460b      	mov	r3, r1
 800b56e:	70bb      	strb	r3, [r7, #2]
 800b570:	4613      	mov	r3, r2
 800b572:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b574:	2300      	movs	r3, #0
 800b576:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b578:	2300      	movs	r3, #0
 800b57a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b582:	78bb      	ldrb	r3, [r7, #2]
 800b584:	883a      	ldrh	r2, [r7, #0]
 800b586:	78f9      	ldrb	r1, [r7, #3]
 800b588:	f7f7 f948 	bl	800281c <HAL_PCD_EP_Open>
 800b58c:	4603      	mov	r3, r0
 800b58e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b590:	7bfb      	ldrb	r3, [r7, #15]
 800b592:	4618      	mov	r0, r3
 800b594:	f000 f91c 	bl	800b7d0 <USBD_Get_USB_Status>
 800b598:	4603      	mov	r3, r0
 800b59a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b59c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b59e:	4618      	mov	r0, r3
 800b5a0:	3710      	adds	r7, #16
 800b5a2:	46bd      	mov	sp, r7
 800b5a4:	bd80      	pop	{r7, pc}

0800b5a6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5a6:	b580      	push	{r7, lr}
 800b5a8:	b084      	sub	sp, #16
 800b5aa:	af00      	add	r7, sp, #0
 800b5ac:	6078      	str	r0, [r7, #4]
 800b5ae:	460b      	mov	r3, r1
 800b5b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5b2:	2300      	movs	r3, #0
 800b5b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5b6:	2300      	movs	r3, #0
 800b5b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b5ba:	687b      	ldr	r3, [r7, #4]
 800b5bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b5c0:	78fa      	ldrb	r2, [r7, #3]
 800b5c2:	4611      	mov	r1, r2
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	f7f7 f993 	bl	80028f0 <HAL_PCD_EP_Close>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b5ce:	7bfb      	ldrb	r3, [r7, #15]
 800b5d0:	4618      	mov	r0, r3
 800b5d2:	f000 f8fd 	bl	800b7d0 <USBD_Get_USB_Status>
 800b5d6:	4603      	mov	r3, r0
 800b5d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b5da:	7bbb      	ldrb	r3, [r7, #14]
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3710      	adds	r7, #16
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}

0800b5e4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b5fe:	78fa      	ldrb	r2, [r7, #3]
 800b600:	4611      	mov	r1, r2
 800b602:	4618      	mov	r0, r3
 800b604:	f7f7 fa4b 	bl	8002a9e <HAL_PCD_EP_SetStall>
 800b608:	4603      	mov	r3, r0
 800b60a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b60c:	7bfb      	ldrb	r3, [r7, #15]
 800b60e:	4618      	mov	r0, r3
 800b610:	f000 f8de 	bl	800b7d0 <USBD_Get_USB_Status>
 800b614:	4603      	mov	r3, r0
 800b616:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b618:	7bbb      	ldrb	r3, [r7, #14]
}
 800b61a:	4618      	mov	r0, r3
 800b61c:	3710      	adds	r7, #16
 800b61e:	46bd      	mov	sp, r7
 800b620:	bd80      	pop	{r7, pc}

0800b622 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b622:	b580      	push	{r7, lr}
 800b624:	b084      	sub	sp, #16
 800b626:	af00      	add	r7, sp, #0
 800b628:	6078      	str	r0, [r7, #4]
 800b62a:	460b      	mov	r3, r1
 800b62c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b62e:	2300      	movs	r3, #0
 800b630:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b632:	2300      	movs	r3, #0
 800b634:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b63c:	78fa      	ldrb	r2, [r7, #3]
 800b63e:	4611      	mov	r1, r2
 800b640:	4618      	mov	r0, r3
 800b642:	f7f7 fa8f 	bl	8002b64 <HAL_PCD_EP_ClrStall>
 800b646:	4603      	mov	r3, r0
 800b648:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b64a:	7bfb      	ldrb	r3, [r7, #15]
 800b64c:	4618      	mov	r0, r3
 800b64e:	f000 f8bf 	bl	800b7d0 <USBD_Get_USB_Status>
 800b652:	4603      	mov	r3, r0
 800b654:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b656:	7bbb      	ldrb	r3, [r7, #14]
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3710      	adds	r7, #16
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b660:	b480      	push	{r7}
 800b662:	b085      	sub	sp, #20
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
 800b668:	460b      	mov	r3, r1
 800b66a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b672:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b674:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b678:	2b00      	cmp	r3, #0
 800b67a:	da0b      	bge.n	800b694 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b67c:	78fb      	ldrb	r3, [r7, #3]
 800b67e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b682:	68f9      	ldr	r1, [r7, #12]
 800b684:	4613      	mov	r3, r2
 800b686:	00db      	lsls	r3, r3, #3
 800b688:	4413      	add	r3, r2
 800b68a:	009b      	lsls	r3, r3, #2
 800b68c:	440b      	add	r3, r1
 800b68e:	3316      	adds	r3, #22
 800b690:	781b      	ldrb	r3, [r3, #0]
 800b692:	e00b      	b.n	800b6ac <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b694:	78fb      	ldrb	r3, [r7, #3]
 800b696:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b69a:	68f9      	ldr	r1, [r7, #12]
 800b69c:	4613      	mov	r3, r2
 800b69e:	00db      	lsls	r3, r3, #3
 800b6a0:	4413      	add	r3, r2
 800b6a2:	009b      	lsls	r3, r3, #2
 800b6a4:	440b      	add	r3, r1
 800b6a6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800b6aa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3714      	adds	r7, #20
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b6:	4770      	bx	lr

0800b6b8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b084      	sub	sp, #16
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	6078      	str	r0, [r7, #4]
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b6d2:	78fa      	ldrb	r2, [r7, #3]
 800b6d4:	4611      	mov	r1, r2
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7f7 f87c 	bl	80027d4 <HAL_PCD_SetAddress>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b6e0:	7bfb      	ldrb	r3, [r7, #15]
 800b6e2:	4618      	mov	r0, r3
 800b6e4:	f000 f874 	bl	800b7d0 <USBD_Get_USB_Status>
 800b6e8:	4603      	mov	r3, r0
 800b6ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b6ec:	7bbb      	ldrb	r3, [r7, #14]
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3710      	adds	r7, #16
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}

0800b6f6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b6f6:	b580      	push	{r7, lr}
 800b6f8:	b086      	sub	sp, #24
 800b6fa:	af00      	add	r7, sp, #0
 800b6fc:	60f8      	str	r0, [r7, #12]
 800b6fe:	607a      	str	r2, [r7, #4]
 800b700:	603b      	str	r3, [r7, #0]
 800b702:	460b      	mov	r3, r1
 800b704:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b706:	2300      	movs	r3, #0
 800b708:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b70a:	2300      	movs	r3, #0
 800b70c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b70e:	68fb      	ldr	r3, [r7, #12]
 800b710:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b714:	7af9      	ldrb	r1, [r7, #11]
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	f7f7 f986 	bl	8002a2a <HAL_PCD_EP_Transmit>
 800b71e:	4603      	mov	r3, r0
 800b720:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b722:	7dfb      	ldrb	r3, [r7, #23]
 800b724:	4618      	mov	r0, r3
 800b726:	f000 f853 	bl	800b7d0 <USBD_Get_USB_Status>
 800b72a:	4603      	mov	r3, r0
 800b72c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b72e:	7dbb      	ldrb	r3, [r7, #22]
}
 800b730:	4618      	mov	r0, r3
 800b732:	3718      	adds	r7, #24
 800b734:	46bd      	mov	sp, r7
 800b736:	bd80      	pop	{r7, pc}

0800b738 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b086      	sub	sp, #24
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	60f8      	str	r0, [r7, #12]
 800b740:	607a      	str	r2, [r7, #4]
 800b742:	603b      	str	r3, [r7, #0]
 800b744:	460b      	mov	r3, r1
 800b746:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b748:	2300      	movs	r3, #0
 800b74a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b74c:	2300      	movs	r3, #0
 800b74e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800b756:	7af9      	ldrb	r1, [r7, #11]
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	687a      	ldr	r2, [r7, #4]
 800b75c:	f7f7 f912 	bl	8002984 <HAL_PCD_EP_Receive>
 800b760:	4603      	mov	r3, r0
 800b762:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b764:	7dfb      	ldrb	r3, [r7, #23]
 800b766:	4618      	mov	r0, r3
 800b768:	f000 f832 	bl	800b7d0 <USBD_Get_USB_Status>
 800b76c:	4603      	mov	r3, r0
 800b76e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b770:	7dbb      	ldrb	r3, [r7, #22]
}
 800b772:	4618      	mov	r0, r3
 800b774:	3718      	adds	r7, #24
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}

0800b77a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b77a:	b580      	push	{r7, lr}
 800b77c:	b082      	sub	sp, #8
 800b77e:	af00      	add	r7, sp, #0
 800b780:	6078      	str	r0, [r7, #4]
 800b782:	460b      	mov	r3, r1
 800b784:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b78c:	78fa      	ldrb	r2, [r7, #3]
 800b78e:	4611      	mov	r1, r2
 800b790:	4618      	mov	r0, r3
 800b792:	f7f7 f932 	bl	80029fa <HAL_PCD_EP_GetRxCount>
 800b796:	4603      	mov	r3, r0
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3708      	adds	r7, #8
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b083      	sub	sp, #12
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b7a8:	4b03      	ldr	r3, [pc, #12]	@ (800b7b8 <USBD_static_malloc+0x18>)
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	370c      	adds	r7, #12
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b4:	4770      	bx	lr
 800b7b6:	bf00      	nop
 800b7b8:	20005c2c 	.word	0x20005c2c

0800b7bc <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b7bc:	b480      	push	{r7}
 800b7be:	b083      	sub	sp, #12
 800b7c0:	af00      	add	r7, sp, #0
 800b7c2:	6078      	str	r0, [r7, #4]

}
 800b7c4:	bf00      	nop
 800b7c6:	370c      	adds	r7, #12
 800b7c8:	46bd      	mov	sp, r7
 800b7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ce:	4770      	bx	lr

0800b7d0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b085      	sub	sp, #20
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	4603      	mov	r3, r0
 800b7d8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b7da:	2300      	movs	r3, #0
 800b7dc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b7de:	79fb      	ldrb	r3, [r7, #7]
 800b7e0:	2b03      	cmp	r3, #3
 800b7e2:	d817      	bhi.n	800b814 <USBD_Get_USB_Status+0x44>
 800b7e4:	a201      	add	r2, pc, #4	@ (adr r2, 800b7ec <USBD_Get_USB_Status+0x1c>)
 800b7e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7ea:	bf00      	nop
 800b7ec:	0800b7fd 	.word	0x0800b7fd
 800b7f0:	0800b803 	.word	0x0800b803
 800b7f4:	0800b809 	.word	0x0800b809
 800b7f8:	0800b80f 	.word	0x0800b80f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b7fc:	2300      	movs	r3, #0
 800b7fe:	73fb      	strb	r3, [r7, #15]
    break;
 800b800:	e00b      	b.n	800b81a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b802:	2303      	movs	r3, #3
 800b804:	73fb      	strb	r3, [r7, #15]
    break;
 800b806:	e008      	b.n	800b81a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b808:	2301      	movs	r3, #1
 800b80a:	73fb      	strb	r3, [r7, #15]
    break;
 800b80c:	e005      	b.n	800b81a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b80e:	2303      	movs	r3, #3
 800b810:	73fb      	strb	r3, [r7, #15]
    break;
 800b812:	e002      	b.n	800b81a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b814:	2303      	movs	r3, #3
 800b816:	73fb      	strb	r3, [r7, #15]
    break;
 800b818:	bf00      	nop
  }
  return usb_status;
 800b81a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b81c:	4618      	mov	r0, r3
 800b81e:	3714      	adds	r7, #20
 800b820:	46bd      	mov	sp, r7
 800b822:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b826:	4770      	bx	lr

0800b828 <rand>:
 800b828:	4b16      	ldr	r3, [pc, #88]	@ (800b884 <rand+0x5c>)
 800b82a:	b510      	push	{r4, lr}
 800b82c:	681c      	ldr	r4, [r3, #0]
 800b82e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800b830:	b9b3      	cbnz	r3, 800b860 <rand+0x38>
 800b832:	2018      	movs	r0, #24
 800b834:	f000 faac 	bl	800bd90 <malloc>
 800b838:	4602      	mov	r2, r0
 800b83a:	6320      	str	r0, [r4, #48]	@ 0x30
 800b83c:	b920      	cbnz	r0, 800b848 <rand+0x20>
 800b83e:	4b12      	ldr	r3, [pc, #72]	@ (800b888 <rand+0x60>)
 800b840:	4812      	ldr	r0, [pc, #72]	@ (800b88c <rand+0x64>)
 800b842:	2152      	movs	r1, #82	@ 0x52
 800b844:	f000 fa3c 	bl	800bcc0 <__assert_func>
 800b848:	4911      	ldr	r1, [pc, #68]	@ (800b890 <rand+0x68>)
 800b84a:	4b12      	ldr	r3, [pc, #72]	@ (800b894 <rand+0x6c>)
 800b84c:	e9c0 1300 	strd	r1, r3, [r0]
 800b850:	4b11      	ldr	r3, [pc, #68]	@ (800b898 <rand+0x70>)
 800b852:	6083      	str	r3, [r0, #8]
 800b854:	230b      	movs	r3, #11
 800b856:	8183      	strh	r3, [r0, #12]
 800b858:	2100      	movs	r1, #0
 800b85a:	2001      	movs	r0, #1
 800b85c:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800b860:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b862:	480e      	ldr	r0, [pc, #56]	@ (800b89c <rand+0x74>)
 800b864:	690b      	ldr	r3, [r1, #16]
 800b866:	694c      	ldr	r4, [r1, #20]
 800b868:	4a0d      	ldr	r2, [pc, #52]	@ (800b8a0 <rand+0x78>)
 800b86a:	4358      	muls	r0, r3
 800b86c:	fb02 0004 	mla	r0, r2, r4, r0
 800b870:	fba3 3202 	umull	r3, r2, r3, r2
 800b874:	3301      	adds	r3, #1
 800b876:	eb40 0002 	adc.w	r0, r0, r2
 800b87a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800b87e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800b882:	bd10      	pop	{r4, pc}
 800b884:	20000110 	.word	0x20000110
 800b888:	0800ce80 	.word	0x0800ce80
 800b88c:	0800ce97 	.word	0x0800ce97
 800b890:	abcd330e 	.word	0xabcd330e
 800b894:	e66d1234 	.word	0xe66d1234
 800b898:	0005deec 	.word	0x0005deec
 800b89c:	5851f42d 	.word	0x5851f42d
 800b8a0:	4c957f2d 	.word	0x4c957f2d

0800b8a4 <std>:
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	b510      	push	{r4, lr}
 800b8a8:	4604      	mov	r4, r0
 800b8aa:	e9c0 3300 	strd	r3, r3, [r0]
 800b8ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8b2:	6083      	str	r3, [r0, #8]
 800b8b4:	8181      	strh	r1, [r0, #12]
 800b8b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800b8b8:	81c2      	strh	r2, [r0, #14]
 800b8ba:	6183      	str	r3, [r0, #24]
 800b8bc:	4619      	mov	r1, r3
 800b8be:	2208      	movs	r2, #8
 800b8c0:	305c      	adds	r0, #92	@ 0x5c
 800b8c2:	f000 f915 	bl	800baf0 <memset>
 800b8c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b8fc <std+0x58>)
 800b8c8:	6263      	str	r3, [r4, #36]	@ 0x24
 800b8ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b900 <std+0x5c>)
 800b8cc:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b904 <std+0x60>)
 800b8d0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b8d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b908 <std+0x64>)
 800b8d4:	6323      	str	r3, [r4, #48]	@ 0x30
 800b8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b90c <std+0x68>)
 800b8d8:	6224      	str	r4, [r4, #32]
 800b8da:	429c      	cmp	r4, r3
 800b8dc:	d006      	beq.n	800b8ec <std+0x48>
 800b8de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b8e2:	4294      	cmp	r4, r2
 800b8e4:	d002      	beq.n	800b8ec <std+0x48>
 800b8e6:	33d0      	adds	r3, #208	@ 0xd0
 800b8e8:	429c      	cmp	r4, r3
 800b8ea:	d105      	bne.n	800b8f8 <std+0x54>
 800b8ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b8f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8f4:	f000 b9d2 	b.w	800bc9c <__retarget_lock_init_recursive>
 800b8f8:	bd10      	pop	{r4, pc}
 800b8fa:	bf00      	nop
 800b8fc:	0800ba29 	.word	0x0800ba29
 800b900:	0800ba4b 	.word	0x0800ba4b
 800b904:	0800ba83 	.word	0x0800ba83
 800b908:	0800baa7 	.word	0x0800baa7
 800b90c:	20005e4c 	.word	0x20005e4c

0800b910 <stdio_exit_handler>:
 800b910:	4a02      	ldr	r2, [pc, #8]	@ (800b91c <stdio_exit_handler+0xc>)
 800b912:	4903      	ldr	r1, [pc, #12]	@ (800b920 <stdio_exit_handler+0x10>)
 800b914:	4803      	ldr	r0, [pc, #12]	@ (800b924 <stdio_exit_handler+0x14>)
 800b916:	f000 b869 	b.w	800b9ec <_fwalk_sglue>
 800b91a:	bf00      	nop
 800b91c:	20000104 	.word	0x20000104
 800b920:	0800c5cd 	.word	0x0800c5cd
 800b924:	20000114 	.word	0x20000114

0800b928 <cleanup_stdio>:
 800b928:	6841      	ldr	r1, [r0, #4]
 800b92a:	4b0c      	ldr	r3, [pc, #48]	@ (800b95c <cleanup_stdio+0x34>)
 800b92c:	4299      	cmp	r1, r3
 800b92e:	b510      	push	{r4, lr}
 800b930:	4604      	mov	r4, r0
 800b932:	d001      	beq.n	800b938 <cleanup_stdio+0x10>
 800b934:	f000 fe4a 	bl	800c5cc <_fflush_r>
 800b938:	68a1      	ldr	r1, [r4, #8]
 800b93a:	4b09      	ldr	r3, [pc, #36]	@ (800b960 <cleanup_stdio+0x38>)
 800b93c:	4299      	cmp	r1, r3
 800b93e:	d002      	beq.n	800b946 <cleanup_stdio+0x1e>
 800b940:	4620      	mov	r0, r4
 800b942:	f000 fe43 	bl	800c5cc <_fflush_r>
 800b946:	68e1      	ldr	r1, [r4, #12]
 800b948:	4b06      	ldr	r3, [pc, #24]	@ (800b964 <cleanup_stdio+0x3c>)
 800b94a:	4299      	cmp	r1, r3
 800b94c:	d004      	beq.n	800b958 <cleanup_stdio+0x30>
 800b94e:	4620      	mov	r0, r4
 800b950:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b954:	f000 be3a 	b.w	800c5cc <_fflush_r>
 800b958:	bd10      	pop	{r4, pc}
 800b95a:	bf00      	nop
 800b95c:	20005e4c 	.word	0x20005e4c
 800b960:	20005eb4 	.word	0x20005eb4
 800b964:	20005f1c 	.word	0x20005f1c

0800b968 <global_stdio_init.part.0>:
 800b968:	b510      	push	{r4, lr}
 800b96a:	4b0b      	ldr	r3, [pc, #44]	@ (800b998 <global_stdio_init.part.0+0x30>)
 800b96c:	4c0b      	ldr	r4, [pc, #44]	@ (800b99c <global_stdio_init.part.0+0x34>)
 800b96e:	4a0c      	ldr	r2, [pc, #48]	@ (800b9a0 <global_stdio_init.part.0+0x38>)
 800b970:	601a      	str	r2, [r3, #0]
 800b972:	4620      	mov	r0, r4
 800b974:	2200      	movs	r2, #0
 800b976:	2104      	movs	r1, #4
 800b978:	f7ff ff94 	bl	800b8a4 <std>
 800b97c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b980:	2201      	movs	r2, #1
 800b982:	2109      	movs	r1, #9
 800b984:	f7ff ff8e 	bl	800b8a4 <std>
 800b988:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b98c:	2202      	movs	r2, #2
 800b98e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b992:	2112      	movs	r1, #18
 800b994:	f7ff bf86 	b.w	800b8a4 <std>
 800b998:	20005f84 	.word	0x20005f84
 800b99c:	20005e4c 	.word	0x20005e4c
 800b9a0:	0800b911 	.word	0x0800b911

0800b9a4 <__sfp_lock_acquire>:
 800b9a4:	4801      	ldr	r0, [pc, #4]	@ (800b9ac <__sfp_lock_acquire+0x8>)
 800b9a6:	f000 b97a 	b.w	800bc9e <__retarget_lock_acquire_recursive>
 800b9aa:	bf00      	nop
 800b9ac:	20005f8d 	.word	0x20005f8d

0800b9b0 <__sfp_lock_release>:
 800b9b0:	4801      	ldr	r0, [pc, #4]	@ (800b9b8 <__sfp_lock_release+0x8>)
 800b9b2:	f000 b975 	b.w	800bca0 <__retarget_lock_release_recursive>
 800b9b6:	bf00      	nop
 800b9b8:	20005f8d 	.word	0x20005f8d

0800b9bc <__sinit>:
 800b9bc:	b510      	push	{r4, lr}
 800b9be:	4604      	mov	r4, r0
 800b9c0:	f7ff fff0 	bl	800b9a4 <__sfp_lock_acquire>
 800b9c4:	6a23      	ldr	r3, [r4, #32]
 800b9c6:	b11b      	cbz	r3, 800b9d0 <__sinit+0x14>
 800b9c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9cc:	f7ff bff0 	b.w	800b9b0 <__sfp_lock_release>
 800b9d0:	4b04      	ldr	r3, [pc, #16]	@ (800b9e4 <__sinit+0x28>)
 800b9d2:	6223      	str	r3, [r4, #32]
 800b9d4:	4b04      	ldr	r3, [pc, #16]	@ (800b9e8 <__sinit+0x2c>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d1f5      	bne.n	800b9c8 <__sinit+0xc>
 800b9dc:	f7ff ffc4 	bl	800b968 <global_stdio_init.part.0>
 800b9e0:	e7f2      	b.n	800b9c8 <__sinit+0xc>
 800b9e2:	bf00      	nop
 800b9e4:	0800b929 	.word	0x0800b929
 800b9e8:	20005f84 	.word	0x20005f84

0800b9ec <_fwalk_sglue>:
 800b9ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9f0:	4607      	mov	r7, r0
 800b9f2:	4688      	mov	r8, r1
 800b9f4:	4614      	mov	r4, r2
 800b9f6:	2600      	movs	r6, #0
 800b9f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b9fc:	f1b9 0901 	subs.w	r9, r9, #1
 800ba00:	d505      	bpl.n	800ba0e <_fwalk_sglue+0x22>
 800ba02:	6824      	ldr	r4, [r4, #0]
 800ba04:	2c00      	cmp	r4, #0
 800ba06:	d1f7      	bne.n	800b9f8 <_fwalk_sglue+0xc>
 800ba08:	4630      	mov	r0, r6
 800ba0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba0e:	89ab      	ldrh	r3, [r5, #12]
 800ba10:	2b01      	cmp	r3, #1
 800ba12:	d907      	bls.n	800ba24 <_fwalk_sglue+0x38>
 800ba14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba18:	3301      	adds	r3, #1
 800ba1a:	d003      	beq.n	800ba24 <_fwalk_sglue+0x38>
 800ba1c:	4629      	mov	r1, r5
 800ba1e:	4638      	mov	r0, r7
 800ba20:	47c0      	blx	r8
 800ba22:	4306      	orrs	r6, r0
 800ba24:	3568      	adds	r5, #104	@ 0x68
 800ba26:	e7e9      	b.n	800b9fc <_fwalk_sglue+0x10>

0800ba28 <__sread>:
 800ba28:	b510      	push	{r4, lr}
 800ba2a:	460c      	mov	r4, r1
 800ba2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba30:	f000 f8e6 	bl	800bc00 <_read_r>
 800ba34:	2800      	cmp	r0, #0
 800ba36:	bfab      	itete	ge
 800ba38:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800ba3a:	89a3      	ldrhlt	r3, [r4, #12]
 800ba3c:	181b      	addge	r3, r3, r0
 800ba3e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800ba42:	bfac      	ite	ge
 800ba44:	6563      	strge	r3, [r4, #84]	@ 0x54
 800ba46:	81a3      	strhlt	r3, [r4, #12]
 800ba48:	bd10      	pop	{r4, pc}

0800ba4a <__swrite>:
 800ba4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba4e:	461f      	mov	r7, r3
 800ba50:	898b      	ldrh	r3, [r1, #12]
 800ba52:	05db      	lsls	r3, r3, #23
 800ba54:	4605      	mov	r5, r0
 800ba56:	460c      	mov	r4, r1
 800ba58:	4616      	mov	r6, r2
 800ba5a:	d505      	bpl.n	800ba68 <__swrite+0x1e>
 800ba5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba60:	2302      	movs	r3, #2
 800ba62:	2200      	movs	r2, #0
 800ba64:	f000 f8ba 	bl	800bbdc <_lseek_r>
 800ba68:	89a3      	ldrh	r3, [r4, #12]
 800ba6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba6e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ba72:	81a3      	strh	r3, [r4, #12]
 800ba74:	4632      	mov	r2, r6
 800ba76:	463b      	mov	r3, r7
 800ba78:	4628      	mov	r0, r5
 800ba7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba7e:	f000 b8d1 	b.w	800bc24 <_write_r>

0800ba82 <__sseek>:
 800ba82:	b510      	push	{r4, lr}
 800ba84:	460c      	mov	r4, r1
 800ba86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba8a:	f000 f8a7 	bl	800bbdc <_lseek_r>
 800ba8e:	1c43      	adds	r3, r0, #1
 800ba90:	89a3      	ldrh	r3, [r4, #12]
 800ba92:	bf15      	itete	ne
 800ba94:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ba96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ba9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ba9e:	81a3      	strheq	r3, [r4, #12]
 800baa0:	bf18      	it	ne
 800baa2:	81a3      	strhne	r3, [r4, #12]
 800baa4:	bd10      	pop	{r4, pc}

0800baa6 <__sclose>:
 800baa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800baaa:	f000 b829 	b.w	800bb00 <_close_r>
	...

0800bab0 <_vsiprintf_r>:
 800bab0:	b510      	push	{r4, lr}
 800bab2:	b09a      	sub	sp, #104	@ 0x68
 800bab4:	2400      	movs	r4, #0
 800bab6:	9100      	str	r1, [sp, #0]
 800bab8:	9104      	str	r1, [sp, #16]
 800baba:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800babe:	9105      	str	r1, [sp, #20]
 800bac0:	9102      	str	r1, [sp, #8]
 800bac2:	4905      	ldr	r1, [pc, #20]	@ (800bad8 <_vsiprintf_r+0x28>)
 800bac4:	9103      	str	r1, [sp, #12]
 800bac6:	4669      	mov	r1, sp
 800bac8:	9419      	str	r4, [sp, #100]	@ 0x64
 800baca:	f000 fa73 	bl	800bfb4 <_svfiprintf_r>
 800bace:	9b00      	ldr	r3, [sp, #0]
 800bad0:	701c      	strb	r4, [r3, #0]
 800bad2:	b01a      	add	sp, #104	@ 0x68
 800bad4:	bd10      	pop	{r4, pc}
 800bad6:	bf00      	nop
 800bad8:	ffff0208 	.word	0xffff0208

0800badc <vsiprintf>:
 800badc:	4613      	mov	r3, r2
 800bade:	460a      	mov	r2, r1
 800bae0:	4601      	mov	r1, r0
 800bae2:	4802      	ldr	r0, [pc, #8]	@ (800baec <vsiprintf+0x10>)
 800bae4:	6800      	ldr	r0, [r0, #0]
 800bae6:	f7ff bfe3 	b.w	800bab0 <_vsiprintf_r>
 800baea:	bf00      	nop
 800baec:	20000110 	.word	0x20000110

0800baf0 <memset>:
 800baf0:	4402      	add	r2, r0
 800baf2:	4603      	mov	r3, r0
 800baf4:	4293      	cmp	r3, r2
 800baf6:	d100      	bne.n	800bafa <memset+0xa>
 800baf8:	4770      	bx	lr
 800bafa:	f803 1b01 	strb.w	r1, [r3], #1
 800bafe:	e7f9      	b.n	800baf4 <memset+0x4>

0800bb00 <_close_r>:
 800bb00:	b538      	push	{r3, r4, r5, lr}
 800bb02:	4d06      	ldr	r5, [pc, #24]	@ (800bb1c <_close_r+0x1c>)
 800bb04:	2300      	movs	r3, #0
 800bb06:	4604      	mov	r4, r0
 800bb08:	4608      	mov	r0, r1
 800bb0a:	602b      	str	r3, [r5, #0]
 800bb0c:	f7f5 fbbc 	bl	8001288 <_close>
 800bb10:	1c43      	adds	r3, r0, #1
 800bb12:	d102      	bne.n	800bb1a <_close_r+0x1a>
 800bb14:	682b      	ldr	r3, [r5, #0]
 800bb16:	b103      	cbz	r3, 800bb1a <_close_r+0x1a>
 800bb18:	6023      	str	r3, [r4, #0]
 800bb1a:	bd38      	pop	{r3, r4, r5, pc}
 800bb1c:	20005f88 	.word	0x20005f88

0800bb20 <_reclaim_reent>:
 800bb20:	4b2d      	ldr	r3, [pc, #180]	@ (800bbd8 <_reclaim_reent+0xb8>)
 800bb22:	681b      	ldr	r3, [r3, #0]
 800bb24:	4283      	cmp	r3, r0
 800bb26:	b570      	push	{r4, r5, r6, lr}
 800bb28:	4604      	mov	r4, r0
 800bb2a:	d053      	beq.n	800bbd4 <_reclaim_reent+0xb4>
 800bb2c:	69c3      	ldr	r3, [r0, #28]
 800bb2e:	b31b      	cbz	r3, 800bb78 <_reclaim_reent+0x58>
 800bb30:	68db      	ldr	r3, [r3, #12]
 800bb32:	b163      	cbz	r3, 800bb4e <_reclaim_reent+0x2e>
 800bb34:	2500      	movs	r5, #0
 800bb36:	69e3      	ldr	r3, [r4, #28]
 800bb38:	68db      	ldr	r3, [r3, #12]
 800bb3a:	5959      	ldr	r1, [r3, r5]
 800bb3c:	b9b1      	cbnz	r1, 800bb6c <_reclaim_reent+0x4c>
 800bb3e:	3504      	adds	r5, #4
 800bb40:	2d80      	cmp	r5, #128	@ 0x80
 800bb42:	d1f8      	bne.n	800bb36 <_reclaim_reent+0x16>
 800bb44:	69e3      	ldr	r3, [r4, #28]
 800bb46:	4620      	mov	r0, r4
 800bb48:	68d9      	ldr	r1, [r3, #12]
 800bb4a:	f000 f8d7 	bl	800bcfc <_free_r>
 800bb4e:	69e3      	ldr	r3, [r4, #28]
 800bb50:	6819      	ldr	r1, [r3, #0]
 800bb52:	b111      	cbz	r1, 800bb5a <_reclaim_reent+0x3a>
 800bb54:	4620      	mov	r0, r4
 800bb56:	f000 f8d1 	bl	800bcfc <_free_r>
 800bb5a:	69e3      	ldr	r3, [r4, #28]
 800bb5c:	689d      	ldr	r5, [r3, #8]
 800bb5e:	b15d      	cbz	r5, 800bb78 <_reclaim_reent+0x58>
 800bb60:	4629      	mov	r1, r5
 800bb62:	4620      	mov	r0, r4
 800bb64:	682d      	ldr	r5, [r5, #0]
 800bb66:	f000 f8c9 	bl	800bcfc <_free_r>
 800bb6a:	e7f8      	b.n	800bb5e <_reclaim_reent+0x3e>
 800bb6c:	680e      	ldr	r6, [r1, #0]
 800bb6e:	4620      	mov	r0, r4
 800bb70:	f000 f8c4 	bl	800bcfc <_free_r>
 800bb74:	4631      	mov	r1, r6
 800bb76:	e7e1      	b.n	800bb3c <_reclaim_reent+0x1c>
 800bb78:	6961      	ldr	r1, [r4, #20]
 800bb7a:	b111      	cbz	r1, 800bb82 <_reclaim_reent+0x62>
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	f000 f8bd 	bl	800bcfc <_free_r>
 800bb82:	69e1      	ldr	r1, [r4, #28]
 800bb84:	b111      	cbz	r1, 800bb8c <_reclaim_reent+0x6c>
 800bb86:	4620      	mov	r0, r4
 800bb88:	f000 f8b8 	bl	800bcfc <_free_r>
 800bb8c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800bb8e:	b111      	cbz	r1, 800bb96 <_reclaim_reent+0x76>
 800bb90:	4620      	mov	r0, r4
 800bb92:	f000 f8b3 	bl	800bcfc <_free_r>
 800bb96:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bb98:	b111      	cbz	r1, 800bba0 <_reclaim_reent+0x80>
 800bb9a:	4620      	mov	r0, r4
 800bb9c:	f000 f8ae 	bl	800bcfc <_free_r>
 800bba0:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800bba2:	b111      	cbz	r1, 800bbaa <_reclaim_reent+0x8a>
 800bba4:	4620      	mov	r0, r4
 800bba6:	f000 f8a9 	bl	800bcfc <_free_r>
 800bbaa:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800bbac:	b111      	cbz	r1, 800bbb4 <_reclaim_reent+0x94>
 800bbae:	4620      	mov	r0, r4
 800bbb0:	f000 f8a4 	bl	800bcfc <_free_r>
 800bbb4:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800bbb6:	b111      	cbz	r1, 800bbbe <_reclaim_reent+0x9e>
 800bbb8:	4620      	mov	r0, r4
 800bbba:	f000 f89f 	bl	800bcfc <_free_r>
 800bbbe:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800bbc0:	b111      	cbz	r1, 800bbc8 <_reclaim_reent+0xa8>
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	f000 f89a 	bl	800bcfc <_free_r>
 800bbc8:	6a23      	ldr	r3, [r4, #32]
 800bbca:	b11b      	cbz	r3, 800bbd4 <_reclaim_reent+0xb4>
 800bbcc:	4620      	mov	r0, r4
 800bbce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800bbd2:	4718      	bx	r3
 800bbd4:	bd70      	pop	{r4, r5, r6, pc}
 800bbd6:	bf00      	nop
 800bbd8:	20000110 	.word	0x20000110

0800bbdc <_lseek_r>:
 800bbdc:	b538      	push	{r3, r4, r5, lr}
 800bbde:	4d07      	ldr	r5, [pc, #28]	@ (800bbfc <_lseek_r+0x20>)
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	4608      	mov	r0, r1
 800bbe4:	4611      	mov	r1, r2
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	602a      	str	r2, [r5, #0]
 800bbea:	461a      	mov	r2, r3
 800bbec:	f7f5 fb73 	bl	80012d6 <_lseek>
 800bbf0:	1c43      	adds	r3, r0, #1
 800bbf2:	d102      	bne.n	800bbfa <_lseek_r+0x1e>
 800bbf4:	682b      	ldr	r3, [r5, #0]
 800bbf6:	b103      	cbz	r3, 800bbfa <_lseek_r+0x1e>
 800bbf8:	6023      	str	r3, [r4, #0]
 800bbfa:	bd38      	pop	{r3, r4, r5, pc}
 800bbfc:	20005f88 	.word	0x20005f88

0800bc00 <_read_r>:
 800bc00:	b538      	push	{r3, r4, r5, lr}
 800bc02:	4d07      	ldr	r5, [pc, #28]	@ (800bc20 <_read_r+0x20>)
 800bc04:	4604      	mov	r4, r0
 800bc06:	4608      	mov	r0, r1
 800bc08:	4611      	mov	r1, r2
 800bc0a:	2200      	movs	r2, #0
 800bc0c:	602a      	str	r2, [r5, #0]
 800bc0e:	461a      	mov	r2, r3
 800bc10:	f7f5 fb01 	bl	8001216 <_read>
 800bc14:	1c43      	adds	r3, r0, #1
 800bc16:	d102      	bne.n	800bc1e <_read_r+0x1e>
 800bc18:	682b      	ldr	r3, [r5, #0]
 800bc1a:	b103      	cbz	r3, 800bc1e <_read_r+0x1e>
 800bc1c:	6023      	str	r3, [r4, #0]
 800bc1e:	bd38      	pop	{r3, r4, r5, pc}
 800bc20:	20005f88 	.word	0x20005f88

0800bc24 <_write_r>:
 800bc24:	b538      	push	{r3, r4, r5, lr}
 800bc26:	4d07      	ldr	r5, [pc, #28]	@ (800bc44 <_write_r+0x20>)
 800bc28:	4604      	mov	r4, r0
 800bc2a:	4608      	mov	r0, r1
 800bc2c:	4611      	mov	r1, r2
 800bc2e:	2200      	movs	r2, #0
 800bc30:	602a      	str	r2, [r5, #0]
 800bc32:	461a      	mov	r2, r3
 800bc34:	f7f5 fb0c 	bl	8001250 <_write>
 800bc38:	1c43      	adds	r3, r0, #1
 800bc3a:	d102      	bne.n	800bc42 <_write_r+0x1e>
 800bc3c:	682b      	ldr	r3, [r5, #0]
 800bc3e:	b103      	cbz	r3, 800bc42 <_write_r+0x1e>
 800bc40:	6023      	str	r3, [r4, #0]
 800bc42:	bd38      	pop	{r3, r4, r5, pc}
 800bc44:	20005f88 	.word	0x20005f88

0800bc48 <__errno>:
 800bc48:	4b01      	ldr	r3, [pc, #4]	@ (800bc50 <__errno+0x8>)
 800bc4a:	6818      	ldr	r0, [r3, #0]
 800bc4c:	4770      	bx	lr
 800bc4e:	bf00      	nop
 800bc50:	20000110 	.word	0x20000110

0800bc54 <__libc_init_array>:
 800bc54:	b570      	push	{r4, r5, r6, lr}
 800bc56:	4d0d      	ldr	r5, [pc, #52]	@ (800bc8c <__libc_init_array+0x38>)
 800bc58:	4c0d      	ldr	r4, [pc, #52]	@ (800bc90 <__libc_init_array+0x3c>)
 800bc5a:	1b64      	subs	r4, r4, r5
 800bc5c:	10a4      	asrs	r4, r4, #2
 800bc5e:	2600      	movs	r6, #0
 800bc60:	42a6      	cmp	r6, r4
 800bc62:	d109      	bne.n	800bc78 <__libc_init_array+0x24>
 800bc64:	4d0b      	ldr	r5, [pc, #44]	@ (800bc94 <__libc_init_array+0x40>)
 800bc66:	4c0c      	ldr	r4, [pc, #48]	@ (800bc98 <__libc_init_array+0x44>)
 800bc68:	f000 ffee 	bl	800cc48 <_init>
 800bc6c:	1b64      	subs	r4, r4, r5
 800bc6e:	10a4      	asrs	r4, r4, #2
 800bc70:	2600      	movs	r6, #0
 800bc72:	42a6      	cmp	r6, r4
 800bc74:	d105      	bne.n	800bc82 <__libc_init_array+0x2e>
 800bc76:	bd70      	pop	{r4, r5, r6, pc}
 800bc78:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc7c:	4798      	blx	r3
 800bc7e:	3601      	adds	r6, #1
 800bc80:	e7ee      	b.n	800bc60 <__libc_init_array+0xc>
 800bc82:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc86:	4798      	blx	r3
 800bc88:	3601      	adds	r6, #1
 800bc8a:	e7f2      	b.n	800bc72 <__libc_init_array+0x1e>
 800bc8c:	0800cf68 	.word	0x0800cf68
 800bc90:	0800cf68 	.word	0x0800cf68
 800bc94:	0800cf68 	.word	0x0800cf68
 800bc98:	0800cf6c 	.word	0x0800cf6c

0800bc9c <__retarget_lock_init_recursive>:
 800bc9c:	4770      	bx	lr

0800bc9e <__retarget_lock_acquire_recursive>:
 800bc9e:	4770      	bx	lr

0800bca0 <__retarget_lock_release_recursive>:
 800bca0:	4770      	bx	lr

0800bca2 <memcpy>:
 800bca2:	440a      	add	r2, r1
 800bca4:	4291      	cmp	r1, r2
 800bca6:	f100 33ff 	add.w	r3, r0, #4294967295
 800bcaa:	d100      	bne.n	800bcae <memcpy+0xc>
 800bcac:	4770      	bx	lr
 800bcae:	b510      	push	{r4, lr}
 800bcb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bcb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bcb8:	4291      	cmp	r1, r2
 800bcba:	d1f9      	bne.n	800bcb0 <memcpy+0xe>
 800bcbc:	bd10      	pop	{r4, pc}
	...

0800bcc0 <__assert_func>:
 800bcc0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bcc2:	4614      	mov	r4, r2
 800bcc4:	461a      	mov	r2, r3
 800bcc6:	4b09      	ldr	r3, [pc, #36]	@ (800bcec <__assert_func+0x2c>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	4605      	mov	r5, r0
 800bccc:	68d8      	ldr	r0, [r3, #12]
 800bcce:	b14c      	cbz	r4, 800bce4 <__assert_func+0x24>
 800bcd0:	4b07      	ldr	r3, [pc, #28]	@ (800bcf0 <__assert_func+0x30>)
 800bcd2:	9100      	str	r1, [sp, #0]
 800bcd4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bcd8:	4906      	ldr	r1, [pc, #24]	@ (800bcf4 <__assert_func+0x34>)
 800bcda:	462b      	mov	r3, r5
 800bcdc:	f000 fc9e 	bl	800c61c <fiprintf>
 800bce0:	f000 fcd8 	bl	800c694 <abort>
 800bce4:	4b04      	ldr	r3, [pc, #16]	@ (800bcf8 <__assert_func+0x38>)
 800bce6:	461c      	mov	r4, r3
 800bce8:	e7f3      	b.n	800bcd2 <__assert_func+0x12>
 800bcea:	bf00      	nop
 800bcec:	20000110 	.word	0x20000110
 800bcf0:	0800ceef 	.word	0x0800ceef
 800bcf4:	0800cefc 	.word	0x0800cefc
 800bcf8:	0800cf2a 	.word	0x0800cf2a

0800bcfc <_free_r>:
 800bcfc:	b538      	push	{r3, r4, r5, lr}
 800bcfe:	4605      	mov	r5, r0
 800bd00:	2900      	cmp	r1, #0
 800bd02:	d041      	beq.n	800bd88 <_free_r+0x8c>
 800bd04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd08:	1f0c      	subs	r4, r1, #4
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	bfb8      	it	lt
 800bd0e:	18e4      	addlt	r4, r4, r3
 800bd10:	f000 f8e8 	bl	800bee4 <__malloc_lock>
 800bd14:	4a1d      	ldr	r2, [pc, #116]	@ (800bd8c <_free_r+0x90>)
 800bd16:	6813      	ldr	r3, [r2, #0]
 800bd18:	b933      	cbnz	r3, 800bd28 <_free_r+0x2c>
 800bd1a:	6063      	str	r3, [r4, #4]
 800bd1c:	6014      	str	r4, [r2, #0]
 800bd1e:	4628      	mov	r0, r5
 800bd20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd24:	f000 b8e4 	b.w	800bef0 <__malloc_unlock>
 800bd28:	42a3      	cmp	r3, r4
 800bd2a:	d908      	bls.n	800bd3e <_free_r+0x42>
 800bd2c:	6820      	ldr	r0, [r4, #0]
 800bd2e:	1821      	adds	r1, r4, r0
 800bd30:	428b      	cmp	r3, r1
 800bd32:	bf01      	itttt	eq
 800bd34:	6819      	ldreq	r1, [r3, #0]
 800bd36:	685b      	ldreq	r3, [r3, #4]
 800bd38:	1809      	addeq	r1, r1, r0
 800bd3a:	6021      	streq	r1, [r4, #0]
 800bd3c:	e7ed      	b.n	800bd1a <_free_r+0x1e>
 800bd3e:	461a      	mov	r2, r3
 800bd40:	685b      	ldr	r3, [r3, #4]
 800bd42:	b10b      	cbz	r3, 800bd48 <_free_r+0x4c>
 800bd44:	42a3      	cmp	r3, r4
 800bd46:	d9fa      	bls.n	800bd3e <_free_r+0x42>
 800bd48:	6811      	ldr	r1, [r2, #0]
 800bd4a:	1850      	adds	r0, r2, r1
 800bd4c:	42a0      	cmp	r0, r4
 800bd4e:	d10b      	bne.n	800bd68 <_free_r+0x6c>
 800bd50:	6820      	ldr	r0, [r4, #0]
 800bd52:	4401      	add	r1, r0
 800bd54:	1850      	adds	r0, r2, r1
 800bd56:	4283      	cmp	r3, r0
 800bd58:	6011      	str	r1, [r2, #0]
 800bd5a:	d1e0      	bne.n	800bd1e <_free_r+0x22>
 800bd5c:	6818      	ldr	r0, [r3, #0]
 800bd5e:	685b      	ldr	r3, [r3, #4]
 800bd60:	6053      	str	r3, [r2, #4]
 800bd62:	4408      	add	r0, r1
 800bd64:	6010      	str	r0, [r2, #0]
 800bd66:	e7da      	b.n	800bd1e <_free_r+0x22>
 800bd68:	d902      	bls.n	800bd70 <_free_r+0x74>
 800bd6a:	230c      	movs	r3, #12
 800bd6c:	602b      	str	r3, [r5, #0]
 800bd6e:	e7d6      	b.n	800bd1e <_free_r+0x22>
 800bd70:	6820      	ldr	r0, [r4, #0]
 800bd72:	1821      	adds	r1, r4, r0
 800bd74:	428b      	cmp	r3, r1
 800bd76:	bf04      	itt	eq
 800bd78:	6819      	ldreq	r1, [r3, #0]
 800bd7a:	685b      	ldreq	r3, [r3, #4]
 800bd7c:	6063      	str	r3, [r4, #4]
 800bd7e:	bf04      	itt	eq
 800bd80:	1809      	addeq	r1, r1, r0
 800bd82:	6021      	streq	r1, [r4, #0]
 800bd84:	6054      	str	r4, [r2, #4]
 800bd86:	e7ca      	b.n	800bd1e <_free_r+0x22>
 800bd88:	bd38      	pop	{r3, r4, r5, pc}
 800bd8a:	bf00      	nop
 800bd8c:	20005f94 	.word	0x20005f94

0800bd90 <malloc>:
 800bd90:	4b02      	ldr	r3, [pc, #8]	@ (800bd9c <malloc+0xc>)
 800bd92:	4601      	mov	r1, r0
 800bd94:	6818      	ldr	r0, [r3, #0]
 800bd96:	f000 b825 	b.w	800bde4 <_malloc_r>
 800bd9a:	bf00      	nop
 800bd9c:	20000110 	.word	0x20000110

0800bda0 <sbrk_aligned>:
 800bda0:	b570      	push	{r4, r5, r6, lr}
 800bda2:	4e0f      	ldr	r6, [pc, #60]	@ (800bde0 <sbrk_aligned+0x40>)
 800bda4:	460c      	mov	r4, r1
 800bda6:	6831      	ldr	r1, [r6, #0]
 800bda8:	4605      	mov	r5, r0
 800bdaa:	b911      	cbnz	r1, 800bdb2 <sbrk_aligned+0x12>
 800bdac:	f000 fc62 	bl	800c674 <_sbrk_r>
 800bdb0:	6030      	str	r0, [r6, #0]
 800bdb2:	4621      	mov	r1, r4
 800bdb4:	4628      	mov	r0, r5
 800bdb6:	f000 fc5d 	bl	800c674 <_sbrk_r>
 800bdba:	1c43      	adds	r3, r0, #1
 800bdbc:	d103      	bne.n	800bdc6 <sbrk_aligned+0x26>
 800bdbe:	f04f 34ff 	mov.w	r4, #4294967295
 800bdc2:	4620      	mov	r0, r4
 800bdc4:	bd70      	pop	{r4, r5, r6, pc}
 800bdc6:	1cc4      	adds	r4, r0, #3
 800bdc8:	f024 0403 	bic.w	r4, r4, #3
 800bdcc:	42a0      	cmp	r0, r4
 800bdce:	d0f8      	beq.n	800bdc2 <sbrk_aligned+0x22>
 800bdd0:	1a21      	subs	r1, r4, r0
 800bdd2:	4628      	mov	r0, r5
 800bdd4:	f000 fc4e 	bl	800c674 <_sbrk_r>
 800bdd8:	3001      	adds	r0, #1
 800bdda:	d1f2      	bne.n	800bdc2 <sbrk_aligned+0x22>
 800bddc:	e7ef      	b.n	800bdbe <sbrk_aligned+0x1e>
 800bdde:	bf00      	nop
 800bde0:	20005f90 	.word	0x20005f90

0800bde4 <_malloc_r>:
 800bde4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bde8:	1ccd      	adds	r5, r1, #3
 800bdea:	f025 0503 	bic.w	r5, r5, #3
 800bdee:	3508      	adds	r5, #8
 800bdf0:	2d0c      	cmp	r5, #12
 800bdf2:	bf38      	it	cc
 800bdf4:	250c      	movcc	r5, #12
 800bdf6:	2d00      	cmp	r5, #0
 800bdf8:	4606      	mov	r6, r0
 800bdfa:	db01      	blt.n	800be00 <_malloc_r+0x1c>
 800bdfc:	42a9      	cmp	r1, r5
 800bdfe:	d904      	bls.n	800be0a <_malloc_r+0x26>
 800be00:	230c      	movs	r3, #12
 800be02:	6033      	str	r3, [r6, #0]
 800be04:	2000      	movs	r0, #0
 800be06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be0a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800bee0 <_malloc_r+0xfc>
 800be0e:	f000 f869 	bl	800bee4 <__malloc_lock>
 800be12:	f8d8 3000 	ldr.w	r3, [r8]
 800be16:	461c      	mov	r4, r3
 800be18:	bb44      	cbnz	r4, 800be6c <_malloc_r+0x88>
 800be1a:	4629      	mov	r1, r5
 800be1c:	4630      	mov	r0, r6
 800be1e:	f7ff ffbf 	bl	800bda0 <sbrk_aligned>
 800be22:	1c43      	adds	r3, r0, #1
 800be24:	4604      	mov	r4, r0
 800be26:	d158      	bne.n	800beda <_malloc_r+0xf6>
 800be28:	f8d8 4000 	ldr.w	r4, [r8]
 800be2c:	4627      	mov	r7, r4
 800be2e:	2f00      	cmp	r7, #0
 800be30:	d143      	bne.n	800beba <_malloc_r+0xd6>
 800be32:	2c00      	cmp	r4, #0
 800be34:	d04b      	beq.n	800bece <_malloc_r+0xea>
 800be36:	6823      	ldr	r3, [r4, #0]
 800be38:	4639      	mov	r1, r7
 800be3a:	4630      	mov	r0, r6
 800be3c:	eb04 0903 	add.w	r9, r4, r3
 800be40:	f000 fc18 	bl	800c674 <_sbrk_r>
 800be44:	4581      	cmp	r9, r0
 800be46:	d142      	bne.n	800bece <_malloc_r+0xea>
 800be48:	6821      	ldr	r1, [r4, #0]
 800be4a:	1a6d      	subs	r5, r5, r1
 800be4c:	4629      	mov	r1, r5
 800be4e:	4630      	mov	r0, r6
 800be50:	f7ff ffa6 	bl	800bda0 <sbrk_aligned>
 800be54:	3001      	adds	r0, #1
 800be56:	d03a      	beq.n	800bece <_malloc_r+0xea>
 800be58:	6823      	ldr	r3, [r4, #0]
 800be5a:	442b      	add	r3, r5
 800be5c:	6023      	str	r3, [r4, #0]
 800be5e:	f8d8 3000 	ldr.w	r3, [r8]
 800be62:	685a      	ldr	r2, [r3, #4]
 800be64:	bb62      	cbnz	r2, 800bec0 <_malloc_r+0xdc>
 800be66:	f8c8 7000 	str.w	r7, [r8]
 800be6a:	e00f      	b.n	800be8c <_malloc_r+0xa8>
 800be6c:	6822      	ldr	r2, [r4, #0]
 800be6e:	1b52      	subs	r2, r2, r5
 800be70:	d420      	bmi.n	800beb4 <_malloc_r+0xd0>
 800be72:	2a0b      	cmp	r2, #11
 800be74:	d917      	bls.n	800bea6 <_malloc_r+0xc2>
 800be76:	1961      	adds	r1, r4, r5
 800be78:	42a3      	cmp	r3, r4
 800be7a:	6025      	str	r5, [r4, #0]
 800be7c:	bf18      	it	ne
 800be7e:	6059      	strne	r1, [r3, #4]
 800be80:	6863      	ldr	r3, [r4, #4]
 800be82:	bf08      	it	eq
 800be84:	f8c8 1000 	streq.w	r1, [r8]
 800be88:	5162      	str	r2, [r4, r5]
 800be8a:	604b      	str	r3, [r1, #4]
 800be8c:	4630      	mov	r0, r6
 800be8e:	f000 f82f 	bl	800bef0 <__malloc_unlock>
 800be92:	f104 000b 	add.w	r0, r4, #11
 800be96:	1d23      	adds	r3, r4, #4
 800be98:	f020 0007 	bic.w	r0, r0, #7
 800be9c:	1ac2      	subs	r2, r0, r3
 800be9e:	bf1c      	itt	ne
 800bea0:	1a1b      	subne	r3, r3, r0
 800bea2:	50a3      	strne	r3, [r4, r2]
 800bea4:	e7af      	b.n	800be06 <_malloc_r+0x22>
 800bea6:	6862      	ldr	r2, [r4, #4]
 800bea8:	42a3      	cmp	r3, r4
 800beaa:	bf0c      	ite	eq
 800beac:	f8c8 2000 	streq.w	r2, [r8]
 800beb0:	605a      	strne	r2, [r3, #4]
 800beb2:	e7eb      	b.n	800be8c <_malloc_r+0xa8>
 800beb4:	4623      	mov	r3, r4
 800beb6:	6864      	ldr	r4, [r4, #4]
 800beb8:	e7ae      	b.n	800be18 <_malloc_r+0x34>
 800beba:	463c      	mov	r4, r7
 800bebc:	687f      	ldr	r7, [r7, #4]
 800bebe:	e7b6      	b.n	800be2e <_malloc_r+0x4a>
 800bec0:	461a      	mov	r2, r3
 800bec2:	685b      	ldr	r3, [r3, #4]
 800bec4:	42a3      	cmp	r3, r4
 800bec6:	d1fb      	bne.n	800bec0 <_malloc_r+0xdc>
 800bec8:	2300      	movs	r3, #0
 800beca:	6053      	str	r3, [r2, #4]
 800becc:	e7de      	b.n	800be8c <_malloc_r+0xa8>
 800bece:	230c      	movs	r3, #12
 800bed0:	6033      	str	r3, [r6, #0]
 800bed2:	4630      	mov	r0, r6
 800bed4:	f000 f80c 	bl	800bef0 <__malloc_unlock>
 800bed8:	e794      	b.n	800be04 <_malloc_r+0x20>
 800beda:	6005      	str	r5, [r0, #0]
 800bedc:	e7d6      	b.n	800be8c <_malloc_r+0xa8>
 800bede:	bf00      	nop
 800bee0:	20005f94 	.word	0x20005f94

0800bee4 <__malloc_lock>:
 800bee4:	4801      	ldr	r0, [pc, #4]	@ (800beec <__malloc_lock+0x8>)
 800bee6:	f7ff beda 	b.w	800bc9e <__retarget_lock_acquire_recursive>
 800beea:	bf00      	nop
 800beec:	20005f8c 	.word	0x20005f8c

0800bef0 <__malloc_unlock>:
 800bef0:	4801      	ldr	r0, [pc, #4]	@ (800bef8 <__malloc_unlock+0x8>)
 800bef2:	f7ff bed5 	b.w	800bca0 <__retarget_lock_release_recursive>
 800bef6:	bf00      	nop
 800bef8:	20005f8c 	.word	0x20005f8c

0800befc <__ssputs_r>:
 800befc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf00:	688e      	ldr	r6, [r1, #8]
 800bf02:	461f      	mov	r7, r3
 800bf04:	42be      	cmp	r6, r7
 800bf06:	680b      	ldr	r3, [r1, #0]
 800bf08:	4682      	mov	sl, r0
 800bf0a:	460c      	mov	r4, r1
 800bf0c:	4690      	mov	r8, r2
 800bf0e:	d82d      	bhi.n	800bf6c <__ssputs_r+0x70>
 800bf10:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf14:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf18:	d026      	beq.n	800bf68 <__ssputs_r+0x6c>
 800bf1a:	6965      	ldr	r5, [r4, #20]
 800bf1c:	6909      	ldr	r1, [r1, #16]
 800bf1e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf22:	eba3 0901 	sub.w	r9, r3, r1
 800bf26:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf2a:	1c7b      	adds	r3, r7, #1
 800bf2c:	444b      	add	r3, r9
 800bf2e:	106d      	asrs	r5, r5, #1
 800bf30:	429d      	cmp	r5, r3
 800bf32:	bf38      	it	cc
 800bf34:	461d      	movcc	r5, r3
 800bf36:	0553      	lsls	r3, r2, #21
 800bf38:	d527      	bpl.n	800bf8a <__ssputs_r+0x8e>
 800bf3a:	4629      	mov	r1, r5
 800bf3c:	f7ff ff52 	bl	800bde4 <_malloc_r>
 800bf40:	4606      	mov	r6, r0
 800bf42:	b360      	cbz	r0, 800bf9e <__ssputs_r+0xa2>
 800bf44:	6921      	ldr	r1, [r4, #16]
 800bf46:	464a      	mov	r2, r9
 800bf48:	f7ff feab 	bl	800bca2 <memcpy>
 800bf4c:	89a3      	ldrh	r3, [r4, #12]
 800bf4e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bf52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf56:	81a3      	strh	r3, [r4, #12]
 800bf58:	6126      	str	r6, [r4, #16]
 800bf5a:	6165      	str	r5, [r4, #20]
 800bf5c:	444e      	add	r6, r9
 800bf5e:	eba5 0509 	sub.w	r5, r5, r9
 800bf62:	6026      	str	r6, [r4, #0]
 800bf64:	60a5      	str	r5, [r4, #8]
 800bf66:	463e      	mov	r6, r7
 800bf68:	42be      	cmp	r6, r7
 800bf6a:	d900      	bls.n	800bf6e <__ssputs_r+0x72>
 800bf6c:	463e      	mov	r6, r7
 800bf6e:	6820      	ldr	r0, [r4, #0]
 800bf70:	4632      	mov	r2, r6
 800bf72:	4641      	mov	r1, r8
 800bf74:	f000 fb64 	bl	800c640 <memmove>
 800bf78:	68a3      	ldr	r3, [r4, #8]
 800bf7a:	1b9b      	subs	r3, r3, r6
 800bf7c:	60a3      	str	r3, [r4, #8]
 800bf7e:	6823      	ldr	r3, [r4, #0]
 800bf80:	4433      	add	r3, r6
 800bf82:	6023      	str	r3, [r4, #0]
 800bf84:	2000      	movs	r0, #0
 800bf86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf8a:	462a      	mov	r2, r5
 800bf8c:	f000 fb89 	bl	800c6a2 <_realloc_r>
 800bf90:	4606      	mov	r6, r0
 800bf92:	2800      	cmp	r0, #0
 800bf94:	d1e0      	bne.n	800bf58 <__ssputs_r+0x5c>
 800bf96:	6921      	ldr	r1, [r4, #16]
 800bf98:	4650      	mov	r0, sl
 800bf9a:	f7ff feaf 	bl	800bcfc <_free_r>
 800bf9e:	230c      	movs	r3, #12
 800bfa0:	f8ca 3000 	str.w	r3, [sl]
 800bfa4:	89a3      	ldrh	r3, [r4, #12]
 800bfa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bfaa:	81a3      	strh	r3, [r4, #12]
 800bfac:	f04f 30ff 	mov.w	r0, #4294967295
 800bfb0:	e7e9      	b.n	800bf86 <__ssputs_r+0x8a>
	...

0800bfb4 <_svfiprintf_r>:
 800bfb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bfb8:	4698      	mov	r8, r3
 800bfba:	898b      	ldrh	r3, [r1, #12]
 800bfbc:	061b      	lsls	r3, r3, #24
 800bfbe:	b09d      	sub	sp, #116	@ 0x74
 800bfc0:	4607      	mov	r7, r0
 800bfc2:	460d      	mov	r5, r1
 800bfc4:	4614      	mov	r4, r2
 800bfc6:	d510      	bpl.n	800bfea <_svfiprintf_r+0x36>
 800bfc8:	690b      	ldr	r3, [r1, #16]
 800bfca:	b973      	cbnz	r3, 800bfea <_svfiprintf_r+0x36>
 800bfcc:	2140      	movs	r1, #64	@ 0x40
 800bfce:	f7ff ff09 	bl	800bde4 <_malloc_r>
 800bfd2:	6028      	str	r0, [r5, #0]
 800bfd4:	6128      	str	r0, [r5, #16]
 800bfd6:	b930      	cbnz	r0, 800bfe6 <_svfiprintf_r+0x32>
 800bfd8:	230c      	movs	r3, #12
 800bfda:	603b      	str	r3, [r7, #0]
 800bfdc:	f04f 30ff 	mov.w	r0, #4294967295
 800bfe0:	b01d      	add	sp, #116	@ 0x74
 800bfe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bfe6:	2340      	movs	r3, #64	@ 0x40
 800bfe8:	616b      	str	r3, [r5, #20]
 800bfea:	2300      	movs	r3, #0
 800bfec:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfee:	2320      	movs	r3, #32
 800bff0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bff4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bff8:	2330      	movs	r3, #48	@ 0x30
 800bffa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c198 <_svfiprintf_r+0x1e4>
 800bffe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c002:	f04f 0901 	mov.w	r9, #1
 800c006:	4623      	mov	r3, r4
 800c008:	469a      	mov	sl, r3
 800c00a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c00e:	b10a      	cbz	r2, 800c014 <_svfiprintf_r+0x60>
 800c010:	2a25      	cmp	r2, #37	@ 0x25
 800c012:	d1f9      	bne.n	800c008 <_svfiprintf_r+0x54>
 800c014:	ebba 0b04 	subs.w	fp, sl, r4
 800c018:	d00b      	beq.n	800c032 <_svfiprintf_r+0x7e>
 800c01a:	465b      	mov	r3, fp
 800c01c:	4622      	mov	r2, r4
 800c01e:	4629      	mov	r1, r5
 800c020:	4638      	mov	r0, r7
 800c022:	f7ff ff6b 	bl	800befc <__ssputs_r>
 800c026:	3001      	adds	r0, #1
 800c028:	f000 80a7 	beq.w	800c17a <_svfiprintf_r+0x1c6>
 800c02c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c02e:	445a      	add	r2, fp
 800c030:	9209      	str	r2, [sp, #36]	@ 0x24
 800c032:	f89a 3000 	ldrb.w	r3, [sl]
 800c036:	2b00      	cmp	r3, #0
 800c038:	f000 809f 	beq.w	800c17a <_svfiprintf_r+0x1c6>
 800c03c:	2300      	movs	r3, #0
 800c03e:	f04f 32ff 	mov.w	r2, #4294967295
 800c042:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c046:	f10a 0a01 	add.w	sl, sl, #1
 800c04a:	9304      	str	r3, [sp, #16]
 800c04c:	9307      	str	r3, [sp, #28]
 800c04e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c052:	931a      	str	r3, [sp, #104]	@ 0x68
 800c054:	4654      	mov	r4, sl
 800c056:	2205      	movs	r2, #5
 800c058:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c05c:	484e      	ldr	r0, [pc, #312]	@ (800c198 <_svfiprintf_r+0x1e4>)
 800c05e:	f7f4 f8c7 	bl	80001f0 <memchr>
 800c062:	9a04      	ldr	r2, [sp, #16]
 800c064:	b9d8      	cbnz	r0, 800c09e <_svfiprintf_r+0xea>
 800c066:	06d0      	lsls	r0, r2, #27
 800c068:	bf44      	itt	mi
 800c06a:	2320      	movmi	r3, #32
 800c06c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c070:	0711      	lsls	r1, r2, #28
 800c072:	bf44      	itt	mi
 800c074:	232b      	movmi	r3, #43	@ 0x2b
 800c076:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c07a:	f89a 3000 	ldrb.w	r3, [sl]
 800c07e:	2b2a      	cmp	r3, #42	@ 0x2a
 800c080:	d015      	beq.n	800c0ae <_svfiprintf_r+0xfa>
 800c082:	9a07      	ldr	r2, [sp, #28]
 800c084:	4654      	mov	r4, sl
 800c086:	2000      	movs	r0, #0
 800c088:	f04f 0c0a 	mov.w	ip, #10
 800c08c:	4621      	mov	r1, r4
 800c08e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c092:	3b30      	subs	r3, #48	@ 0x30
 800c094:	2b09      	cmp	r3, #9
 800c096:	d94b      	bls.n	800c130 <_svfiprintf_r+0x17c>
 800c098:	b1b0      	cbz	r0, 800c0c8 <_svfiprintf_r+0x114>
 800c09a:	9207      	str	r2, [sp, #28]
 800c09c:	e014      	b.n	800c0c8 <_svfiprintf_r+0x114>
 800c09e:	eba0 0308 	sub.w	r3, r0, r8
 800c0a2:	fa09 f303 	lsl.w	r3, r9, r3
 800c0a6:	4313      	orrs	r3, r2
 800c0a8:	9304      	str	r3, [sp, #16]
 800c0aa:	46a2      	mov	sl, r4
 800c0ac:	e7d2      	b.n	800c054 <_svfiprintf_r+0xa0>
 800c0ae:	9b03      	ldr	r3, [sp, #12]
 800c0b0:	1d19      	adds	r1, r3, #4
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	9103      	str	r1, [sp, #12]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	bfbb      	ittet	lt
 800c0ba:	425b      	neglt	r3, r3
 800c0bc:	f042 0202 	orrlt.w	r2, r2, #2
 800c0c0:	9307      	strge	r3, [sp, #28]
 800c0c2:	9307      	strlt	r3, [sp, #28]
 800c0c4:	bfb8      	it	lt
 800c0c6:	9204      	strlt	r2, [sp, #16]
 800c0c8:	7823      	ldrb	r3, [r4, #0]
 800c0ca:	2b2e      	cmp	r3, #46	@ 0x2e
 800c0cc:	d10a      	bne.n	800c0e4 <_svfiprintf_r+0x130>
 800c0ce:	7863      	ldrb	r3, [r4, #1]
 800c0d0:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0d2:	d132      	bne.n	800c13a <_svfiprintf_r+0x186>
 800c0d4:	9b03      	ldr	r3, [sp, #12]
 800c0d6:	1d1a      	adds	r2, r3, #4
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	9203      	str	r2, [sp, #12]
 800c0dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c0e0:	3402      	adds	r4, #2
 800c0e2:	9305      	str	r3, [sp, #20]
 800c0e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c1a8 <_svfiprintf_r+0x1f4>
 800c0e8:	7821      	ldrb	r1, [r4, #0]
 800c0ea:	2203      	movs	r2, #3
 800c0ec:	4650      	mov	r0, sl
 800c0ee:	f7f4 f87f 	bl	80001f0 <memchr>
 800c0f2:	b138      	cbz	r0, 800c104 <_svfiprintf_r+0x150>
 800c0f4:	9b04      	ldr	r3, [sp, #16]
 800c0f6:	eba0 000a 	sub.w	r0, r0, sl
 800c0fa:	2240      	movs	r2, #64	@ 0x40
 800c0fc:	4082      	lsls	r2, r0
 800c0fe:	4313      	orrs	r3, r2
 800c100:	3401      	adds	r4, #1
 800c102:	9304      	str	r3, [sp, #16]
 800c104:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c108:	4824      	ldr	r0, [pc, #144]	@ (800c19c <_svfiprintf_r+0x1e8>)
 800c10a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c10e:	2206      	movs	r2, #6
 800c110:	f7f4 f86e 	bl	80001f0 <memchr>
 800c114:	2800      	cmp	r0, #0
 800c116:	d036      	beq.n	800c186 <_svfiprintf_r+0x1d2>
 800c118:	4b21      	ldr	r3, [pc, #132]	@ (800c1a0 <_svfiprintf_r+0x1ec>)
 800c11a:	bb1b      	cbnz	r3, 800c164 <_svfiprintf_r+0x1b0>
 800c11c:	9b03      	ldr	r3, [sp, #12]
 800c11e:	3307      	adds	r3, #7
 800c120:	f023 0307 	bic.w	r3, r3, #7
 800c124:	3308      	adds	r3, #8
 800c126:	9303      	str	r3, [sp, #12]
 800c128:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c12a:	4433      	add	r3, r6
 800c12c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c12e:	e76a      	b.n	800c006 <_svfiprintf_r+0x52>
 800c130:	fb0c 3202 	mla	r2, ip, r2, r3
 800c134:	460c      	mov	r4, r1
 800c136:	2001      	movs	r0, #1
 800c138:	e7a8      	b.n	800c08c <_svfiprintf_r+0xd8>
 800c13a:	2300      	movs	r3, #0
 800c13c:	3401      	adds	r4, #1
 800c13e:	9305      	str	r3, [sp, #20]
 800c140:	4619      	mov	r1, r3
 800c142:	f04f 0c0a 	mov.w	ip, #10
 800c146:	4620      	mov	r0, r4
 800c148:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c14c:	3a30      	subs	r2, #48	@ 0x30
 800c14e:	2a09      	cmp	r2, #9
 800c150:	d903      	bls.n	800c15a <_svfiprintf_r+0x1a6>
 800c152:	2b00      	cmp	r3, #0
 800c154:	d0c6      	beq.n	800c0e4 <_svfiprintf_r+0x130>
 800c156:	9105      	str	r1, [sp, #20]
 800c158:	e7c4      	b.n	800c0e4 <_svfiprintf_r+0x130>
 800c15a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c15e:	4604      	mov	r4, r0
 800c160:	2301      	movs	r3, #1
 800c162:	e7f0      	b.n	800c146 <_svfiprintf_r+0x192>
 800c164:	ab03      	add	r3, sp, #12
 800c166:	9300      	str	r3, [sp, #0]
 800c168:	462a      	mov	r2, r5
 800c16a:	4b0e      	ldr	r3, [pc, #56]	@ (800c1a4 <_svfiprintf_r+0x1f0>)
 800c16c:	a904      	add	r1, sp, #16
 800c16e:	4638      	mov	r0, r7
 800c170:	f3af 8000 	nop.w
 800c174:	1c42      	adds	r2, r0, #1
 800c176:	4606      	mov	r6, r0
 800c178:	d1d6      	bne.n	800c128 <_svfiprintf_r+0x174>
 800c17a:	89ab      	ldrh	r3, [r5, #12]
 800c17c:	065b      	lsls	r3, r3, #25
 800c17e:	f53f af2d 	bmi.w	800bfdc <_svfiprintf_r+0x28>
 800c182:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c184:	e72c      	b.n	800bfe0 <_svfiprintf_r+0x2c>
 800c186:	ab03      	add	r3, sp, #12
 800c188:	9300      	str	r3, [sp, #0]
 800c18a:	462a      	mov	r2, r5
 800c18c:	4b05      	ldr	r3, [pc, #20]	@ (800c1a4 <_svfiprintf_r+0x1f0>)
 800c18e:	a904      	add	r1, sp, #16
 800c190:	4638      	mov	r0, r7
 800c192:	f000 f879 	bl	800c288 <_printf_i>
 800c196:	e7ed      	b.n	800c174 <_svfiprintf_r+0x1c0>
 800c198:	0800cf2b 	.word	0x0800cf2b
 800c19c:	0800cf35 	.word	0x0800cf35
 800c1a0:	00000000 	.word	0x00000000
 800c1a4:	0800befd 	.word	0x0800befd
 800c1a8:	0800cf31 	.word	0x0800cf31

0800c1ac <_printf_common>:
 800c1ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1b0:	4616      	mov	r6, r2
 800c1b2:	4698      	mov	r8, r3
 800c1b4:	688a      	ldr	r2, [r1, #8]
 800c1b6:	690b      	ldr	r3, [r1, #16]
 800c1b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	bfb8      	it	lt
 800c1c0:	4613      	movlt	r3, r2
 800c1c2:	6033      	str	r3, [r6, #0]
 800c1c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c1c8:	4607      	mov	r7, r0
 800c1ca:	460c      	mov	r4, r1
 800c1cc:	b10a      	cbz	r2, 800c1d2 <_printf_common+0x26>
 800c1ce:	3301      	adds	r3, #1
 800c1d0:	6033      	str	r3, [r6, #0]
 800c1d2:	6823      	ldr	r3, [r4, #0]
 800c1d4:	0699      	lsls	r1, r3, #26
 800c1d6:	bf42      	ittt	mi
 800c1d8:	6833      	ldrmi	r3, [r6, #0]
 800c1da:	3302      	addmi	r3, #2
 800c1dc:	6033      	strmi	r3, [r6, #0]
 800c1de:	6825      	ldr	r5, [r4, #0]
 800c1e0:	f015 0506 	ands.w	r5, r5, #6
 800c1e4:	d106      	bne.n	800c1f4 <_printf_common+0x48>
 800c1e6:	f104 0a19 	add.w	sl, r4, #25
 800c1ea:	68e3      	ldr	r3, [r4, #12]
 800c1ec:	6832      	ldr	r2, [r6, #0]
 800c1ee:	1a9b      	subs	r3, r3, r2
 800c1f0:	42ab      	cmp	r3, r5
 800c1f2:	dc26      	bgt.n	800c242 <_printf_common+0x96>
 800c1f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c1f8:	6822      	ldr	r2, [r4, #0]
 800c1fa:	3b00      	subs	r3, #0
 800c1fc:	bf18      	it	ne
 800c1fe:	2301      	movne	r3, #1
 800c200:	0692      	lsls	r2, r2, #26
 800c202:	d42b      	bmi.n	800c25c <_printf_common+0xb0>
 800c204:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c208:	4641      	mov	r1, r8
 800c20a:	4638      	mov	r0, r7
 800c20c:	47c8      	blx	r9
 800c20e:	3001      	adds	r0, #1
 800c210:	d01e      	beq.n	800c250 <_printf_common+0xa4>
 800c212:	6823      	ldr	r3, [r4, #0]
 800c214:	6922      	ldr	r2, [r4, #16]
 800c216:	f003 0306 	and.w	r3, r3, #6
 800c21a:	2b04      	cmp	r3, #4
 800c21c:	bf02      	ittt	eq
 800c21e:	68e5      	ldreq	r5, [r4, #12]
 800c220:	6833      	ldreq	r3, [r6, #0]
 800c222:	1aed      	subeq	r5, r5, r3
 800c224:	68a3      	ldr	r3, [r4, #8]
 800c226:	bf0c      	ite	eq
 800c228:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c22c:	2500      	movne	r5, #0
 800c22e:	4293      	cmp	r3, r2
 800c230:	bfc4      	itt	gt
 800c232:	1a9b      	subgt	r3, r3, r2
 800c234:	18ed      	addgt	r5, r5, r3
 800c236:	2600      	movs	r6, #0
 800c238:	341a      	adds	r4, #26
 800c23a:	42b5      	cmp	r5, r6
 800c23c:	d11a      	bne.n	800c274 <_printf_common+0xc8>
 800c23e:	2000      	movs	r0, #0
 800c240:	e008      	b.n	800c254 <_printf_common+0xa8>
 800c242:	2301      	movs	r3, #1
 800c244:	4652      	mov	r2, sl
 800c246:	4641      	mov	r1, r8
 800c248:	4638      	mov	r0, r7
 800c24a:	47c8      	blx	r9
 800c24c:	3001      	adds	r0, #1
 800c24e:	d103      	bne.n	800c258 <_printf_common+0xac>
 800c250:	f04f 30ff 	mov.w	r0, #4294967295
 800c254:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c258:	3501      	adds	r5, #1
 800c25a:	e7c6      	b.n	800c1ea <_printf_common+0x3e>
 800c25c:	18e1      	adds	r1, r4, r3
 800c25e:	1c5a      	adds	r2, r3, #1
 800c260:	2030      	movs	r0, #48	@ 0x30
 800c262:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c266:	4422      	add	r2, r4
 800c268:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c26c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c270:	3302      	adds	r3, #2
 800c272:	e7c7      	b.n	800c204 <_printf_common+0x58>
 800c274:	2301      	movs	r3, #1
 800c276:	4622      	mov	r2, r4
 800c278:	4641      	mov	r1, r8
 800c27a:	4638      	mov	r0, r7
 800c27c:	47c8      	blx	r9
 800c27e:	3001      	adds	r0, #1
 800c280:	d0e6      	beq.n	800c250 <_printf_common+0xa4>
 800c282:	3601      	adds	r6, #1
 800c284:	e7d9      	b.n	800c23a <_printf_common+0x8e>
	...

0800c288 <_printf_i>:
 800c288:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c28c:	7e0f      	ldrb	r7, [r1, #24]
 800c28e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c290:	2f78      	cmp	r7, #120	@ 0x78
 800c292:	4691      	mov	r9, r2
 800c294:	4680      	mov	r8, r0
 800c296:	460c      	mov	r4, r1
 800c298:	469a      	mov	sl, r3
 800c29a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c29e:	d807      	bhi.n	800c2b0 <_printf_i+0x28>
 800c2a0:	2f62      	cmp	r7, #98	@ 0x62
 800c2a2:	d80a      	bhi.n	800c2ba <_printf_i+0x32>
 800c2a4:	2f00      	cmp	r7, #0
 800c2a6:	f000 80d1 	beq.w	800c44c <_printf_i+0x1c4>
 800c2aa:	2f58      	cmp	r7, #88	@ 0x58
 800c2ac:	f000 80b8 	beq.w	800c420 <_printf_i+0x198>
 800c2b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c2b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c2b8:	e03a      	b.n	800c330 <_printf_i+0xa8>
 800c2ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c2be:	2b15      	cmp	r3, #21
 800c2c0:	d8f6      	bhi.n	800c2b0 <_printf_i+0x28>
 800c2c2:	a101      	add	r1, pc, #4	@ (adr r1, 800c2c8 <_printf_i+0x40>)
 800c2c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c2c8:	0800c321 	.word	0x0800c321
 800c2cc:	0800c335 	.word	0x0800c335
 800c2d0:	0800c2b1 	.word	0x0800c2b1
 800c2d4:	0800c2b1 	.word	0x0800c2b1
 800c2d8:	0800c2b1 	.word	0x0800c2b1
 800c2dc:	0800c2b1 	.word	0x0800c2b1
 800c2e0:	0800c335 	.word	0x0800c335
 800c2e4:	0800c2b1 	.word	0x0800c2b1
 800c2e8:	0800c2b1 	.word	0x0800c2b1
 800c2ec:	0800c2b1 	.word	0x0800c2b1
 800c2f0:	0800c2b1 	.word	0x0800c2b1
 800c2f4:	0800c433 	.word	0x0800c433
 800c2f8:	0800c35f 	.word	0x0800c35f
 800c2fc:	0800c3ed 	.word	0x0800c3ed
 800c300:	0800c2b1 	.word	0x0800c2b1
 800c304:	0800c2b1 	.word	0x0800c2b1
 800c308:	0800c455 	.word	0x0800c455
 800c30c:	0800c2b1 	.word	0x0800c2b1
 800c310:	0800c35f 	.word	0x0800c35f
 800c314:	0800c2b1 	.word	0x0800c2b1
 800c318:	0800c2b1 	.word	0x0800c2b1
 800c31c:	0800c3f5 	.word	0x0800c3f5
 800c320:	6833      	ldr	r3, [r6, #0]
 800c322:	1d1a      	adds	r2, r3, #4
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	6032      	str	r2, [r6, #0]
 800c328:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c32c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c330:	2301      	movs	r3, #1
 800c332:	e09c      	b.n	800c46e <_printf_i+0x1e6>
 800c334:	6833      	ldr	r3, [r6, #0]
 800c336:	6820      	ldr	r0, [r4, #0]
 800c338:	1d19      	adds	r1, r3, #4
 800c33a:	6031      	str	r1, [r6, #0]
 800c33c:	0606      	lsls	r6, r0, #24
 800c33e:	d501      	bpl.n	800c344 <_printf_i+0xbc>
 800c340:	681d      	ldr	r5, [r3, #0]
 800c342:	e003      	b.n	800c34c <_printf_i+0xc4>
 800c344:	0645      	lsls	r5, r0, #25
 800c346:	d5fb      	bpl.n	800c340 <_printf_i+0xb8>
 800c348:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c34c:	2d00      	cmp	r5, #0
 800c34e:	da03      	bge.n	800c358 <_printf_i+0xd0>
 800c350:	232d      	movs	r3, #45	@ 0x2d
 800c352:	426d      	negs	r5, r5
 800c354:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c358:	4858      	ldr	r0, [pc, #352]	@ (800c4bc <_printf_i+0x234>)
 800c35a:	230a      	movs	r3, #10
 800c35c:	e011      	b.n	800c382 <_printf_i+0xfa>
 800c35e:	6821      	ldr	r1, [r4, #0]
 800c360:	6833      	ldr	r3, [r6, #0]
 800c362:	0608      	lsls	r0, r1, #24
 800c364:	f853 5b04 	ldr.w	r5, [r3], #4
 800c368:	d402      	bmi.n	800c370 <_printf_i+0xe8>
 800c36a:	0649      	lsls	r1, r1, #25
 800c36c:	bf48      	it	mi
 800c36e:	b2ad      	uxthmi	r5, r5
 800c370:	2f6f      	cmp	r7, #111	@ 0x6f
 800c372:	4852      	ldr	r0, [pc, #328]	@ (800c4bc <_printf_i+0x234>)
 800c374:	6033      	str	r3, [r6, #0]
 800c376:	bf14      	ite	ne
 800c378:	230a      	movne	r3, #10
 800c37a:	2308      	moveq	r3, #8
 800c37c:	2100      	movs	r1, #0
 800c37e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c382:	6866      	ldr	r6, [r4, #4]
 800c384:	60a6      	str	r6, [r4, #8]
 800c386:	2e00      	cmp	r6, #0
 800c388:	db05      	blt.n	800c396 <_printf_i+0x10e>
 800c38a:	6821      	ldr	r1, [r4, #0]
 800c38c:	432e      	orrs	r6, r5
 800c38e:	f021 0104 	bic.w	r1, r1, #4
 800c392:	6021      	str	r1, [r4, #0]
 800c394:	d04b      	beq.n	800c42e <_printf_i+0x1a6>
 800c396:	4616      	mov	r6, r2
 800c398:	fbb5 f1f3 	udiv	r1, r5, r3
 800c39c:	fb03 5711 	mls	r7, r3, r1, r5
 800c3a0:	5dc7      	ldrb	r7, [r0, r7]
 800c3a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c3a6:	462f      	mov	r7, r5
 800c3a8:	42bb      	cmp	r3, r7
 800c3aa:	460d      	mov	r5, r1
 800c3ac:	d9f4      	bls.n	800c398 <_printf_i+0x110>
 800c3ae:	2b08      	cmp	r3, #8
 800c3b0:	d10b      	bne.n	800c3ca <_printf_i+0x142>
 800c3b2:	6823      	ldr	r3, [r4, #0]
 800c3b4:	07df      	lsls	r7, r3, #31
 800c3b6:	d508      	bpl.n	800c3ca <_printf_i+0x142>
 800c3b8:	6923      	ldr	r3, [r4, #16]
 800c3ba:	6861      	ldr	r1, [r4, #4]
 800c3bc:	4299      	cmp	r1, r3
 800c3be:	bfde      	ittt	le
 800c3c0:	2330      	movle	r3, #48	@ 0x30
 800c3c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c3c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c3ca:	1b92      	subs	r2, r2, r6
 800c3cc:	6122      	str	r2, [r4, #16]
 800c3ce:	f8cd a000 	str.w	sl, [sp]
 800c3d2:	464b      	mov	r3, r9
 800c3d4:	aa03      	add	r2, sp, #12
 800c3d6:	4621      	mov	r1, r4
 800c3d8:	4640      	mov	r0, r8
 800c3da:	f7ff fee7 	bl	800c1ac <_printf_common>
 800c3de:	3001      	adds	r0, #1
 800c3e0:	d14a      	bne.n	800c478 <_printf_i+0x1f0>
 800c3e2:	f04f 30ff 	mov.w	r0, #4294967295
 800c3e6:	b004      	add	sp, #16
 800c3e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c3ec:	6823      	ldr	r3, [r4, #0]
 800c3ee:	f043 0320 	orr.w	r3, r3, #32
 800c3f2:	6023      	str	r3, [r4, #0]
 800c3f4:	4832      	ldr	r0, [pc, #200]	@ (800c4c0 <_printf_i+0x238>)
 800c3f6:	2778      	movs	r7, #120	@ 0x78
 800c3f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c3fc:	6823      	ldr	r3, [r4, #0]
 800c3fe:	6831      	ldr	r1, [r6, #0]
 800c400:	061f      	lsls	r7, r3, #24
 800c402:	f851 5b04 	ldr.w	r5, [r1], #4
 800c406:	d402      	bmi.n	800c40e <_printf_i+0x186>
 800c408:	065f      	lsls	r7, r3, #25
 800c40a:	bf48      	it	mi
 800c40c:	b2ad      	uxthmi	r5, r5
 800c40e:	6031      	str	r1, [r6, #0]
 800c410:	07d9      	lsls	r1, r3, #31
 800c412:	bf44      	itt	mi
 800c414:	f043 0320 	orrmi.w	r3, r3, #32
 800c418:	6023      	strmi	r3, [r4, #0]
 800c41a:	b11d      	cbz	r5, 800c424 <_printf_i+0x19c>
 800c41c:	2310      	movs	r3, #16
 800c41e:	e7ad      	b.n	800c37c <_printf_i+0xf4>
 800c420:	4826      	ldr	r0, [pc, #152]	@ (800c4bc <_printf_i+0x234>)
 800c422:	e7e9      	b.n	800c3f8 <_printf_i+0x170>
 800c424:	6823      	ldr	r3, [r4, #0]
 800c426:	f023 0320 	bic.w	r3, r3, #32
 800c42a:	6023      	str	r3, [r4, #0]
 800c42c:	e7f6      	b.n	800c41c <_printf_i+0x194>
 800c42e:	4616      	mov	r6, r2
 800c430:	e7bd      	b.n	800c3ae <_printf_i+0x126>
 800c432:	6833      	ldr	r3, [r6, #0]
 800c434:	6825      	ldr	r5, [r4, #0]
 800c436:	6961      	ldr	r1, [r4, #20]
 800c438:	1d18      	adds	r0, r3, #4
 800c43a:	6030      	str	r0, [r6, #0]
 800c43c:	062e      	lsls	r6, r5, #24
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	d501      	bpl.n	800c446 <_printf_i+0x1be>
 800c442:	6019      	str	r1, [r3, #0]
 800c444:	e002      	b.n	800c44c <_printf_i+0x1c4>
 800c446:	0668      	lsls	r0, r5, #25
 800c448:	d5fb      	bpl.n	800c442 <_printf_i+0x1ba>
 800c44a:	8019      	strh	r1, [r3, #0]
 800c44c:	2300      	movs	r3, #0
 800c44e:	6123      	str	r3, [r4, #16]
 800c450:	4616      	mov	r6, r2
 800c452:	e7bc      	b.n	800c3ce <_printf_i+0x146>
 800c454:	6833      	ldr	r3, [r6, #0]
 800c456:	1d1a      	adds	r2, r3, #4
 800c458:	6032      	str	r2, [r6, #0]
 800c45a:	681e      	ldr	r6, [r3, #0]
 800c45c:	6862      	ldr	r2, [r4, #4]
 800c45e:	2100      	movs	r1, #0
 800c460:	4630      	mov	r0, r6
 800c462:	f7f3 fec5 	bl	80001f0 <memchr>
 800c466:	b108      	cbz	r0, 800c46c <_printf_i+0x1e4>
 800c468:	1b80      	subs	r0, r0, r6
 800c46a:	6060      	str	r0, [r4, #4]
 800c46c:	6863      	ldr	r3, [r4, #4]
 800c46e:	6123      	str	r3, [r4, #16]
 800c470:	2300      	movs	r3, #0
 800c472:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c476:	e7aa      	b.n	800c3ce <_printf_i+0x146>
 800c478:	6923      	ldr	r3, [r4, #16]
 800c47a:	4632      	mov	r2, r6
 800c47c:	4649      	mov	r1, r9
 800c47e:	4640      	mov	r0, r8
 800c480:	47d0      	blx	sl
 800c482:	3001      	adds	r0, #1
 800c484:	d0ad      	beq.n	800c3e2 <_printf_i+0x15a>
 800c486:	6823      	ldr	r3, [r4, #0]
 800c488:	079b      	lsls	r3, r3, #30
 800c48a:	d413      	bmi.n	800c4b4 <_printf_i+0x22c>
 800c48c:	68e0      	ldr	r0, [r4, #12]
 800c48e:	9b03      	ldr	r3, [sp, #12]
 800c490:	4298      	cmp	r0, r3
 800c492:	bfb8      	it	lt
 800c494:	4618      	movlt	r0, r3
 800c496:	e7a6      	b.n	800c3e6 <_printf_i+0x15e>
 800c498:	2301      	movs	r3, #1
 800c49a:	4632      	mov	r2, r6
 800c49c:	4649      	mov	r1, r9
 800c49e:	4640      	mov	r0, r8
 800c4a0:	47d0      	blx	sl
 800c4a2:	3001      	adds	r0, #1
 800c4a4:	d09d      	beq.n	800c3e2 <_printf_i+0x15a>
 800c4a6:	3501      	adds	r5, #1
 800c4a8:	68e3      	ldr	r3, [r4, #12]
 800c4aa:	9903      	ldr	r1, [sp, #12]
 800c4ac:	1a5b      	subs	r3, r3, r1
 800c4ae:	42ab      	cmp	r3, r5
 800c4b0:	dcf2      	bgt.n	800c498 <_printf_i+0x210>
 800c4b2:	e7eb      	b.n	800c48c <_printf_i+0x204>
 800c4b4:	2500      	movs	r5, #0
 800c4b6:	f104 0619 	add.w	r6, r4, #25
 800c4ba:	e7f5      	b.n	800c4a8 <_printf_i+0x220>
 800c4bc:	0800cf3c 	.word	0x0800cf3c
 800c4c0:	0800cf4d 	.word	0x0800cf4d

0800c4c4 <__sflush_r>:
 800c4c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c4c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4cc:	0716      	lsls	r6, r2, #28
 800c4ce:	4605      	mov	r5, r0
 800c4d0:	460c      	mov	r4, r1
 800c4d2:	d454      	bmi.n	800c57e <__sflush_r+0xba>
 800c4d4:	684b      	ldr	r3, [r1, #4]
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	dc02      	bgt.n	800c4e0 <__sflush_r+0x1c>
 800c4da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	dd48      	ble.n	800c572 <__sflush_r+0xae>
 800c4e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c4e2:	2e00      	cmp	r6, #0
 800c4e4:	d045      	beq.n	800c572 <__sflush_r+0xae>
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c4ec:	682f      	ldr	r7, [r5, #0]
 800c4ee:	6a21      	ldr	r1, [r4, #32]
 800c4f0:	602b      	str	r3, [r5, #0]
 800c4f2:	d030      	beq.n	800c556 <__sflush_r+0x92>
 800c4f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c4f6:	89a3      	ldrh	r3, [r4, #12]
 800c4f8:	0759      	lsls	r1, r3, #29
 800c4fa:	d505      	bpl.n	800c508 <__sflush_r+0x44>
 800c4fc:	6863      	ldr	r3, [r4, #4]
 800c4fe:	1ad2      	subs	r2, r2, r3
 800c500:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c502:	b10b      	cbz	r3, 800c508 <__sflush_r+0x44>
 800c504:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c506:	1ad2      	subs	r2, r2, r3
 800c508:	2300      	movs	r3, #0
 800c50a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c50c:	6a21      	ldr	r1, [r4, #32]
 800c50e:	4628      	mov	r0, r5
 800c510:	47b0      	blx	r6
 800c512:	1c43      	adds	r3, r0, #1
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	d106      	bne.n	800c526 <__sflush_r+0x62>
 800c518:	6829      	ldr	r1, [r5, #0]
 800c51a:	291d      	cmp	r1, #29
 800c51c:	d82b      	bhi.n	800c576 <__sflush_r+0xb2>
 800c51e:	4a2a      	ldr	r2, [pc, #168]	@ (800c5c8 <__sflush_r+0x104>)
 800c520:	40ca      	lsrs	r2, r1
 800c522:	07d6      	lsls	r6, r2, #31
 800c524:	d527      	bpl.n	800c576 <__sflush_r+0xb2>
 800c526:	2200      	movs	r2, #0
 800c528:	6062      	str	r2, [r4, #4]
 800c52a:	04d9      	lsls	r1, r3, #19
 800c52c:	6922      	ldr	r2, [r4, #16]
 800c52e:	6022      	str	r2, [r4, #0]
 800c530:	d504      	bpl.n	800c53c <__sflush_r+0x78>
 800c532:	1c42      	adds	r2, r0, #1
 800c534:	d101      	bne.n	800c53a <__sflush_r+0x76>
 800c536:	682b      	ldr	r3, [r5, #0]
 800c538:	b903      	cbnz	r3, 800c53c <__sflush_r+0x78>
 800c53a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c53c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c53e:	602f      	str	r7, [r5, #0]
 800c540:	b1b9      	cbz	r1, 800c572 <__sflush_r+0xae>
 800c542:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c546:	4299      	cmp	r1, r3
 800c548:	d002      	beq.n	800c550 <__sflush_r+0x8c>
 800c54a:	4628      	mov	r0, r5
 800c54c:	f7ff fbd6 	bl	800bcfc <_free_r>
 800c550:	2300      	movs	r3, #0
 800c552:	6363      	str	r3, [r4, #52]	@ 0x34
 800c554:	e00d      	b.n	800c572 <__sflush_r+0xae>
 800c556:	2301      	movs	r3, #1
 800c558:	4628      	mov	r0, r5
 800c55a:	47b0      	blx	r6
 800c55c:	4602      	mov	r2, r0
 800c55e:	1c50      	adds	r0, r2, #1
 800c560:	d1c9      	bne.n	800c4f6 <__sflush_r+0x32>
 800c562:	682b      	ldr	r3, [r5, #0]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d0c6      	beq.n	800c4f6 <__sflush_r+0x32>
 800c568:	2b1d      	cmp	r3, #29
 800c56a:	d001      	beq.n	800c570 <__sflush_r+0xac>
 800c56c:	2b16      	cmp	r3, #22
 800c56e:	d11e      	bne.n	800c5ae <__sflush_r+0xea>
 800c570:	602f      	str	r7, [r5, #0]
 800c572:	2000      	movs	r0, #0
 800c574:	e022      	b.n	800c5bc <__sflush_r+0xf8>
 800c576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c57a:	b21b      	sxth	r3, r3
 800c57c:	e01b      	b.n	800c5b6 <__sflush_r+0xf2>
 800c57e:	690f      	ldr	r7, [r1, #16]
 800c580:	2f00      	cmp	r7, #0
 800c582:	d0f6      	beq.n	800c572 <__sflush_r+0xae>
 800c584:	0793      	lsls	r3, r2, #30
 800c586:	680e      	ldr	r6, [r1, #0]
 800c588:	bf08      	it	eq
 800c58a:	694b      	ldreq	r3, [r1, #20]
 800c58c:	600f      	str	r7, [r1, #0]
 800c58e:	bf18      	it	ne
 800c590:	2300      	movne	r3, #0
 800c592:	eba6 0807 	sub.w	r8, r6, r7
 800c596:	608b      	str	r3, [r1, #8]
 800c598:	f1b8 0f00 	cmp.w	r8, #0
 800c59c:	dde9      	ble.n	800c572 <__sflush_r+0xae>
 800c59e:	6a21      	ldr	r1, [r4, #32]
 800c5a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c5a2:	4643      	mov	r3, r8
 800c5a4:	463a      	mov	r2, r7
 800c5a6:	4628      	mov	r0, r5
 800c5a8:	47b0      	blx	r6
 800c5aa:	2800      	cmp	r0, #0
 800c5ac:	dc08      	bgt.n	800c5c0 <__sflush_r+0xfc>
 800c5ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c5b6:	81a3      	strh	r3, [r4, #12]
 800c5b8:	f04f 30ff 	mov.w	r0, #4294967295
 800c5bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5c0:	4407      	add	r7, r0
 800c5c2:	eba8 0800 	sub.w	r8, r8, r0
 800c5c6:	e7e7      	b.n	800c598 <__sflush_r+0xd4>
 800c5c8:	20400001 	.word	0x20400001

0800c5cc <_fflush_r>:
 800c5cc:	b538      	push	{r3, r4, r5, lr}
 800c5ce:	690b      	ldr	r3, [r1, #16]
 800c5d0:	4605      	mov	r5, r0
 800c5d2:	460c      	mov	r4, r1
 800c5d4:	b913      	cbnz	r3, 800c5dc <_fflush_r+0x10>
 800c5d6:	2500      	movs	r5, #0
 800c5d8:	4628      	mov	r0, r5
 800c5da:	bd38      	pop	{r3, r4, r5, pc}
 800c5dc:	b118      	cbz	r0, 800c5e6 <_fflush_r+0x1a>
 800c5de:	6a03      	ldr	r3, [r0, #32]
 800c5e0:	b90b      	cbnz	r3, 800c5e6 <_fflush_r+0x1a>
 800c5e2:	f7ff f9eb 	bl	800b9bc <__sinit>
 800c5e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d0f3      	beq.n	800c5d6 <_fflush_r+0xa>
 800c5ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c5f0:	07d0      	lsls	r0, r2, #31
 800c5f2:	d404      	bmi.n	800c5fe <_fflush_r+0x32>
 800c5f4:	0599      	lsls	r1, r3, #22
 800c5f6:	d402      	bmi.n	800c5fe <_fflush_r+0x32>
 800c5f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c5fa:	f7ff fb50 	bl	800bc9e <__retarget_lock_acquire_recursive>
 800c5fe:	4628      	mov	r0, r5
 800c600:	4621      	mov	r1, r4
 800c602:	f7ff ff5f 	bl	800c4c4 <__sflush_r>
 800c606:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c608:	07da      	lsls	r2, r3, #31
 800c60a:	4605      	mov	r5, r0
 800c60c:	d4e4      	bmi.n	800c5d8 <_fflush_r+0xc>
 800c60e:	89a3      	ldrh	r3, [r4, #12]
 800c610:	059b      	lsls	r3, r3, #22
 800c612:	d4e1      	bmi.n	800c5d8 <_fflush_r+0xc>
 800c614:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c616:	f7ff fb43 	bl	800bca0 <__retarget_lock_release_recursive>
 800c61a:	e7dd      	b.n	800c5d8 <_fflush_r+0xc>

0800c61c <fiprintf>:
 800c61c:	b40e      	push	{r1, r2, r3}
 800c61e:	b503      	push	{r0, r1, lr}
 800c620:	4601      	mov	r1, r0
 800c622:	ab03      	add	r3, sp, #12
 800c624:	4805      	ldr	r0, [pc, #20]	@ (800c63c <fiprintf+0x20>)
 800c626:	f853 2b04 	ldr.w	r2, [r3], #4
 800c62a:	6800      	ldr	r0, [r0, #0]
 800c62c:	9301      	str	r3, [sp, #4]
 800c62e:	f000 f88f 	bl	800c750 <_vfiprintf_r>
 800c632:	b002      	add	sp, #8
 800c634:	f85d eb04 	ldr.w	lr, [sp], #4
 800c638:	b003      	add	sp, #12
 800c63a:	4770      	bx	lr
 800c63c:	20000110 	.word	0x20000110

0800c640 <memmove>:
 800c640:	4288      	cmp	r0, r1
 800c642:	b510      	push	{r4, lr}
 800c644:	eb01 0402 	add.w	r4, r1, r2
 800c648:	d902      	bls.n	800c650 <memmove+0x10>
 800c64a:	4284      	cmp	r4, r0
 800c64c:	4623      	mov	r3, r4
 800c64e:	d807      	bhi.n	800c660 <memmove+0x20>
 800c650:	1e43      	subs	r3, r0, #1
 800c652:	42a1      	cmp	r1, r4
 800c654:	d008      	beq.n	800c668 <memmove+0x28>
 800c656:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c65a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c65e:	e7f8      	b.n	800c652 <memmove+0x12>
 800c660:	4402      	add	r2, r0
 800c662:	4601      	mov	r1, r0
 800c664:	428a      	cmp	r2, r1
 800c666:	d100      	bne.n	800c66a <memmove+0x2a>
 800c668:	bd10      	pop	{r4, pc}
 800c66a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c66e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c672:	e7f7      	b.n	800c664 <memmove+0x24>

0800c674 <_sbrk_r>:
 800c674:	b538      	push	{r3, r4, r5, lr}
 800c676:	4d06      	ldr	r5, [pc, #24]	@ (800c690 <_sbrk_r+0x1c>)
 800c678:	2300      	movs	r3, #0
 800c67a:	4604      	mov	r4, r0
 800c67c:	4608      	mov	r0, r1
 800c67e:	602b      	str	r3, [r5, #0]
 800c680:	f7f4 fe36 	bl	80012f0 <_sbrk>
 800c684:	1c43      	adds	r3, r0, #1
 800c686:	d102      	bne.n	800c68e <_sbrk_r+0x1a>
 800c688:	682b      	ldr	r3, [r5, #0]
 800c68a:	b103      	cbz	r3, 800c68e <_sbrk_r+0x1a>
 800c68c:	6023      	str	r3, [r4, #0]
 800c68e:	bd38      	pop	{r3, r4, r5, pc}
 800c690:	20005f88 	.word	0x20005f88

0800c694 <abort>:
 800c694:	b508      	push	{r3, lr}
 800c696:	2006      	movs	r0, #6
 800c698:	f000 fa2e 	bl	800caf8 <raise>
 800c69c:	2001      	movs	r0, #1
 800c69e:	f7f4 fdaf 	bl	8001200 <_exit>

0800c6a2 <_realloc_r>:
 800c6a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6a6:	4607      	mov	r7, r0
 800c6a8:	4614      	mov	r4, r2
 800c6aa:	460d      	mov	r5, r1
 800c6ac:	b921      	cbnz	r1, 800c6b8 <_realloc_r+0x16>
 800c6ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6b2:	4611      	mov	r1, r2
 800c6b4:	f7ff bb96 	b.w	800bde4 <_malloc_r>
 800c6b8:	b92a      	cbnz	r2, 800c6c6 <_realloc_r+0x24>
 800c6ba:	f7ff fb1f 	bl	800bcfc <_free_r>
 800c6be:	4625      	mov	r5, r4
 800c6c0:	4628      	mov	r0, r5
 800c6c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6c6:	f000 fa33 	bl	800cb30 <_malloc_usable_size_r>
 800c6ca:	4284      	cmp	r4, r0
 800c6cc:	4606      	mov	r6, r0
 800c6ce:	d802      	bhi.n	800c6d6 <_realloc_r+0x34>
 800c6d0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6d4:	d8f4      	bhi.n	800c6c0 <_realloc_r+0x1e>
 800c6d6:	4621      	mov	r1, r4
 800c6d8:	4638      	mov	r0, r7
 800c6da:	f7ff fb83 	bl	800bde4 <_malloc_r>
 800c6de:	4680      	mov	r8, r0
 800c6e0:	b908      	cbnz	r0, 800c6e6 <_realloc_r+0x44>
 800c6e2:	4645      	mov	r5, r8
 800c6e4:	e7ec      	b.n	800c6c0 <_realloc_r+0x1e>
 800c6e6:	42b4      	cmp	r4, r6
 800c6e8:	4622      	mov	r2, r4
 800c6ea:	4629      	mov	r1, r5
 800c6ec:	bf28      	it	cs
 800c6ee:	4632      	movcs	r2, r6
 800c6f0:	f7ff fad7 	bl	800bca2 <memcpy>
 800c6f4:	4629      	mov	r1, r5
 800c6f6:	4638      	mov	r0, r7
 800c6f8:	f7ff fb00 	bl	800bcfc <_free_r>
 800c6fc:	e7f1      	b.n	800c6e2 <_realloc_r+0x40>

0800c6fe <__sfputc_r>:
 800c6fe:	6893      	ldr	r3, [r2, #8]
 800c700:	3b01      	subs	r3, #1
 800c702:	2b00      	cmp	r3, #0
 800c704:	b410      	push	{r4}
 800c706:	6093      	str	r3, [r2, #8]
 800c708:	da08      	bge.n	800c71c <__sfputc_r+0x1e>
 800c70a:	6994      	ldr	r4, [r2, #24]
 800c70c:	42a3      	cmp	r3, r4
 800c70e:	db01      	blt.n	800c714 <__sfputc_r+0x16>
 800c710:	290a      	cmp	r1, #10
 800c712:	d103      	bne.n	800c71c <__sfputc_r+0x1e>
 800c714:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c718:	f000 b932 	b.w	800c980 <__swbuf_r>
 800c71c:	6813      	ldr	r3, [r2, #0]
 800c71e:	1c58      	adds	r0, r3, #1
 800c720:	6010      	str	r0, [r2, #0]
 800c722:	7019      	strb	r1, [r3, #0]
 800c724:	4608      	mov	r0, r1
 800c726:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c72a:	4770      	bx	lr

0800c72c <__sfputs_r>:
 800c72c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c72e:	4606      	mov	r6, r0
 800c730:	460f      	mov	r7, r1
 800c732:	4614      	mov	r4, r2
 800c734:	18d5      	adds	r5, r2, r3
 800c736:	42ac      	cmp	r4, r5
 800c738:	d101      	bne.n	800c73e <__sfputs_r+0x12>
 800c73a:	2000      	movs	r0, #0
 800c73c:	e007      	b.n	800c74e <__sfputs_r+0x22>
 800c73e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c742:	463a      	mov	r2, r7
 800c744:	4630      	mov	r0, r6
 800c746:	f7ff ffda 	bl	800c6fe <__sfputc_r>
 800c74a:	1c43      	adds	r3, r0, #1
 800c74c:	d1f3      	bne.n	800c736 <__sfputs_r+0xa>
 800c74e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c750 <_vfiprintf_r>:
 800c750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c754:	460d      	mov	r5, r1
 800c756:	b09d      	sub	sp, #116	@ 0x74
 800c758:	4614      	mov	r4, r2
 800c75a:	4698      	mov	r8, r3
 800c75c:	4606      	mov	r6, r0
 800c75e:	b118      	cbz	r0, 800c768 <_vfiprintf_r+0x18>
 800c760:	6a03      	ldr	r3, [r0, #32]
 800c762:	b90b      	cbnz	r3, 800c768 <_vfiprintf_r+0x18>
 800c764:	f7ff f92a 	bl	800b9bc <__sinit>
 800c768:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c76a:	07d9      	lsls	r1, r3, #31
 800c76c:	d405      	bmi.n	800c77a <_vfiprintf_r+0x2a>
 800c76e:	89ab      	ldrh	r3, [r5, #12]
 800c770:	059a      	lsls	r2, r3, #22
 800c772:	d402      	bmi.n	800c77a <_vfiprintf_r+0x2a>
 800c774:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c776:	f7ff fa92 	bl	800bc9e <__retarget_lock_acquire_recursive>
 800c77a:	89ab      	ldrh	r3, [r5, #12]
 800c77c:	071b      	lsls	r3, r3, #28
 800c77e:	d501      	bpl.n	800c784 <_vfiprintf_r+0x34>
 800c780:	692b      	ldr	r3, [r5, #16]
 800c782:	b99b      	cbnz	r3, 800c7ac <_vfiprintf_r+0x5c>
 800c784:	4629      	mov	r1, r5
 800c786:	4630      	mov	r0, r6
 800c788:	f000 f938 	bl	800c9fc <__swsetup_r>
 800c78c:	b170      	cbz	r0, 800c7ac <_vfiprintf_r+0x5c>
 800c78e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c790:	07dc      	lsls	r4, r3, #31
 800c792:	d504      	bpl.n	800c79e <_vfiprintf_r+0x4e>
 800c794:	f04f 30ff 	mov.w	r0, #4294967295
 800c798:	b01d      	add	sp, #116	@ 0x74
 800c79a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c79e:	89ab      	ldrh	r3, [r5, #12]
 800c7a0:	0598      	lsls	r0, r3, #22
 800c7a2:	d4f7      	bmi.n	800c794 <_vfiprintf_r+0x44>
 800c7a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c7a6:	f7ff fa7b 	bl	800bca0 <__retarget_lock_release_recursive>
 800c7aa:	e7f3      	b.n	800c794 <_vfiprintf_r+0x44>
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7b0:	2320      	movs	r3, #32
 800c7b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c7b6:	f8cd 800c 	str.w	r8, [sp, #12]
 800c7ba:	2330      	movs	r3, #48	@ 0x30
 800c7bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c96c <_vfiprintf_r+0x21c>
 800c7c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c7c4:	f04f 0901 	mov.w	r9, #1
 800c7c8:	4623      	mov	r3, r4
 800c7ca:	469a      	mov	sl, r3
 800c7cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c7d0:	b10a      	cbz	r2, 800c7d6 <_vfiprintf_r+0x86>
 800c7d2:	2a25      	cmp	r2, #37	@ 0x25
 800c7d4:	d1f9      	bne.n	800c7ca <_vfiprintf_r+0x7a>
 800c7d6:	ebba 0b04 	subs.w	fp, sl, r4
 800c7da:	d00b      	beq.n	800c7f4 <_vfiprintf_r+0xa4>
 800c7dc:	465b      	mov	r3, fp
 800c7de:	4622      	mov	r2, r4
 800c7e0:	4629      	mov	r1, r5
 800c7e2:	4630      	mov	r0, r6
 800c7e4:	f7ff ffa2 	bl	800c72c <__sfputs_r>
 800c7e8:	3001      	adds	r0, #1
 800c7ea:	f000 80a7 	beq.w	800c93c <_vfiprintf_r+0x1ec>
 800c7ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c7f0:	445a      	add	r2, fp
 800c7f2:	9209      	str	r2, [sp, #36]	@ 0x24
 800c7f4:	f89a 3000 	ldrb.w	r3, [sl]
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	f000 809f 	beq.w	800c93c <_vfiprintf_r+0x1ec>
 800c7fe:	2300      	movs	r3, #0
 800c800:	f04f 32ff 	mov.w	r2, #4294967295
 800c804:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c808:	f10a 0a01 	add.w	sl, sl, #1
 800c80c:	9304      	str	r3, [sp, #16]
 800c80e:	9307      	str	r3, [sp, #28]
 800c810:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c814:	931a      	str	r3, [sp, #104]	@ 0x68
 800c816:	4654      	mov	r4, sl
 800c818:	2205      	movs	r2, #5
 800c81a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c81e:	4853      	ldr	r0, [pc, #332]	@ (800c96c <_vfiprintf_r+0x21c>)
 800c820:	f7f3 fce6 	bl	80001f0 <memchr>
 800c824:	9a04      	ldr	r2, [sp, #16]
 800c826:	b9d8      	cbnz	r0, 800c860 <_vfiprintf_r+0x110>
 800c828:	06d1      	lsls	r1, r2, #27
 800c82a:	bf44      	itt	mi
 800c82c:	2320      	movmi	r3, #32
 800c82e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c832:	0713      	lsls	r3, r2, #28
 800c834:	bf44      	itt	mi
 800c836:	232b      	movmi	r3, #43	@ 0x2b
 800c838:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c83c:	f89a 3000 	ldrb.w	r3, [sl]
 800c840:	2b2a      	cmp	r3, #42	@ 0x2a
 800c842:	d015      	beq.n	800c870 <_vfiprintf_r+0x120>
 800c844:	9a07      	ldr	r2, [sp, #28]
 800c846:	4654      	mov	r4, sl
 800c848:	2000      	movs	r0, #0
 800c84a:	f04f 0c0a 	mov.w	ip, #10
 800c84e:	4621      	mov	r1, r4
 800c850:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c854:	3b30      	subs	r3, #48	@ 0x30
 800c856:	2b09      	cmp	r3, #9
 800c858:	d94b      	bls.n	800c8f2 <_vfiprintf_r+0x1a2>
 800c85a:	b1b0      	cbz	r0, 800c88a <_vfiprintf_r+0x13a>
 800c85c:	9207      	str	r2, [sp, #28]
 800c85e:	e014      	b.n	800c88a <_vfiprintf_r+0x13a>
 800c860:	eba0 0308 	sub.w	r3, r0, r8
 800c864:	fa09 f303 	lsl.w	r3, r9, r3
 800c868:	4313      	orrs	r3, r2
 800c86a:	9304      	str	r3, [sp, #16]
 800c86c:	46a2      	mov	sl, r4
 800c86e:	e7d2      	b.n	800c816 <_vfiprintf_r+0xc6>
 800c870:	9b03      	ldr	r3, [sp, #12]
 800c872:	1d19      	adds	r1, r3, #4
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	9103      	str	r1, [sp, #12]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	bfbb      	ittet	lt
 800c87c:	425b      	neglt	r3, r3
 800c87e:	f042 0202 	orrlt.w	r2, r2, #2
 800c882:	9307      	strge	r3, [sp, #28]
 800c884:	9307      	strlt	r3, [sp, #28]
 800c886:	bfb8      	it	lt
 800c888:	9204      	strlt	r2, [sp, #16]
 800c88a:	7823      	ldrb	r3, [r4, #0]
 800c88c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c88e:	d10a      	bne.n	800c8a6 <_vfiprintf_r+0x156>
 800c890:	7863      	ldrb	r3, [r4, #1]
 800c892:	2b2a      	cmp	r3, #42	@ 0x2a
 800c894:	d132      	bne.n	800c8fc <_vfiprintf_r+0x1ac>
 800c896:	9b03      	ldr	r3, [sp, #12]
 800c898:	1d1a      	adds	r2, r3, #4
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	9203      	str	r2, [sp, #12]
 800c89e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c8a2:	3402      	adds	r4, #2
 800c8a4:	9305      	str	r3, [sp, #20]
 800c8a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c97c <_vfiprintf_r+0x22c>
 800c8aa:	7821      	ldrb	r1, [r4, #0]
 800c8ac:	2203      	movs	r2, #3
 800c8ae:	4650      	mov	r0, sl
 800c8b0:	f7f3 fc9e 	bl	80001f0 <memchr>
 800c8b4:	b138      	cbz	r0, 800c8c6 <_vfiprintf_r+0x176>
 800c8b6:	9b04      	ldr	r3, [sp, #16]
 800c8b8:	eba0 000a 	sub.w	r0, r0, sl
 800c8bc:	2240      	movs	r2, #64	@ 0x40
 800c8be:	4082      	lsls	r2, r0
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	3401      	adds	r4, #1
 800c8c4:	9304      	str	r3, [sp, #16]
 800c8c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c8ca:	4829      	ldr	r0, [pc, #164]	@ (800c970 <_vfiprintf_r+0x220>)
 800c8cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c8d0:	2206      	movs	r2, #6
 800c8d2:	f7f3 fc8d 	bl	80001f0 <memchr>
 800c8d6:	2800      	cmp	r0, #0
 800c8d8:	d03f      	beq.n	800c95a <_vfiprintf_r+0x20a>
 800c8da:	4b26      	ldr	r3, [pc, #152]	@ (800c974 <_vfiprintf_r+0x224>)
 800c8dc:	bb1b      	cbnz	r3, 800c926 <_vfiprintf_r+0x1d6>
 800c8de:	9b03      	ldr	r3, [sp, #12]
 800c8e0:	3307      	adds	r3, #7
 800c8e2:	f023 0307 	bic.w	r3, r3, #7
 800c8e6:	3308      	adds	r3, #8
 800c8e8:	9303      	str	r3, [sp, #12]
 800c8ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8ec:	443b      	add	r3, r7
 800c8ee:	9309      	str	r3, [sp, #36]	@ 0x24
 800c8f0:	e76a      	b.n	800c7c8 <_vfiprintf_r+0x78>
 800c8f2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8f6:	460c      	mov	r4, r1
 800c8f8:	2001      	movs	r0, #1
 800c8fa:	e7a8      	b.n	800c84e <_vfiprintf_r+0xfe>
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	3401      	adds	r4, #1
 800c900:	9305      	str	r3, [sp, #20]
 800c902:	4619      	mov	r1, r3
 800c904:	f04f 0c0a 	mov.w	ip, #10
 800c908:	4620      	mov	r0, r4
 800c90a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c90e:	3a30      	subs	r2, #48	@ 0x30
 800c910:	2a09      	cmp	r2, #9
 800c912:	d903      	bls.n	800c91c <_vfiprintf_r+0x1cc>
 800c914:	2b00      	cmp	r3, #0
 800c916:	d0c6      	beq.n	800c8a6 <_vfiprintf_r+0x156>
 800c918:	9105      	str	r1, [sp, #20]
 800c91a:	e7c4      	b.n	800c8a6 <_vfiprintf_r+0x156>
 800c91c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c920:	4604      	mov	r4, r0
 800c922:	2301      	movs	r3, #1
 800c924:	e7f0      	b.n	800c908 <_vfiprintf_r+0x1b8>
 800c926:	ab03      	add	r3, sp, #12
 800c928:	9300      	str	r3, [sp, #0]
 800c92a:	462a      	mov	r2, r5
 800c92c:	4b12      	ldr	r3, [pc, #72]	@ (800c978 <_vfiprintf_r+0x228>)
 800c92e:	a904      	add	r1, sp, #16
 800c930:	4630      	mov	r0, r6
 800c932:	f3af 8000 	nop.w
 800c936:	4607      	mov	r7, r0
 800c938:	1c78      	adds	r0, r7, #1
 800c93a:	d1d6      	bne.n	800c8ea <_vfiprintf_r+0x19a>
 800c93c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c93e:	07d9      	lsls	r1, r3, #31
 800c940:	d405      	bmi.n	800c94e <_vfiprintf_r+0x1fe>
 800c942:	89ab      	ldrh	r3, [r5, #12]
 800c944:	059a      	lsls	r2, r3, #22
 800c946:	d402      	bmi.n	800c94e <_vfiprintf_r+0x1fe>
 800c948:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c94a:	f7ff f9a9 	bl	800bca0 <__retarget_lock_release_recursive>
 800c94e:	89ab      	ldrh	r3, [r5, #12]
 800c950:	065b      	lsls	r3, r3, #25
 800c952:	f53f af1f 	bmi.w	800c794 <_vfiprintf_r+0x44>
 800c956:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c958:	e71e      	b.n	800c798 <_vfiprintf_r+0x48>
 800c95a:	ab03      	add	r3, sp, #12
 800c95c:	9300      	str	r3, [sp, #0]
 800c95e:	462a      	mov	r2, r5
 800c960:	4b05      	ldr	r3, [pc, #20]	@ (800c978 <_vfiprintf_r+0x228>)
 800c962:	a904      	add	r1, sp, #16
 800c964:	4630      	mov	r0, r6
 800c966:	f7ff fc8f 	bl	800c288 <_printf_i>
 800c96a:	e7e4      	b.n	800c936 <_vfiprintf_r+0x1e6>
 800c96c:	0800cf2b 	.word	0x0800cf2b
 800c970:	0800cf35 	.word	0x0800cf35
 800c974:	00000000 	.word	0x00000000
 800c978:	0800c72d 	.word	0x0800c72d
 800c97c:	0800cf31 	.word	0x0800cf31

0800c980 <__swbuf_r>:
 800c980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c982:	460e      	mov	r6, r1
 800c984:	4614      	mov	r4, r2
 800c986:	4605      	mov	r5, r0
 800c988:	b118      	cbz	r0, 800c992 <__swbuf_r+0x12>
 800c98a:	6a03      	ldr	r3, [r0, #32]
 800c98c:	b90b      	cbnz	r3, 800c992 <__swbuf_r+0x12>
 800c98e:	f7ff f815 	bl	800b9bc <__sinit>
 800c992:	69a3      	ldr	r3, [r4, #24]
 800c994:	60a3      	str	r3, [r4, #8]
 800c996:	89a3      	ldrh	r3, [r4, #12]
 800c998:	071a      	lsls	r2, r3, #28
 800c99a:	d501      	bpl.n	800c9a0 <__swbuf_r+0x20>
 800c99c:	6923      	ldr	r3, [r4, #16]
 800c99e:	b943      	cbnz	r3, 800c9b2 <__swbuf_r+0x32>
 800c9a0:	4621      	mov	r1, r4
 800c9a2:	4628      	mov	r0, r5
 800c9a4:	f000 f82a 	bl	800c9fc <__swsetup_r>
 800c9a8:	b118      	cbz	r0, 800c9b2 <__swbuf_r+0x32>
 800c9aa:	f04f 37ff 	mov.w	r7, #4294967295
 800c9ae:	4638      	mov	r0, r7
 800c9b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c9b2:	6823      	ldr	r3, [r4, #0]
 800c9b4:	6922      	ldr	r2, [r4, #16]
 800c9b6:	1a98      	subs	r0, r3, r2
 800c9b8:	6963      	ldr	r3, [r4, #20]
 800c9ba:	b2f6      	uxtb	r6, r6
 800c9bc:	4283      	cmp	r3, r0
 800c9be:	4637      	mov	r7, r6
 800c9c0:	dc05      	bgt.n	800c9ce <__swbuf_r+0x4e>
 800c9c2:	4621      	mov	r1, r4
 800c9c4:	4628      	mov	r0, r5
 800c9c6:	f7ff fe01 	bl	800c5cc <_fflush_r>
 800c9ca:	2800      	cmp	r0, #0
 800c9cc:	d1ed      	bne.n	800c9aa <__swbuf_r+0x2a>
 800c9ce:	68a3      	ldr	r3, [r4, #8]
 800c9d0:	3b01      	subs	r3, #1
 800c9d2:	60a3      	str	r3, [r4, #8]
 800c9d4:	6823      	ldr	r3, [r4, #0]
 800c9d6:	1c5a      	adds	r2, r3, #1
 800c9d8:	6022      	str	r2, [r4, #0]
 800c9da:	701e      	strb	r6, [r3, #0]
 800c9dc:	6962      	ldr	r2, [r4, #20]
 800c9de:	1c43      	adds	r3, r0, #1
 800c9e0:	429a      	cmp	r2, r3
 800c9e2:	d004      	beq.n	800c9ee <__swbuf_r+0x6e>
 800c9e4:	89a3      	ldrh	r3, [r4, #12]
 800c9e6:	07db      	lsls	r3, r3, #31
 800c9e8:	d5e1      	bpl.n	800c9ae <__swbuf_r+0x2e>
 800c9ea:	2e0a      	cmp	r6, #10
 800c9ec:	d1df      	bne.n	800c9ae <__swbuf_r+0x2e>
 800c9ee:	4621      	mov	r1, r4
 800c9f0:	4628      	mov	r0, r5
 800c9f2:	f7ff fdeb 	bl	800c5cc <_fflush_r>
 800c9f6:	2800      	cmp	r0, #0
 800c9f8:	d0d9      	beq.n	800c9ae <__swbuf_r+0x2e>
 800c9fa:	e7d6      	b.n	800c9aa <__swbuf_r+0x2a>

0800c9fc <__swsetup_r>:
 800c9fc:	b538      	push	{r3, r4, r5, lr}
 800c9fe:	4b29      	ldr	r3, [pc, #164]	@ (800caa4 <__swsetup_r+0xa8>)
 800ca00:	4605      	mov	r5, r0
 800ca02:	6818      	ldr	r0, [r3, #0]
 800ca04:	460c      	mov	r4, r1
 800ca06:	b118      	cbz	r0, 800ca10 <__swsetup_r+0x14>
 800ca08:	6a03      	ldr	r3, [r0, #32]
 800ca0a:	b90b      	cbnz	r3, 800ca10 <__swsetup_r+0x14>
 800ca0c:	f7fe ffd6 	bl	800b9bc <__sinit>
 800ca10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca14:	0719      	lsls	r1, r3, #28
 800ca16:	d422      	bmi.n	800ca5e <__swsetup_r+0x62>
 800ca18:	06da      	lsls	r2, r3, #27
 800ca1a:	d407      	bmi.n	800ca2c <__swsetup_r+0x30>
 800ca1c:	2209      	movs	r2, #9
 800ca1e:	602a      	str	r2, [r5, #0]
 800ca20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ca24:	81a3      	strh	r3, [r4, #12]
 800ca26:	f04f 30ff 	mov.w	r0, #4294967295
 800ca2a:	e033      	b.n	800ca94 <__swsetup_r+0x98>
 800ca2c:	0758      	lsls	r0, r3, #29
 800ca2e:	d512      	bpl.n	800ca56 <__swsetup_r+0x5a>
 800ca30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ca32:	b141      	cbz	r1, 800ca46 <__swsetup_r+0x4a>
 800ca34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ca38:	4299      	cmp	r1, r3
 800ca3a:	d002      	beq.n	800ca42 <__swsetup_r+0x46>
 800ca3c:	4628      	mov	r0, r5
 800ca3e:	f7ff f95d 	bl	800bcfc <_free_r>
 800ca42:	2300      	movs	r3, #0
 800ca44:	6363      	str	r3, [r4, #52]	@ 0x34
 800ca46:	89a3      	ldrh	r3, [r4, #12]
 800ca48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ca4c:	81a3      	strh	r3, [r4, #12]
 800ca4e:	2300      	movs	r3, #0
 800ca50:	6063      	str	r3, [r4, #4]
 800ca52:	6923      	ldr	r3, [r4, #16]
 800ca54:	6023      	str	r3, [r4, #0]
 800ca56:	89a3      	ldrh	r3, [r4, #12]
 800ca58:	f043 0308 	orr.w	r3, r3, #8
 800ca5c:	81a3      	strh	r3, [r4, #12]
 800ca5e:	6923      	ldr	r3, [r4, #16]
 800ca60:	b94b      	cbnz	r3, 800ca76 <__swsetup_r+0x7a>
 800ca62:	89a3      	ldrh	r3, [r4, #12]
 800ca64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ca68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ca6c:	d003      	beq.n	800ca76 <__swsetup_r+0x7a>
 800ca6e:	4621      	mov	r1, r4
 800ca70:	4628      	mov	r0, r5
 800ca72:	f000 f88b 	bl	800cb8c <__smakebuf_r>
 800ca76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ca7a:	f013 0201 	ands.w	r2, r3, #1
 800ca7e:	d00a      	beq.n	800ca96 <__swsetup_r+0x9a>
 800ca80:	2200      	movs	r2, #0
 800ca82:	60a2      	str	r2, [r4, #8]
 800ca84:	6962      	ldr	r2, [r4, #20]
 800ca86:	4252      	negs	r2, r2
 800ca88:	61a2      	str	r2, [r4, #24]
 800ca8a:	6922      	ldr	r2, [r4, #16]
 800ca8c:	b942      	cbnz	r2, 800caa0 <__swsetup_r+0xa4>
 800ca8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ca92:	d1c5      	bne.n	800ca20 <__swsetup_r+0x24>
 800ca94:	bd38      	pop	{r3, r4, r5, pc}
 800ca96:	0799      	lsls	r1, r3, #30
 800ca98:	bf58      	it	pl
 800ca9a:	6962      	ldrpl	r2, [r4, #20]
 800ca9c:	60a2      	str	r2, [r4, #8]
 800ca9e:	e7f4      	b.n	800ca8a <__swsetup_r+0x8e>
 800caa0:	2000      	movs	r0, #0
 800caa2:	e7f7      	b.n	800ca94 <__swsetup_r+0x98>
 800caa4:	20000110 	.word	0x20000110

0800caa8 <_raise_r>:
 800caa8:	291f      	cmp	r1, #31
 800caaa:	b538      	push	{r3, r4, r5, lr}
 800caac:	4605      	mov	r5, r0
 800caae:	460c      	mov	r4, r1
 800cab0:	d904      	bls.n	800cabc <_raise_r+0x14>
 800cab2:	2316      	movs	r3, #22
 800cab4:	6003      	str	r3, [r0, #0]
 800cab6:	f04f 30ff 	mov.w	r0, #4294967295
 800caba:	bd38      	pop	{r3, r4, r5, pc}
 800cabc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cabe:	b112      	cbz	r2, 800cac6 <_raise_r+0x1e>
 800cac0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cac4:	b94b      	cbnz	r3, 800cada <_raise_r+0x32>
 800cac6:	4628      	mov	r0, r5
 800cac8:	f000 f830 	bl	800cb2c <_getpid_r>
 800cacc:	4622      	mov	r2, r4
 800cace:	4601      	mov	r1, r0
 800cad0:	4628      	mov	r0, r5
 800cad2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cad6:	f000 b817 	b.w	800cb08 <_kill_r>
 800cada:	2b01      	cmp	r3, #1
 800cadc:	d00a      	beq.n	800caf4 <_raise_r+0x4c>
 800cade:	1c59      	adds	r1, r3, #1
 800cae0:	d103      	bne.n	800caea <_raise_r+0x42>
 800cae2:	2316      	movs	r3, #22
 800cae4:	6003      	str	r3, [r0, #0]
 800cae6:	2001      	movs	r0, #1
 800cae8:	e7e7      	b.n	800caba <_raise_r+0x12>
 800caea:	2100      	movs	r1, #0
 800caec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800caf0:	4620      	mov	r0, r4
 800caf2:	4798      	blx	r3
 800caf4:	2000      	movs	r0, #0
 800caf6:	e7e0      	b.n	800caba <_raise_r+0x12>

0800caf8 <raise>:
 800caf8:	4b02      	ldr	r3, [pc, #8]	@ (800cb04 <raise+0xc>)
 800cafa:	4601      	mov	r1, r0
 800cafc:	6818      	ldr	r0, [r3, #0]
 800cafe:	f7ff bfd3 	b.w	800caa8 <_raise_r>
 800cb02:	bf00      	nop
 800cb04:	20000110 	.word	0x20000110

0800cb08 <_kill_r>:
 800cb08:	b538      	push	{r3, r4, r5, lr}
 800cb0a:	4d07      	ldr	r5, [pc, #28]	@ (800cb28 <_kill_r+0x20>)
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	4604      	mov	r4, r0
 800cb10:	4608      	mov	r0, r1
 800cb12:	4611      	mov	r1, r2
 800cb14:	602b      	str	r3, [r5, #0]
 800cb16:	f7f4 fb63 	bl	80011e0 <_kill>
 800cb1a:	1c43      	adds	r3, r0, #1
 800cb1c:	d102      	bne.n	800cb24 <_kill_r+0x1c>
 800cb1e:	682b      	ldr	r3, [r5, #0]
 800cb20:	b103      	cbz	r3, 800cb24 <_kill_r+0x1c>
 800cb22:	6023      	str	r3, [r4, #0]
 800cb24:	bd38      	pop	{r3, r4, r5, pc}
 800cb26:	bf00      	nop
 800cb28:	20005f88 	.word	0x20005f88

0800cb2c <_getpid_r>:
 800cb2c:	f7f4 bb50 	b.w	80011d0 <_getpid>

0800cb30 <_malloc_usable_size_r>:
 800cb30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb34:	1f18      	subs	r0, r3, #4
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	bfbc      	itt	lt
 800cb3a:	580b      	ldrlt	r3, [r1, r0]
 800cb3c:	18c0      	addlt	r0, r0, r3
 800cb3e:	4770      	bx	lr

0800cb40 <__swhatbuf_r>:
 800cb40:	b570      	push	{r4, r5, r6, lr}
 800cb42:	460c      	mov	r4, r1
 800cb44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cb48:	2900      	cmp	r1, #0
 800cb4a:	b096      	sub	sp, #88	@ 0x58
 800cb4c:	4615      	mov	r5, r2
 800cb4e:	461e      	mov	r6, r3
 800cb50:	da0d      	bge.n	800cb6e <__swhatbuf_r+0x2e>
 800cb52:	89a3      	ldrh	r3, [r4, #12]
 800cb54:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800cb58:	f04f 0100 	mov.w	r1, #0
 800cb5c:	bf14      	ite	ne
 800cb5e:	2340      	movne	r3, #64	@ 0x40
 800cb60:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800cb64:	2000      	movs	r0, #0
 800cb66:	6031      	str	r1, [r6, #0]
 800cb68:	602b      	str	r3, [r5, #0]
 800cb6a:	b016      	add	sp, #88	@ 0x58
 800cb6c:	bd70      	pop	{r4, r5, r6, pc}
 800cb6e:	466a      	mov	r2, sp
 800cb70:	f000 f848 	bl	800cc04 <_fstat_r>
 800cb74:	2800      	cmp	r0, #0
 800cb76:	dbec      	blt.n	800cb52 <__swhatbuf_r+0x12>
 800cb78:	9901      	ldr	r1, [sp, #4]
 800cb7a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800cb7e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800cb82:	4259      	negs	r1, r3
 800cb84:	4159      	adcs	r1, r3
 800cb86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cb8a:	e7eb      	b.n	800cb64 <__swhatbuf_r+0x24>

0800cb8c <__smakebuf_r>:
 800cb8c:	898b      	ldrh	r3, [r1, #12]
 800cb8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cb90:	079d      	lsls	r5, r3, #30
 800cb92:	4606      	mov	r6, r0
 800cb94:	460c      	mov	r4, r1
 800cb96:	d507      	bpl.n	800cba8 <__smakebuf_r+0x1c>
 800cb98:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800cb9c:	6023      	str	r3, [r4, #0]
 800cb9e:	6123      	str	r3, [r4, #16]
 800cba0:	2301      	movs	r3, #1
 800cba2:	6163      	str	r3, [r4, #20]
 800cba4:	b003      	add	sp, #12
 800cba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cba8:	ab01      	add	r3, sp, #4
 800cbaa:	466a      	mov	r2, sp
 800cbac:	f7ff ffc8 	bl	800cb40 <__swhatbuf_r>
 800cbb0:	9f00      	ldr	r7, [sp, #0]
 800cbb2:	4605      	mov	r5, r0
 800cbb4:	4639      	mov	r1, r7
 800cbb6:	4630      	mov	r0, r6
 800cbb8:	f7ff f914 	bl	800bde4 <_malloc_r>
 800cbbc:	b948      	cbnz	r0, 800cbd2 <__smakebuf_r+0x46>
 800cbbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbc2:	059a      	lsls	r2, r3, #22
 800cbc4:	d4ee      	bmi.n	800cba4 <__smakebuf_r+0x18>
 800cbc6:	f023 0303 	bic.w	r3, r3, #3
 800cbca:	f043 0302 	orr.w	r3, r3, #2
 800cbce:	81a3      	strh	r3, [r4, #12]
 800cbd0:	e7e2      	b.n	800cb98 <__smakebuf_r+0xc>
 800cbd2:	89a3      	ldrh	r3, [r4, #12]
 800cbd4:	6020      	str	r0, [r4, #0]
 800cbd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbda:	81a3      	strh	r3, [r4, #12]
 800cbdc:	9b01      	ldr	r3, [sp, #4]
 800cbde:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800cbe2:	b15b      	cbz	r3, 800cbfc <__smakebuf_r+0x70>
 800cbe4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cbe8:	4630      	mov	r0, r6
 800cbea:	f000 f81d 	bl	800cc28 <_isatty_r>
 800cbee:	b128      	cbz	r0, 800cbfc <__smakebuf_r+0x70>
 800cbf0:	89a3      	ldrh	r3, [r4, #12]
 800cbf2:	f023 0303 	bic.w	r3, r3, #3
 800cbf6:	f043 0301 	orr.w	r3, r3, #1
 800cbfa:	81a3      	strh	r3, [r4, #12]
 800cbfc:	89a3      	ldrh	r3, [r4, #12]
 800cbfe:	431d      	orrs	r5, r3
 800cc00:	81a5      	strh	r5, [r4, #12]
 800cc02:	e7cf      	b.n	800cba4 <__smakebuf_r+0x18>

0800cc04 <_fstat_r>:
 800cc04:	b538      	push	{r3, r4, r5, lr}
 800cc06:	4d07      	ldr	r5, [pc, #28]	@ (800cc24 <_fstat_r+0x20>)
 800cc08:	2300      	movs	r3, #0
 800cc0a:	4604      	mov	r4, r0
 800cc0c:	4608      	mov	r0, r1
 800cc0e:	4611      	mov	r1, r2
 800cc10:	602b      	str	r3, [r5, #0]
 800cc12:	f7f4 fb45 	bl	80012a0 <_fstat>
 800cc16:	1c43      	adds	r3, r0, #1
 800cc18:	d102      	bne.n	800cc20 <_fstat_r+0x1c>
 800cc1a:	682b      	ldr	r3, [r5, #0]
 800cc1c:	b103      	cbz	r3, 800cc20 <_fstat_r+0x1c>
 800cc1e:	6023      	str	r3, [r4, #0]
 800cc20:	bd38      	pop	{r3, r4, r5, pc}
 800cc22:	bf00      	nop
 800cc24:	20005f88 	.word	0x20005f88

0800cc28 <_isatty_r>:
 800cc28:	b538      	push	{r3, r4, r5, lr}
 800cc2a:	4d06      	ldr	r5, [pc, #24]	@ (800cc44 <_isatty_r+0x1c>)
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	4604      	mov	r4, r0
 800cc30:	4608      	mov	r0, r1
 800cc32:	602b      	str	r3, [r5, #0]
 800cc34:	f7f4 fb44 	bl	80012c0 <_isatty>
 800cc38:	1c43      	adds	r3, r0, #1
 800cc3a:	d102      	bne.n	800cc42 <_isatty_r+0x1a>
 800cc3c:	682b      	ldr	r3, [r5, #0]
 800cc3e:	b103      	cbz	r3, 800cc42 <_isatty_r+0x1a>
 800cc40:	6023      	str	r3, [r4, #0]
 800cc42:	bd38      	pop	{r3, r4, r5, pc}
 800cc44:	20005f88 	.word	0x20005f88

0800cc48 <_init>:
 800cc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc4a:	bf00      	nop
 800cc4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc4e:	bc08      	pop	{r3}
 800cc50:	469e      	mov	lr, r3
 800cc52:	4770      	bx	lr

0800cc54 <_fini>:
 800cc54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc56:	bf00      	nop
 800cc58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc5a:	bc08      	pop	{r3}
 800cc5c:	469e      	mov	lr, r3
 800cc5e:	4770      	bx	lr
