#Timing report of worst 72 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: counter_dffe_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                     0.000     0.000
counter_dffe_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     9.690
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     9.690
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305    10.995
rst_LUT3_I2_1_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000    10.995
rst_LUT3_I2_1_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.301
rst_LUT3_I2_1.t_frag.XSL[0] (T_FRAG)                                  0.000    12.301
rst_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                   1.462    13.763
counter_dffe_Q.QD[0] (Q_FRAG)                                         0.000    13.763
data arrival time                                                              13.763

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q.QCK[0] (Q_FRAG)                                        0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -13.763
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -13.657


#Path 2
Startpoint: counter_dffe_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                     0.000     0.000
counter_dffe_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     9.690
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     9.690
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305    10.995
rst_LUT3_I2_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000    10.995
rst_LUT3_I2_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    12.301
rst_LUT3_I2_2.t_frag.XSL[0] (T_FRAG)                                  0.000    12.301
rst_LUT3_I2_2.t_frag.XZ[0] (T_FRAG)                                   1.462    13.763
counter_dffe_Q_1.QD[0] (Q_FRAG)                                       0.000    13.763
data arrival time                                                              13.763

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_1.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -13.763
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -13.657


#Path 3
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 4
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                        0.000    11.725
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    13.030
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                         0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 5
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                         0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 6
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.725
delay_dff_Q_9_D_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                                      1.305    13.030
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 7
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_11.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.725
delay_dff_Q_9_D_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                                      1.305    13.030
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 8
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_12.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.725
delay_dff_Q_9_D_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                                      1.305    13.030
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 9
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                         0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 10
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                         0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 11
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                         0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 12
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                         0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 13
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 14
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 15
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 16
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 17
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 18
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 19
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 20
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 21
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        0.000    11.725
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    13.030
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                         0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                        0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 22
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 23
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                                      0.000    11.725
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                                       1.305    13.030
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                        0.000    13.030
data arrival time                                                                                             13.030

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                      0.105     0.105
data required time                                                                                             0.105
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             0.105
data arrival time                                                                                            -13.030
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.925


#Path 24
Startpoint: counter_dffe_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                     0.000     0.000
counter_dffe_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     9.690
rst_LUT3_I2_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        0.000     9.690
rst_LUT3_I2_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.305    10.995
rst_LUT3_I2_4.t_frag.XSL[0] (T_FRAG)                                  0.000    10.995
rst_LUT3_I2_4.t_frag.XZ[0] (T_FRAG)                                   1.462    12.457
counter_dffe_Q_3.QD[0] (Q_FRAG)                                       0.000    12.457
data arrival time                                                              12.457

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_3.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.457
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.352


#Path 25
Startpoint: counter_dffe_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                     0.000     0.000
counter_dffe_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                    1.701     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       0.000     3.164
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.305     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.469
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     5.774
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     7.079
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     8.385
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305     9.690
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        0.000     9.690
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.305    10.995
rst_LUT3_I2_3.t_frag.XSL[0] (T_FRAG)                                  0.000    10.995
rst_LUT3_I2_3.t_frag.XZ[0] (T_FRAG)                                   1.462    12.457
counter_dffe_Q_2.QD[0] (Q_FRAG)                                       0.000    12.457
data arrival time                                                              12.457

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_2.QCK[0] (Q_FRAG)                                      0.000     0.000
clock uncertainty                                                     0.000     0.000
cell setup time                                                       0.105     0.105
data required time                                                              0.105
-------------------------------------------------------------------------------------
data required time                                                              0.105
data arrival time                                                             -12.457
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -12.352


#Path 26
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_14.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_14.QEN[0] (Q_FRAG)                                                                    0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 27
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_15.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_15.QEN[0] (Q_FRAG)                                                                    0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 28
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_2.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_2.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 29
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_3.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_3.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 30
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_4.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_4.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_4.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 31
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_5.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_5.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_5.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 32
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_6.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_6.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_6.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 33
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_7.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_7.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_7.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 34
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_8.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_8.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_8.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 35
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_9.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_9.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_9.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 36
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
led_dffe_Q.QEN[0] (Q_FRAG)                                                                           0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                           0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 37
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_12.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_12.QEN[0] (Q_FRAG)                                                                    0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 38
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_11.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_11.QEN[0] (Q_FRAG)                                                                    0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 39
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_10.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_10.QEN[0] (Q_FRAG)                                                                    0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_10.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 40
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_1.QEN[0] (Q_FRAG)                                                                     0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                                     0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 41
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q.QEN[0] (Q_FRAG)                                                                       0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 42
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_13.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                       0.000     0.000
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           0.000     3.295
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       0.000     4.290
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.305     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 0.000     5.596
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           0.000     6.591
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.549     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           0.000     8.141
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                0.000     9.734
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    10.729
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          0.000    10.729
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    11.725
counter_dffe_Q_13.QEN[0] (Q_FRAG)                                                                    0.000    11.725
data arrival time                                                                                             11.725

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_13.QCK[0] (Q_FRAG)                                                                    0.000     0.000
clock uncertainty                                                                                    0.000     0.000
cell setup time                                                                                     -0.591    -0.591
data required time                                                                                            -0.591
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            -0.591
data arrival time                                                                                            -11.725
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -12.316


#Path 43
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_11.t_frag.XAB[0] (T_FRAG)                                         0.000    10.958
rst_LUT3_I2_11.t_frag.XZ[0] (T_FRAG)                                          1.305    12.263
counter_dffe_Q_10.QD[0] (Q_FRAG)                                              0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_10.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 44
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                            0.000    10.958
rst_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                             1.305    12.263
counter_dffe_Q_14.QD[0] (Q_FRAG)                                              0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 45
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                            0.000    10.958
rst_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                             1.305    12.263
led_dffe_Q.QD[0] (Q_FRAG)                                                     0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                    0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 46
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT2_I1.t_frag.XAB[0] (T_FRAG)                                            0.000    10.958
rst_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                             1.305    12.263
counter_dffe_Q_15.QD[0] (Q_FRAG)                                              0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 47
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_14.t_frag.XAB[0] (T_FRAG)                                         0.000    10.958
rst_LUT3_I2_14.t_frag.XZ[0] (T_FRAG)                                          1.305    12.263
counter_dffe_Q_13.QD[0] (Q_FRAG)                                              0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_13.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 48
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_13.t_frag.XAB[0] (T_FRAG)                                         0.000    10.958
rst_LUT3_I2_13.t_frag.XZ[0] (T_FRAG)                                          1.305    12.263
counter_dffe_Q_12.QD[0] (Q_FRAG)                                              0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_12.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 49
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_12.t_frag.XAB[0] (T_FRAG)                                         0.000    10.958
rst_LUT3_I2_12.t_frag.XZ[0] (T_FRAG)                                          1.305    12.263
counter_dffe_Q_11.QD[0] (Q_FRAG)                                              0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_11.QCK[0] (Q_FRAG)                                             0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 50
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_10.t_frag.XAB[0] (T_FRAG)                                         0.000    10.958
rst_LUT3_I2_10.t_frag.XZ[0] (T_FRAG)                                          1.305    12.263
counter_dffe_Q_9.QD[0] (Q_FRAG)                                               0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_9.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 51
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_9.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
rst_LUT3_I2_9.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
counter_dffe_Q_8.QD[0] (Q_FRAG)                                               0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_8.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 52
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_7.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
rst_LUT3_I2_7.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
counter_dffe_Q_6.QD[0] (Q_FRAG)                                               0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_6.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 53
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_8.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
rst_LUT3_I2_8.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
counter_dffe_Q_7.QD[0] (Q_FRAG)                                               0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_7.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 54
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_5.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
rst_LUT3_I2_5.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
counter_dffe_Q_4.QD[0] (Q_FRAG)                                               0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_4.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 55
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2_6.t_frag.XAB[0] (T_FRAG)                                          0.000    10.958
rst_LUT3_I2_6.t_frag.XZ[0] (T_FRAG)                                           1.305    12.263
counter_dffe_Q_5.QD[0] (Q_FRAG)                                               0.000    12.263
data arrival time                                                                      12.263

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_5.QCK[0] (Q_FRAG)                                              0.000     0.000
clock uncertainty                                                             0.000     0.000
cell setup time                                                               0.105     0.105
data required time                                                                      0.105
---------------------------------------------------------------------------------------------
data required time                                                                      0.105
data arrival time                                                                     -12.263
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                      -12.158


#Path 56
Startpoint: counter_dffe_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(6).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_9.QCK[0] (Q_FRAG)                                                    0.000     0.000
counter_dffe_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.counter_6.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_6.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(6).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 57
Startpoint: counter_dffe_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(5).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_10.QCK[0] (Q_FRAG)                                                   0.000     0.000
counter_dffe_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$helloworldfpga.counter_5.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_5.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(5).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 58
Startpoint: counter_dffe_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(4).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                   0.000     0.000
counter_dffe_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$helloworldfpga.counter_4.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_4.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(4).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 59
Startpoint: counter_dffe_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(3).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                   0.000     0.000
counter_dffe_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$helloworldfpga.counter_3.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(3).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 60
Startpoint: counter_dffe_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(2).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_13.QCK[0] (Q_FRAG)                                                   0.000     0.000
counter_dffe_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$helloworldfpga.counter_2.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(2).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 61
Startpoint: counter_dffe_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(1).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                                   0.000     0.000
counter_dffe_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701     1.701
$iopadmap$helloworldfpga.counter_1.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(1).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 62
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(0).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                                 0.000     0.000
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                1.701     1.701
$iopadmap$helloworldfpga.counter.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(0).outpad[0] (.output)                                                0.000    11.510
data arrival time                                                                          11.510

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                         -11.510
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -11.510


#Path 63
Startpoint: counter_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(14).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                     0.000     0.000
counter_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.counter_14.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_14.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(14).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                             11.510

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -11.510
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -11.510


#Path 64
Startpoint: counter_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(13).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_2.QCK[0] (Q_FRAG)                                                     0.000     0.000
counter_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.counter_13.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_13.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(13).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                             11.510

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -11.510
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -11.510


#Path 65
Startpoint: counter_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(12).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_3.QCK[0] (Q_FRAG)                                                     0.000     0.000
counter_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.counter_12.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_12.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(12).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                             11.510

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -11.510
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -11.510


#Path 66
Startpoint: counter_dffe_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(11).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_4.QCK[0] (Q_FRAG)                                                     0.000     0.000
counter_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.counter_11.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_11.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(11).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                             11.510

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -11.510
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -11.510


#Path 67
Startpoint: counter_dffe_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(10).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_5.QCK[0] (Q_FRAG)                                                     0.000     0.000
counter_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     1.701
$iopadmap$helloworldfpga.counter_10.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_10.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(10).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                             11.510

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -11.510
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -11.510


#Path 68
Startpoint: counter_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(9).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_6.QCK[0] (Q_FRAG)                                                    0.000     0.000
counter_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.counter_9.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_9.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(9).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 69
Startpoint: counter_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(8).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_7.QCK[0] (Q_FRAG)                                                    0.000     0.000
counter_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.counter_8.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_8.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(8).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 70
Startpoint: counter_dffe_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(7).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_8.QCK[0] (Q_FRAG)                                                    0.000     0.000
counter_dffe_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701     1.701
$iopadmap$helloworldfpga.counter_7.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_7.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(7).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                            11.510

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -11.510
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -11.510


#Path 71
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                       0.000     0.000
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     1.701
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:redled.outpad[0] (.output)                                                   0.000    11.510
data arrival time                                                                         11.510

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -11.510
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -11.510


#Path 72
Startpoint: counter_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(15).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q.QCK[0] (Q_FRAG)                                                       0.000     0.000
counter_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701     1.701
$iopadmap$helloworldfpga.counter_15.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$helloworldfpga.counter_15.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:counter(15).outpad[0] (.output)                                                  0.000    11.510
data arrival time                                                                             11.510

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -11.510
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -11.510


#End of timing report
