\doxysubsubsubsection{TIM Extended Remapping}
\hypertarget{group__TIMEx__Remap}{}\label{group__TIMEx__Remap}\index{TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga5156e463b51b1a7d92e6d87c2be4563a}{TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+GPIO}}~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is not connected to I/O      \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga7ee505d5bb6597f4b9430e10ccc82029}{TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+AWD1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac17b92b42b255c92a9d082d421e7a7b3}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+0}}                                /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}} AWD1    \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga35f007160ef8ee4d2f0452bf676dbf25}{TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+AWD2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641546126246186fd9010d1853bc9610}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+1}}                                /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}} AWD2    \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga3651aea15bad2cab82536fd5d3e9327d}{TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+AWD3}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac17b92b42b255c92a9d082d421e7a7b3}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641546126246186fd9010d1853bc9610}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+1}})     /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}} AWD3    \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga2e3eb3f4f99db6c14b3ce91bebfe8d07}{TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} output \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga734d16e8c8e368bedc159f97422e26b9}{TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} output \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga4d3d7a7e977f98110d2833d2feb7236a}{TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}} Input capture 1 is connected to I/0      \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_gabba4a562a6e0f83acf57807e50de0de4}{TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+COMP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga001fc39f08ec583f846e9d2c43ccad24}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}                                       /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}} Input capture 1is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga05e1c800a3f8e7eb60b50f446cf321f7}{TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+GPIO}}~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} External trigger ETR is connected to I/O \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga906f5f281fa8283e5574b5ec7cb95b62}{TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+LSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6f7b28b776edc9beac571f9b8f6ebe}{TIM2\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+RMP}}                                      /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} External trigger ETR is connected to LSE \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga79a125bc7559dc01f8de056e19f11972}{TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa7a4ed17a8432d8c81e31e32dd87e20}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} output         \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga76dfe019f143b4bff5ba2c2e1a38a387}{TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a1413b9834ebc2b96c8eb27b74b0fdc}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} output         \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga11cd0b8d94b5ab46488aa3f2c3769d1f}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+GPIO}}~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to I/O                 \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga10665a31da680e9c23ff66b4e9f85b1e}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7588d98b96a166d39ea3af92e1946719}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}                                    /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT           \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga4d384c8a9c0687b64290b54c256a5152}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4192bd67852ce52f4019a9d73078a9d3}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}                                    /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT           \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga0449ea1c33b15b3f91222fcb3a239559}{TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1\+\_\+\+COMP2}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7588d98b96a166d39ea3af92e1946719}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4192bd67852ce52f4019a9d73078a9d3}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}})             /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} and \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_gaf4435f9a5d0eb16d1b2b1192ad004392}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to I/O       \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga671abe85f9feb1fcee7c2bf05e9245cd}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+LSI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7594e3dcaf59a34b5c6fdac1518a425e}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to LSI Clock \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_gabff23fbb0cd0a7f09de517b0469038b0}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+LSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ec6a97a69d7492a26cc6240d2d9f8f}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to LSE Clock \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga23533444072953152f7e9600db5437a6}{TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+RTC}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7594e3dcaf59a34b5c6fdac1518a425e}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ec6a97a69d7492a26cc6240d2d9f8f}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}})           /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}       \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_gab97c8da0527e5686a80a50f906225e02}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+GPIO}}~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to I/O       \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_gae0cb9d4bfcf7ea14d6999e5b4f6b137c}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+MSI}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19153e63351a1f8c36766d6f8e6b802c}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to MSI       \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga9ab23553152276bb3151f22fee9ba87b}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+HSE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d8646efede31a45aaf957a1f1619e2}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to HSE/32    \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group__TIMEx__Remap_ga1d6fcc0f18c7208728ea9702d2caf434}{TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+MCO}}~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19153e63351a1f8c36766d6f8e6b802c}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d8646efede31a45aaf957a1f1619e2}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}})           /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to MCO       \texorpdfstring{$\ast$}{*}/
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__TIMEx__Remap_gaf4435f9a5d0eb16d1b2b1192ad004392}\label{group__TIMEx__Remap_gaf4435f9a5d0eb16d1b2b1192ad004392} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM16\_TI1\_GPIO@{TIM\_TIM16\_TI1\_GPIO}}
\index{TIM\_TIM16\_TI1\_GPIO@{TIM\_TIM16\_TI1\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_GPIO}{TIM\_TIM16\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to I/O       \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00108}{108}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_gabff23fbb0cd0a7f09de517b0469038b0}\label{group__TIMEx__Remap_gabff23fbb0cd0a7f09de517b0469038b0} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM16\_TI1\_LSE@{TIM\_TIM16\_TI1\_LSE}}
\index{TIM\_TIM16\_TI1\_LSE@{TIM\_TIM16\_TI1\_LSE}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_LSE}{TIM\_TIM16\_TI1\_LSE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+LSE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ec6a97a69d7492a26cc6240d2d9f8f}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to LSE Clock \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00110}{110}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga671abe85f9feb1fcee7c2bf05e9245cd}\label{group__TIMEx__Remap_ga671abe85f9feb1fcee7c2bf05e9245cd} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM16\_TI1\_LSI@{TIM\_TIM16\_TI1\_LSI}}
\index{TIM\_TIM16\_TI1\_LSI@{TIM\_TIM16\_TI1\_LSI}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_LSI}{TIM\_TIM16\_TI1\_LSI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+LSI~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7594e3dcaf59a34b5c6fdac1518a425e}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to LSI Clock \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00109}{109}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga23533444072953152f7e9600db5437a6}\label{group__TIMEx__Remap_ga23533444072953152f7e9600db5437a6} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM16\_TI1\_RTC@{TIM\_TIM16\_TI1\_RTC}}
\index{TIM\_TIM16\_TI1\_RTC@{TIM\_TIM16\_TI1\_RTC}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM16\_TI1\_RTC}{TIM\_TIM16\_TI1\_RTC}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM16\+\_\+\+TI1\+\_\+\+RTC~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7594e3dcaf59a34b5c6fdac1518a425e}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga20ec6a97a69d7492a26cc6240d2d9f8f}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}})           /\texorpdfstring{$\ast$}{*} !$<$ TIM16\+\_\+\+TI1 is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga5359a088f5d8b20ce74d920e46059304}{RTC}}       \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00111}{111}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_gab97c8da0527e5686a80a50f906225e02}\label{group__TIMEx__Remap_gab97c8da0527e5686a80a50f906225e02} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM17\_TI1\_GPIO@{TIM\_TIM17\_TI1\_GPIO}}
\index{TIM\_TIM17\_TI1\_GPIO@{TIM\_TIM17\_TI1\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_GPIO}{TIM\_TIM17\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to I/O       \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00113}{113}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga9ab23553152276bb3151f22fee9ba87b}\label{group__TIMEx__Remap_ga9ab23553152276bb3151f22fee9ba87b} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM17\_TI1\_HSE@{TIM\_TIM17\_TI1\_HSE}}
\index{TIM\_TIM17\_TI1\_HSE@{TIM\_TIM17\_TI1\_HSE}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_HSE}{TIM\_TIM17\_TI1\_HSE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+HSE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d8646efede31a45aaf957a1f1619e2}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to HSE/32    \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00115}{115}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga1d6fcc0f18c7208728ea9702d2caf434}\label{group__TIMEx__Remap_ga1d6fcc0f18c7208728ea9702d2caf434} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM17\_TI1\_MCO@{TIM\_TIM17\_TI1\_MCO}}
\index{TIM\_TIM17\_TI1\_MCO@{TIM\_TIM17\_TI1\_MCO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_MCO}{TIM\_TIM17\_TI1\_MCO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+MCO~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19153e63351a1f8c36766d6f8e6b802c}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae0d8646efede31a45aaf957a1f1619e2}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}})           /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to MCO       \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00116}{116}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_gae0cb9d4bfcf7ea14d6999e5b4f6b137c}\label{group__TIMEx__Remap_gae0cb9d4bfcf7ea14d6999e5b4f6b137c} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM17\_TI1\_MSI@{TIM\_TIM17\_TI1\_MSI}}
\index{TIM\_TIM17\_TI1\_MSI@{TIM\_TIM17\_TI1\_MSI}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM17\_TI1\_MSI}{TIM\_TIM17\_TI1\_MSI}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM17\+\_\+\+TI1\+\_\+\+MSI~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga19153e63351a1f8c36766d6f8e6b802c}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}                                   /\texorpdfstring{$\ast$}{*} !$<$ TIM17\+\_\+\+TI1 is connected to MSI       \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00114}{114}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga7ee505d5bb6597f4b9430e10ccc82029}\label{group__TIMEx__Remap_ga7ee505d5bb6597f4b9430e10ccc82029} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_ADC\_AWD1@{TIM\_TIM1\_ETR\_ADC\_AWD1}}
\index{TIM\_TIM1\_ETR\_ADC\_AWD1@{TIM\_TIM1\_ETR\_ADC\_AWD1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_ETR\_ADC\_AWD1}{TIM\_TIM1\_ETR\_ADC\_AWD1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+AWD1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac17b92b42b255c92a9d082d421e7a7b3}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+0}}                                /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}} AWD1    \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00089}{89}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga35f007160ef8ee4d2f0452bf676dbf25}\label{group__TIMEx__Remap_ga35f007160ef8ee4d2f0452bf676dbf25} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_ADC\_AWD2@{TIM\_TIM1\_ETR\_ADC\_AWD2}}
\index{TIM\_TIM1\_ETR\_ADC\_AWD2@{TIM\_TIM1\_ETR\_ADC\_AWD2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_ETR\_ADC\_AWD2}{TIM\_TIM1\_ETR\_ADC\_AWD2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+AWD2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641546126246186fd9010d1853bc9610}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+1}}                                /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}} AWD2    \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00090}{90}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga3651aea15bad2cab82536fd5d3e9327d}\label{group__TIMEx__Remap_ga3651aea15bad2cab82536fd5d3e9327d} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_ADC\_AWD3@{TIM\_TIM1\_ETR\_ADC\_AWD3}}
\index{TIM\_TIM1\_ETR\_ADC\_AWD3@{TIM\_TIM1\_ETR\_ADC\_AWD3}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_ETR\_ADC\_AWD3}{TIM\_TIM1\_ETR\_ADC\_AWD3}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+AWD3~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac17b92b42b255c92a9d082d421e7a7b3}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga641546126246186fd9010d1853bc9610}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC\+\_\+\+RMP\+\_\+1}})     /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga54d148b91f3d356713f7e367a2243bea}{ADC}} AWD3    \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00091}{91}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga2e3eb3f4f99db6c14b3ce91bebfe8d07}\label{group__TIMEx__Remap_ga2e3eb3f4f99db6c14b3ce91bebfe8d07} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_COMP1@{TIM\_TIM1\_ETR\_COMP1}}
\index{TIM\_TIM1\_ETR\_COMP1@{TIM\_TIM1\_ETR\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_ETR\_COMP1}{TIM\_TIM1\_ETR\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1e5c447a1de2571985f74ca5ee201c56}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} output \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00092}{92}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga734d16e8c8e368bedc159f97422e26b9}\label{group__TIMEx__Remap_ga734d16e8c8e368bedc159f97422e26b9} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_COMP2@{TIM\_TIM1\_ETR\_COMP2}}
\index{TIM\_TIM1\_ETR\_COMP2@{TIM\_TIM1\_ETR\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_ETR\_COMP2}{TIM\_TIM1\_ETR\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+COMP2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga269809ebc603562522c733f7b518bcc3}{TIM1\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} output \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00093}{93}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga5156e463b51b1a7d92e6d87c2be4563a}\label{group__TIMEx__Remap_ga5156e463b51b1a7d92e6d87c2be4563a} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_ETR\_GPIO@{TIM\_TIM1\_ETR\_GPIO}}
\index{TIM\_TIM1\_ETR\_GPIO@{TIM\_TIM1\_ETR\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_ETR\_GPIO}{TIM\_TIM1\_ETR\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+ETR\+\_\+\+GPIO~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM1\+\_\+\+ETR is not connected to I/O      \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00088}{88}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_gabba4a562a6e0f83acf57807e50de0de4}\label{group__TIMEx__Remap_gabba4a562a6e0f83acf57807e50de0de4} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_TI1\_COMP1@{TIM\_TIM1\_TI1\_COMP1}}
\index{TIM\_TIM1\_TI1\_COMP1@{TIM\_TIM1\_TI1\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_TI1\_COMP1}{TIM\_TIM1\_TI1\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+COMP1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga001fc39f08ec583f846e9d2c43ccad24}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}                                       /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}} Input capture 1is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00096}{96}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga4d3d7a7e977f98110d2833d2feb7236a}\label{group__TIMEx__Remap_ga4d3d7a7e977f98110d2833d2feb7236a} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM1\_TI1\_GPIO@{TIM\_TIM1\_TI1\_GPIO}}
\index{TIM\_TIM1\_TI1\_GPIO@{TIM\_TIM1\_TI1\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM1\_TI1\_GPIO}{TIM\_TIM1\_TI1\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM1\+\_\+\+TI1\+\_\+\+GPIO~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga2e87451fea8dc9380056d3cfc5ed81fb}{TIM1}} Input capture 1 is connected to I/0      \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00095}{95}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga79a125bc7559dc01f8de056e19f11972}\label{group__TIMEx__Remap_ga79a125bc7559dc01f8de056e19f11972} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_COMP1@{TIM\_TIM2\_ETR\_COMP1}}
\index{TIM\_TIM2\_ETR\_COMP1@{TIM\_TIM2\_ETR\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_ETR\_COMP1}{TIM\_TIM2\_ETR\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaa7a4ed17a8432d8c81e31e32dd87e20}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+0}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} output         \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00100}{100}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga76dfe019f143b4bff5ba2c2e1a38a387}\label{group__TIMEx__Remap_ga76dfe019f143b4bff5ba2c2e1a38a387} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_COMP2@{TIM\_TIM2\_ETR\_COMP2}}
\index{TIM\_TIM2\_ETR\_COMP2@{TIM\_TIM2\_ETR\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_ETR\_COMP2}{TIM\_TIM2\_ETR\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+COMP2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6a1413b9834ebc2b96c8eb27b74b0fdc}{TIM2\+\_\+\+AF1\+\_\+\+ETRSEL\+\_\+1}}                                     /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+ETR is connected to \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} output         \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00101}{101}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga05e1c800a3f8e7eb60b50f446cf321f7}\label{group__TIMEx__Remap_ga05e1c800a3f8e7eb60b50f446cf321f7} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_GPIO@{TIM\_TIM2\_ETR\_GPIO}}
\index{TIM\_TIM2\_ETR\_GPIO@{TIM\_TIM2\_ETR\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_ETR\_GPIO}{TIM\_TIM2\_ETR\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+GPIO~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} External trigger ETR is connected to I/O \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00098}{98}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga906f5f281fa8283e5574b5ec7cb95b62}\label{group__TIMEx__Remap_ga906f5f281fa8283e5574b5ec7cb95b62} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_ETR\_LSE@{TIM\_TIM2\_ETR\_LSE}}
\index{TIM\_TIM2\_ETR\_LSE@{TIM\_TIM2\_ETR\_LSE}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_ETR\_LSE}{TIM\_TIM2\_ETR\_LSE}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+ETR\+\_\+\+LSE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5c6f7b28b776edc9beac571f9b8f6ebe}{TIM2\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+RMP}}                                      /\texorpdfstring{$\ast$}{*} !$<$ \mbox{\hyperlink{group__Peripheral__declaration_ga3cfac9f2e43673f790f8668d48b4b92b}{TIM2}} External trigger ETR is connected to LSE \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00099}{99}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga10665a31da680e9c23ff66b4e9f85b1e}\label{group__TIMEx__Remap_ga10665a31da680e9c23ff66b4e9f85b1e} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_TI4\_COMP1@{TIM\_TIM2\_TI4\_COMP1}}
\index{TIM\_TIM2\_TI4\_COMP1@{TIM\_TIM2\_TI4\_COMP1}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_COMP1}{TIM\_TIM2\_TI4\_COMP1}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7588d98b96a166d39ea3af92e1946719}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}                                    /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT           \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00104}{104}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga0449ea1c33b15b3f91222fcb3a239559}\label{group__TIMEx__Remap_ga0449ea1c33b15b3f91222fcb3a239559} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_TI4\_COMP1\_COMP2@{TIM\_TIM2\_TI4\_COMP1\_COMP2}}
\index{TIM\_TIM2\_TI4\_COMP1\_COMP2@{TIM\_TIM2\_TI4\_COMP1\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_COMP1\_COMP2}{TIM\_TIM2\_TI4\_COMP1\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP1\+\_\+\+COMP2~(\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga7588d98b96a166d39ea3af92e1946719}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4192bd67852ce52f4019a9d73078a9d3}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}})             /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} and \mbox{\hyperlink{group__Peripheral__declaration_ga6985fa7e9bb3c2edf15b29b7af210a2b}{COMP2}} OUT \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00106}{106}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga4d384c8a9c0687b64290b54c256a5152}\label{group__TIMEx__Remap_ga4d384c8a9c0687b64290b54c256a5152} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_TI4\_COMP2@{TIM\_TIM2\_TI4\_COMP2}}
\index{TIM\_TIM2\_TI4\_COMP2@{TIM\_TIM2\_TI4\_COMP2}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_COMP2}{TIM\_TIM2\_TI4\_COMP2}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+COMP2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4192bd67852ce52f4019a9d73078a9d3}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}                                    /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to \mbox{\hyperlink{group__Peripheral__declaration_gaf5713f83009027d48805b049d55bb01b}{COMP1}} OUT           \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00105}{105}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

\Hypertarget{group__TIMEx__Remap_ga11cd0b8d94b5ab46488aa3f2c3769d1f}\label{group__TIMEx__Remap_ga11cd0b8d94b5ab46488aa3f2c3769d1f} 
\index{TIM Extended Remapping@{TIM Extended Remapping}!TIM\_TIM2\_TI4\_GPIO@{TIM\_TIM2\_TI4\_GPIO}}
\index{TIM\_TIM2\_TI4\_GPIO@{TIM\_TIM2\_TI4\_GPIO}!TIM Extended Remapping@{TIM Extended Remapping}}
\doxysubsubsubsubsubsection{\texorpdfstring{TIM\_TIM2\_TI4\_GPIO}{TIM\_TIM2\_TI4\_GPIO}}
{\footnotesize\ttfamily \#define TIM\+\_\+\+TIM2\+\_\+\+TI4\+\_\+\+GPIO~0x00000000U                                           /\texorpdfstring{$\ast$}{*} !$<$ TIM2\+\_\+\+TI4 is connected to I/O                 \texorpdfstring{$\ast$}{*}/}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source_l00103}{103}} of file \mbox{\hyperlink{stm32wlxx__hal__tim__ex_8h_source}{stm32wlxx\+\_\+hal\+\_\+tim\+\_\+ex.\+h}}.

