

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-ccc09f1cf63a6cc8b61cc8f41f59ef817e0fb5a2_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.2472MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        3 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
53a98a21244b777353cd2e23c8e6f025  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/backprop/backprop "
Parsing file _cuobjdump_complete_output_aYjmJN
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Aos8Fz"
Running: cat _ptx_Aos8Fz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_6KfXCl
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_6KfXCl --output-file  /dev/null 2> _ptx_Aos8Fzinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Aos8Fz _ptx2_6KfXCl _ptx_Aos8Fzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 319780
gpu_sim_insn = 30888000
gpu_ipc =      96.5914
gpu_tot_sim_cycle = 541930
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      56.9963
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 1848
gpu_stall_icnt2sh    = 67451
partiton_reqs_in_parallel = 7033312
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9942
partiton_level_parallism_total  =      12.9783
partiton_reqs_in_parallel_util = 7033312
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 319780
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9942
partiton_level_parallism_util_total  =      21.9942
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      16.2305 GB/Sec
L2_BW_total  =       9.5772 GB/Sec
gpu_total_sim_rate=30582

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 3489
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 638886
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3489
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1081, 858, 931, 858, 1011, 860, 934, 867, 1082, 858, 931, 856, 1010, 856, 936, 860, 1084, 857, 933, 859, 1010, 859, 940, 863, 904, 717, 778, 715, 843, 716, 783, 718, 902, 714, 778, 714, 844, 712, 784, 719, 724, 574, 623, 574, 675, 574, 628, 576, 722, 572, 622, 572, 674, 571, 626, 574, 721, 569, 621, 570, 673, 569, 628, 573, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 47757
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 37375
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 5496
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:54592	W0_Idle:1335478	W0_Scoreboard:15461950	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 135001 
averagemflatency = 10075 
max_icnt2mem_latency = 134609 
max_icnt2sh_latency = 541929 
mrq_lat_table:6232 	379 	738 	2347 	2145 	2020 	2036 	1590 	658 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24479 	14956 	540 	155 	1294 	0 	2833 	2539 	6489 	0 	1305 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8129 	16031 	1451 	61 	13738 	733 	0 	0 	291 	1158 	0 	2833 	4618 	4410 	0 	1305 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5330 	12877 	8479 	887 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	3792 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	11 	1 	1 	6 	0 	5 	8 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16       102       102       119       112        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        85        98       105        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16       102        85        87       102        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        86        96        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        85       104        77        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        79       103        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       103        84        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102       103       104        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        95        71        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102        98        87        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        79        16        16 
maximum service time to same row:
dram[0]:    139516    139496    111850    111850    111835    111842     67035     67041    121195    121243    140678    140320    139017    138914    139775    139776 
dram[1]:    139542    139537    111851    111850    111843    111839     67042     67039    121328    121247    140541    140588    138926    138892    139763    139763 
dram[2]:    139545    139576    111848    111849    111839    111837     67040     67238    121249    121245    140605    140241    138803    138886    139760    139759 
dram[3]:    139557    139556    111843    111852    111845    111847     67157     64109    121342    121340    140412    140271    138791    138879    139723    139800 
dram[4]:    139595    139556    111850    111851    111851    111835     64116     64112    121349    134813    140212    140544    138914    138870    139802    139783 
dram[5]:    139537    139536    111853    111849    111848    111847     64063     64085    134876    134820    140331    140696    138855    138730    139783    139779 
dram[6]:    139543    139542    111851    111850    111846    111845     64040     64070    134818    134710    140861    140863    138884    138891    139780    139786 
dram[7]:    139561    139665    111849    111851    111848    111865     64051     64048    134760    134660    140739    140489    138890    138879    139785    139799 
dram[8]:    139610    139610    111850    111856    111865    111868     63938     67029    134652    134653    140727    140642    138698    138879    139771    139779 
dram[9]:    139514    139518    111857    111855    111858    111847     67035     67036    121302    121197    140465    140629    139036    138822    139721    139717 
dram[10]:    139517    139519    111856    111854    111843    111836     67041     67042    121198    121260    140517    140638    138945    138880    139727    139724 
average row accesses per activate:
dram[0]: 13.500000 13.250000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.142858  8.142858 38.428570 39.285713 39.833332 36.500000 16.000000 16.000000 
dram[1]: 13.250000 13.250000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.142858  8.000000 36.857143 36.571430 34.166668 35.333332 16.000000 16.000000 
dram[2]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000  8.000000 40.000000 38.142857 21.100000 34.833332 16.000000 16.000000 
dram[3]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000  8.000000 37.428570 39.142857 26.500000 25.375000 16.000000 16.000000 
dram[4]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000  8.000000 11.200000 36.000000 36.000000 35.166668 24.125000 13.000000 13.000000 
dram[5]: 13.000000 13.000000 16.000000 16.000000 12.250000 12.250000  8.000000  8.000000 11.200000 11.200000 39.714287 42.142857 32.500000 36.500000 13.000000 13.000000 
dram[6]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000 11.200000  8.000000 40.857143 42.000000 36.500000 33.333332 13.000000 13.000000 
dram[7]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 42.571430 42.428570 39.166668 39.166668 16.000000 16.000000 
dram[8]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 39.571430 41.285713 36.500000 33.833332 16.000000 16.000000 
dram[9]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 40.714287 42.000000 37.000000 35.166668 16.000000 16.000000 
dram[10]: 13.000000 13.000000 16.000000 16.000000 12.500000 12.500000  8.000000  8.000000  8.000000  8.000000 43.000000 37.428570 36.500000 33.833332 16.000000 16.000000 
average row locality = 18145/954 = 19.019917
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        53        48        48        49        49        64        64        57        57        76        76        76        75        64        64 
dram[1]:        53        53        48        48        49        49        64        64        57        56        76        76        75        75        64        64 
dram[2]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[3]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        64        64 
dram[4]:        52        52        48        48        49        49        64        64        56        56        76        76        75        75        65        65 
dram[5]:        52        52        48        48        49        49        64        64        56        56        78        78        75        75        65        65 
dram[6]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        65        65 
dram[7]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[8]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[9]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
dram[10]:        52        52        48        48        50        50        64        64        56        56        78        78        75        75        64        64 
total reads: 10697
bank skew: 78/48 = 1.62
chip skew: 976/968 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0       193       199       163       144         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0       182       180       130       137         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0       204       191       136       134         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       186       198       137       128         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0       176       176       136       118         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       200       217       120       144         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0       208       216       144       125         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0       220       219       160       160         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0       199       211       144       128         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0       207       216       147       136         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0       223       184       144       128         0         0 
total reads: 7448
min_bank_accesses = 0!
chip skew: 759/606 = 1.25
average mf latency per bank:
dram[0]:      26245     26645     64733     64830     53340     52583     34822     35367     55570     58003     26833     26124     15283     15648     24937     24982
dram[1]:      27766     28111     66047     66167     53337     52611     33322     31887     55785     56730     27792     28033     16653     16132     24921     25319
dram[2]:      29817     29535     64729     64813     52530     52586     32851     32902     56656     56545     25468     26823     17097     17913     25264     25012
dram[3]:      29498     28329     64720     64813     52488     54655     33332     32333     63141     61057     26269     25105     16836     17546     24934     24963
dram[4]:      29045     30305     64729     64838     53847     52593     31743     32843     60658     60438     27246     27312     16969     18487     24541     25089
dram[5]:      30121     30166     64737     64821     52531     52594     33708     33760     60409     61059     26912     25848     18925     16330     25046     24586
dram[6]:      28900     28950     64725     65641     52490     51890     33675     33781     58569     60534     26081     24936     16276     17852     24025     23584
dram[7]:      30241     30270     65548     64819     52596     52621     29934     29881     60394     60439     24596     24706     15223     15244     24420     24459
dram[8]:      30208     30204     64704     64822     52588     52650     30756     30911     60282     58035     26609     25572     16528     17734     23908     23984
dram[9]:      30162     29038     64729     66141     52609     53421     31349     30452     61621     61657     25619     24307     14981     15825     23914     24469
dram[10]:      29304     30563     66042     64821     52598     52617     29999     30965     61558     61664     23928     27519     15165     16475     24753     24312
maximum mf latency per bank:
dram[0]:      63758     63772     63703     63787     63509     63591     63266     63289    134836    134910    134856    134957    132158    132183     33248     33283
dram[1]:      63770     63781     63709     63806     63502     63626     63270     63180    134855    134907    134850    134948    132109    132164     33229     33289
dram[2]:      63765     63781     63714     63733     63494     63559     63219     63249    134846    134885    134849    135001    132133    132212     33242     33297
dram[3]:      63759     63772     63668     63764     63500     63608     63291     63172    134859    134914    134825    134903    132122    132142     33205     33221
dram[4]:      63763     63798     63699     63759     63511     63578     63308     63274    134861    134918    134828    134874    132113    132194     33226     33217
dram[5]:      63789     63791     63676     63756     63500     63589     63293     63294    134847    134881    134832    134894    132161    132195     33211     33264
dram[6]:      63780     63782     63694     63753     63526     63594     63290     63307    134850    134886    134808    134885    132168    132219     33208     33277
dram[7]:      63771     63783     63658     63744     63514     63601     63302     63322    134828    134888    134837    134910    132170    132165     33194     33231
dram[8]:      63784     63771     63673     63766     63519     63598     63280     63215    134849    134877    134813    134871    132110    132186     33202     33288
dram[9]:      63717     63730     63682     63767     63529     63594     63255     63216    134833    134877    134785    134876    132124    132153     33200     33235
dram[10]:      63721     63752     63693     63792     63523     63579     63235     63231    134833    134927    134813    134926    132146    132123     33231     33308
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589030 n_act=87 n_pre=71 n_req=1673 n_rd=3896 n_write=699 bw_util=0.01548
n_activity=12670 dram_eff=0.7253
bk0: 216a 593215i bk1: 212a 592911i bk2: 192a 593102i bk3: 192a 592745i bk4: 196a 592651i bk5: 196a 592375i bk6: 256a 592511i bk7: 256a 592249i bk8: 228a 592798i bk9: 228a 592355i bk10: 304a 591300i bk11: 304a 590730i bk12: 304a 591041i bk13: 300a 590658i bk14: 256a 592254i bk15: 256a 591872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246191
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589114 n_act=86 n_pre=70 n_req=1600 n_rd=3884 n_write=629 bw_util=0.0152
n_activity=12444 dram_eff=0.7253
bk0: 212a 593212i bk1: 212a 592844i bk2: 192a 593087i bk3: 192a 592739i bk4: 196a 592653i bk5: 196a 592362i bk6: 256a 592564i bk7: 256a 592418i bk8: 228a 592820i bk9: 224a 592375i bk10: 304a 591444i bk11: 304a 590839i bk12: 300a 591248i bk13: 300a 590672i bk14: 256a 592252i bk15: 256a 591876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589082 n_act=90 n_pre=74 n_req=1633 n_rd=3872 n_write=665 bw_util=0.01528
n_activity=12549 dram_eff=0.7231
bk0: 208a 593227i bk1: 208a 592981i bk2: 192a 593103i bk3: 192a 592781i bk4: 196a 592666i bk5: 196a 592405i bk6: 256a 592602i bk7: 256a 592350i bk8: 224a 592780i bk9: 224a 592384i bk10: 304a 591283i bk11: 304a 590698i bk12: 300a 590770i bk13: 300a 590670i bk14: 256a 592182i bk15: 256a 591852i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236174
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589098 n_act=90 n_pre=74 n_req=1617 n_rd=3872 n_write=649 bw_util=0.01523
n_activity=12399 dram_eff=0.7293
bk0: 208a 593189i bk1: 208a 592835i bk2: 192a 593069i bk3: 192a 592717i bk4: 196a 592673i bk5: 196a 592392i bk6: 256a 592542i bk7: 256a 592497i bk8: 224a 592820i bk9: 224a 592368i bk10: 304a 591264i bk11: 304a 590699i bk12: 300a 591013i bk13: 300a 590477i bk14: 256a 592232i bk15: 256a 591843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.234267
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589137 n_act=88 n_pre=72 n_req=1576 n_rd=3880 n_write=606 bw_util=0.01511
n_activity=12562 dram_eff=0.7142
bk0: 208a 593222i bk1: 208a 592934i bk2: 192a 593089i bk3: 192a 592736i bk4: 196a 592682i bk5: 196a 592392i bk6: 256a 592677i bk7: 256a 592367i bk8: 224a 592762i bk9: 224a 592400i bk10: 304a 591387i bk11: 304a 590708i bk12: 300a 591063i bk13: 300a 590583i bk14: 260a 592216i bk15: 260a 591948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232907
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589054 n_act=84 n_pre=68 n_req=1655 n_rd=3896 n_write=681 bw_util=0.01542
n_activity=12556 dram_eff=0.7291
bk0: 208a 593198i bk1: 208a 592852i bk2: 192a 593061i bk3: 192a 592697i bk4: 196a 592613i bk5: 196a 592372i bk6: 256a 592740i bk7: 256a 592453i bk8: 224a 592805i bk9: 224a 592337i bk10: 312a 591143i bk11: 312a 590471i bk12: 300a 591050i bk13: 300a 590524i bk14: 260a 592226i bk15: 260a 591913i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243709
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589030 n_act=86 n_pre=70 n_req=1669 n_rd=3904 n_write=693 bw_util=0.01548
n_activity=12668 dram_eff=0.7258
bk0: 208a 593185i bk1: 208a 592843i bk2: 192a 593090i bk3: 192a 592716i bk4: 200a 592638i bk5: 200a 592339i bk6: 256a 592670i bk7: 256a 592358i bk8: 224a 592791i bk9: 224a 592281i bk10: 312a 591225i bk11: 312a 590595i bk12: 300a 591087i bk13: 300a 590779i bk14: 260a 592267i bk15: 260a 591865i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241063
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=588972 n_act=86 n_pre=70 n_req=1733 n_rd=3896 n_write=759 bw_util=0.01568
n_activity=12853 dram_eff=0.7243
bk0: 208a 593227i bk1: 208a 592869i bk2: 192a 593066i bk3: 192a 592700i bk4: 200a 592610i bk5: 200a 592355i bk6: 256a 592696i bk7: 256a 592317i bk8: 224a 592760i bk9: 224a 592344i bk10: 312a 591176i bk11: 312a 590467i bk12: 300a 590894i bk13: 300a 590424i bk14: 256a 592057i bk15: 256a 591812i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.244768
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589049 n_act=86 n_pre=70 n_req=1656 n_rd=3896 n_write=682 bw_util=0.01542
n_activity=12382 dram_eff=0.7395
bk0: 208a 593138i bk1: 208a 592842i bk2: 192a 593072i bk3: 192a 592685i bk4: 200a 592601i bk5: 200a 592349i bk6: 256a 592590i bk7: 256a 592235i bk8: 224a 592818i bk9: 224a 592396i bk10: 312a 591167i bk11: 312a 590451i bk12: 300a 590835i bk13: 300a 590574i bk14: 256a 592172i bk15: 256a 591893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245426
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589025 n_act=86 n_pre=70 n_req=1680 n_rd=3896 n_write=706 bw_util=0.0155
n_activity=12550 dram_eff=0.7334
bk0: 208a 593215i bk1: 208a 592904i bk2: 192a 593058i bk3: 192a 592655i bk4: 200a 592593i bk5: 200a 592356i bk6: 256a 592602i bk7: 256a 592274i bk8: 224a 592833i bk9: 224a 592433i bk10: 312a 591150i bk11: 312a 590451i bk12: 300a 590929i bk13: 300a 590625i bk14: 256a 592269i bk15: 256a 591863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.237231
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=593783 n_nop=589052 n_act=86 n_pre=70 n_req=1653 n_rd=3896 n_write=679 bw_util=0.01541
n_activity=12415 dram_eff=0.737
bk0: 208a 593180i bk1: 208a 592896i bk2: 192a 593042i bk3: 192a 592668i bk4: 200a 592584i bk5: 200a 592335i bk6: 256a 592563i bk7: 256a 592289i bk8: 224a 592827i bk9: 224a 592330i bk10: 312a 591053i bk11: 312a 590525i bk12: 300a 590835i bk13: 300a 590511i bk14: 256a 592150i bk15: 256a 591859i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.254514

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2516, Miss = 488, Miss_rate = 0.194, Pending_hits = 1095, Reservation_fails = 0
L2_cache_bank[1]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1075, Reservation_fails = 0
L2_cache_bank[2]: Access = 2470, Miss = 486, Miss_rate = 0.197, Pending_hits = 1033, Reservation_fails = 0
L2_cache_bank[3]: Access = 2461, Miss = 485, Miss_rate = 0.197, Pending_hits = 1013, Reservation_fails = 0
L2_cache_bank[4]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1066, Reservation_fails = 0
L2_cache_bank[5]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1060, Reservation_fails = 0
L2_cache_bank[6]: Access = 2459, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[7]: Access = 2457, Miss = 484, Miss_rate = 0.197, Pending_hits = 1021, Reservation_fails = 0
L2_cache_bank[8]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1054, Reservation_fails = 0
L2_cache_bank[9]: Access = 2487, Miss = 485, Miss_rate = 0.195, Pending_hits = 1025, Reservation_fails = 0
L2_cache_bank[10]: Access = 2505, Miss = 487, Miss_rate = 0.194, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[11]: Access = 2507, Miss = 487, Miss_rate = 0.194, Pending_hits = 1090, Reservation_fails = 0
L2_cache_bank[12]: Access = 2521, Miss = 488, Miss_rate = 0.194, Pending_hits = 1103, Reservation_fails = 0
L2_cache_bank[13]: Access = 2524, Miss = 488, Miss_rate = 0.193, Pending_hits = 1106, Reservation_fails = 0
L2_cache_bank[14]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1089, Reservation_fails = 0
L2_cache_bank[15]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[16]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1014, Reservation_fails = 0
L2_cache_bank[17]: Access = 2494, Miss = 487, Miss_rate = 0.195, Pending_hits = 1055, Reservation_fails = 0
L2_cache_bank[18]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1058, Reservation_fails = 0
L2_cache_bank[19]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1052, Reservation_fails = 0
L2_cache_bank[20]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1070, Reservation_fails = 0
L2_cache_bank[21]: Access = 2496, Miss = 487, Miss_rate = 0.195, Pending_hits = 1031, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23255
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19552
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.2859
	minimum = 6
	maximum = 203
Network latency average = 14.2567
	minimum = 6
	maximum = 142
Slowest packet = 32311
Flit latency average = 13.6451
	minimum = 6
	maximum = 141
Slowest flit = 64655
Fragmentation average = 0.000867453
	minimum = 0
	maximum = 95
Injected packet rate average = 0.00342474
	minimum = 0.0028895 (at node 26)
	maximum = 0.00394648 (at node 41)
Accepted packet rate average = 0.00342474
	minimum = 0.0028895 (at node 26)
	maximum = 0.00394648 (at node 41)
Injected flit rate average = 0.00721179
	minimum = 0.00597288 (at node 26)
	maximum = 0.00853558 (at node 41)
Accepted flit rate average= 0.00721179
	minimum = 0.00619803 (at node 26)
	maximum = 0.00811654 (at node 41)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.2859 (1 samples)
	minimum = 6 (1 samples)
	maximum = 203 (1 samples)
Network latency average = 14.2567 (1 samples)
	minimum = 6 (1 samples)
	maximum = 142 (1 samples)
Flit latency average = 13.6451 (1 samples)
	minimum = 6 (1 samples)
	maximum = 141 (1 samples)
Fragmentation average = 0.000867453 (1 samples)
	minimum = 0 (1 samples)
	maximum = 95 (1 samples)
Injected packet rate average = 0.00342474 (1 samples)
	minimum = 0.0028895 (1 samples)
	maximum = 0.00394648 (1 samples)
Accepted packet rate average = 0.00342474 (1 samples)
	minimum = 0.0028895 (1 samples)
	maximum = 0.00394648 (1 samples)
Injected flit rate average = 0.00721179 (1 samples)
	minimum = 0.00597288 (1 samples)
	maximum = 0.00853558 (1 samples)
Accepted flit rate average = 0.00721179 (1 samples)
	minimum = 0.00619803 (1 samples)
	maximum = 0.00811654 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 50 sec (1010 sec)
gpgpu_simulation_rate = 30582 (inst/sec)
gpgpu_simulation_rate = 536 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 1109238
gpu_sim_insn = 15552352
gpu_ipc =      14.0208
gpu_tot_sim_cycle = 2041994
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      22.7426
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 77129
gpu_stall_icnt2sh    = 144747
partiton_reqs_in_parallel = 24327955
partiton_reqs_in_parallel_total    = 7033312
partiton_level_parallism =      21.9321
partiton_level_parallism_total  =      15.3582
partiton_reqs_in_parallel_util = 24327955
partiton_reqs_in_parallel_util_total    = 7033312
gpu_sim_cycle_parition_util = 1109233
gpu_tot_sim_cycle_parition_util    = 319780
partiton_level_parallism_util =      21.9322
partiton_level_parallism_util_total  =      21.9461
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      10.8730 GB/Sec
L2_BW_total  =       8.4481 GB/Sec
gpu_total_sim_rate=11506

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 6752
	L1I_total_cache_miss_rate = 0.0075
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 61418
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 887634
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6752
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 61418
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1508, 1285, 1358, 1283, 1437, 1285, 1362, 1291, 1442, 1221, 1291, 1219, 1370, 1221, 1297, 1223, 1443, 1221, 1294, 1221, 1371, 1223, 1302, 1224, 1266, 1081, 1140, 1078, 1205, 1080, 1145, 1082, 1202, 1014, 1079, 1014, 1144, 1013, 1084, 1022, 962, 817, 861, 814, 913, 814, 866, 816, 960, 811, 861, 812, 915, 814, 866, 817, 960, 812, 859, 813, 912, 811, 866, 818, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2179038
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2003901
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 170251
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3365548	W0_Idle:10644748	W0_Scoreboard:64482718	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 414 
maxdqlatency = 0 
maxmflatency = 660680 
averagemflatency = 8329 
max_icnt2mem_latency = 660362 
max_icnt2sh_latency = 2041993 
mrq_lat_table:18795 	979 	1415 	3761 	5939 	4453 	4689 	3496 	778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	86586 	23459 	27964 	7707 	6260 	1733 	4695 	5528 	15406 	530 	1305 	0 	548 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24457 	32820 	16561 	15486 	20211 	1429 	16365 	12871 	6836 	5426 	1635 	4588 	7607 	13327 	530 	1305 	0 	548 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	53621 	39831 	22627 	2570 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1984 	21224 	11502 	28292 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	120 	62 	82 	18 	23 	14 	25 	30 	20 	5 	1 	0 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        16       102       102       119       112        16        16 
dram[1]:        16        16        16        16        16        16        16        16        16        16        85        85        98       105        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16       102        85        87       102        16        16 
dram[3]:        16        16        16        16        16        16        16        16        16        16        85        86        96        87        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        85        85       104        77        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16       102       102        79       103        16        16 
dram[6]:        16        16        16        16        16        16        16        16        16        16       102       102       103        84        16        16 
dram[7]:        16        16        16        16        16        16        16        16        16        16       102       102       103       104        16        16 
dram[8]:        16        16        16        16        16        16        16        16        16        16       102       102        95        71        16        16 
dram[9]:        16        16        16        16        16        16        16        16        16        16       102       102        98        87        16        16 
dram[10]:        16        16        16        16        16        16        16        16        16        16       102       102        95        79        16        16 
maximum service time to same row:
dram[0]:    686344    691547    203120    687064    657811    660074    658683    666213    693913    694411    689463    691191    694490    694493    658685    662727 
dram[1]:    694991    689323    684301    684216    656241    659472    663342    666219    693890    694426    691105    684214    694427    694484    663344    663928 
dram[2]:    690472    692864    687059    173445    656002    658352    662155    663812    690445    695036    696272    687696    694490    694491    662158    663814 
dram[3]:    692858    689943    685972    173433    656651    659478    659815    663313    694523    693952    685971    689788    694460    693794    659817    663315 
dram[4]:    685795    688143    173988    685747    656221    658431    659891    663313    695080    688141    689178    689789    693780    693244    659893    663913 
dram[5]:    693345    690427    686266    685651    657251    657214    663309    659831    696142    695687    686264    685649    693244    692947    658755    659832 
dram[6]:    685869    685804    173373    684769    657261    656711    663311    662184    695046    694472    690909    684767    693496    693490    663266    662185 
dram[7]:    689467    686894    687791    686032    657126    656804    662485    659240    689465    694906    687789    687729    692992    693780    663376    659242 
dram[8]:    693726    686505    685353    173943    657258    657169    666131    659856    691453    694613    685350    684376    693793    693192    666133    659859 
dram[9]:    689103    692364    684316    687719    657175    657184    666126    658676    694467    694467    684313    687718    693763    693826    663392    658678 
dram[10]:    686380    692212    684321    688334    657239    656265    666121    659240    693378    689358    684317    688331    693826    693243    659844    659242 
average row accesses per activate:
dram[0]:  3.745098  3.454545  4.093023  4.292683  3.640000  3.480769  3.568965  3.631579  3.415385  3.523809  5.658228  5.734177  6.261539  6.360656  4.020408  3.716981 
dram[1]:  3.653846  3.937500  3.911111  4.000000  3.549020  3.770833  3.338710  3.393443  3.827586  3.453125  5.164706  4.898876  5.681818  5.291667  3.862745  4.104167 
dram[2]:  3.836735  3.836735  3.744681  4.631579  3.770833  4.113636  3.387097  3.500000  3.384615  3.859649  5.935065  5.645570  4.884615  5.492754  4.500000  3.960000 
dram[3]:  3.418182  3.547170  4.400000  4.400000  3.549020  3.549020  3.442623  3.387097  3.606557  3.728814  5.068965  5.317647  5.080000  5.095891  3.882353  3.735849 
dram[4]:  3.547170  3.615385  4.631579  4.093023  3.500000  3.640000  3.387097  3.134328  3.606557  3.606557  5.268293  5.094118  5.263889  4.905406  4.145833  3.685185 
dram[5]:  3.357143  3.547170  3.744681  3.826087  3.480769  3.351852  3.134328  3.088235  3.666667  3.793103  5.518072  5.851852  5.228571  5.953846  3.372881  3.754717 
dram[6]:  3.357143  3.481482  4.631579  4.190476  3.327273  3.327273  3.134328  3.181818  3.548387  3.235294  5.886076  5.552941  5.450704  5.013514  3.685185  4.326087 
dram[7]:  3.454545  3.916667  3.384615  3.520000  3.285714  3.172414  3.181818  3.134328  3.606557  3.492064  5.734940  6.025316  4.975308  6.184616  3.773585  5.000000 
dram[8]:  3.916667  3.298246  3.520000  4.512821  3.407408  4.000000  3.134328  3.333333  3.928571  3.859649  5.518072  6.077922  5.791045  5.267606  5.128205  4.651163 
dram[9]:  3.241379  3.133333  4.756757  5.500000  4.088889  4.000000  3.333333  3.333333  3.793103  3.793103  6.549296  7.151515  5.297297  5.757576  4.255319  4.400000 
dram[10]:  3.357143  3.615385  4.190476  4.400000  3.978261  4.066667  3.442623  3.387097  3.793103  3.666667  6.746479  6.166667  5.661765  5.507463  4.040816  4.400000 
average row locality = 44305/10313 = 4.296034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       150       149       144       144       145       145       170       170       185       185       204       204       198       197       160       160 
dram[1]:       149       149       144       144       145       145       170       170       185       184       204       204       197       197       160       160 
dram[2]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[3]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       160       160 
dram[4]:       148       148       144       144       145       145       172       172       184       184       204       204       197       197       161       161 
dram[5]:       148       148       144       144       145       145       172       172       184       184       206       206       197       197       161       161 
dram[6]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[7]:       149       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[8]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       161 
dram[9]:       148       148       144       144       146       146       172       172       184       184       206       206       197       197       161       160 
dram[10]:       148       148       144       144       146       146       172       172       184       184       206       206       195       195       160       160 
total reads: 29831
bank skew: 206/144 = 1.43
chip skew: 2717/2707 = 1.00
number of total write accesses:
dram[0]:        41        41        32        32        37        36        37        37        37        37       243       249       209       191        37        37 
dram[1]:        41        40        32        32        36        36        37        37        37        37       235       232       178       184        37        37 
dram[2]:        40        40        32        32        36        36        38        38        36        36       253       242       184       182        38        38 
dram[3]:        40        40        32        32        36        36        38        38        36        36       237       248       184       175        38        38 
dram[4]:        40        40        32        32        37        37        38        38        36        36       228       229       182       166        38        38 
dram[5]:        40        40        32        32        36        36        38        38        36        36       252       268       169       190        38        38 
dram[6]:        40        40        32        32        37        37        38        38        36        36       259       266       190       174        38        38 
dram[7]:        41        40        32        32        38        38        38        38        36        36       270       270       206       205        39        39 
dram[8]:        40        40        32        32        38        38        38        38        36        36       252       262       191       177        39        39 
dram[9]:        40        40        32        32        38        38        38        38        36        36       259       266       195       183        39        38 
dram[10]:        40        40        32        32        37        37        38        38        36        36       273       238       190       174        38        38 
total reads: 14474
bank skew: 273/32 = 8.53
chip skew: 1398/1247 = 1.12
average mf latency per bank:
dram[0]:      36119     36335     24585     24993     29787     33063     98979     95522     26512     27433     23622     23132     17740     18065     29311     29156
dram[1]:      35957     36287     25083     25110     33262     33108     98590     98237     27021     27291     23843     24129     18894     18552     29963     29774
dram[2]:      36830     37373     24789     24748     33094     33153     97254     97834     27327     26929     22968     23626     18845     19290     29563     29215
dram[3]:      37729     36762     24769     24716     33135     33703     94693     94329     29307     28971     23101     22436     19039     19690     28898     29539
dram[4]:      36530     36965     25134     25127     33289     33013     94220     97356     28803     28708     23613     23736     19261     19831     30019     30135
dram[5]:      37549     37611     25076     25511     33231     33246     98017     94881     27930     28259     23815     23191     19784     18512     29846     29433
dram[6]:      37220     37303     25228     25390     40286     40073     95035     94930     27508     28018     23314     22657     18688     19745     29250     29189
dram[7]:     175965     37153     26112     25400     40713     40175     98271     97235     28416     27156     22725     22645     18510     18040     30942     30179
dram[8]:      37055     37036     25137     24410     36805     36824     97650     94438     27077     26400     23632     23138     18664     19331     29563     29600
dram[9]:      36312     35422     24747     25100     39929     40059     87735     90736     27491     27598     22943     22200     17758     18309     29879     30953
dram[10]:      35455     35765     25058     24644     40188     33017     90639     90874     27781     27846     22187     24082     17765     18450     30609     30508
maximum mf latency per bank:
dram[0]:      63758     63772     63703     63787    657534    659791    660030    659604    134836    134910    134856    134957    132158    132183    120196    120208
dram[1]:      63770     63781     63709     63806    659791    659182    659585    659642    134855    134907    134850    134948    132109    132164    120191    119674
dram[2]:      63765     63781     63714     63733    659195    658929    659608    659661    134846    134885    134849    135001    132133    132212    119654    119666
dram[3]:      63759     63772     63668     63764    659157    659158    660639    660680    134859    134914    134825    134903    132122    132142    119668    119660
dram[4]:      63763     63798     63699     63759    658957    658859    659648    659601    134861    134918    134828    134874    132113    132194    119656    119651
dram[5]:      63789     63791     63676     63756    658090    658101    659559    660053    134847    134881    134832    134894    132161    132195    119659    119455
dram[6]:      63780     63782     63694     63753    659228    659237    660006    660033    134850    134886    134808    134885    132168    132219    120159    120162
dram[7]:      63771     63783     63658     63744    659241    659226    660006    660077    134828    134888    134837    134910    132170    132165    120175    120205
dram[8]:      63784     63771     63673     63766    659237    659247    660115    660166    134849    134877    134813    134871    132110    132186    120170    120215
dram[9]:      63717     63730     63682     63767    658663    658665    660099    660143    134833    134877    134785    134876    132124    132153    120188    120216
dram[10]:      63721     63752     63693     63792    658666    658679    659567    660045    134833    134927    134813    134926    132146    132123    120193    120217
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637571 n_act=922 n_pre=906 n_req=4043 n_rd=10840 n_write=3235 bw_util=0.01061
n_activity=43491 dram_eff=0.6473
bk0: 600a 2648384i bk1: 596a 2647557i bk2: 576a 2649129i bk3: 576a 2648486i bk4: 580a 2648748i bk5: 580a 2647827i bk6: 680a 2648042i bk7: 680a 2647294i bk8: 740a 2648122i bk9: 740a 2647182i bk10: 816a 2645707i bk11: 816a 2644605i bk12: 792a 2645796i bk13: 788a 2644966i bk14: 640a 2647796i bk15: 640a 2646614i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106341
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637589 n_act=944 n_pre=928 n_req=3975 n_rd=10828 n_write=3185 bw_util=0.01056
n_activity=43247 dram_eff=0.648
bk0: 596a 2647869i bk1: 596a 2647161i bk2: 576a 2648916i bk3: 576a 2648153i bk4: 580a 2648934i bk5: 580a 2648125i bk6: 680a 2648273i bk7: 680a 2647564i bk8: 740a 2648675i bk9: 736a 2647329i bk10: 816a 2645730i bk11: 816a 2644342i bk12: 788a 2645661i bk13: 788a 2644687i bk14: 640a 2647717i bk15: 640a 2646959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.103458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637617 n_act=916 n_pre=900 n_req=4009 n_rd=10832 n_write=3209 bw_util=0.01058
n_activity=43620 dram_eff=0.6438
bk0: 592a 2648143i bk1: 592a 2647070i bk2: 576a 2648641i bk3: 576a 2648379i bk4: 580a 2648687i bk5: 580a 2647818i bk6: 688a 2648696i bk7: 688a 2647704i bk8: 736a 2648117i bk9: 736a 2647678i bk10: 816a 2645924i bk11: 816a 2645116i bk12: 788a 2645101i bk13: 788a 2645013i bk14: 640a 2647508i bk15: 640a 2646917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637555 n_act=957 n_pre=941 n_req=3992 n_rd=10832 n_write=3189 bw_util=0.01057
n_activity=43229 dram_eff=0.6487
bk0: 592a 2647586i bk1: 592a 2646975i bk2: 576a 2648719i bk3: 576a 2647812i bk4: 580a 2649038i bk5: 580a 2648208i bk6: 688a 2648050i bk7: 688a 2647285i bk8: 736a 2648217i bk9: 736a 2647278i bk10: 816a 2645326i bk11: 816a 2644184i bk12: 788a 2645214i bk13: 788a 2644484i bk14: 640a 2647624i bk15: 640a 2646465i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108064
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637572 n_act=954 n_pre=938 n_req=3957 n_rd=10840 n_write=3170 bw_util=0.01056
n_activity=43658 dram_eff=0.6418
bk0: 592a 2648341i bk1: 592a 2647749i bk2: 576a 2648755i bk3: 576a 2647937i bk4: 580a 2648588i bk5: 580a 2647896i bk6: 688a 2648311i bk7: 688a 2647368i bk8: 736a 2647810i bk9: 736a 2646762i bk10: 816a 2645858i bk11: 816a 2644482i bk12: 788a 2645152i bk13: 788a 2644627i bk14: 644a 2647708i bk15: 644a 2646824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.107354
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637457 n_act=972 n_pre=956 n_req=4033 n_rd=10856 n_write=3233 bw_util=0.01062
n_activity=43897 dram_eff=0.6419
bk0: 592a 2648279i bk1: 592a 2647337i bk2: 576a 2648866i bk3: 576a 2647937i bk4: 580a 2649013i bk5: 580a 2648294i bk6: 688a 2647883i bk7: 688a 2647095i bk8: 736a 2647830i bk9: 736a 2646948i bk10: 824a 2645272i bk11: 824a 2644831i bk12: 788a 2645667i bk13: 788a 2644688i bk14: 644a 2647212i bk15: 644a 2646595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.111675
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637437 n_act=972 n_pre=956 n_req=4047 n_rd=10864 n_write=3245 bw_util=0.01063
n_activity=44166 dram_eff=0.6389
bk0: 592a 2648224i bk1: 592a 2647570i bk2: 576a 2649097i bk3: 576a 2647933i bk4: 584a 2648728i bk5: 584a 2648057i bk6: 688a 2648352i bk7: 688a 2647342i bk8: 736a 2647605i bk9: 736a 2646543i bk10: 824a 2645998i bk11: 824a 2644665i bk12: 788a 2645674i bk13: 788a 2645027i bk14: 644a 2647579i bk15: 644a 2646908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.106418
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637353 n_act=977 n_pre=961 n_req=4115 n_rd=10868 n_write=3315 bw_util=0.01069
n_activity=52120 dram_eff=0.5442
bk0: 596a 2649072i bk1: 592a 2648229i bk2: 576a 2649134i bk3: 576a 2648745i bk4: 584a 2649447i bk5: 584a 2648393i bk6: 688a 2648483i bk7: 688a 2647607i bk8: 736a 2648219i bk9: 736a 2647767i bk10: 824a 2646131i bk11: 824a 2645285i bk12: 788a 2645809i bk13: 788a 2645471i bk14: 644a 2648362i bk15: 644a 2647619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.101289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637526 n_act=917 n_pre=901 n_req=4044 n_rd=10864 n_write=3266 bw_util=0.01065
n_activity=43472 dram_eff=0.6501
bk0: 592a 2648508i bk1: 592a 2647561i bk2: 576a 2648781i bk3: 576a 2648479i bk4: 584a 2648276i bk5: 584a 2648074i bk6: 688a 2647613i bk7: 688a 2646966i bk8: 736a 2648444i bk9: 736a 2647482i bk10: 824a 2645343i bk11: 824a 2644652i bk12: 788a 2645473i bk13: 788a 2644643i bk14: 644a 2648065i bk15: 644a 2647085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108346
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637578 n_act=889 n_pre=873 n_req=4063 n_rd=10860 n_write=3274 bw_util=0.01065
n_activity=43326 dram_eff=0.6524
bk0: 592a 2647994i bk1: 592a 2646892i bk2: 576a 2649210i bk3: 576a 2648297i bk4: 584a 2648932i bk5: 584a 2648421i bk6: 688a 2647610i bk7: 688a 2646654i bk8: 736a 2648055i bk9: 736a 2646960i bk10: 824a 2645433i bk11: 824a 2644272i bk12: 788a 2645256i bk13: 788a 2644324i bk14: 644a 2647636i bk15: 640a 2646948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.105504
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2653474 n_nop=2637631 n_act=894 n_pre=878 n_req=4027 n_rd=10840 n_write=3231 bw_util=0.01061
n_activity=43098 dram_eff=0.653
bk0: 592a 2648523i bk1: 592a 2647681i bk2: 576a 2649299i bk3: 576a 2648558i bk4: 584a 2648663i bk5: 584a 2648293i bk6: 688a 2647707i bk7: 688a 2646823i bk8: 736a 2648293i bk9: 736a 2647280i bk10: 824a 2645840i bk11: 824a 2644699i bk12: 780a 2645346i bk13: 780a 2644279i bk14: 640a 2647605i bk15: 640a 2646718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.108803

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7485, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1499, Reservation_fails = 0
L2_cache_bank[1]: Access = 7444, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1477, Reservation_fails = 0
L2_cache_bank[2]: Access = 7423, Miss = 1354, Miss_rate = 0.182, Pending_hits = 1443, Reservation_fails = 0
L2_cache_bank[3]: Access = 7396, Miss = 1353, Miss_rate = 0.183, Pending_hits = 1416, Reservation_fails = 0
L2_cache_bank[4]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1468, Reservation_fails = 0
L2_cache_bank[5]: Access = 7404, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[6]: Access = 7399, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1432, Reservation_fails = 0
L2_cache_bank[7]: Access = 7402, Miss = 1354, Miss_rate = 0.183, Pending_hits = 1420, Reservation_fails = 0
L2_cache_bank[8]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1456, Reservation_fails = 0
L2_cache_bank[9]: Access = 7432, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1431, Reservation_fails = 0
L2_cache_bank[10]: Access = 7450, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1473, Reservation_fails = 0
L2_cache_bank[11]: Access = 7447, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1500, Reservation_fails = 0
L2_cache_bank[12]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1505, Reservation_fails = 0
L2_cache_bank[13]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1497, Reservation_fails = 0
L2_cache_bank[14]: Access = 25505, Miss = 1359, Miss_rate = 0.053, Pending_hits = 1629, Reservation_fails = 0
L2_cache_bank[15]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1502, Reservation_fails = 0
L2_cache_bank[16]: Access = 7503, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1436, Reservation_fails = 0
L2_cache_bank[17]: Access = 7474, Miss = 1358, Miss_rate = 0.182, Pending_hits = 1455, Reservation_fails = 0
L2_cache_bank[18]: Access = 7498, Miss = 1358, Miss_rate = 0.181, Pending_hits = 1461, Reservation_fails = 0
L2_cache_bank[19]: Access = 7470, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1454, Reservation_fails = 0
L2_cache_bank[20]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1470, Reservation_fails = 0
L2_cache_bank[21]: Access = 7465, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1426, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 32323
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64224
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 25211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55554
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6885
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 200
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 215.051
	minimum = 6
	maximum = 5481
Network latency average = 121.082
	minimum = 6
	maximum = 3045
Slowest packet = 109976
Flit latency average = 72.519
	minimum = 6
	maximum = 3045
Slowest flit = 231190
Fragmentation average = 0.0575312
	minimum = 0
	maximum = 970
Injected packet rate average = 0.00229426
	minimum = 0.00192475 (at node 17)
	maximum = 0.0103715 (at node 42)
Accepted packet rate average = 0.00229426
	minimum = 0.00192475 (at node 17)
	maximum = 0.0103715 (at node 42)
Injected flit rate average = 0.00540205
	minimum = 0.00340685 (at node 17)
	maximum = 0.04644 (at node 42)
Accepted flit rate average= 0.00540205
	minimum = 0.00425022 (at node 31)
	maximum = 0.0124009 (at node 42)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 117.169 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2842 (2 samples)
Network latency average = 67.6695 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593.5 (2 samples)
Flit latency average = 43.082 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1593 (2 samples)
Fragmentation average = 0.0291993 (2 samples)
	minimum = 0 (2 samples)
	maximum = 532.5 (2 samples)
Injected packet rate average = 0.0028595 (2 samples)
	minimum = 0.00240712 (2 samples)
	maximum = 0.00715901 (2 samples)
Accepted packet rate average = 0.0028595 (2 samples)
	minimum = 0.00240712 (2 samples)
	maximum = 0.00715901 (2 samples)
Injected flit rate average = 0.00630692 (2 samples)
	minimum = 0.00468986 (2 samples)
	maximum = 0.0274878 (2 samples)
Accepted flit rate average = 0.00630692 (2 samples)
	minimum = 0.00522412 (2 samples)
	maximum = 0.0102587 (2 samples)
Injected packet size average = 2.2056 (2 samples)
Accepted packet size average = 2.2056 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 7 min, 16 sec (4036 sec)
gpgpu_simulation_rate = 11506 (inst/sec)
gpgpu_simulation_rate = 505 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6715 Tlb_hit: 4676 Tlb_miss: 2039 Tlb_hit_rate: 0.696351
Shader1: Tlb_access: 6714 Tlb_hit: 4644 Tlb_miss: 2070 Tlb_hit_rate: 0.691689
Shader2: Tlb_access: 6647 Tlb_hit: 4652 Tlb_miss: 1995 Tlb_hit_rate: 0.699865
Shader3: Tlb_access: 6595 Tlb_hit: 4584 Tlb_miss: 2011 Tlb_hit_rate: 0.695072
Shader4: Tlb_access: 6530 Tlb_hit: 4486 Tlb_miss: 2044 Tlb_hit_rate: 0.686983
Shader5: Tlb_access: 6421 Tlb_hit: 4370 Tlb_miss: 2051 Tlb_hit_rate: 0.680579
Shader6: Tlb_access: 6488 Tlb_hit: 4456 Tlb_miss: 2032 Tlb_hit_rate: 0.686806
Shader7: Tlb_access: 6706 Tlb_hit: 4587 Tlb_miss: 2119 Tlb_hit_rate: 0.684014
Shader8: Tlb_access: 6259 Tlb_hit: 4264 Tlb_miss: 1995 Tlb_hit_rate: 0.681259
Shader9: Tlb_access: 6726 Tlb_hit: 4666 Tlb_miss: 2060 Tlb_hit_rate: 0.693726
Shader10: Tlb_access: 6487 Tlb_hit: 4512 Tlb_miss: 1975 Tlb_hit_rate: 0.695545
Shader11: Tlb_access: 6478 Tlb_hit: 4497 Tlb_miss: 1981 Tlb_hit_rate: 0.694196
Shader12: Tlb_access: 6640 Tlb_hit: 4604 Tlb_miss: 2036 Tlb_hit_rate: 0.693374
Shader13: Tlb_access: 6481 Tlb_hit: 4487 Tlb_miss: 1994 Tlb_hit_rate: 0.692331
Shader14: Tlb_access: 6494 Tlb_hit: 4492 Tlb_miss: 2002 Tlb_hit_rate: 0.691715
Shader15: Tlb_access: 6279 Tlb_hit: 4384 Tlb_miss: 1895 Tlb_hit_rate: 0.698200
Shader16: Tlb_access: 6487 Tlb_hit: 4479 Tlb_miss: 2008 Tlb_hit_rate: 0.690458
Shader17: Tlb_access: 6205 Tlb_hit: 4284 Tlb_miss: 1921 Tlb_hit_rate: 0.690411
Shader18: Tlb_access: 6537 Tlb_hit: 4480 Tlb_miss: 2057 Tlb_hit_rate: 0.685330
Shader19: Tlb_access: 6370 Tlb_hit: 4354 Tlb_miss: 2016 Tlb_hit_rate: 0.683517
Shader20: Tlb_access: 6437 Tlb_hit: 4456 Tlb_miss: 1981 Tlb_hit_rate: 0.692248
Shader21: Tlb_access: 6382 Tlb_hit: 4363 Tlb_miss: 2019 Tlb_hit_rate: 0.683641
Shader22: Tlb_access: 6378 Tlb_hit: 4380 Tlb_miss: 1998 Tlb_hit_rate: 0.686736
Shader23: Tlb_access: 6206 Tlb_hit: 4294 Tlb_miss: 1912 Tlb_hit_rate: 0.691911
Shader24: Tlb_access: 6419 Tlb_hit: 4385 Tlb_miss: 2034 Tlb_hit_rate: 0.683128
Shader25: Tlb_access: 6543 Tlb_hit: 4541 Tlb_miss: 2002 Tlb_hit_rate: 0.694024
Shader26: Tlb_access: 6613 Tlb_hit: 4574 Tlb_miss: 2039 Tlb_hit_rate: 0.691668
Shader27: Tlb_access: 6456 Tlb_hit: 4432 Tlb_miss: 2024 Tlb_hit_rate: 0.686493
Tlb_tot_access: 181693 Tlb_tot_hit: 125383, Tlb_tot_miss: 56310, Tlb_tot_hit_rate: 0.690082
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 197 Tlb_invalidate: 185 Tlb_evict: 0 Tlb_page_evict: 185
Shader1: Tlb_validate: 192 Tlb_invalidate: 180 Tlb_evict: 0 Tlb_page_evict: 180
Shader2: Tlb_validate: 182 Tlb_invalidate: 170 Tlb_evict: 0 Tlb_page_evict: 170
Shader3: Tlb_validate: 189 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader4: Tlb_validate: 185 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader5: Tlb_validate: 184 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader6: Tlb_validate: 195 Tlb_invalidate: 183 Tlb_evict: 0 Tlb_page_evict: 183
Shader7: Tlb_validate: 189 Tlb_invalidate: 177 Tlb_evict: 0 Tlb_page_evict: 177
Shader8: Tlb_validate: 190 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader9: Tlb_validate: 203 Tlb_invalidate: 191 Tlb_evict: 0 Tlb_page_evict: 191
Shader10: Tlb_validate: 179 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader11: Tlb_validate: 187 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader12: Tlb_validate: 191 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader13: Tlb_validate: 185 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader14: Tlb_validate: 186 Tlb_invalidate: 174 Tlb_evict: 0 Tlb_page_evict: 174
Shader15: Tlb_validate: 187 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Shader16: Tlb_validate: 176 Tlb_invalidate: 164 Tlb_evict: 0 Tlb_page_evict: 164
Shader17: Tlb_validate: 181 Tlb_invalidate: 169 Tlb_evict: 0 Tlb_page_evict: 169
Shader18: Tlb_validate: 184 Tlb_invalidate: 172 Tlb_evict: 0 Tlb_page_evict: 172
Shader19: Tlb_validate: 190 Tlb_invalidate: 178 Tlb_evict: 0 Tlb_page_evict: 178
Shader20: Tlb_validate: 179 Tlb_invalidate: 167 Tlb_evict: 0 Tlb_page_evict: 167
Shader21: Tlb_validate: 188 Tlb_invalidate: 176 Tlb_evict: 0 Tlb_page_evict: 176
Shader22: Tlb_validate: 183 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader23: Tlb_validate: 183 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader24: Tlb_validate: 191 Tlb_invalidate: 179 Tlb_evict: 0 Tlb_page_evict: 179
Shader25: Tlb_validate: 183 Tlb_invalidate: 171 Tlb_evict: 0 Tlb_page_evict: 171
Shader26: Tlb_validate: 185 Tlb_invalidate: 173 Tlb_evict: 0 Tlb_page_evict: 173
Shader27: Tlb_validate: 187 Tlb_invalidate: 175 Tlb_evict: 0 Tlb_page_evict: 175
Tlb_tot_valiate: 5231 Tlb_invalidate: 4895, Tlb_tot_evict: 0, Tlb_tot_evict page: 4895
========================================TLB statistics(thrashing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thrash: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2039 Page_hit: 876 Page_miss: 1163 Page_hit_rate: 0.429622
Shader1: Page_table_access:2070 Page_hit: 909 Page_miss: 1161 Page_hit_rate: 0.439130
Shader2: Page_table_access:1995 Page_hit: 818 Page_miss: 1177 Page_hit_rate: 0.410025
Shader3: Page_table_access:2011 Page_hit: 822 Page_miss: 1189 Page_hit_rate: 0.408752
Shader4: Page_table_access:2044 Page_hit: 891 Page_miss: 1153 Page_hit_rate: 0.435910
Shader5: Page_table_access:2051 Page_hit: 982 Page_miss: 1069 Page_hit_rate: 0.478791
Shader6: Page_table_access:2032 Page_hit: 881 Page_miss: 1151 Page_hit_rate: 0.433563
Shader7: Page_table_access:2119 Page_hit: 902 Page_miss: 1217 Page_hit_rate: 0.425673
Shader8: Page_table_access:1995 Page_hit: 838 Page_miss: 1157 Page_hit_rate: 0.420050
Shader9: Page_table_access:2060 Page_hit: 928 Page_miss: 1132 Page_hit_rate: 0.450485
Shader10: Page_table_access:1975 Page_hit: 871 Page_miss: 1104 Page_hit_rate: 0.441013
Shader11: Page_table_access:1981 Page_hit: 796 Page_miss: 1185 Page_hit_rate: 0.401817
Shader12: Page_table_access:2036 Page_hit: 796 Page_miss: 1240 Page_hit_rate: 0.390963
Shader13: Page_table_access:1994 Page_hit: 825 Page_miss: 1169 Page_hit_rate: 0.413741
Shader14: Page_table_access:2002 Page_hit: 901 Page_miss: 1101 Page_hit_rate: 0.450050
Shader15: Page_table_access:1895 Page_hit: 791 Page_miss: 1104 Page_hit_rate: 0.417414
Shader16: Page_table_access:2008 Page_hit: 911 Page_miss: 1097 Page_hit_rate: 0.453685
Shader17: Page_table_access:1921 Page_hit: 847 Page_miss: 1074 Page_hit_rate: 0.440916
Shader18: Page_table_access:2057 Page_hit: 904 Page_miss: 1153 Page_hit_rate: 0.439475
Shader19: Page_table_access:2016 Page_hit: 791 Page_miss: 1225 Page_hit_rate: 0.392361
Shader20: Page_table_access:1981 Page_hit: 821 Page_miss: 1160 Page_hit_rate: 0.414437
Shader21: Page_table_access:2019 Page_hit: 878 Page_miss: 1141 Page_hit_rate: 0.434869
Shader22: Page_table_access:1998 Page_hit: 871 Page_miss: 1127 Page_hit_rate: 0.435936
Shader23: Page_table_access:1912 Page_hit: 816 Page_miss: 1096 Page_hit_rate: 0.426778
Shader24: Page_table_access:2034 Page_hit: 848 Page_miss: 1186 Page_hit_rate: 0.416912
Shader25: Page_table_access:2002 Page_hit: 944 Page_miss: 1058 Page_hit_rate: 0.471528
Shader26: Page_table_access:2039 Page_hit: 919 Page_miss: 1120 Page_hit_rate: 0.450711
Shader27: Page_table_access:2024 Page_hit: 1056 Page_miss: 968 Page_hit_rate: 0.521739
Page_table_tot_access: 56310 Page_tot_hit: 24433, Page_tot_miss 31877, Page_tot_hit_rate: 0.433902 Page_tot_fault: 65 Page_tot_pending: 31812
Total_memory_access_page_fault: 65, Average_latency: 1553823.625000
========================================Page thrashing statistics==============================
Page_validate: 1403 Page_evict_dirty: 223 Page_evict_not_dirty: 28
Page_tot_thrash: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.908887
[0-25]: 0.178227, [26-50]: 0.003421, [51-75]: 0.021466, [76-100]: 0.796887
Pcie_write_utilization: 0.203137
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   541930 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(215.921677)
F:   223063----T:   225668 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   225668----T:   233908 	 St: 80241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   233908----T:   237720 	 St: 802b0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   237720----T:   244132 	 St: 802b5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   244132----T:   246737 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246737----T:   254977 	 St: 802c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   254977----T:   257582 	 St: 802d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   257582----T:   273277 	 St: 802d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   273277----T:   275882 	 St: 808e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275882----T:   284122 	 St: 808e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   284750----T:   287550 	 St: 802f0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   287550----T:   317803 	 St: 802f2000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   321710----T:   324315 	 St: 80330000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324315----T:   385151 	 St: 80331000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   394033----T:   396638 	 St: 80250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   396638----T:   404878 	 St: 80251000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   404878----T:   407483 	 St: 803b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   407483----T:   528572 	 St: 803b1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:   530774----T:   533379 	 St: 808f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   533379----T:   541619 	 St: 808f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   541930----T:   544535 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   541930----T:   550170 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   552775----T:   555380 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   552775----T:   561015 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   563620----T:   566225 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   563620----T:   579315 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   581920----T:   584525 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   581920----T:   612643 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   615248----T:   617853 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   615248----T:   676084 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   678689----T:   681294 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   678689----T:   708001 	 St: 0 Sz: 245760 	 Sm: 0 	 T: device_sync(19.792032)
F:   932756----T:  2041994 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(748.979065)
F:   933529----T:   936134 	 St: 80280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   936134----T:   944374 	 St: 80281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   944563----T:   947993 	 St: 806c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   947993----T:   954858 	 St: 806c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   954858----T:   957944 	 St: 806d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   957944----T:   965266 	 St: 806d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   965266----T:   969485 	 St: 806e0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   969485----T:   982840 	 St: 806e6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   982840----T:   986270 	 St: 804b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   986270----T:   993135 	 St: 804b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   993135----T:   995740 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   995740----T:  1003980 	 St: 804c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  1003980----T:  1006585 	 St: 804d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1006585----T:  1022280 	 St: 804d1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  1027042----T:  1032116 	 St: 80700000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1032116----T:  1059548 	 St: 80708000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F:  1059548----T:  1062153 	 St: 804f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1062153----T:  1092876 	 St: 804f1000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:  1104876----T:  1109095 	 St: 80740000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1109095----T:  1167578 	 St: 80746000 Sz: 499712 	 Sm: 0 	 T: memcpy_h2d(39.488857)
F:  1167578----T:  1171390 	 St: 80530000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1171390----T:  1230343 	 St: 80535000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:  1264102----T:  1266707 	 St: 807c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1264102----T:  1266707 	 St: 806dc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1266707----T:  1269312 	 St: 80776000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1269312----T:  1271917 	 St: 8055c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1271917----T:  1274522 	 St: 806db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1274522----T:  1277127 	 St: 804bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1277127----T:  1279732 	 St: 80507000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1279732----T:  1282337 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1282337----T:  1284942 	 St: 80283000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1284942----T:  1287547 	 St: 80734000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1287547----T:  1290152 	 St: 80249000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1290152----T:  1292757 	 St: 804f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1292757----T:  1295362 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1295362----T:  1297967 	 St: 80529000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1297967----T:  1300572 	 St: 80729000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1300572----T:  1303177 	 St: 8074f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1303177----T:  1305782 	 St: 8053d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1305782----T:  1308387 	 St: 80540000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1308387----T:  1310992 	 St: 804d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1310992----T:  1313597 	 St: 8077b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1313597----T:  1316202 	 St: 8028a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1316202----T:  1318807 	 St: 80748000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1318807----T:  1321412 	 St: 8072f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1321412----T:  1324017 	 St: 8075d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1324017----T:  1326622 	 St: 80563000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1326622----T:  1329227 	 St: 80720000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1329227----T:  1331832 	 St: 806e6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1331832----T:  1334437 	 St: 8055a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1334437----T:  1337042 	 St: 8073a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1337042----T:  1339647 	 St: 80759000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1339647----T:  1342252 	 St: 80716000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1342252----T:  1344857 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1344857----T:  1347462 	 St: 804b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1347462----T:  1350067 	 St: 806cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1350067----T:  1352672 	 St: 80531000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1352672----T:  1355277 	 St: 804e3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1355277----T:  1357882 	 St: 80704000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1357882----T:  1360487 	 St: 804e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1360487----T:  1363092 	 St: 8057a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1363092----T:  1365697 	 St: 80703000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1365697----T:  1368302 	 St: 804ba000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1368302----T:  1370907 	 St: 80750000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1370907----T:  1373512 	 St: 8055f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1373512----T:  1376117 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1376117----T:  1378722 	 St: 8073c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1378722----T:  1381327 	 St: 80508000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1381327----T:  1383932 	 St: 804cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1383932----T:  1386537 	 St: 80560000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1386537----T:  1389142 	 St: 80558000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1389142----T:  1391747 	 St: 8056d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1391747----T:  1394352 	 St: 8057d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1394352----T:  1396957 	 St: 80570000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1396957----T:  1399562 	 St: 80780000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1399562----T:  1402167 	 St: 80532000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1402167----T:  1404772 	 St: 806f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1404772----T:  1407377 	 St: 804c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1407377----T:  1409982 	 St: 80520000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1409982----T:  1412587 	 St: 8056b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1412587----T:  1415192 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1415192----T:  1417797 	 St: 8077e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1417797----T:  1420402 	 St: 8075b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1420402----T:  1423007 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1423007----T:  1425612 	 St: 806c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1425612----T:  1428217 	 St: 806f9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1428217----T:  1430822 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1430822----T:  1433427 	 St: 80519000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1433427----T:  1436032 	 St: 80766000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1436032----T:  1438637 	 St: 806c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1438637----T:  1441242 	 St: 8051e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1441242----T:  1443847 	 St: 8028e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1443847----T:  1446452 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1446452----T:  1449057 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1449057----T:  1451662 	 St: 80289000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1451662----T:  1454267 	 St: 80572000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1454267----T:  1456872 	 St: 80775000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1456872----T:  1459477 	 St: 804f8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1459477----T:  1462082 	 St: 80722000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1462082----T:  1464687 	 St: 804dd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1464687----T:  1467292 	 St: 806ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1467292----T:  1469897 	 St: 80724000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1469897----T:  1472502 	 St: 8051a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1472502----T:  1475107 	 St: 80585000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1475107----T:  1477712 	 St: 804cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1477712----T:  1480317 	 St: 80584000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1480317----T:  1482922 	 St: 8050b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1482922----T:  1485527 	 St: 806ee000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1485527----T:  1488132 	 St: 80746000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1488132----T:  1490737 	 St: 80754000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1490737----T:  1493342 	 St: 80760000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1493342----T:  1495947 	 St: 80524000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1495947----T:  1498552 	 St: 80717000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1498552----T:  1501157 	 St: 80581000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1501157----T:  1503762 	 St: 8050a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1503762----T:  1506367 	 St: 80574000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1506367----T:  1508972 	 St: 8052f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1508972----T:  1511577 	 St: 804e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1511577----T:  1514182 	 St: 8054c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1514182----T:  1516787 	 St: 80241000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1516787----T:  1519392 	 St: 80737000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1519392----T:  1521997 	 St: 80246000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1521997----T:  1524602 	 St: 804c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1524602----T:  1527207 	 St: 80568000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1527207----T:  1529812 	 St: 804de000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1529812----T:  1532417 	 St: 804f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1532417----T:  1535022 	 St: 806d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1535022----T:  1537627 	 St: 80761000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1537627----T:  1540232 	 St: 80516000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1540232----T:  1542837 	 St: 806e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1542837----T:  1545442 	 St: 80709000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1545442----T:  1548047 	 St: 80537000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1548047----T:  1550652 	 St: 80511000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1550652----T:  1553257 	 St: 8070f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1553257----T:  1555862 	 St: 80282000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1555862----T:  1558467 	 St: 8076b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1558467----T:  1561072 	 St: 8050e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1561072----T:  1563677 	 St: 80564000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1563677----T:  1566282 	 St: 8072a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1566282----T:  1568887 	 St: 80733000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1568887----T:  1571492 	 St: 8057e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1571492----T:  1574097 	 St: 80784000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1574097----T:  1576702 	 St: 8076a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1576702----T:  1579307 	 St: 806fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1579307----T:  1581912 	 St: 806cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1581912----T:  1584517 	 St: 8077c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1584517----T:  1587122 	 St: 806c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1587122----T:  1589727 	 St: 806c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1589727----T:  1592332 	 St: 80771000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1592332----T:  1594937 	 St: 804ea000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1594937----T:  1597542 	 St: 80758000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1597542----T:  1600147 	 St: 8070d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1600147----T:  1602752 	 St: 80541000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1602752----T:  1605357 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1605357----T:  1607962 	 St: 80534000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1607962----T:  1610567 	 St: 806df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1610567----T:  1613172 	 St: 806da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1613172----T:  1615777 	 St: 80751000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1615777----T:  1618382 	 St: 8075c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1618382----T:  1620987 	 St: 806d1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1620987----T:  1623592 	 St: 80787000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1623592----T:  1626197 	 St: 8052d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1626197----T:  1628802 	 St: 8071a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1628802----T:  1631407 	 St: 80556000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1631407----T:  1634012 	 St: 8071f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1634012----T:  1636617 	 St: 80552000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1636617----T:  1639222 	 St: 80565000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1639222----T:  1641827 	 St: 80732000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1641827----T:  1644432 	 St: 80701000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1644432----T:  1647037 	 St: 8071e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1647037----T:  1649642 	 St: 80708000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1649642----T:  1652247 	 St: 804df000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1652247----T:  1654852 	 St: 806fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1654852----T:  1657457 	 St: 8055b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1657457----T:  1660062 	 St: 8071b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1660062----T:  1662667 	 St: 804bc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1662667----T:  1665272 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1665272----T:  1667877 	 St: 80705000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1667877----T:  1670482 	 St: 80567000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1670482----T:  1673087 	 St: 8070b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1673087----T:  1675692 	 St: 80774000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1675692----T:  1678297 	 St: 806f1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1678297----T:  1680902 	 St: 80247000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1680902----T:  1683507 	 St: 80545000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1683507----T:  1686112 	 St: 80512000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1686112----T:  1688717 	 St: 806ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1688717----T:  1691322 	 St: 806fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1691322----T:  1693927 	 St: 80287000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1693927----T:  1696532 	 St: 806d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1696532----T:  1699137 	 St: 806ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1699137----T:  1701742 	 St: 804e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1701742----T:  1704347 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1704347----T:  1706952 	 St: 8073f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1706952----T:  1709557 	 St: 80577000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1709557----T:  1712162 	 St: 80526000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1712162----T:  1714767 	 St: 806d5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1714767----T:  1717372 	 St: 804bf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1717372----T:  1719977 	 St: 80550000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1719977----T:  1722582 	 St: 80240000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1722582----T:  1725187 	 St: 80518000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1725187----T:  1727792 	 St: 804c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1727792----T:  1730397 	 St: 80566000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1730397----T:  1733002 	 St: 80723000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1733002----T:  1735607 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1735607----T:  1738212 	 St: 80706000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1738212----T:  1740817 	 St: 806cb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1740817----T:  1743422 	 St: 80730000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1743422----T:  1746027 	 St: 80561000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1746027----T:  1748632 	 St: 80728000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1748632----T:  1751237 	 St: 80789000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1751237----T:  1753842 	 St: 806cc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1753842----T:  1756447 	 St: 80713000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1756447----T:  1759052 	 St: 8076c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1759052----T:  1761657 	 St: 804be000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1761657----T:  1764262 	 St: 80719000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1764262----T:  1766867 	 St: 80779000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1766867----T:  1769472 	 St: 80714000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1769472----T:  1772077 	 St: 806f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1772077----T:  1774682 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1774682----T:  1777287 	 St: 806e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1777287----T:  1779892 	 St: 80536000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1779892----T:  1782497 	 St: 80285000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1782497----T:  1785102 	 St: 80554000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1785102----T:  1787707 	 St: 806e1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1787707----T:  1790312 	 St: 804fc000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1790312----T:  1792917 	 St: 8028d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1792917----T:  1795522 	 St: 806f0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1795522----T:  1798127 	 St: 8055e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1798127----T:  1800732 	 St: 80736000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1800732----T:  1803337 	 St: 804c9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1803337----T:  1924426 	 St: 807c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F:  1803337----T:  1805942 	 St: 80770000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1805943----T:  1808548 	 St: 8072e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1924426----T:  1927031 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1924831----T:  1927436 	 St: 80745000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1927031----T:  1929636 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1927436----T:  1930041 	 St: 8050d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1929636----T:  1932241 	 St: 805b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1930041----T:  1932646 	 St: 8051d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1932241----T:  1934846 	 St: 805b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1932646----T:  1935251 	 St: 8081b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1934846----T:  1937451 	 St: 805b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935251----T:  1937856 	 St: 8071d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1937451----T:  1940056 	 St: 805b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1937856----T:  1940461 	 St: 806f3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1940056----T:  1942661 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1940461----T:  1943066 	 St: 8058c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1942661----T:  1945266 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1943066----T:  1945671 	 St: 8087c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1945266----T:  1947871 	 St: 805b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1945672----T:  1948277 	 St: 807fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1947871----T:  1950476 	 St: 805b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955000----T:  1957605 	 St: 805bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1955000----T:  1957605 	 St: 808ab000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1957605----T:  1960210 	 St: 805be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1957605----T:  1960210 	 St: 808a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1960210----T:  1962815 	 St: 805bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1960210----T:  1962815 	 St: 80578000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1962815----T:  1965420 	 St: 805c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1962815----T:  1965420 	 St: 80710000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1965420----T:  1968025 	 St: 805c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1965420----T:  1968025 	 St: 807b9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1968025----T:  1970630 	 St: 805c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1968025----T:  1970630 	 St: 804e7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1970630----T:  1973235 	 St: 805c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1970630----T:  1973235 	 St: 80867000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1973235----T:  1975840 	 St: 805ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1973235----T:  1975840 	 St: 80502000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1975840----T:  1978445 	 St: 805c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1975840----T:  1978445 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1978445----T:  1981050 	 St: 805d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1978445----T:  1981050 	 St: 80596000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1981050----T:  1983655 	 St: 805cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1981050----T:  1983655 	 St: 8054e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1983655----T:  1986260 	 St: 805d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1983655----T:  1986260 	 St: 806c7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1986260----T:  1988865 	 St: 805cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1986260----T:  1988865 	 St: 8080d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1988865----T:  1991470 	 St: 805cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1988865----T:  1991470 	 St: 808ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1991470----T:  1994075 	 St: 805d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1991470----T:  1994075 	 St: 8085b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1994075----T:  1996680 	 St: 805cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1994075----T:  1996680 	 St: 807a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1996680----T:  1999285 	 St: 805d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1996680----T:  1999285 	 St: 8087d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  1999285----T:  2001890 	 St: 805ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1999285----T:  2001890 	 St: 807bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2001890----T:  2004495 	 St: 805c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2001890----T:  2004495 	 St: 808a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2004495----T:  2007100 	 St: 805c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2004495----T:  2007100 	 St: 807a6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2007100----T:  2009705 	 St: 805bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2007100----T:  2009705 	 St: 80786000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2009705----T:  2012310 	 St: 805bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2009705----T:  2012310 	 St: 80546000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2012310----T:  2014915 	 St: 805c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2012310----T:  2014915 	 St: 8052e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2014915----T:  2017520 	 St: 805c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2014915----T:  2017520 	 St: 80571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2017520----T:  2020125 	 St: 805d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2017520----T:  2020125 	 St: 80850000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2020125----T:  2022730 	 St: 805ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2020125----T:  2022730 	 St: 80762000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2022730----T:  2025335 	 St: 805d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2022730----T:  2025335 	 St: 8074c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2025335----T:  2027940 	 St: 805c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2025335----T:  2027940 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2027940----T:  2030545 	 St: 805d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2027940----T:  2030545 	 St: 8082d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2030545----T:  2033150 	 St: 805d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2030545----T:  2033150 	 St: 807ac000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2033150----T:  2035755 	 St: 805d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2033150----T:  2035755 	 St: 80808000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2035755----T:  2038360 	 St: 805da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2035755----T:  2038360 	 St: 8084e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2038361----T:  2040966 	 St: 805d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2038361----T:  2040966 	 St: 805a0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:  2041994----T:  2044599 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2041994----T:  2050234 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2052839----T:  2055444 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2052839----T:  2061079 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2063684----T:  2066289 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2063684----T:  2079379 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2081984----T:  2084589 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2081984----T:  2112707 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2115312----T:  2117917 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2115312----T:  2176148 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2178753----T:  2181358 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2178753----T:  2236294 	 St: 0 Sz: 491520 	 Sm: 0 	 T: device_sync(38.852802)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1429018(cycle), 964.900757(us)
Tot_kernel_exec_time_and_fault_time: 5760943(cycle), 3889.900635(us)
Tot_memcpy_h2d_time: 818509(cycle), 552.673218(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 818509(cycle), 552.673218(us)
Tot_devicesync_time: 365581(cycle), 246.847397(us)
Tot_writeback_time: 653855(cycle), 441.495605(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1019436(cycle), 688.343018(us)
GPGPU-Sim: *** exit detected ***
