#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 23 23:02:11 2021
# Process ID: 51013
# Current directory: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado
# Command line: vivado
# Log file: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/vivado.log
# Journal file: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project CHORD_wujian100 /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100 -part xc7a200tfbg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
add_files -norecurse -scan_for_includes {/home/shrubbroom/Code/VLSI/wujian100_open/soc/sim_lib/fpga_byte_spram.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/apb0_params.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/wujian100_open_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/apb1_params.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/smu_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/aou_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/sim_lib/PAD_OSC_IO.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/common.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim7.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/timers_params.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/wdt_params.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/ahb_matrix_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/sim_lib/PAD_DIG_IO.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/sim_lib/fpga_spram.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim1.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim2.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim3.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim4.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim5.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim6.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/core_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/sms.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/clkgen.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/retu_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/ls_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/pdu_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/sim_lib/STD_CELL.v /home/shrubbroom/Code/VLSI/wujian100_open/fpga/wujian100_open_fpga_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/dummy.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1_sub_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/usi1.v}
add_files -fileset constrs_1 -norecurse {/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/EB034A10.xdc /home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/wujian100_open_timing.xdc}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/apb0_params.v]
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/apb1_params.v]
update_compile_order -fileset sources_1
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/timers_params.v]
set_property file_type {Verilog Header} [get_files  /home/shrubbroom/Code/VLSI/wujian100_open/soc/params/wdt_params.v]
export_ip_user_files -of_objects  [get_files /home/shrubbroom/Code/VLSI/wujian100_open/soc/wujian100_open_top.v] -no_script -reset -force -quiet
remove_files  /home/shrubbroom/Code/VLSI/wujian100_open/soc/wujian100_open_top.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Jun 23 23:10:07 2021] Launched synth_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/synth_1/runme.log
reset_run synth_1
set_property source_mgmt_mode DisplayOnly [current_project]
reorder_files -before /home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v /home/shrubbroom/Code/VLSI/wujian100_open/fpga/wujian100_open_fpga_top.v
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
get_param general.maxThread
ERROR: [Common 17-153] Param 'general.maxThread' does not exist
get_param general.maxThreads
8
launch_runs synth_1 -jobs 8
[Wed Jun 23 23:12:47 2021] Launched synth_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Wed Jun 23 23:26:22 2021] Launched impl_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun 23 23:34:32 2021] Launched impl_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/impl_1/runme.log
add_files -norecurse -scan_for_includes {/home/shrubbroom/Code/VLSI/wujian100_open/soc/ahb_lite_cordic.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/bus_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/interface_input.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/chord_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/fifo.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/ex_top.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/pipeline.v /home/shrubbroom/Code/VLSI/wujian100_open/soc/interface_output.v}
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Jun 24 01:21:56 2021] Launched synth_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Jun 24 01:36:41 2021] Launched impl_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg484-1
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 7553.500 ; gain = 0.000 ; free physical = 4529 ; free virtual = 24806
INFO: [Netlist 29-17] Analyzing 2067 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/EB034A10.xdc]
Finished Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/EB034A10.xdc]
Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/wujian100_open_timing.xdc]
Finished Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/wujian100_open_timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7607.215 ; gain = 0.000 ; free physical = 4409 ; free virtual = 24688
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 51 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 7696.875 ; gain = 143.375 ; free physical = 4284 ; free virtual = 24587
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 8250.785 ; gain = 553.910 ; free physical = 3740 ; free virtual = 24059
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jun 24 01:47:10 2021] Launched impl_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Jun 24 02:30:56 2021] Launched synth_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/synth_1/runme.log
[Thu Jun 24 02:30:56 2021] Launched impl_1...
Run output will be captured here: /home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/impl_1/runme.log
close_design
