/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.47
Hash     : dc7fe85
Date     : Oct 26 2023
Type     : Engineering
Log Time   : Thu Oct 26 05:28:23 2023 GMT
#Timing report of worst 10 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 3
# Timing Graph Levels: 6

#Path 1
Startpoint: reset.inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[3].D[0] (dffre at (60,2) clocked by clock)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
reset.inpad[0] (.input at (60,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:171386 side: (TOP,) (60,1))                                       0.000     0.779
| (CHANX:2068328 L1 length:1 (60,1)->(60,1))                              0.061     0.840
| (CHANY:2790656 L4 length:4 (60,2)->(60,5))                              0.119     0.959
| (IPIN:316044 side: (RIGHT,) (60,2))                                     0.101     1.060
| (intra 'clb' routing)                                                   0.066     1.126
$abc$1007$abc$524$li3_li3.in[2] (.names at (60,2))                        0.000     1.126
| (primitive '.names' combinational delay)                                0.017     1.144
$abc$1007$abc$524$li3_li3.out[0] (.names at (60,2))                       0.000     1.144
| (intra 'clb' routing)                                                   0.000     1.144
sum[3].D[0] (dffre at (60,2))                                             0.000     1.144
data arrival time                                                                   1.144

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
sum[3].C[0] (dffre at (60,2))                                             0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   1.144
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.393


#Path 2
Startpoint: a[0].inpad[0] (.input at (59,1) clocked by clock)
Endpoint  : sum[1].D[0] (dffre at (60,2) clocked by clock)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[0].inpad[0] (.input at (59,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:168541 side: (RIGHT,) (59,1))                                     0.000     0.779
| (CHANY:2786134 L4 length:3 (59,1)->(59,3))                              0.119     0.898
| (CHANX:2075072 L1 length:1 (60,2)->(60,2))                              0.061     0.959
| (IPIN:316022 side: (TOP,) (60,2))                                       0.101     1.060
| (intra 'clb' routing)                                                   0.066     1.126
$abc$1007$abc$524$li1_li1.in[3] (.names at (60,2))                        0.000     1.126
| (primitive '.names' combinational delay)                                0.065     1.191
$abc$1007$abc$524$li1_li1.out[0] (.names at (60,2))                       0.000     1.191
| (intra 'clb' routing)                                                   0.000     1.191
sum[1].D[0] (dffre at (60,2))                                             0.000     1.191
data arrival time                                                                   1.191

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
sum[1].C[0] (dffre at (60,2))                                             0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   1.191
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.440


#Path 3
Startpoint: a[3].inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[4].D[0] (dffre at (60,2) clocked by clock)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
a[3].inpad[0] (.input at (60,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:171414 side: (TOP,) (60,1))                                       0.000     0.779
| (CHANX:2068321 L1 length:1 (60,1)->(60,1))                              0.061     0.840
| (CHANY:2786174 L1 length:1 (59,2)->(59,2))                              0.061     0.901
| (CHANX:2075110 L4 length:4 (60,2)->(63,2))                              0.119     1.020
| (IPIN:316036 side: (TOP,) (60,2))                                       0.101     1.121
| (intra 'clb' routing)                                                   0.066     1.187
$abc$1007$abc$524$li4_li4.in[3] (.names at (60,2))                        0.000     1.187
| (primitive '.names' combinational delay)                                0.017     1.204
$abc$1007$abc$524$li4_li4.out[0] (.names at (60,2))                       0.000     1.204
| (intra 'clb' routing)                                                   0.000     1.204
sum[4].D[0] (dffre at (60,2))                                             0.000     1.204
data arrival time                                                                   1.204

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
sum[4].C[0] (dffre at (60,2))                                             0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   1.204
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.454


#Path 4
Startpoint: reset.inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[0].D[0] (dffre at (60,2) clocked by clock)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
reset.inpad[0] (.input at (60,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:171386 side: (TOP,) (60,1))                                       0.000     0.779
| (CHANX:2068328 L1 length:1 (60,1)->(60,1))                              0.061     0.840
| (CHANY:2790656 L4 length:4 (60,2)->(60,5))                              0.119     0.959
| (IPIN:316044 side: (RIGHT,) (60,2))                                     0.101     1.060
| (intra 'clb' routing)                                                   0.066     1.126
$abc$1007$abc$524$li0_li0.in[2] (.names at (60,2))                        0.000     1.126
| (primitive '.names' combinational delay)                                0.101     1.227
$abc$1007$abc$524$li0_li0.out[0] (.names at (60,2))                       0.000     1.227
| (intra 'clb' routing)                                                   0.000     1.227
sum[0].D[0] (dffre at (60,2))                                             0.000     1.227
data arrival time                                                                   1.227

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
sum[0].C[0] (dffre at (60,2))                                             0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   1.227
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.476


#Path 5
Startpoint: reset.inpad[0] (.input at (60,1) clocked by clock)
Endpoint  : sum[2].D[0] (dffre at (60,2) clocked by clock)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
reset.inpad[0] (.input at (60,1))                                         0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:171386 side: (TOP,) (60,1))                                       0.000     0.779
| (CHANX:2068328 L1 length:1 (60,1)->(60,1))                              0.061     0.840
| (CHANY:2790656 L4 length:4 (60,2)->(60,5))                              0.119     0.959
| (IPIN:316044 side: (RIGHT,) (60,2))                                     0.101     1.060
| (intra 'clb' routing)                                                   0.066     1.126
$abc$1007$abc$524$li2_li2.in[3] (.names at (60,2))                        0.000     1.126
| (primitive '.names' combinational delay)                                0.144     1.270
$abc$1007$abc$524$li2_li2.out[0] (.names at (60,2))                       0.000     1.270
| (intra 'clb' routing)                                                   0.000     1.270
sum[2].D[0] (dffre at (60,2))                                             0.000     1.270
data arrival time                                                                   1.270

clock clock (rise edge)                                                   0.000     0.000
clock source latency                                                      0.000     0.000
clock.inpad[0] (.input at (1,1))                                          0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'clb' routing)                                                   0.000     0.779
sum[2].C[0] (dffre at (60,2))                                             0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                           -0.028     0.751
data required time                                                                  0.751
-----------------------------------------------------------------------------------------
data required time                                                                 -0.751
data arrival time                                                                   1.270
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.519


#Path 6
Startpoint: sum[0].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[0].outpad[0] (.output at (60,1) clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
sum[0].C[0] (dffre at (60,2))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
sum[0].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:315992 side: (TOP,) (60,2))                              0.000     0.808
| (CHANX:2075066 L1 length:1 (60,2)->(60,2))                     0.061     0.869
| (CHANY:2790617 L1 length:1 (60,2)->(60,2))                     0.061     0.930
| (CHANX:2068177 L4 length:4 (60,1)->(57,1))                     0.119     1.049
| (IPIN:171528 side: (TOP,) (60,1))                              0.101     1.150
| (intra 'io' routing)                                           0.516     1.665
out:sum[0].outpad[0] (.output at (60,1))                         0.000     1.665
data arrival time                                                          1.665

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.665
--------------------------------------------------------------------------------
slack (MET)                                                                1.665


#Path 7
Startpoint: sum[3].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[3].outpad[0] (.output at (60,1) clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
sum[3].C[0] (dffre at (60,2))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
sum[3].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:316005 side: (RIGHT,) (60,2))                            0.000     0.808
| (CHANY:2790652 L4 length:4 (60,2)->(60,5))                     0.119     0.927
| (CHANX:2088593 L1 length:1 (60,4)->(60,4))                     0.061     0.988
| (CHANY:2786043 L4 length:4 (59,4)->(59,1))                     0.119     1.107
| (CHANX:2068312 L1 length:1 (60,1)->(60,1))                     0.061     1.168
| (IPIN:171522 side: (TOP,) (60,1))                              0.101     1.269
| (intra 'io' routing)                                           0.516     1.784
out:sum[3].outpad[0] (.output at (60,1))                         0.000     1.784
data arrival time                                                          1.784

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.784
--------------------------------------------------------------------------------
slack (MET)                                                                1.784


#Path 8
Startpoint: sum[4].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[4].outpad[0] (.output at (60,1) clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
sum[4].C[0] (dffre at (60,2))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
sum[4].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:316011 side: (RIGHT,) (60,2))                            0.000     0.808
| (CHANY:2790632 L1 length:1 (60,2)->(60,2))                     0.061     0.869
| (CHANX:2075164 L4 length:4 (61,2)->(64,2))                     0.119     0.988
| (CHANY:2799535 L1 length:1 (62,2)->(62,2))                     0.061     1.049
| (CHANX:2068283 L4 length:4 (62,1)->(59,1))                     0.119     1.168
| (IPIN:171518 side: (TOP,) (60,1))                              0.101     1.269
| (intra 'io' routing)                                           0.516     1.784
out:sum[4].outpad[0] (.output at (60,1))                         0.000     1.784
data arrival time                                                          1.784

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.784
--------------------------------------------------------------------------------
slack (MET)                                                                1.784


#Path 9
Startpoint: sum[2].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[2].outpad[0] (.output at (60,1) clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
sum[2].C[0] (dffre at (60,2))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
sum[2].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:315989 side: (TOP,) (60,2))                              0.000     0.808
| (CHANX:2075060 L1 length:1 (60,2)->(60,2))                     0.061     0.869
| (CHANY:2790607 L4 length:2 (60,2)->(60,1))                     0.119     0.988
| (CHANX:2061403 L4 length:4 (60,0)->(57,0))                     0.119     1.107
| (CHANY:2786022 L1 length:1 (59,1)->(59,1))                     0.061     1.168
| (CHANX:2068350 L4 length:4 (60,1)->(63,1))                     0.119     1.287
| (IPIN:171524 side: (TOP,) (60,1))                              0.101     1.387
| (intra 'io' routing)                                           0.516     1.903
out:sum[2].outpad[0] (.output at (60,1))                         0.000     1.903
data arrival time                                                          1.903

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.903
--------------------------------------------------------------------------------
slack (MET)                                                                1.903


#Path 10
Startpoint: sum[1].Q[0] (dffre at (60,2) clocked by clock)
Endpoint  : out:sum[1].outpad[0] (.output at (60,1) clocked by clock)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock.inpad[0] (.input at (1,1))                                 0.000     0.000
| (intra 'io' routing)                                           0.779     0.779
| (inter-block routing:global net)                               0.000     0.779
| (intra 'clb' routing)                                          0.000     0.779
sum[1].C[0] (dffre at (60,2))                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                    0.029     0.808
sum[1].Q[0] (dffre at (60,2)) [clock-to-output]                  0.000     0.808
| (intra 'clb' routing)                                          0.000     0.808
| (OPIN:316007 side: (RIGHT,) (60,2))                            0.000     0.808
| (CHANY:2790625 L1 length:1 (60,2)->(60,2))                     0.061     0.869
| (CHANX:2068386 L1 length:1 (61,1)->(61,1))                     0.061     0.930
| (CHANY:2794913 L1 length:1 (61,1)->(61,1))                     0.061     0.991
| (CHANX:2061481 L4 length:4 (61,0)->(58,0))                     0.119     1.110
| (CHANY:2786066 L4 length:1 (59,1)->(59,1))                     0.119     1.229
| (CHANX:2068330 L1 length:1 (60,1)->(60,1))                     0.061     1.290
| (IPIN:171531 side: (TOP,) (60,1))                              0.101     1.390
| (intra 'io' routing)                                           0.516     1.906
out:sum[1].outpad[0] (.output at (60,1))                         0.000     1.906
data arrival time                                                          1.906

clock clock (rise edge)                                          0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                        -0.000
data arrival time                                                          1.906
--------------------------------------------------------------------------------
slack (MET)                                                                1.906


#End of timing report
