Timing Analyzer report for Ozy_Janus
Thu Aug 03 22:56:25 2006
Version 5.1 Build 176 10/26/2005 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'BCLK'
  6. Clock Setup: 'CLK_24MHZ'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'IFCLK'
  9. Clock Hold: 'BCLK'
 10. Clock Hold: 'CLK_24MHZ'
 11. Clock Hold: 'FX2_CLK'
 12. tsu
 13. tco
 14. tpd
 15. th
 16. Ignored Timing Assignments
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                          ; To                                                                                                                               ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.120 ns                         ; FLAGA                                                                                                                         ; RX_wait[7]                                                                                                                       ; --         ; IFCLK     ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 16.543 ns                        ; I2SAudioOut:I2SAO|outbit_o                                                                                                    ; CDIN                                                                                                                             ; CLK_24MHZ  ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.574 ns                        ; FLAGC                                                                                                                         ; LED[1]                                                                                                                           ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 4.735 ns                         ; CDOUT                                                                                                                         ; Tx_q[0]                                                                                                                          ; --         ; CLK_24MHZ ; 0            ;
; Clock Setup: 'CLK_24MHZ'     ; 20.768 ns ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                             ; I2SAudioOut:I2SAO|local_right_sample[10]                                                                                         ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Setup: 'BCLK'          ; 33.273 ns ; 12.29 MHz ( period = 81.380 ns ) ; 67.41 MHz ( period = 14.834 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8] ; Rx_control_0[2]                                                                                                                  ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 36.907 ns ; 24.00 MHz ( period = 41.666 ns ) ; 210.13 MHz ( period = 4.759 ns ) ; debounce:de_PTT|count[18]                                                                                                     ; debounce:de_PTT|count[18]                                                                                                        ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A       ; None                             ; 111.74 MHz ( period = 8.949 ns ) ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10] ; IFCLK      ; IFCLK     ; 0            ;
; Clock Hold: 'BCLK'           ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AD_state[3]                                                                                                                   ; AD_state[3]                                                                                                                      ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'CLK_24MHZ'      ; 0.499 ns  ; 24.58 MHz ( period = 40.690 ns ) ; N/A                              ; TX_state[3]                                                                                                                   ; TX_state[3]                                                                                                                      ; CLK_24MHZ  ; CLK_24MHZ ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.499 ns  ; 24.00 MHz ( period = 41.666 ns ) ; N/A                              ; debounce:de_PTT|clean_pb                                                                                                      ; debounce:de_PTT|clean_pb                                                                                                         ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                               ;                                                                                                                                  ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                  ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting               ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C8           ;                 ;                           ;             ;
; Timing Models                                         ; Preliminary           ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                    ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                    ;                 ;                           ;             ;
; Number of paths to report                             ; 200                   ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                   ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                   ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                   ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle    ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                    ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                    ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                    ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                   ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                   ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                    ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                   ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                   ;                 ;                           ;             ;
; Clock Settings                                        ; Bclk from Janus       ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; Tlv Bclk              ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; Janus 24.576MHz clock ;                 ; CLK_24MHZ                 ;             ;
; Clock Settings                                        ; Fx2 Clock             ;                 ; FX2_CLK                   ;             ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a   ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe11|dffe12a ; dcfifo_gd41 ;
; Cut Timing Path                                       ; On                    ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a   ; dcfifo_ts51 ;
; Cut Timing Path                                       ; On                    ; rdptr_g         ; ws_dgrp|dffpipe7|dffe8a   ; dcfifo_ts51 ;
+-------------------------------------------------------+-----------------------+-----------------+---------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                  ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name    ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on              ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+
; BCLK            ; BCLK from Janus       ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_24MHZ       ; Janus 24.576MHz clock ; User Pin      ; 24.58 MHz        ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ; FX2 Clock             ; User Pin      ; 24.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; TLV BCLK              ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; Janus 24.576MHz clock ; 1                     ; 8                   ; AUTO   ;              ;
; IFCLK           ;                       ; User Pin      ; None             ; 0.000 ns      ; 0.000 ns     ; --                    ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+-----------------------+---------------+------------------+---------------+--------------+-----------------------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 33.273 ns                               ; 67.41 MHz ( period = 14.834 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.081 ns                 ; 5.808 ns                ;
; 33.412 ns                               ; 68.70 MHz ( period = 14.556 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.110 ns                 ; 5.698 ns                ;
; 33.661 ns                               ; 71.13 MHz ( period = 14.058 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.357 ns                 ; 5.696 ns                ;
; 33.879 ns                               ; 73.41 MHz ( period = 13.622 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.090 ns                 ; 5.211 ns                ;
; 33.902 ns                               ; 73.66 MHz ( period = 13.576 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.207 ns                 ; 5.305 ns                ;
; 34.081 ns                               ; 75.65 MHz ( period = 13.218 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.095 ns                 ; 5.014 ns                ;
; 34.115 ns                               ; 76.05 MHz ( period = 13.150 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.211 ns                 ; 5.096 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.191 ns                               ; 76.93 MHz ( period = 12.998 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.964 ns                 ; 5.773 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.330 ns                               ; 78.62 MHz ( period = 12.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.993 ns                 ; 5.663 ns                ;
; 34.356 ns                               ; 78.94 MHz ( period = 12.668 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.227 ns                 ; 5.871 ns                ;
; 34.450 ns                               ; 80.13 MHz ( period = 12.480 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.861 ns                 ; 5.411 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.471 ns                               ; 80.40 MHz ( period = 12.438 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 5.746 ns                ;
; 34.476 ns                               ; 80.46 MHz ( period = 12.428 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.220 ns                 ; 5.744 ns                ;
; 34.503 ns                               ; 80.81 MHz ( period = 12.374 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.974 ns                 ; 5.471 ns                ;
; 34.562 ns                               ; 81.59 MHz ( period = 12.256 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.630 ns                 ; 5.068 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.579 ns                               ; 81.82 MHz ( period = 12.222 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.240 ns                 ; 5.661 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.591 ns                               ; 81.98 MHz ( period = 12.198 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.210 ns                 ; 5.619 ns                ;
; 34.642 ns                               ; 82.67 MHz ( period = 12.096 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.003 ns                 ; 5.361 ns                ;
; 34.725 ns                               ; 83.82 MHz ( period = 11.930 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.257 ns                 ; 5.532 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.797 ns                               ; 84.85 MHz ( period = 11.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 5.176 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.820 ns                               ; 85.18 MHz ( period = 11.740 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.090 ns                 ; 5.270 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.840 ns                               ; 85.47 MHz ( period = 11.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.247 ns                 ; 5.407 ns                ;
; 34.891 ns                               ; 86.22 MHz ( period = 11.598 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.250 ns                 ; 5.359 ns                ;
; 34.919 ns                               ; 86.64 MHz ( period = 11.542 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.253 ns                 ; 5.334 ns                ;
; 34.937 ns                               ; 86.91 MHz ( period = 11.506 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.227 ns                 ; 5.290 ns                ;
; 34.965 ns                               ; 87.34 MHz ( period = 11.450 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.227 ns                 ; 5.262 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 34.999 ns                               ; 87.86 MHz ( period = 11.382 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.978 ns                 ; 4.979 ns                ;
; 35.031 ns                               ; 88.35 MHz ( period = 11.318 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.861 ns                 ; 4.830 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.033 ns                               ; 88.39 MHz ( period = 11.314 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.094 ns                 ; 5.061 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.034 ns                               ; 88.40 MHz ( period = 11.312 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.243 ns                 ; 5.209 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.042 ns                               ; 88.53 MHz ( period = 11.296 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.851 ns                 ; 4.809 ns                ;
; 35.057 ns                               ; 88.76 MHz ( period = 11.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.220 ns                 ; 5.163 ns                ;
; 35.084 ns                               ; 89.19 MHz ( period = 11.212 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.974 ns                 ; 4.890 ns                ;
; 35.109 ns                               ; 89.59 MHz ( period = 11.162 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.983 ns                 ; 4.874 ns                ;
; 35.132 ns                               ; 89.96 MHz ( period = 11.116 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.100 ns                 ; 4.968 ns                ;
; 35.188 ns                               ; 90.88 MHz ( period = 11.004 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.632 ns                 ; 4.444 ns                ;
; 35.201 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 4.772 ns                ;
; 35.201 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 4.772 ns                ;
; 35.201 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 4.772 ns                ;
; 35.201 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 4.772 ns                ;
; 35.201 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 4.772 ns                ;
; 35.201 ns                               ; 91.09 MHz ( period = 10.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.973 ns                 ; 4.772 ns                ;
; 35.223 ns                               ; 91.46 MHz ( period = 10.934 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.003 ns                 ; 4.780 ns                ;
; 35.306 ns                               ; 92.87 MHz ( period = 10.768 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[2]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.257 ns                 ; 4.951 ns                ;
; 35.311 ns                               ; 92.95 MHz ( period = 10.758 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[13] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.988 ns                 ; 4.677 ns                ;
; 35.340 ns                               ; 93.46 MHz ( period = 10.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.002 ns                 ; 4.662 ns                ;
; 35.340 ns                               ; 93.46 MHz ( period = 10.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.002 ns                 ; 4.662 ns                ;
; 35.340 ns                               ; 93.46 MHz ( period = 10.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.002 ns                 ; 4.662 ns                ;
; 35.340 ns                               ; 93.46 MHz ( period = 10.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.002 ns                 ; 4.662 ns                ;
; 35.340 ns                               ; 93.46 MHz ( period = 10.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.002 ns                 ; 4.662 ns                ;
; 35.340 ns                               ; 93.46 MHz ( period = 10.700 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.002 ns                 ; 4.662 ns                ;
; 35.345 ns                               ; 93.55 MHz ( period = 10.690 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[15] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.104 ns                 ; 4.759 ns                ;
; 35.385 ns                               ; 94.25 MHz ( period = 10.610 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[7]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.351 ns                 ; 4.966 ns                ;
; 35.432 ns                               ; 95.09 MHz ( period = 10.516 ns )                    ; Rx_control_4[7]                                                                                                                ; register[7]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.840 ns                 ; 5.408 ns                ;
; 35.472 ns                               ; 95.82 MHz ( period = 10.436 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.250 ns                 ; 4.778 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.480 ns                               ; 95.97 MHz ( period = 10.420 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.513 ns                 ; 5.033 ns                ;
; 35.500 ns                               ; 96.34 MHz ( period = 10.380 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.253 ns                 ; 4.753 ns                ;
; 35.502 ns                               ; 96.38 MHz ( period = 10.376 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]  ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.974 ns                 ; 4.472 ns                ;
; 35.546 ns                               ; 97.20 MHz ( period = 10.288 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.227 ns                 ; 4.681 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.557 ns                               ; 97.41 MHz ( period = 10.266 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[6]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.217 ns                 ; 4.660 ns                ;
; 35.589 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.249 ns                 ; 4.660 ns                ;
; 35.589 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.249 ns                 ; 4.660 ns                ;
; 35.589 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.249 ns                 ; 4.660 ns                ;
; 35.589 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.249 ns                 ; 4.660 ns                ;
; 35.589 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.249 ns                 ; 4.660 ns                ;
; 35.589 ns                               ; 98.02 MHz ( period = 10.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[12] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.249 ns                 ; 4.660 ns                ;
; 35.641 ns                               ; 99.03 MHz ( period = 10.098 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[9]  ; LED_sync        ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.003 ns                 ; 4.362 ns                ;
; 35.651 ns                               ; 99.23 MHz ( period = 10.078 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[3]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.227 ns                 ; 4.576 ns                ;
; 35.690 ns                               ; 100.00 MHz ( period = 10.000 ns )                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.983 ns                 ; 4.293 ns                ;
; 35.713 ns                               ; 100.46 MHz ( period = 9.954 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[10] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.100 ns                 ; 4.387 ns                ;
; 35.734 ns                               ; 100.89 MHz ( period = 9.912 ns )                    ; Rx_control_4[0]                                                                                                                ; register[0]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.840 ns                 ; 5.106 ns                ;
; 35.769 ns                               ; 101.61 MHz ( period = 9.842 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.632 ns                 ; 3.863 ns                ;
; 35.770 ns                               ; 101.63 MHz ( period = 9.840 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[1]  ; Left_PWM[1]     ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.161 ns                 ; 4.391 ns                ;
; 35.771 ns                               ; 101.65 MHz ( period = 9.838 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[0]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.220 ns                 ; 4.449 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[5]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.622 ns                 ; 3.842 ns                ;
; 35.780 ns                               ; 101.83 MHz ( period = 9.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; Rx_control_4[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.337 ns                 ; 3.557 ns                ;
; 35.792 ns                               ; 102.08 MHz ( period = 9.796 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[11] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 40.523 ns                 ; 4.731 ns                ;
; 35.797 ns                               ; 102.19 MHz ( period = 9.786 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[4]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.861 ns                 ; 4.064 ns                ;
; 35.807 ns                               ; 102.40 MHz ( period = 9.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.982 ns                 ; 4.175 ns                ;
; 35.807 ns                               ; 102.40 MHz ( period = 9.766 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[14] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.982 ns                 ; 4.175 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                       ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[10] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[3]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[2]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[13] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[12] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[2]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[9]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.768 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[0]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.794 ns                 ; 3.026 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[14] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[11] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[15] ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[1]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[6]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[5]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[8]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[7]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[3]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[0]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[1]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.775 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_right_sample[4]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.793 ns                 ; 3.018 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[7]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[5]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[15]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[14]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[6]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[4]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[13]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[12]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[11]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[10]  ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[9]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 20.784 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|local_left_sample[8]   ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.795 ns                 ; 3.011 ns                ;
; 21.307 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.803 ns                 ; 2.496 ns                ;
; 21.881 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.803 ns                 ; 1.922 ns                ;
; 22.288 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.804 ns                 ; 1.516 ns                ;
; 22.401 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.001          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.804 ns                 ; 1.403 ns                ;
; 22.621 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 20.345 ns                   ; 23.803 ns                 ; 1.182 ns                ;
; 34.936 ns                               ; 173.79 MHz ( period = 5.754 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 5.490 ns                ;
; 35.305 ns                               ; 185.70 MHz ( period = 5.385 ns )                    ; TX_state[3]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 5.121 ns                ;
; 35.441 ns                               ; 190.51 MHz ( period = 5.249 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.986 ns                ;
; 35.739 ns                               ; 201.98 MHz ( period = 4.951 ns )                    ; TX_state[2]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.687 ns                ;
; 35.743 ns                               ; 202.14 MHz ( period = 4.947 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.684 ns                ;
; 35.773 ns                               ; 203.38 MHz ( period = 4.917 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.652 ns                ;
; 35.791 ns                               ; 204.12 MHz ( period = 4.899 ns )                    ; TX_state[4]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.635 ns                ;
; 35.797 ns                               ; 204.37 MHz ( period = 4.893 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.629 ns                ;
; 35.812 ns                               ; 205.00 MHz ( period = 4.878 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.613 ns                ;
; 35.925 ns                               ; 209.86 MHz ( period = 4.765 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.500 ns                ;
; 35.954 ns                               ; 211.15 MHz ( period = 4.736 ns )                    ; TX_state[1]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.472 ns                ;
; 35.956 ns                               ; 211.24 MHz ( period = 4.734 ns )                    ; TX_state[0]                                                                       ; TX_state[0]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.470 ns                ;
; 36.003 ns                               ; 213.36 MHz ( period = 4.687 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.424 ns                ;
; 36.048 ns                               ; 215.42 MHz ( period = 4.642 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.377 ns                ;
; 36.176 ns                               ; 221.53 MHz ( period = 4.514 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.251 ns                ;
; 36.227 ns                               ; 224.06 MHz ( period = 4.463 ns )                    ; TX_state[3]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 4.199 ns                ;
; 36.259 ns                               ; 225.68 MHz ( period = 4.431 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.168 ns                ;
; 36.349 ns                               ; 230.36 MHz ( period = 4.341 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 4.078 ns                ;
; 36.405 ns                               ; 233.37 MHz ( period = 4.285 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 4.020 ns                ;
; 36.468 ns                               ; 236.85 MHz ( period = 4.222 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.958 ns                ;
; 36.488 ns                               ; 237.98 MHz ( period = 4.202 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.939 ns                ;
; 36.583 ns                               ; 243.49 MHz ( period = 4.107 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.842 ns                ;
; 36.633 ns                               ; 246.49 MHz ( period = 4.057 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.792 ns                ;
; 36.661 ns                               ; 248.20 MHz ( period = 4.029 ns )                    ; TX_state[2]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.765 ns                ;
; 36.693 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; TX_state[3]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.720 ns                ;
; 36.693 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; TX_state[3]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.720 ns                ;
; 36.693 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; TX_state[3]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.720 ns                ;
; 36.693 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; TX_state[3]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.720 ns                ;
; 36.693 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; TX_state[3]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.720 ns                ;
; 36.693 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; TX_state[3]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.720 ns                ;
; 36.693 ns                               ; 250.19 MHz ( period = 3.997 ns )                    ; TX_state[3]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.720 ns                ;
; 36.702 ns                               ; 250.75 MHz ( period = 3.988 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.724 ns                ;
; 36.704 ns                               ; 250.88 MHz ( period = 3.986 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.721 ns                ;
; 36.708 ns                               ; 251.13 MHz ( period = 3.982 ns )                    ; TX_state[3]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.706 ns                ;
; 36.708 ns                               ; 251.13 MHz ( period = 3.982 ns )                    ; TX_state[3]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.706 ns                ;
; 36.708 ns                               ; 251.13 MHz ( period = 3.982 ns )                    ; TX_state[3]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.706 ns                ;
; 36.708 ns                               ; 251.13 MHz ( period = 3.982 ns )                    ; TX_state[3]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.706 ns                ;
; 36.708 ns                               ; 251.13 MHz ( period = 3.982 ns )                    ; TX_state[3]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.706 ns                ;
; 36.729 ns                               ; 252.46 MHz ( period = 3.961 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.697 ns                ;
; 36.738 ns                               ; 253.04 MHz ( period = 3.952 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.687 ns                ;
; 36.771 ns                               ; 255.17 MHz ( period = 3.919 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[7]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.656 ns                ;
; 36.801 ns                               ; 257.14 MHz ( period = 3.889 ns )                    ; TX_state[1]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.625 ns                ;
; 36.807 ns                               ; 257.53 MHz ( period = 3.883 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[15]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.618 ns                ;
; 36.855 ns                               ; 260.76 MHz ( period = 3.835 ns )                    ; TX_state[0]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.571 ns                ;
; 36.861 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; TX_state[4]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.552 ns                ;
; 36.861 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; TX_state[4]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.552 ns                ;
; 36.861 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; TX_state[4]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.552 ns                ;
; 36.861 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; TX_state[4]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.552 ns                ;
; 36.861 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; TX_state[4]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.552 ns                ;
; 36.861 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; TX_state[4]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.552 ns                ;
; 36.861 ns                               ; 261.16 MHz ( period = 3.829 ns )                    ; TX_state[4]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.552 ns                ;
; 36.876 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; TX_state[4]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.538 ns                ;
; 36.876 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; TX_state[4]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.538 ns                ;
; 36.876 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; TX_state[4]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.538 ns                ;
; 36.876 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; TX_state[4]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.538 ns                ;
; 36.876 ns                               ; 262.19 MHz ( period = 3.814 ns )                    ; TX_state[4]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.538 ns                ;
; 36.894 ns                               ; 263.44 MHz ( period = 3.796 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.532 ns                ;
; 36.951 ns                               ; 267.45 MHz ( period = 3.739 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 3.485 ns                ;
; 36.986 ns                               ; 269.98 MHz ( period = 3.704 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.439 ns                ;
; 37.038 ns                               ; 273.82 MHz ( period = 3.652 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.388 ns                ;
; 37.054 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; TX_state[2]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.359 ns                ;
; 37.054 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; TX_state[2]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.359 ns                ;
; 37.054 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; TX_state[2]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.359 ns                ;
; 37.054 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; TX_state[2]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.359 ns                ;
; 37.054 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; TX_state[2]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.359 ns                ;
; 37.054 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; TX_state[2]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.359 ns                ;
; 37.054 ns                               ; 275.03 MHz ( period = 3.636 ns )                    ; TX_state[2]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 3.359 ns                ;
; 37.069 ns                               ; 276.17 MHz ( period = 3.621 ns )                    ; TX_state[2]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.345 ns                ;
; 37.069 ns                               ; 276.17 MHz ( period = 3.621 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.345 ns                ;
; 37.069 ns                               ; 276.17 MHz ( period = 3.621 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.345 ns                ;
; 37.069 ns                               ; 276.17 MHz ( period = 3.621 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.345 ns                ;
; 37.069 ns                               ; 276.17 MHz ( period = 3.621 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 3.345 ns                ;
; 37.076 ns                               ; 276.70 MHz ( period = 3.614 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.435 ns                 ; 3.359 ns                ;
; 37.111 ns                               ; 279.41 MHz ( period = 3.579 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.435 ns                 ; 3.324 ns                ;
; 37.151 ns                               ; 282.57 MHz ( period = 3.539 ns )                    ; TX_state[3]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.275 ns                ;
; 37.151 ns                               ; 282.57 MHz ( period = 3.539 ns )                    ; TX_state[3]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.275 ns                ;
; 37.151 ns                               ; 282.57 MHz ( period = 3.539 ns )                    ; TX_state[3]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.275 ns                ;
; 37.154 ns                               ; 282.81 MHz ( period = 3.536 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.271 ns                ;
; 37.224 ns                               ; 288.52 MHz ( period = 3.466 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[14]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.203 ns                ;
; 37.236 ns                               ; 289.52 MHz ( period = 3.454 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.434 ns                 ; 3.198 ns                ;
; 37.254 ns                               ; 291.04 MHz ( period = 3.436 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 3.182 ns                ;
; 37.263 ns                               ; 291.80 MHz ( period = 3.427 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 3.173 ns                ;
; 37.274 ns                               ; 292.74 MHz ( period = 3.416 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.152 ns                ;
; 37.282 ns                               ; 293.43 MHz ( period = 3.408 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 3.145 ns                ;
; 37.298 ns                               ; 294.81 MHz ( period = 3.392 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[5]                                            ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 3.127 ns                ;
; 37.305 ns                               ; 295.42 MHz ( period = 3.385 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 3.131 ns                ;
; 37.310 ns                               ; 295.86 MHz ( period = 3.380 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.010          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.435 ns                 ; 3.125 ns                ;
; 37.319 ns                               ; 296.65 MHz ( period = 3.371 ns )                    ; TX_state[4]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.107 ns                ;
; 37.319 ns                               ; 296.65 MHz ( period = 3.371 ns )                    ; TX_state[4]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.107 ns                ;
; 37.319 ns                               ; 296.65 MHz ( period = 3.371 ns )                    ; TX_state[4]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 3.107 ns                ;
; 37.336 ns                               ; 298.15 MHz ( period = 3.354 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 3.100 ns                ;
; 37.388 ns                               ; 302.85 MHz ( period = 3.302 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.435 ns                 ; 3.047 ns                ;
; 37.390 ns                               ; 303.03 MHz ( period = 3.300 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 3.046 ns                ;
; 37.426 ns                               ; 306.37 MHz ( period = 3.264 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 3.010 ns                ;
; 37.435 ns                               ; 307.22 MHz ( period = 3.255 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.427 ns                 ; 2.992 ns                ;
; 37.435 ns                               ; 307.22 MHz ( period = 3.255 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|TLV_state.000          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.434 ns                 ; 2.999 ns                ;
; 37.440 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.977 ns                ;
; 37.440 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[2]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.977 ns                ;
; 37.440 ns                               ; 307.69 MHz ( period = 3.250 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[3]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.417 ns                 ; 2.977 ns                ;
; 37.444 ns                               ; 308.07 MHz ( period = 3.246 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.992 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[1]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.418 ns                 ; 2.971 ns                ;
; 37.447 ns                               ; 308.36 MHz ( period = 3.243 ns )                    ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|bit_count[0]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.418 ns                 ; 2.971 ns                ;
; 37.456 ns                               ; 309.21 MHz ( period = 3.234 ns )                    ; TX_state[3]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.970 ns                ;
; 37.464 ns                               ; 309.98 MHz ( period = 3.226 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.962 ns                ;
; 37.478 ns                               ; 311.33 MHz ( period = 3.212 ns )                    ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.958 ns                ;
; 37.481 ns                               ; 311.62 MHz ( period = 3.209 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.955 ns                ;
; 37.482 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; TX_state[0]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.931 ns                ;
; 37.482 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; TX_state[0]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.931 ns                ;
; 37.482 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; TX_state[0]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.931 ns                ;
; 37.482 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; TX_state[0]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.931 ns                ;
; 37.482 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; TX_state[0]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.931 ns                ;
; 37.482 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; TX_state[0]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.931 ns                ;
; 37.482 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; TX_state[0]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.931 ns                ;
; 37.488 ns                               ; 312.30 MHz ( period = 3.202 ns )                    ; TX_state[4]                                                                       ; TX_state[1]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.938 ns                ;
; 37.495 ns                               ; 312.99 MHz ( period = 3.195 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.941 ns                ;
; 37.497 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; TX_state[0]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.917 ns                ;
; 37.497 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; TX_state[0]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.917 ns                ;
; 37.497 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; TX_state[0]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.917 ns                ;
; 37.497 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; TX_state[0]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.917 ns                ;
; 37.497 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; TX_state[0]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.917 ns                ;
; 37.508 ns                               ; 314.27 MHz ( period = 3.182 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.928 ns                ;
; 37.512 ns                               ; 314.66 MHz ( period = 3.178 ns )                    ; TX_state[2]                                                                       ; Tx_data[13]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.914 ns                ;
; 37.512 ns                               ; 314.66 MHz ( period = 3.178 ns )                    ; TX_state[2]                                                                       ; Tx_data[15]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.914 ns                ;
; 37.512 ns                               ; 314.66 MHz ( period = 3.178 ns )                    ; TX_state[2]                                                                       ; Tx_data[7]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.914 ns                ;
; 37.526 ns                               ; 316.06 MHz ( period = 3.164 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.910 ns                ;
; 37.530 ns                               ; 316.46 MHz ( period = 3.160 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.906 ns                ;
; 37.556 ns                               ; 319.08 MHz ( period = 3.134 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[14]                                           ; I2SAudioOut:I2SAO|outbit_o               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.425 ns                 ; 2.869 ns                ;
; 37.561 ns                               ; 319.59 MHz ( period = 3.129 ns )                    ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.875 ns                ;
; 37.580 ns                               ; 321.54 MHz ( period = 3.110 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.856 ns                ;
; 37.581 ns                               ; 321.65 MHz ( period = 3.109 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.855 ns                ;
; 37.597 ns                               ; 323.31 MHz ( period = 3.093 ns )                    ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.839 ns                ;
; 37.600 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; TX_state[1]                                                                       ; Tx_data[1]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.813 ns                ;
; 37.600 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; TX_state[1]                                                                       ; Tx_data[4]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.813 ns                ;
; 37.600 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; TX_state[1]                                                                       ; Tx_data[3]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.813 ns                ;
; 37.600 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; TX_state[1]                                                                       ; Tx_data[5]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.813 ns                ;
; 37.600 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; TX_state[1]                                                                       ; Tx_data[6]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.813 ns                ;
; 37.600 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; TX_state[1]                                                                       ; Tx_data[2]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.813 ns                ;
; 37.600 ns                               ; 323.62 MHz ( period = 3.090 ns )                    ; TX_state[1]                                                                       ; Tx_data[0]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.413 ns                 ; 2.813 ns                ;
; 37.612 ns                               ; 324.89 MHz ( period = 3.078 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.824 ns                ;
; 37.615 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; TX_state[1]                                                                       ; Tx_data[11]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.799 ns                ;
; 37.615 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; TX_state[1]                                                                       ; Tx_data[8]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.799 ns                ;
; 37.615 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; TX_state[1]                                                                       ; Tx_data[9]                               ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.799 ns                ;
; 37.615 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; TX_state[1]                                                                       ; Tx_data[10]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.799 ns                ;
; 37.615 ns                               ; 325.20 MHz ( period = 3.075 ns )                    ; TX_state[1]                                                                       ; Tx_data[14]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.414 ns                 ; 2.799 ns                ;
; 37.616 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.820 ns                ;
; 37.616 ns                               ; 325.31 MHz ( period = 3.074 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.820 ns                ;
; 37.624 ns                               ; 326.16 MHz ( period = 3.066 ns )                    ; TX_state[4]                                                                       ; Tx_data[12]                              ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.802 ns                ;
; 37.633 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.803 ns                ;
; 37.649 ns                               ; 328.84 MHz ( period = 3.041 ns )                    ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.787 ns                ;
; 37.650 ns                               ; 328.95 MHz ( period = 3.040 ns )                    ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.832 ns                 ; 3.182 ns                ;
; 37.650 ns                               ; 328.95 MHz ( period = 3.040 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.011          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.435 ns                 ; 2.785 ns                ;
; 37.656 ns                               ; 329.60 MHz ( period = 3.034 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|TLV_state.100          ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.435 ns                 ; 2.779 ns                ;
; 37.666 ns                               ; 330.69 MHz ( period = 3.024 ns )                    ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.770 ns                ;
; 37.667 ns                               ; 330.80 MHz ( period = 3.023 ns )                    ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.769 ns                ;
; 37.668 ns                               ; 330.91 MHz ( period = 3.022 ns )                    ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.768 ns                ;
; 37.670 ns                               ; 331.13 MHz ( period = 3.020 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|bit_count[3]           ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.426 ns                 ; 2.756 ns                ;
; 37.671 ns                               ; 331.24 MHz ( period = 3.019 ns )                    ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.765 ns                ;
; 37.682 ns                               ; 332.45 MHz ( period = 3.008 ns )                    ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.754 ns                ;
; 37.696 ns                               ; 334.00 MHz ( period = 2.994 ns )                    ; I_Data_in[0]                                                                      ; I_PWM_accumulator[16]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.832 ns                 ; 3.136 ns                ;
; 37.698 ns                               ; 334.22 MHz ( period = 2.992 ns )                    ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[15]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.738 ns                ;
; 37.698 ns                               ; 334.22 MHz ( period = 2.992 ns )                    ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[13]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.738 ns                ;
; 37.702 ns                               ; 334.67 MHz ( period = 2.988 ns )                    ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[14]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.734 ns                ;
; 37.702 ns                               ; 334.67 MHz ( period = 2.988 ns )                    ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[12]                    ; CLK_24MHZ  ; CLK_24MHZ ; 40.690 ns                   ; 40.436 ns                 ; 2.734 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                          ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 36.907 ns                               ; 210.13 MHz ( period = 4.759 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.495 ns                ;
; 36.993 ns                               ; 214.00 MHz ( period = 4.673 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.409 ns                ;
; 37.183 ns                               ; 223.06 MHz ( period = 4.483 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.219 ns                ;
; 37.269 ns                               ; 227.43 MHz ( period = 4.397 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.133 ns                ;
; 37.355 ns                               ; 231.96 MHz ( period = 4.311 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 4.047 ns                ;
; 37.441 ns                               ; 236.69 MHz ( period = 4.225 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.961 ns                ;
; 37.527 ns                               ; 241.60 MHz ( period = 4.139 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.875 ns                ;
; 37.613 ns                               ; 246.73 MHz ( period = 4.053 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.789 ns                ;
; 37.699 ns                               ; 252.08 MHz ( period = 3.967 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.703 ns                ;
; 37.785 ns                               ; 257.67 MHz ( period = 3.881 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 3.617 ns                ;
; 37.964 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.442 ns                ;
; 37.996 ns                               ; 272.48 MHz ( period = 3.670 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.402 ns                ;
; 38.050 ns                               ; 276.55 MHz ( period = 3.616 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.356 ns                ;
; 38.082 ns                               ; 279.02 MHz ( period = 3.584 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.316 ns                ;
; 38.130 ns                               ; 282.81 MHz ( period = 3.536 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.268 ns                ;
; 38.136 ns                               ; 283.29 MHz ( period = 3.530 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.270 ns                ;
; 38.216 ns                               ; 289.86 MHz ( period = 3.450 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.182 ns                ;
; 38.222 ns                               ; 290.36 MHz ( period = 3.444 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.184 ns                ;
; 38.270 ns                               ; 294.46 MHz ( period = 3.396 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.128 ns                ;
; 38.272 ns                               ; 294.64 MHz ( period = 3.394 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.126 ns                ;
; 38.302 ns                               ; 297.27 MHz ( period = 3.364 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.096 ns                ;
; 38.308 ns                               ; 297.80 MHz ( period = 3.358 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.098 ns                ;
; 38.356 ns                               ; 302.11 MHz ( period = 3.310 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.042 ns                ;
; 38.358 ns                               ; 302.30 MHz ( period = 3.308 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.040 ns                ;
; 38.388 ns                               ; 305.06 MHz ( period = 3.278 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 3.010 ns                ;
; 38.394 ns                               ; 305.62 MHz ( period = 3.272 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 3.012 ns                ;
; 38.406 ns                               ; 306.75 MHz ( period = 3.260 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.992 ns                ;
; 38.442 ns                               ; 310.17 MHz ( period = 3.224 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.956 ns                ;
; 38.444 ns                               ; 310.37 MHz ( period = 3.222 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.954 ns                ;
; 38.473 ns                               ; 313.19 MHz ( period = 3.193 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.925 ns                ;
; 38.480 ns                               ; 313.87 MHz ( period = 3.186 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.926 ns                ;
; 38.492 ns                               ; 315.06 MHz ( period = 3.174 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.906 ns                ;
; 38.528 ns                               ; 318.67 MHz ( period = 3.138 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.870 ns                ;
; 38.530 ns                               ; 318.88 MHz ( period = 3.136 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.868 ns                ;
; 38.546 ns                               ; 320.51 MHz ( period = 3.120 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.852 ns                ;
; 38.559 ns                               ; 321.85 MHz ( period = 3.107 ns )                    ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.839 ns                ;
; 38.566 ns                               ; 322.58 MHz ( period = 3.100 ns )                    ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.840 ns                ;
; 38.578 ns                               ; 323.83 MHz ( period = 3.088 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.820 ns                ;
; 38.578 ns                               ; 323.83 MHz ( period = 3.088 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.820 ns                ;
; 38.609 ns                               ; 327.12 MHz ( period = 3.057 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.789 ns                ;
; 38.616 ns                               ; 327.87 MHz ( period = 3.050 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.782 ns                ;
; 38.632 ns                               ; 329.60 MHz ( period = 3.034 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.766 ns                ;
; 38.664 ns                               ; 333.11 MHz ( period = 3.002 ns )                    ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.734 ns                ;
; 38.664 ns                               ; 333.11 MHz ( period = 3.002 ns )                    ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.734 ns                ;
; 38.695 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.703 ns                ;
; 38.695 ns                               ; 336.59 MHz ( period = 2.971 ns )                    ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.703 ns                ;
; 38.702 ns                               ; 337.38 MHz ( period = 2.964 ns )                    ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.696 ns                ;
; 38.718 ns                               ; 339.21 MHz ( period = 2.948 ns )                    ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.680 ns                ;
; 38.718 ns                               ; 339.21 MHz ( period = 2.948 ns )                    ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.680 ns                ;
; 38.749 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.649 ns                ;
; 38.750 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.648 ns                ;
; 38.750 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.648 ns                ;
; 38.761 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.637 ns                ;
; 38.781 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.617 ns                ;
; 38.788 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.610 ns                ;
; 38.804 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.594 ns                ;
; 38.804 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.594 ns                ;
; 38.835 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.563 ns                ;
; 38.836 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.562 ns                ;
; 38.836 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.562 ns                ;
; 38.847 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.551 ns                ;
; 38.874 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.524 ns                ;
; 38.885 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.513 ns                ;
; 38.890 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.508 ns                ;
; 38.890 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.508 ns                ;
; 38.921 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.477 ns                ;
; 38.922 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.476 ns                ;
; 38.922 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.476 ns                ;
; 38.971 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.431 ns                ;
; 38.971 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.427 ns                ;
; 38.971 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.427 ns                ;
; 38.976 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.422 ns                ;
; 38.976 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.422 ns                ;
; 39.007 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.391 ns                ;
; 39.008 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.390 ns                ;
; 39.008 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.390 ns                ;
; 39.037 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.361 ns                ;
; 39.052 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.350 ns                ;
; 39.053 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.349 ns                ;
; 39.057 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.345 ns                ;
; 39.057 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.341 ns                ;
; 39.057 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.341 ns                ;
; 39.062 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.336 ns                ;
; 39.062 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.336 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.069 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.342 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.078 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[2] ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.329 ns                ;
; 39.093 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.305 ns                ;
; 39.094 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.304 ns                ;
; 39.123 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.275 ns                ;
; 39.133 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.269 ns                ;
; 39.138 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.264 ns                ;
; 39.139 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.263 ns                ;
; 39.143 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.255 ns                ;
; 39.143 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.255 ns                ;
; 39.148 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.250 ns                ;
; 39.148 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.250 ns                ;
; 39.169 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.233 ns                ;
; 39.179 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.219 ns                ;
; 39.180 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.218 ns                ;
; 39.187 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.215 ns                ;
; 39.193 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.406 ns                 ; 2.213 ns                ;
; 39.209 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.189 ns                ;
; 39.219 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.183 ns                ;
; 39.225 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.177 ns                ;
; 39.229 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.169 ns                ;
; 39.229 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.169 ns                ;
; 39.234 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.164 ns                ;
; 39.247 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.155 ns                ;
; 39.255 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.147 ns                ;
; 39.265 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.133 ns                ;
; 39.273 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.129 ns                ;
; 39.295 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.103 ns                ;
; 39.304 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.098 ns                ;
; 39.311 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.091 ns                ;
; 39.315 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.083 ns                ;
; 39.315 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.083 ns                ;
; 39.320 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.078 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[1]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.325 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[0]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.411 ns                 ; 2.086 ns                ;
; 39.327 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.075 ns                ;
; 39.328 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.074 ns                ;
; 39.333 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.069 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.334 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|pb_history[3] ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.407 ns                 ; 2.073 ns                ;
; 39.340 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.062 ns                ;
; 39.351 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.047 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.359 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.043 ns                ;
; 39.381 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 2.017 ns                ;
; 39.390 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.012 ns                ;
; 39.397 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 2.005 ns                ;
; 39.401 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.997 ns                ;
; 39.401 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.997 ns                ;
; 39.409 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.993 ns                ;
; 39.413 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.989 ns                ;
; 39.414 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.988 ns                ;
; 39.419 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.983 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.426 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.976 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.445 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.957 ns                ;
; 39.461 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[18]     ; debounce:de_PTT|clean_pb  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.397 ns                 ; 1.936 ns                ;
; 39.467 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[11] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.931 ns                ;
; 39.483 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[3]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.919 ns                ;
; 39.487 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.911 ns                ;
; 39.487 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[6]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.911 ns                ;
; 39.495 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.907 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.499 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.903 ns                ;
; 39.500 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.902 ns                ;
; 39.505 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.897 ns                ;
; 39.512 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[15]     ; debounce:de_PTT|count[17] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.890 ns                ;
; 39.530 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[5]      ; debounce:de_PTT|count[8]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.872 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[12]     ; debounce:de_PTT|count[15] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[3]      ; debounce:de_PTT|count[6]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.531 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[1]      ; debounce:de_PTT|count[4]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.871 ns                ;
; 39.553 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[8]      ; debounce:de_PTT|count[10] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.845 ns                ;
; 39.556 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[16]     ; debounce:de_PTT|count[18] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.846 ns                ;
; 39.569 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[0]      ; debounce:de_PTT|count[2]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.833 ns                ;
; 39.573 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[7]      ; debounce:de_PTT|count[9]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.398 ns                 ; 1.825 ns                ;
; 39.580 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[13]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.822 ns                ;
; 39.581 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[11]     ; debounce:de_PTT|count[14] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.821 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[4]      ; debounce:de_PTT|count[7]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.585 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[2]      ; debounce:de_PTT|count[5]  ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.817 ns                ;
; 39.586 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[10]     ; debounce:de_PTT|count[13] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.816 ns                ;
; 39.591 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[9]      ; debounce:de_PTT|count[12] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.811 ns                ;
; 39.616 ns                               ; Restricted to 340.02 MHz ( period = 2.94 ns )       ; debounce:de_PTT|count[14]     ; debounce:de_PTT|count[16] ; FX2_CLK    ; FX2_CLK  ; 41.666 ns                   ; 41.402 ns                 ; 1.786 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 111.74 MHz ( period = 8.949 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.695 ns                ;
; N/A                                     ; 112.83 MHz ( period = 8.863 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.609 ns                ;
; N/A                                     ; 113.93 MHz ( period = 8.777 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.523 ns                ;
; N/A                                     ; 115.06 MHz ( period = 8.691 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.437 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.69 MHz ( period = 8.644 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.411 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.79 MHz ( period = 8.636 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.401 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.385 ns                ;
; N/A                                     ; 116.21 MHz ( period = 8.605 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.351 ns                ;
; N/A                                     ; 117.27 MHz ( period = 8.527 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.263 ns                ;
; N/A                                     ; 117.38 MHz ( period = 8.519 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.265 ns                ;
; N/A                                     ; 118.47 MHz ( period = 8.441 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.177 ns                ;
; N/A                                     ; 118.58 MHz ( period = 8.433 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 119.69 MHz ( period = 8.355 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.091 ns                ;
; N/A                                     ; 119.80 MHz ( period = 8.347 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[3]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.093 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.50 MHz ( period = 8.299 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.062 ns                ;
; N/A                                     ; 120.73 MHz ( period = 8.283 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.024 ns                ;
; N/A                                     ; 120.93 MHz ( period = 8.269 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.005 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~portb_we_reg        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.021 ns                ;
; N/A                                     ; 121.42 MHz ( period = 8.236 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~portb_we_reg        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.019 ns                ;
; N/A                                     ; 121.48 MHz ( period = 8.232 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.031 ns                ;
; N/A                                     ; 121.86 MHz ( period = 8.206 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~portb_we_reg         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 8.001 ns                ;
; N/A                                     ; 122.00 MHz ( period = 8.197 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.938 ns                ;
; N/A                                     ; 122.20 MHz ( period = 8.183 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.919 ns                ;
; N/A                                     ; 122.59 MHz ( period = 8.157 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[2]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.903 ns                ;
; N/A                                     ; 123.29 MHz ( period = 8.111 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.852 ns                ;
; N/A                                     ; 123.50 MHz ( period = 8.097 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.833 ns                ;
; N/A                                     ; 123.56 MHz ( period = 8.093 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.833 ns                ;
; N/A                                     ; 123.90 MHz ( period = 8.071 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[1]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.817 ns                ;
; N/A                                     ; 123.92 MHz ( period = 8.070 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.816 ns                ;
; N/A                                     ; 123.99 MHz ( period = 8.065 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.811 ns                ;
; N/A                                     ; 124.01 MHz ( period = 8.064 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 124.61 MHz ( period = 8.025 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.766 ns                ;
; N/A                                     ; 124.83 MHz ( period = 8.011 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 124.89 MHz ( period = 8.007 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.747 ns                ;
; N/A                                     ; 125.23 MHz ( period = 7.985 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[0]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.731 ns                ;
; N/A                                     ; 125.25 MHz ( period = 7.984 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.33 MHz ( period = 7.979 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.725 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.740 ns                ;
; N/A                                     ; 125.34 MHz ( period = 7.978 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 125.47 MHz ( period = 7.970 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.66 MHz ( period = 7.958 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.714 ns                ;
; N/A                                     ; 125.96 MHz ( period = 7.939 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[6]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.680 ns                ;
; N/A                                     ; 126.25 MHz ( period = 7.921 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.661 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.660 ns                ;
; N/A                                     ; 126.61 MHz ( period = 7.898 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.644 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.63 MHz ( period = 7.897 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.645 ns                ;
; N/A                                     ; 126.69 MHz ( period = 7.893 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.639 ns                ;
; N/A                                     ; 126.71 MHz ( period = 7.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 126.84 MHz ( period = 7.884 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[9]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.28 MHz ( period = 7.857 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 127.34 MHz ( period = 7.853 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_mv7:rs_dgwp|dffpipe_h09:dffpipe6|dffe8a[7]    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[5]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.594 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg10  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg9   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg7   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg6   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg4   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg3   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.42 MHz ( period = 7.848 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~porta_address_reg0   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.604 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.575 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~portb_we_reg         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.640 ns                ;
; N/A                                     ; 127.80 MHz ( period = 7.825 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a13~portb_we_reg        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.631 ns                ;
; N/A                                     ; 127.86 MHz ( period = 7.821 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.557 ns                ;
; N/A                                     ; 128.01 MHz ( period = 7.812 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[9]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 128.09 MHz ( period = 7.807 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[0]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[7]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.553 ns                ;
; N/A                                     ; 128.11 MHz ( period = 7.806 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.542 ns                ;
; N/A                                     ; 128.16 MHz ( period = 7.803 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a8~portb_we_reg         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.606 ns                ;
; N/A                                     ; 128.24 MHz ( period = 7.798 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[2]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[8]                          ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.40 MHz ( period = 7.788 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg10 ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg9  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg8  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg7  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg6  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg5  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg4  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg3  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg2  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg1  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.53 MHz ( period = 7.780 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~porta_address_reg0  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.539 ns                ;
; N/A                                     ; 128.58 MHz ( period = 7.777 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[3]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]                         ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.528 ns                ;
; N/A                                     ; 128.65 MHz ( period = 7.773 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a15~portb_we_reg        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 128.65 MHz ( period = 7.773 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a11~portb_we_reg        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 128.72 MHz ( period = 7.769 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a10~portb_we_reg        ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.568 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg2   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 128.73 MHz ( period = 7.768 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[6]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 7.523 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                 ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                             ; To                                                                                                                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; AD_state[3]                                                                                                                      ; AD_state[3]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[0]                                                                                                                      ; AD_state[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01011                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                  ; state_PWM.00010                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.01101                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                  ; state_PWM.01100                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; LED_sync                                                                                                                         ; LED_sync                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.693 ns                                ; register[8]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.680 ns                   ; 3.373 ns                 ;
; 0.732 ns                                ; I_PWM[3]                                                                                                                         ; I_Data[3]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.734 ns                 ;
; 0.733 ns                                ; Q_PWM[3]                                                                                                                         ; Q_Data[3]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.736 ns                 ;
; 0.734 ns                                ; I_PWM[11]                                                                                                                        ; I_Data[11]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.741 ns                                ; Q_PWM[13]                                                                                                                        ; Q_Data[13]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Q_PWM[8]                                                                                                                         ; Q_Data[8]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; state_PWM.01011                                                                                                                  ; state_PWM.01100                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.743 ns                                ; I_PWM[14]                                                                                                                        ; I_Data[14]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.743 ns                 ;
; 0.743 ns                                ; I_PWM[4]                                                                                                                         ; I_Data[4]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.743 ns                 ;
; 0.743 ns                                ; Q_PWM[9]                                                                                                                         ; Q_Data[9]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.746 ns                 ;
; 0.743 ns                                ; Q_PWM[0]                                                                                                                         ; Q_Data[0]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.003 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; I_PWM[9]                                                                                                                         ; I_Data[9]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; I_PWM[1]                                                                                                                         ; I_Data[1]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; I_PWM[8]                                                                                                                         ; I_Data[8]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.745 ns                 ;
; 0.745 ns                                ; I_PWM[5]                                                                                                                         ; I_Data[5]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.745 ns                 ;
; 0.749 ns                                ; state_PWM.00111                                                                                                                  ; state_PWM.01000                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.751 ns                                ; state_PWM.01000                                                                                                                  ; state_PWM.01001                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.759 ns                                ; sync_count[8]                                                                                                                    ; sync_count[8]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.760 ns                                ; byte_count[6]                                                                                                                    ; byte_count[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.762 ns                 ;
; 0.763 ns                                ; state_PWM.00100                                                                                                                  ; LED_sync                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.765 ns                 ;
; 0.770 ns                                ; register[4]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.811 ns                   ; 3.581 ns                 ;
; 0.779 ns                                ; register[10]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.677 ns                   ; 3.456 ns                 ;
; 0.783 ns                                ; register[13]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a4~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.320 ns                   ; 3.103 ns                 ;
; 0.831 ns                                ; register[15]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~portb_datain_reg1 ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.326 ns                   ; 3.157 ns                 ;
; 0.844 ns                                ; register[2]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.746 ns                   ; 3.590 ns                 ;
; 0.892 ns                                ; register[14]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a14~portb_datain_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.684 ns                   ; 3.576 ns                 ;
; 0.896 ns                                ; q[8]                                                                                                                             ; q[9]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.898 ns                 ;
; 0.897 ns                                ; q[9]                                                                                                                             ; q[10]                                                                                                                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.899 ns                 ;
; 0.898 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[1]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.898 ns                                ; I_PWM[0]                                                                                                                         ; I_Data[0]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.898 ns                 ;
; 0.901 ns                                ; q[10]                                                                                                                            ; q[11]                                                                                                                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.905 ns                                ; state_PWM.01001                                                                                                                  ; state_PWM.01010                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.910 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[2]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.912 ns                 ;
; 0.923 ns                                ; synced_Rx_used[11]                                                                                                               ; state_PWM.00001                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.896 ns                   ; 1.819 ns                 ;
; 0.944 ns                                ; register[5]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.746 ns                   ; 3.690 ns                 ;
; 0.957 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[3]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.957 ns                 ;
; 0.957 ns                                ; register[11]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~portb_datain_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.682 ns                   ; 3.639 ns                 ;
; 0.964 ns                                ; register[6]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.762 ns                   ; 3.726 ns                 ;
; 0.966 ns                                ; Q_PWM[12]                                                                                                                        ; Q_Data[12]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 0.966 ns                 ;
; 0.999 ns                                ; register[7]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.358 ns                   ; 3.357 ns                 ;
; 1.000 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg5 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.104 ns                 ;
; 1.001 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg9 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.105 ns                 ;
; 1.002 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg7 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.106 ns                 ;
; 1.008 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_address_reg6 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.104 ns                   ; 1.112 ns                 ;
; 1.012 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.014 ns                 ;
; 1.017 ns                                ; q[3]                                                                                                                             ; q[4]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.389 ns                   ; 1.406 ns                 ;
; 1.021 ns                                ; q[1]                                                                                                                             ; q[2]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.389 ns                   ; 1.410 ns                 ;
; 1.037 ns                                ; register[9]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.680 ns                   ; 3.717 ns                 ;
; 1.047 ns                                ; register[0]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a0~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.358 ns                   ; 3.405 ns                 ;
; 1.054 ns                                ; register[1]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.750 ns                   ; 3.804 ns                 ;
; 1.066 ns                                ; q[12]                                                                                                                            ; register[12]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.066 ns                                ; q[14]                                                                                                                            ; register[14]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.068 ns                 ;
; 1.067 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~porta_address_reg7 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.422 ns                   ; 1.489 ns                 ;
; 1.071 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~porta_address_reg8 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.422 ns                   ; 1.493 ns                 ;
; 1.074 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a9~porta_address_reg2 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.422 ns                   ; 1.496 ns                 ;
; 1.077 ns                                ; state_PWM.01010                                                                                                                  ; state_PWM.01011                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.783 ns                   ; 1.860 ns                 ;
; 1.082 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.084 ns                 ;
; 1.082 ns                                ; register[12]                                                                                                                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a11~portb_datain_reg1 ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.682 ns                   ; 3.764 ns                 ;
; 1.092 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.094 ns                 ;
; 1.096 ns                                ; register[3]                                                                                                                      ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a1~portb_datain_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 2.750 ns                   ; 3.846 ns                 ;
; 1.099 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[4]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.101 ns                 ;
; 1.102 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.104 ns                 ;
; 1.105 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[2]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|delayed_wrptr_g[2]                                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.107 ns                 ;
; 1.112 ns                                ; state_PWM.00000                                                                                                                  ; state_PWM.00001                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.114 ns                 ;
; 1.115 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~porta_address_reg8 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.793 ns                   ; 1.908 ns                 ;
; 1.138 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|ram_block4a5~porta_address_reg2 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.793 ns                   ; 1.931 ns                 ;
; 1.153 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00101                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.155 ns                 ;
; 1.154 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.156 ns                 ;
; 1.156 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[4]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; state_PWM.01101                                                                                                                  ; state_PWM.00111                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.164 ns                                ; rx_avail[9]                                                                                                                      ; register[13]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.164 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[10]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; AD_state[3]                                                                                                                      ; AD_state[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[7]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.170 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[4]                                  ; sync_Rx_used[4]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.170 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[11]                                 ; sync_Rx_used[11]                                                                                                                                       ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.172 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[9]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.175 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[6]                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[6]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.004 ns                   ; 1.179 ns                 ;
; 1.176 ns                                ; q[5]                                                                                                                             ; q[6]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.389 ns                   ; 1.565 ns                 ;
; 1.177 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sync_count[1]                                                                                                                    ; sync_count[1]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11]                       ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                       ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.180 ns                                ; sync_count[3]                                                                                                                    ; sync_count[3]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[9]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; byte_count[4]                                                                                                                    ; byte_count[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; sync_count[7]                                                                                                                    ; sync_count[7]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; sync_count[5]                                                                                                                    ; sync_count[5]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; byte_count[2]                                                                                                                    ; byte_count[2]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; byte_count[0]                                                                                                                    ; byte_count[0]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[10]                       ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; byte_count[5]                                                                                                                    ; byte_count[5]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; loop_counter[0]                                                                                                                  ; loop_counter[0]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; loop_counter[2]                                                                                                                  ; loop_counter[2]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; state_PWM.00100                                                                                                                  ; state_PWM.00000                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.204 ns                                ; state_PWM.00000                                                                                                                  ; LED_sync                                                                                                                                               ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.206 ns                                ; loop_counter[5]                                                                                                                  ; loop_counter[5]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[1]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; loop_counter[6]                                                                                                                  ; loop_counter[6]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.209 ns                 ;
; 1.208 ns                                ; loop_counter[4]                                                                                                                  ; loop_counter[4]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_brp|dffe5a[4]                                  ; sync_Rx_used[4]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.212 ns                                ; q[11]                                                                                                                            ; q[12]                                                                                                                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; rx_avail[11]                                                                                                                     ; register[15]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.000 ns                   ; 1.213 ns                 ;
; 1.214 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_ov7:rs_dgwp|dffpipe_j09:dffpipe5|dffe6a[0]     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|dffpipe_c09:rs_bwp|dffe5a[0]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.225 ns                                ; state_PWM.00001                                                                                                                  ; state_PWM.00000                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; q[14]                                                                                                                            ; q[15]                                                                                                                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.339 ns                   ; 1.564 ns                 ;
; 1.229 ns                                ; byte_count[3]                                                                                                                    ; byte_count[3]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; byte_count[1]                                                                                                                    ; byte_count[1]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.231 ns                                ; sync_count[0]                                                                                                                    ; sync_count[0]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.231 ns                                ; q[12]                                                                                                                            ; q[13]                                                                                                                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.339 ns                   ; 1.570 ns                 ;
; 1.233 ns                                ; sync_count[2]                                                                                                                    ; sync_count[2]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; sync_count[6]                                                                                                                    ; sync_count[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; sync_count[4]                                                                                                                    ; sync_count[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[2]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.239 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.239 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.241 ns                 ;
; 1.240 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe12a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[8]                         ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.012 ns                  ; 1.228 ns                 ;
; 1.242 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|counter_ffa[0]                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; loop_counter[3]                                                                                                                  ; loop_counter[3]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; loop_counter[1]                                                                                                                  ; loop_counter[1]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[0]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[1]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[2]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.243 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.247 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[6]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.249 ns                 ;
; 1.248 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[10]                       ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[3]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[4]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.251 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.255 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[5]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[6]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.255 ns                                ; state_PWM.00110                                                                                                                  ; Rx_control_4[6]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.004 ns                   ; 1.259 ns                 ;
; 1.255 ns                                ; state_PWM.00110                                                                                                                  ; Rx_control_4[0]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.004 ns                   ; 1.259 ns                 ;
; 1.255 ns                                ; state_PWM.00110                                                                                                                  ; Rx_control_4[7]                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.004 ns                   ; 1.259 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[8]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.261 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[7]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_ik6:wrptr_g1p|power_modified_counter_values[8]                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.300 ns                                ; state_PWM.00010                                                                                                                  ; state_PWM.00011                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.335 ns                   ; 1.635 ns                 ;
; 1.335 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[2]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.337 ns                 ;
; 1.337 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[3]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[3]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.339 ns                 ;
; 1.340 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[10]                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[8]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.342 ns                 ;
; 1.340 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|alt_synch_pipe_nv7:ws_dgrp|dffpipe_i09:dffpipe11|dffe13a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_brp|dffe7a[5]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.342 ns                 ;
; 1.354 ns                                ; synced_Rx_used[10]                                                                                                               ; state_PWM.00001                                                                                                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.896 ns                   ; 2.250 ns                 ;
; 1.358 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[5]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.360 ns                 ;
; 1.358 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[4]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.066 ns                   ; 1.424 ns                 ;
; 1.358 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[9]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.066 ns                   ; 1.424 ns                 ;
; 1.359 ns                                ; q[15]                                                                                                                            ; register[15]                                                                                                                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.023 ns                   ; 1.382 ns                 ;
; 1.360 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|dffpipe_a09:ws_bwp|dffe7a[6]                                                        ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.362 ns                 ;
; 1.363 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[3]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.066 ns                   ; 1.429 ns                 ;
; 1.366 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[7]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[7]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.066 ns                   ; 1.432 ns                 ;
; 1.368 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[5]                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.066 ns                   ; 1.434 ns                 ;
; 1.368 ns                                ; q[8]                                                                                                                             ; register[8]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.370 ns                 ;
; 1.368 ns                                ; q[9]                                                                                                                             ; register[9]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.370 ns                 ;
; 1.379 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_q96:rdptr_g1p|power_modified_counter_values[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|rdptr_g[11]                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.066 ns                   ; 1.445 ns                 ;
; 1.385 ns                                ; I_PWM[15]                                                                                                                        ; I_Data[15]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.016 ns                  ; 1.369 ns                 ;
; 1.385 ns                                ; I_PWM[10]                                                                                                                        ; I_Data[10]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.016 ns                  ; 1.369 ns                 ;
; 1.387 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_address_reg8 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.116 ns                   ; 1.503 ns                 ;
; 1.387 ns                                ; I_PWM[13]                                                                                                                        ; I_Data[13]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.016 ns                  ; 1.371 ns                 ;
; 1.389 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_address_reg9 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.116 ns                   ; 1.505 ns                 ;
; 1.390 ns                                ; I_PWM[7]                                                                                                                         ; I_Data[7]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.016 ns                  ; 1.374 ns                 ;
; 1.391 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[1]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_address_reg1 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.102 ns                   ; 1.493 ns                 ;
; 1.395 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[0]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_address_reg0 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.102 ns                   ; 1.497 ns                 ;
; 1.396 ns                                ; I_PWM[6]                                                                                                                         ; I_Data[6]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.016 ns                  ; 1.380 ns                 ;
; 1.397 ns                                ; I_PWM[12]                                                                                                                        ; I_Data[12]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.016 ns                  ; 1.381 ns                 ;
; 1.398 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_address_reg5 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.116 ns                   ; 1.514 ns                 ;
; 1.399 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_address_reg6 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.116 ns                   ; 1.515 ns                 ;
; 1.399 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a6~portb_address_reg7 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.116 ns                   ; 1.515 ns                 ;
; 1.401 ns                                ; q[0]                                                                                                                             ; q[1]                                                                                                                                                   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.403 ns                 ;
; 1.402 ns                                ; Q_PWM[10]                                                                                                                        ; Q_Data[10]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.018 ns                  ; 1.384 ns                 ;
; 1.405 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[8]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg8 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.524 ns                 ;
; 1.407 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[5]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg5 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.526 ns                 ;
; 1.410 ns                                ; Q_PWM[14]                                                                                                                        ; Q_Data[14]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.018 ns                  ; 1.392 ns                 ;
; 1.411 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[9]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg9 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.530 ns                 ;
; 1.413 ns                                ; Q_PWM[11]                                                                                                                        ; Q_Data[11]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.018 ns                  ; 1.395 ns                 ;
; 1.414 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a2~portb_address_reg6 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.100 ns                   ; 1.514 ns                 ;
; 1.417 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[6]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg6 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.536 ns                 ;
; 1.417 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|wrptr_g[7]                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|ram_block5a8~portb_address_reg7 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.119 ns                   ; 1.536 ns                 ;
; 1.422 ns                                ; Q_PWM[15]                                                                                                                        ; Q_Data[15]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.018 ns                  ; 1.404 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                              ;                                                                                                                                                        ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_24MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.749 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.751 ns                 ;
; 0.901 ns                                ; Tx_q[2]                                                                           ; Tx_data[2]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.917 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 1.126 ns                                ; Tx_q[6]                                                                           ; Tx_data[6]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.128 ns                 ;
; 1.148 ns                                ; Q_PWM_accumulator[15]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.150 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.159 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.160 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; I_PWM_accumulator[15]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[7]                                                                      ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.165 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; I_Data_in[15]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.338 ns                   ; 1.508 ns                 ;
; 1.170 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.175 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.177 ns                                ; Tx_q[8]                                                                           ; Tx_q[9]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.181 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; Tx_q[8]                                                                           ; Tx_data[8]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.184 ns                                ; Tx_q[3]                                                                           ; Tx_data[3]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.184 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.184 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.184 ns                                ; Tx_q[1]                                                                           ; Tx_q[2]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.186 ns                 ;
; 1.186 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.188 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.190 ns                 ;
; 1.189 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.191 ns                 ;
; 1.198 ns                                ; Tx_q[0]                                                                           ; Tx_data[0]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.200 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.003 ns                   ; 1.203 ns                 ;
; 1.203 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.205 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.212 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.214 ns                 ;
; 1.213 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.213 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.217 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_Data_in[8]                                                                      ; Q_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.220 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[0]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.221 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.221 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.224 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.229 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.231 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.232 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.232 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.233 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.353 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.761 ns                 ;
; 1.399 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.401 ns                 ;
; 1.412 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.820 ns                 ;
; 1.426 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.426 ns                                ; Q_PWM_accumulator[7]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.428 ns                 ;
; 1.438 ns                                ; I_Data_in[8]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.439 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.847 ns                 ;
; 1.459 ns                                ; Tx_q[7]                                                                           ; Tx_data[7]                                                                        ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.015 ns                   ; 1.474 ns                 ;
; 1.464 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.478 ns                 ;
; 1.484 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.498 ns                 ;
; 1.498 ns                                ; TX_state[0]                                                                       ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.500 ns                 ;
; 1.498 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.906 ns                 ;
; 1.498 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.906 ns                 ;
; 1.505 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.510 ns                                ; Q_PWM_accumulator[10]                                                             ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.512 ns                 ;
; 1.512 ns                                ; I_Data_in[6]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.512 ns                                ; Q_Data_in[6]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.514 ns                 ;
; 1.514 ns                                ; I_Data_in[9]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.516 ns                 ;
; 1.516 ns                                ; Q_PWM_accumulator[12]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.518 ns                 ;
; 1.525 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.933 ns                 ;
; 1.555 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.963 ns                 ;
; 1.568 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 3.741 ns                   ; 5.309 ns                 ;
; 1.584 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.992 ns                 ;
; 1.584 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.992 ns                 ;
; 1.585 ns                                ; TX_state[1]                                                                       ; TX_state[2]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.587 ns                 ;
; 1.587 ns                                ; TX_state[1]                                                                       ; TX_state[4]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.589 ns                 ;
; 1.591 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 1.999 ns                 ;
; 1.603 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.011 ns                 ;
; 1.611 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.019 ns                 ;
; 1.618 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.014 ns                   ; 1.632 ns                 ;
; 1.637 ns                                ; I_Data_in[14]                                                                     ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.637 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.639 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.047 ns                 ;
; 1.641 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.049 ns                 ;
; 1.642 ns                                ; Q_Data_in[2]                                                                      ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; I_PWM_accumulator[1]                                                              ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; Q_PWM_accumulator[6]                                                              ; Q_PWM_accumulator[7]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; Q_PWM_accumulator[5]                                                              ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.646 ns                                ; Q_Data_in[4]                                                                      ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.646 ns                                ; Q_Data_in[0]                                                                      ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.648 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[10]                                                             ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; I_PWM_accumulator[9]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[9]                                                              ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[8]                                                              ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.647 ns                                ; Q_PWM_accumulator[1]                                                              ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; I_PWM_accumulator[12]                                                             ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; Q_PWM_accumulator[3]                                                              ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.649 ns                                ; Q_Data_in[14]                                                                     ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.651 ns                 ;
; 1.649 ns                                ; Q_Data_in[12]                                                                     ; Q_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.651 ns                 ;
; 1.650 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.652 ns                 ;
; 1.651 ns                                ; I_Data_in[13]                                                                     ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; I_Data_in[0]                                                                      ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[13]                                                                     ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.651 ns                                ; Q_Data_in[10]                                                                     ; Q_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.653 ns                 ;
; 1.652 ns                                ; I_Data_in[11]                                                                     ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.652 ns                                ; Q_Data_in[11]                                                                     ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.654 ns                 ;
; 1.653 ns                                ; I_Data_in[2]                                                                      ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.655 ns                 ;
; 1.663 ns                                ; TX_state[1]                                                                       ; TX_state[1]                                                                       ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.665 ns                 ;
; 1.667 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.669 ns                 ;
; 1.670 ns                                ; I_PWM_accumulator[6]                                                              ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.078 ns                 ;
; 1.670 ns                                ; I_PWM_accumulator[5]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.078 ns                 ;
; 1.670 ns                                ; I_PWM_accumulator[3]                                                              ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.078 ns                 ;
; 1.677 ns                                ; I_Data_in[4]                                                                      ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.085 ns                 ;
; 1.689 ns                                ; I_PWM_accumulator[7]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.097 ns                 ;
; 1.692 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[6] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.694 ns                 ;
; 1.693 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.696 ns                                ; I_Data_in[12]                                                                     ; I_PWM_accumulator[13]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.696 ns                                ; I_Data_in[10]                                                                     ; I_PWM_accumulator[11]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.698 ns                 ;
; 1.697 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[1] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_Data_in[7]                                                                      ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.105 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[11]                                                             ; I_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[2]                                                              ; I_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; I_PWM_accumulator[0]                                                              ; I_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[11]                                                             ; Q_PWM_accumulator[12]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_Data_in[9]                                                                      ; Q_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_Data_in[8]                                                                      ; Q_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[2]                                                              ; Q_PWM_accumulator[3]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; Q_PWM_accumulator[0]                                                              ; Q_PWM_accumulator[1]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[4] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[14]                                                             ; I_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[13]                                                             ; I_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[14]                                                             ; Q_PWM_accumulator[15]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[13]                                                             ; Q_PWM_accumulator[14]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; Q_PWM_accumulator[4]                                                              ; Q_PWM_accumulator[5]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.699 ns                                ; Q_Data_in[5]                                                                      ; Q_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.701 ns                 ;
; 1.700 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[6]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.700 ns                                ; I_Data_in[1]                                                                      ; I_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.701 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.701 ns                                ; Q_Data_in[3]                                                                      ; Q_PWM_accumulator[4]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.701 ns                                ; Q_Data_in[1]                                                                      ; Q_PWM_accumulator[2]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.703 ns                 ;
; 1.706 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[3] ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.708 ns                 ;
; 1.723 ns                                ; I_PWM_accumulator[8]                                                              ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.725 ns                                ; I_PWM_accumulator[4]                                                              ; I_PWM_accumulator[9]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.133 ns                 ;
; 1.727 ns                                ; I_Data_in[5]                                                                      ; I_PWM_accumulator[10]                                                             ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.135 ns                 ;
; 1.728 ns                                ; I_Data_in[3]                                                                      ; I_PWM_accumulator[8]                                                              ; CLK_24MHZ  ; CLK_24MHZ ; 0.000 ns                   ; 0.408 ns                   ; 2.136 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; debounce:de_PTT|clean_pb                            ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.739 ns                                ; debounce:de_PTT|pb_history[0]                       ; debounce:de_PTT|pb_history[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.743 ns                                ; debounce:de_PTT|pb_history[1]                       ; debounce:de_PTT|pb_history[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.748 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.754 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.166 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.206 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|pb_history[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.637 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.642 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.644 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.643 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.645 ns                 ;
; 1.647 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.649 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.648 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.684 ns                                ; debounce:de_PTT|count[17]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.686 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.697 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.699 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.698 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.700 ns                 ;
; 1.723 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.725 ns                 ;
; 1.728 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.730 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.729 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.731 ns                 ;
; 1.733 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.735 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.734 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.736 ns                 ;
; 1.745 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.747 ns                 ;
; 1.758 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.760 ns                 ;
; 1.761 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.759 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.783 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.785 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.784 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.786 ns                 ;
; 1.809 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.811 ns                 ;
; 1.814 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.816 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.815 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.817 ns                 ;
; 1.819 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.821 ns                 ;
; 1.820 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.822 ns                 ;
; 1.827 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.825 ns                 ;
; 1.831 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.833 ns                 ;
; 1.844 ns                                ; debounce:de_PTT|count[16]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.846 ns                 ;
; 1.847 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.845 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.869 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.871 ns                 ;
; 1.870 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.872 ns                 ;
; 1.888 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.890 ns                 ;
; 1.895 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.897 ns                 ;
; 1.900 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.902 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.901 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.903 ns                 ;
; 1.905 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.907 ns                 ;
; 1.913 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.911 ns                 ;
; 1.913 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.911 ns                 ;
; 1.917 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.919 ns                 ;
; 1.933 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.931 ns                 ;
; 1.939 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|clean_pb      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.003 ns                  ; 1.936 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.955 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.957 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[15]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.974 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.976 ns                 ;
; 1.981 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.983 ns                 ;
; 1.986 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.988 ns                 ;
; 1.987 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 1.991 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.993 ns                 ;
; 1.999 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.997 ns                 ;
; 1.999 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 1.997 ns                 ;
; 2.003 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.005 ns                 ;
; 2.010 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.012 ns                 ;
; 2.019 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.017 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.041 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.043 ns                 ;
; 2.049 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.047 ns                 ;
; 2.060 ns                                ; debounce:de_PTT|count[14]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.062 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.066 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.073 ns                 ;
; 2.067 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.069 ns                 ;
; 2.072 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.074 ns                 ;
; 2.073 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.075 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.075 ns                                ; debounce:de_PTT|pb_history[3]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.086 ns                 ;
; 2.080 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.078 ns                 ;
; 2.085 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.083 ns                 ;
; 2.085 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.083 ns                 ;
; 2.089 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.091 ns                 ;
; 2.096 ns                                ; debounce:de_PTT|count[13]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.098 ns                 ;
; 2.105 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.103 ns                 ;
; 2.127 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.129 ns                 ;
; 2.135 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.133 ns                 ;
; 2.145 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.147 ns                 ;
; 2.153 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.155 ns                 ;
; 2.166 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.164 ns                 ;
; 2.171 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.169 ns                 ;
; 2.171 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.169 ns                 ;
; 2.175 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.177 ns                 ;
; 2.181 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.183 ns                 ;
; 2.191 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.189 ns                 ;
; 2.207 ns                                ; debounce:de_PTT|count[18]                           ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.213 ns                 ;
; 2.213 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.215 ns                 ;
; 2.220 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.218 ns                 ;
; 2.221 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.219 ns                 ;
; 2.231 ns                                ; debounce:de_PTT|count[12]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.233 ns                 ;
; 2.252 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.250 ns                 ;
; 2.252 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.250 ns                 ;
; 2.257 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.255 ns                 ;
; 2.257 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.255 ns                 ;
; 2.261 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.263 ns                 ;
; 2.262 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.264 ns                 ;
; 2.267 ns                                ; debounce:de_PTT|count[11]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.269 ns                 ;
; 2.277 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.275 ns                 ;
; 2.306 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.304 ns                 ;
; 2.307 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.305 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.322 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.007 ns                   ; 2.329 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[7]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[6]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[5]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[4]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[3]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[2]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[1]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.331 ns                                ; debounce:de_PTT|pb_history[2]                       ; debounce:de_PTT|count[0]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.011 ns                   ; 2.342 ns                 ;
; 2.338 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.336 ns                 ;
; 2.338 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.336 ns                 ;
; 2.343 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.345 ns                 ;
; 2.343 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.341 ns                 ;
; 2.343 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.341 ns                 ;
; 2.347 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[8]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.349 ns                 ;
; 2.348 ns                                ; debounce:de_PTT|count[10]                           ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.350 ns                 ;
; 2.363 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.361 ns                 ;
; 2.392 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.390 ns                 ;
; 2.392 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.390 ns                 ;
; 2.393 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.391 ns                 ;
; 2.424 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.422 ns                 ;
; 2.424 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.422 ns                 ;
; 2.429 ns                                ; debounce:de_PTT|count[9]                            ; debounce:de_PTT|count[18]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.431 ns                 ;
; 2.429 ns                                ; debounce:de_PTT|count[7]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.427 ns                 ;
; 2.429 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.427 ns                 ;
; 2.478 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.476 ns                 ;
; 2.478 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.476 ns                 ;
; 2.479 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.477 ns                 ;
; 2.510 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[14]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.508 ns                 ;
; 2.510 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[12]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.508 ns                 ;
; 2.515 ns                                ; debounce:de_PTT|count[6]                            ; debounce:de_PTT|count[16]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.513 ns                 ;
; 2.526 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[9]      ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.524 ns                 ;
; 2.553 ns                                ; debounce:de_PTT|count[8]                            ; debounce:de_PTT|count[17]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.551 ns                 ;
; 2.564 ns                                ; debounce:de_PTT|count[3]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.562 ns                 ;
; 2.564 ns                                ; debounce:de_PTT|count[1]                            ; debounce:de_PTT|count[11]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.562 ns                 ;
; 2.565 ns                                ; debounce:de_PTT|count[5]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.563 ns                 ;
; 2.596 ns                                ; debounce:de_PTT|count[4]                            ; debounce:de_PTT|count[15]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.594 ns                 ;
; 2.596 ns                                ; debounce:de_PTT|count[2]                            ; debounce:de_PTT|count[13]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.594 ns                 ;
; 2.612 ns                                ; debounce:de_PTT|count[0]                            ; debounce:de_PTT|count[10]     ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; -0.002 ns                  ; 2.610 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                            ; To Clock  ;
+-------+--------------+------------+------------+-------------------------------+-----------+
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 9.120 ns   ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[4]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[6]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[1]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[2]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[3]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[5]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[7]                    ; IFCLK     ;
; N/A   ; None         ; 8.746 ns   ; FLAGC      ; TX_wait[0]                    ; IFCLK     ;
; N/A   ; None         ; 7.406 ns   ; FLAGC      ; Tx_read_clock                 ; IFCLK     ;
; N/A   ; None         ; 6.663 ns   ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A   ; None         ; 5.851 ns   ; FLAGC      ; state_FX.1010                 ; IFCLK     ;
; N/A   ; None         ; 5.848 ns   ; FLAGC      ; SLWR~reg0                     ; IFCLK     ;
; N/A   ; None         ; 5.773 ns   ; LRCLK      ; AD_state[0]                   ; BCLK      ;
; N/A   ; None         ; 5.589 ns   ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A   ; None         ; 5.354 ns   ; FX2_FD[10] ; Rx_register[10]               ; IFCLK     ;
; N/A   ; None         ; 5.264 ns   ; FLAGA      ; state_FX.0011                 ; IFCLK     ;
; N/A   ; None         ; 5.019 ns   ; FX2_FD[1]  ; Rx_register[1]                ; IFCLK     ;
; N/A   ; None         ; 5.014 ns   ; FLAGA      ; state_FX.0111                 ; IFCLK     ;
; N/A   ; None         ; 4.995 ns   ; FX2_FD[15] ; Rx_register[15]               ; IFCLK     ;
; N/A   ; None         ; 4.991 ns   ; FX2_FD[12] ; Rx_register[12]               ; IFCLK     ;
; N/A   ; None         ; 4.956 ns   ; FX2_FD[11] ; Rx_register[11]               ; IFCLK     ;
; N/A   ; None         ; 4.939 ns   ; FX2_FD[9]  ; Rx_register[9]                ; IFCLK     ;
; N/A   ; None         ; 4.854 ns   ; FLAGC      ; state_FX.1001                 ; IFCLK     ;
; N/A   ; None         ; 4.779 ns   ; FX2_FD[8]  ; Rx_register[8]                ; IFCLK     ;
; N/A   ; None         ; 4.549 ns   ; FX2_FD[0]  ; Rx_register[0]                ; IFCLK     ;
; N/A   ; None         ; 4.530 ns   ; FX2_FD[14] ; Rx_register[14]               ; IFCLK     ;
; N/A   ; None         ; 4.507 ns   ; FX2_FD[2]  ; Rx_register[2]                ; IFCLK     ;
; N/A   ; None         ; 4.494 ns   ; FX2_FD[13] ; Rx_register[13]               ; IFCLK     ;
; N/A   ; None         ; 4.231 ns   ; FX2_FD[6]  ; Rx_register[6]                ; IFCLK     ;
; N/A   ; None         ; 4.218 ns   ; FX2_FD[7]  ; Rx_register[7]                ; IFCLK     ;
; N/A   ; None         ; 4.197 ns   ; FX2_FD[4]  ; Rx_register[4]                ; IFCLK     ;
; N/A   ; None         ; 4.196 ns   ; FX2_FD[3]  ; Rx_register[3]                ; IFCLK     ;
; N/A   ; None         ; 4.194 ns   ; FX2_FD[5]  ; Rx_register[5]                ; IFCLK     ;
; N/A   ; None         ; 4.041 ns   ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A   ; None         ; 3.955 ns   ; DOUT       ; q[0]                          ; BCLK      ;
; N/A   ; None         ; -4.469 ns  ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
+-------+--------------+------------+------------+-------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                             ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To          ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 16.543 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                       ; CDIN        ; CLK_24MHZ  ;
; N/A   ; None         ; 16.174 ns  ; DFS0                                                                                                                             ; S0          ; CLK_24MHZ  ;
; N/A   ; None         ; 15.783 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[3]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 15.757 ns  ; DFS1                                                                                                                             ; S1          ; CLK_24MHZ  ;
; N/A   ; None         ; 15.320 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[4]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.704 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[6]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.676 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[4]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.631 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[11] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.490 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[9]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 14.408 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[3]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.985 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[7]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.972 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[5]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.665 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[1]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.638 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[5]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.554 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[11]    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.498 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; LED[5]      ; CLK_24MHZ  ;
; N/A   ; None         ; 13.487 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[10]    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.458 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]                                                ; LED[6]      ; CLK_24MHZ  ;
; N/A   ; None         ; 13.451 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|counter_ffa[0]                    ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.383 ns  ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]                                                ; CLRCLK      ; CLK_24MHZ  ;
; N/A   ; None         ; 13.283 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[2]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.275 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[6]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.249 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[2]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.201 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[1]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.070 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[9]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 13.051 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[10] ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.995 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[0]    ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 12.875 ns  ; I_PWM_accumulator[16]                                                                                                            ; I_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 12.808 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|a_graycounter_jk6:wrptr_g1p|power_modified_counter_values[8]  ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.631 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[7]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.477 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[0]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.345 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[7]    ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 12.240 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|alt_synch_pipe_pv7:ws_dgrp|dffpipe_k09:dffpipe7|dffe8a[8]     ; LED[0]      ; IFCLK      ;
; N/A   ; None         ; 12.179 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[13]   ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 12.065 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[4]    ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 11.830 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[12]   ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 11.818 ns  ; Q_PWM_accumulator[16]                                                                                                            ; Q_PWM_out   ; CLK_24MHZ  ;
; N/A   ; None         ; 11.767 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[14]   ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.583 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[5]    ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 11.557 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[3]    ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 11.533 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[1]    ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 11.519 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[2]    ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 11.330 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[11]   ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 11.185 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[6]    ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 11.000 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[9]    ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 10.985 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[8]    ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 10.960 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[15]   ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 10.715 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|altsyncram_0kp:fifo_ram|altsyncram_6p41:altsyncram4|q_a[10]   ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 9.699 ns   ; LED_sync                                                                                                                         ; LED[2]      ; BCLK       ;
; N/A   ; None         ; 8.675 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.675 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.665 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.665 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.641 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.631 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.042 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.042 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.004 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.994 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 7.994 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.984 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 7.984 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 7.931 ns   ; FIFO_ADR[1]~reg0                                                                                                                 ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.916 ns   ; SLOE~reg0                                                                                                                        ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 7.661 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 7.661 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 7.661 ns   ; SLWR~reg0                                                                                                                        ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 7.608 ns   ; SLWR~reg0                                                                                                                        ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.572 ns   ; SLRD~reg0                                                                                                                        ; SLRD        ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+-----------+--------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To     ;
+-------+-------------------+-----------------+-----------+--------+
; N/A   ; None              ; 11.574 ns       ; FLAGC     ; LED[1] ;
; N/A   ; None              ; 10.827 ns       ; FLAGA     ; LED[3] ;
; N/A   ; None              ; 10.697 ns       ; CLK_24MHZ ; LED[7] ;
+-------+-------------------+-----------------+-----------+--------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                            ; To Clock  ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+
; N/A           ; None        ; 4.735 ns  ; CDOUT      ; Tx_q[0]                       ; CLK_24MHZ ;
; N/A           ; None        ; -3.689 ns ; DOUT       ; q[0]                          ; BCLK      ;
; N/A           ; None        ; -3.775 ns ; PTT        ; debounce:de_PTT|pb_history[0] ; FX2_CLK   ;
; N/A           ; None        ; -3.928 ns ; FX2_FD[5]  ; Rx_register[5]                ; IFCLK     ;
; N/A           ; None        ; -3.930 ns ; FX2_FD[3]  ; Rx_register[3]                ; IFCLK     ;
; N/A           ; None        ; -3.931 ns ; FX2_FD[4]  ; Rx_register[4]                ; IFCLK     ;
; N/A           ; None        ; -3.952 ns ; FX2_FD[7]  ; Rx_register[7]                ; IFCLK     ;
; N/A           ; None        ; -3.965 ns ; FX2_FD[6]  ; Rx_register[6]                ; IFCLK     ;
; N/A           ; None        ; -4.228 ns ; FX2_FD[13] ; Rx_register[13]               ; IFCLK     ;
; N/A           ; None        ; -4.241 ns ; FX2_FD[2]  ; Rx_register[2]                ; IFCLK     ;
; N/A           ; None        ; -4.264 ns ; FX2_FD[14] ; Rx_register[14]               ; IFCLK     ;
; N/A           ; None        ; -4.283 ns ; FX2_FD[0]  ; Rx_register[0]                ; IFCLK     ;
; N/A           ; None        ; -4.513 ns ; FX2_FD[8]  ; Rx_register[8]                ; IFCLK     ;
; N/A           ; None        ; -4.588 ns ; FLAGC      ; state_FX.1001                 ; IFCLK     ;
; N/A           ; None        ; -4.673 ns ; FX2_FD[9]  ; Rx_register[9]                ; IFCLK     ;
; N/A           ; None        ; -4.690 ns ; FX2_FD[11] ; Rx_register[11]               ; IFCLK     ;
; N/A           ; None        ; -4.725 ns ; FX2_FD[12] ; Rx_register[12]               ; IFCLK     ;
; N/A           ; None        ; -4.729 ns ; FX2_FD[15] ; Rx_register[15]               ; IFCLK     ;
; N/A           ; None        ; -4.748 ns ; FLAGA      ; state_FX.0111                 ; IFCLK     ;
; N/A           ; None        ; -4.753 ns ; FX2_FD[1]  ; Rx_register[1]                ; IFCLK     ;
; N/A           ; None        ; -4.998 ns ; FLAGA      ; state_FX.0011                 ; IFCLK     ;
; N/A           ; None        ; -5.088 ns ; FX2_FD[10] ; Rx_register[10]               ; IFCLK     ;
; N/A           ; None        ; -5.323 ns ; FLAGA      ; SLOE~reg0                     ; IFCLK     ;
; N/A           ; None        ; -5.507 ns ; LRCLK      ; AD_state[0]                   ; BCLK      ;
; N/A           ; None        ; -5.582 ns ; FLAGC      ; SLWR~reg0                     ; IFCLK     ;
; N/A           ; None        ; -5.585 ns ; FLAGC      ; state_FX.1010                 ; IFCLK     ;
; N/A           ; None        ; -6.397 ns ; LRCLK      ; AD_state[1]                   ; BCLK      ;
; N/A           ; None        ; -7.140 ns ; FLAGC      ; Tx_read_clock                 ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[7]                    ; IFCLK     ;
; N/A           ; None        ; -8.480 ns ; FLAGC      ; TX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[5]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[3]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[4]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[0]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[1]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[2]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[6]                    ; IFCLK     ;
; N/A           ; None        ; -8.854 ns ; FLAGA      ; RX_wait[7]                    ; IFCLK     ;
+---------------+-------------+-----------+------------+-------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                       ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                           ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe9|dffe10a ; dcfifo_gd41 ; Node named previous_rdempty removed during synthesis ;
+-----------------+---------+------------------+------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Web Edition
    Info: Processing started: Thu Aug 03 22:56:23 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected ripple clock "data_flag" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 33.273 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]" and destination register "Rx_control_0[2]"
    Info: Fmax is 67.41 MHz (period= 14.834 ns)
    Info: + Largest memory to register requirement is 39.081 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.389 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 2.693 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.052 ns) + CELL(0.666 ns) = 2.693 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'Rx_control_0[2]'
                Info: Total cell delay = 1.641 ns ( 60.94 % )
                Info: Total interconnect delay = 1.052 ns ( 39.06 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 4.082 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(2.292 ns) + CELL(0.815 ns) = 4.082 ns; Loc. = M4K_X23_Y3; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]'
                Info: Total cell delay = 1.790 ns ( 43.85 % )
                Info: Total interconnect delay = 2.292 ns ( 56.15 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 5.808 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X23_Y3; Fanout = 6; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_ts51:auto_generated|altsyncram_2kp:fifo_ram|altsyncram_8p41:altsyncram3|q_a[8]'
        Info: 2: + IC(1.512 ns) + CELL(0.614 ns) = 2.235 ns; Loc. = LCCOMB_X20_Y6_N14; Fanout = 1; COMB Node = 'rtl~357'
        Info: 3: + IC(0.391 ns) + CELL(0.370 ns) = 2.996 ns; Loc. = LCCOMB_X20_Y6_N18; Fanout = 7; COMB Node = 'rtl~358'
        Info: 4: + IC(0.388 ns) + CELL(0.206 ns) = 3.590 ns; Loc. = LCCOMB_X20_Y6_N24; Fanout = 8; COMB Node = 'Rx_control_0[7]~0'
        Info: 5: + IC(1.363 ns) + CELL(0.855 ns) = 5.808 ns; Loc. = LCFF_X27_Y6_N23; Fanout = 1; REG Node = 'Rx_control_0[2]'
        Info: Total cell delay = 2.154 ns ( 37.09 % )
        Info: Total interconnect delay = 3.654 ns ( 62.91 % )
Info: Slack time is 20.768 ns for clock "CLK_24MHZ" between source register "clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]" and destination register "I2SAudioOut:I2SAO|local_right_sample[10]"
    Info: + Largest register to register requirement is 23.794 ns
        Info: + Setup relationship between source and destination is 20.345 ns
            Info: + Latch edge is 20.345 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with inverted offset of 20.345 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 3.713 ns
            Info: + Shortest clock path from clock "CLK_24MHZ" to destination register is 11.333 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 11.333 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_right_sample[10]'
                Info: Total cell delay = 2.611 ns ( 23.04 % )
                Info: Total interconnect delay = 8.722 ns ( 76.96 % )
            Info: - Longest clock path from clock "CLK_24MHZ" to source register is 7.620 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.979 ns) + CELL(0.666 ns) = 7.620 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
                Info: Total cell delay = 1.641 ns ( 21.54 % )
                Info: Total interconnect delay = 5.979 ns ( 78.46 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.026 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N23; Fanout = 19; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[8]'
        Info: 2: + IC(0.488 ns) + CELL(0.624 ns) = 1.112 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 32; COMB Node = 'I2SAudioOut:I2SAO|local_left_sample[15]~0'
        Info: 3: + IC(1.059 ns) + CELL(0.855 ns) = 3.026 ns; Loc. = LCFF_X21_Y7_N1; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|local_right_sample[10]'
        Info: Total cell delay = 1.479 ns ( 48.88 % )
        Info: Total interconnect delay = 1.547 ns ( 51.12 % )
Info: Slack time is 36.907 ns for clock "FX2_CLK" between source register "debounce:de_PTT|count[18]" and destination register "debounce:de_PTT|count[18]"
    Info: Fmax is 210.13 MHz (period= 4.759 ns)
    Info: + Largest register to register requirement is 41.402 ns
        Info: + Setup relationship between source and destination is 41.666 ns
            Info: + Latch edge is 41.666 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.802 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.45 % )
                Info: Total interconnect delay = 0.996 ns ( 35.55 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.802 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.853 ns) + CELL(0.666 ns) = 2.802 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
                Info: Total cell delay = 1.806 ns ( 64.45 % )
                Info: Total interconnect delay = 0.996 ns ( 35.55 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: 2: + IC(1.491 ns) + CELL(0.735 ns) = 2.226 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[0]~254'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.312 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'debounce:de_PTT|count[1]~256'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.398 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 2; COMB Node = 'debounce:de_PTT|count[2]~258'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.484 ns; Loc. = LCCOMB_X26_Y11_N20; Fanout = 2; COMB Node = 'debounce:de_PTT|count[3]~260'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.570 ns; Loc. = LCCOMB_X26_Y11_N22; Fanout = 2; COMB Node = 'debounce:de_PTT|count[4]~262'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.656 ns; Loc. = LCCOMB_X26_Y11_N24; Fanout = 2; COMB Node = 'debounce:de_PTT|count[5]~264'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.742 ns; Loc. = LCCOMB_X26_Y11_N26; Fanout = 2; COMB Node = 'debounce:de_PTT|count[6]~266'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.828 ns; Loc. = LCCOMB_X26_Y11_N28; Fanout = 2; COMB Node = 'debounce:de_PTT|count[7]~268'
        Info: 10: + IC(0.000 ns) + CELL(0.175 ns) = 3.003 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 2; COMB Node = 'debounce:de_PTT|count[8]~270'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.089 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 2; COMB Node = 'debounce:de_PTT|count[9]~272'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.175 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'debounce:de_PTT|count[10]~274'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 3.261 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 2; COMB Node = 'debounce:de_PTT|count[11]~276'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 3.347 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'debounce:de_PTT|count[12]~278'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 3.433 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 2; COMB Node = 'debounce:de_PTT|count[13]~280'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.519 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'debounce:de_PTT|count[14]~282'
        Info: 17: + IC(0.000 ns) + CELL(0.086 ns) = 3.605 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'debounce:de_PTT|count[15]~284'
        Info: 18: + IC(0.000 ns) + CELL(0.190 ns) = 3.795 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'debounce:de_PTT|count[16]~286'
        Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.881 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 1; COMB Node = 'debounce:de_PTT|count[17]~288'
        Info: 20: + IC(0.000 ns) + CELL(0.506 ns) = 4.387 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 1; COMB Node = 'debounce:de_PTT|count[18]~289'
        Info: 21: + IC(0.000 ns) + CELL(0.108 ns) = 4.495 ns; Loc. = LCFF_X26_Y10_N19; Fanout = 4; REG Node = 'debounce:de_PTT|count[18]'
        Info: Total cell delay = 3.004 ns ( 66.83 % )
        Info: Total interconnect delay = 1.491 ns ( 33.17 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: Clock "IFCLK" has Internal fmax of 111.74 MHz between source register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]" and destination register "Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]" (period= 8.949 ns)
    Info: + Longest register to register delay is 8.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y10_N11; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]'
        Info: 2: + IC(1.079 ns) + CELL(0.646 ns) = 1.725 ns; Loc. = LCCOMB_X17_Y10_N0; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~80'
        Info: 3: + IC(1.056 ns) + CELL(0.589 ns) = 3.370 ns; Loc. = LCCOMB_X15_Y11_N0; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~81'
        Info: 4: + IC(0.369 ns) + CELL(0.624 ns) = 4.363 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 28; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(0.417 ns) + CELL(0.651 ns) = 5.431 ns; Loc. = LCCOMB_X15_Y11_N24; Fanout = 92; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(1.065 ns) + CELL(0.621 ns) = 7.117 ns; Loc. = LCCOMB_X18_Y11_N8; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 7.203 ns; Loc. = LCCOMB_X18_Y11_N10; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 7.289 ns; Loc. = LCCOMB_X18_Y11_N12; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 7.479 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.565 ns; Loc. = LCCOMB_X18_Y11_N16; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 7.651 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 7.737 ns; Loc. = LCCOMB_X18_Y11_N20; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 7.823 ns; Loc. = LCCOMB_X18_Y11_N22; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 7.909 ns; Loc. = LCCOMB_X18_Y11_N24; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 7.995 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 2; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 8.081 ns; Loc. = LCCOMB_X18_Y11_N28; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera9~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.506 ns) = 8.587 ns; Loc. = LCCOMB_X18_Y11_N30; Fanout = 1; COMB Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|countera10'
        Info: 18: + IC(0.000 ns) + CELL(0.108 ns) = 8.695 ns; Loc. = LCFF_X18_Y11_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
        Info: Total cell delay = 4.709 ns ( 54.16 % )
        Info: Total interconnect delay = 3.986 ns ( 45.84 % )
    Info: - Smallest clock skew is 0.010 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 5.381 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'
            Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
            Info: 5: + IC(0.849 ns) + CELL(0.666 ns) = 5.381 ns; Loc. = LCFF_X18_Y11_N31; Fanout = 10; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|a_graycounter_p96:rdptr_g1p|power_modified_counter_values[10]'
            Info: Total cell delay = 2.766 ns ( 51.40 % )
            Info: Total interconnect delay = 2.615 ns ( 48.60 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 5.371 ns
            Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.812 ns) + CELL(0.970 ns) = 3.052 ns; Loc. = LCFF_X1_Y6_N21; Fanout = 2; REG Node = 'Tx_read_clock'
            Info: 4: + IC(0.814 ns) + CELL(0.000 ns) = 3.866 ns; Loc. = CLKCTRL_G1; Fanout = 151; COMB Node = 'Tx_read_clock~clkctrl'
            Info: 5: + IC(0.839 ns) + CELL(0.666 ns) = 5.371 ns; Loc. = LCFF_X15_Y10_N11; Fanout = 2; REG Node = 'Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_gd41:auto_generated|rdptr_g[7]'
            Info: Total cell delay = 2.766 ns ( 51.50 % )
            Info: Total interconnect delay = 2.605 ns ( 48.50 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Minimum slack time is 499 ps for clock "BCLK" between source register "AD_state[3]" and destination register "AD_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y7_N14; Fanout = 1; COMB Node = 'AD_state[3]~1424'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "BCLK" to destination register is 3.107 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.466 ns) + CELL(0.666 ns) = 3.107 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state[3]'
                Info: Total cell delay = 1.641 ns ( 52.82 % )
                Info: Total interconnect delay = 1.466 ns ( 47.18 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 3.107 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 488; CLK Node = 'BCLK'
                Info: 2: + IC(1.466 ns) + CELL(0.666 ns) = 3.107 ns; Loc. = LCFF_X27_Y7_N15; Fanout = 20; REG Node = 'AD_state[3]'
                Info: Total cell delay = 1.641 ns ( 52.82 % )
                Info: Total interconnect delay = 1.466 ns ( 47.18 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLK_24MHZ" between source register "TX_state[3]" and destination register "TX_state[3]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X25_Y1_N22; Fanout = 1; COMB Node = 'TX_state~115'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state[3]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_24MHZ" is 40.690 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.359 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.666 ns) = 11.359 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.99 % )
                Info: Total interconnect delay = 8.748 ns ( 77.01 % )
            Info: - Shortest clock path from clock "CLK_24MHZ" to source register is 11.359 ns
                Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
                Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
                Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
                Info: 4: + IC(0.855 ns) + CELL(0.666 ns) = 11.359 ns; Loc. = LCFF_X25_Y1_N23; Fanout = 8; REG Node = 'TX_state[3]'
                Info: Total cell delay = 2.611 ns ( 22.99 % )
                Info: Total interconnect delay = 8.748 ns ( 77.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "FX2_CLK" between source register "debounce:de_PTT|clean_pb" and destination register "debounce:de_PTT|clean_pb"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y9_N4; Fanout = 1; COMB Node = 'debounce:de_PTT|clean_pb~106'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 41.666 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.797 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.797 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.57 % )
                Info: Total interconnect delay = 0.991 ns ( 35.43 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.797 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G0; Fanout = 24; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.797 ns; Loc. = LCFF_X26_Y9_N5; Fanout = 2; REG Node = 'debounce:de_PTT|clean_pb'
                Info: Total cell delay = 1.806 ns ( 64.57 % )
                Info: Total interconnect delay = 0.991 ns ( 35.43 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "RX_wait[5]" (data pin = "FLAGA", clock pin = "IFCLK") is 9.120 ns
    Info: + Longest pin to register delay is 11.944 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_198; Fanout = 5; PIN Node = 'FLAGA'
        Info: 2: + IC(6.336 ns) + CELL(0.544 ns) = 7.864 ns; Loc. = LCCOMB_X3_Y6_N28; Fanout = 8; COMB Node = 'Select~5929'
        Info: 3: + IC(3.225 ns) + CELL(0.855 ns) = 11.944 ns; Loc. = LCFF_X25_Y9_N17; Fanout = 3; REG Node = 'RX_wait[5]'
        Info: Total cell delay = 2.383 ns ( 19.95 % )
        Info: Total interconnect delay = 9.561 ns ( 80.05 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.784 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.270 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.848 ns) + CELL(0.666 ns) = 2.784 ns; Loc. = LCFF_X25_Y9_N17; Fanout = 3; REG Node = 'RX_wait[5]'
        Info: Total cell delay = 1.796 ns ( 64.51 % )
        Info: Total interconnect delay = 0.988 ns ( 35.49 % )
Info: tco from clock "CLK_24MHZ" to destination pin "CDIN" through register "I2SAudioOut:I2SAO|outbit_o" is 16.543 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to source register is 11.333 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.829 ns) + CELL(0.666 ns) = 11.333 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: Total cell delay = 2.611 ns ( 23.04 % )
        Info: Total interconnect delay = 8.722 ns ( 76.96 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N9; Fanout = 1; REG Node = 'I2SAudioOut:I2SAO|outbit_o'
        Info: 2: + IC(1.810 ns) + CELL(3.096 ns) = 4.906 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'CDIN'
        Info: Total cell delay = 3.096 ns ( 63.11 % )
        Info: Total interconnect delay = 1.810 ns ( 36.89 % )
Info: Longest tpd from source pin "FLAGC" to destination pin "LED[1]" is 11.574 ns
    Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
    Info: 2: + IC(7.303 ns) + CELL(3.276 ns) = 11.574 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'LED[1]'
    Info: Total cell delay = 4.271 ns ( 36.90 % )
    Info: Total interconnect delay = 7.303 ns ( 63.10 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_24MHZ") is 4.735 ns
    Info: + Longest clock path from clock "CLK_24MHZ" to destination register is 11.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_120; Fanout = 76; CLK Node = 'CLK_24MHZ'
        Info: 2: + IC(5.979 ns) + CELL(0.970 ns) = 7.924 ns; Loc. = LCFF_X21_Y5_N11; Fanout = 5; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]'
        Info: 3: + IC(1.914 ns) + CELL(0.000 ns) = 9.838 ns; Loc. = CLKCTRL_G7; Fanout = 79; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_emd:auto_generated|safe_q[2]~clkctrl'
        Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 11.346 ns; Loc. = LCFF_X24_Y5_N11; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.611 ns ( 23.01 % )
        Info: Total interconnect delay = 8.735 ns ( 76.99 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.917 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_117; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(5.618 ns) + CELL(0.206 ns) = 6.809 ns; Loc. = LCCOMB_X24_Y5_N10; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.917 ns; Loc. = LCFF_X24_Y5_N11; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.299 ns ( 18.78 % )
        Info: Total interconnect delay = 5.618 ns ( 81.22 % )
Info: All timing requirements were met. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Processing ended: Thu Aug 03 22:56:25 2006
    Info: Elapsed time: 00:00:03


