```verilog
module top_module (
    input too_cold,
    input too_hot,
    input mode,
    input fan_on,
    output heater,
    output aircon,
    output fan
); 
    // Heater is activated if in heating mode (mode = 1) and it's too cold
    assign heater = mode & too_cold;
    
    // Air conditioner is activated if in cooling mode (mode = 0) and it's too hot
    assign aircon = ~mode & too_hot;

    // Fan is activated if either the heater or the air conditioner is on, or if manually turned on
    assign fan = fan_on | heater | aircon;
endmodule
```
