{"vcs1":{"timestamp_begin":1755500812.701658966, "rt":13.57, "ut":13.69, "st":0.52}}
{"vcselab":{"timestamp_begin":1755500826.358282923, "rt":0.25, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1755500826.665787373, "rt":0.50, "ut":0.30, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1755500811.998214346}
{"VCS_COMP_START_TIME": 1755500811.998214346}
{"VCS_COMP_END_TIME": 1755500827.306395756}
{"VCS_USER_OPTIONS": "-sverilog -full64 -l spi_comp.log -sverilog +v2k +vcs+lic+wait +vcs+flush+all -debug_access+all -kdb -debug_report -top spi_tb -o spi_simv -ntb_opts uvm-ieee-2020-2.0 +define+UVM_OBJECT_MUST_HAVE_CONSTRUCTOR -file /home/user08/training/ww04/SV/uvm_zw/spi/design/spi.f -timescale=1ns/1ps -cm line+tgl+cond+fsm+branch+assert -assert enable_diag"}
{"vcs1": {"peak_mem": 555572}}
{"vcselab": {"peak_mem": 178896}}
