# Generated by Yosys 0.9+4008 (git sha1 1af99480, clang 10.0.0-4ubuntu1 -fPIC -Os)

.model bm_DL_4_bit_shift_register
.inputs R[0] R[1] R[2] R[3] L w Clock
.outputs Q[0] Q[1] Q[2] Q[3]
.subckt $mux A=Stage0.D0 B=Stage0.D1 S=Stage0.Sel Y=Stage0.Q_$dff_Q_D
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=Stage0.Clock D=Stage0.Q_$dff_Q_D Q=Stage0.Q
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $mux A=Stage1.D0 B=Stage1.D1 S=Stage1.Sel Y=Stage1.Q_$dff_Q_D
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=Stage1.Clock D=Stage1.Q_$dff_Q_D Q=Stage1.Q
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $mux A=Stage2.D0 B=Stage2.D1 S=Stage2.Sel Y=Stage2.Q_$dff_Q_D
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=Stage2.Clock D=Stage2.Q_$dff_Q_D Q=Stage2.Q
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.subckt $mux A=Stage3.D0 B=Stage3.D1 S=Stage3.Sel Y=Stage3.Q_$dff_Q_D
.param WIDTH 00000000000000000000000000000001
.subckt $dff CLK=Stage3.Clock D=Stage3.Q_$dff_Q_D Q=Stage3.Q
.param CLK_POLARITY 1
.param WIDTH 00000000000000000000000000000001
.names Clock Stage3.Clock
1 1
.names w Stage3.D0
1 1
.names R[3] Stage3.D1
1 1
.names Stage3.Q Q[3]
1 1
.names L Stage3.Sel
1 1
.names Clock Stage2.Clock
1 1
.names Q[3] Stage2.D0
1 1
.names R[2] Stage2.D1
1 1
.names Stage2.Q Q[2]
1 1
.names L Stage2.Sel
1 1
.names Clock Stage1.Clock
1 1
.names Q[2] Stage1.D0
1 1
.names R[1] Stage1.D1
1 1
.names Stage1.Q Q[1]
1 1
.names L Stage1.Sel
1 1
.names Clock Stage0.Clock
1 1
.names Q[1] Stage0.D0
1 1
.names R[0] Stage0.D1
1 1
.names Stage0.Q Q[0]
1 1
.names L Stage0.Sel
1 1
.end
