{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624011382589 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624011382604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 18:16:22 2021 " "Processing started: Fri Jun 18 18:16:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624011382604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011382604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011382604 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624011385501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624011385501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624011412795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog1.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog1.v" { { "Info" "ISGN_ENTITY_NAME" "1 _4bitAdder " "Found entity 1: _4bitAdder" {  } { { "Verilog1.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/Verilog1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624011412823 ""} { "Info" "ISGN_ENTITY_NAME" "2 _1bitAdder " "Found entity 2: _1bitAdder" {  } { { "Verilog1.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/Verilog1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624011412823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624011412925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 test.v(83) " "Verilog HDL assignment warning at test.v(83): truncated value with size 32 to match size of target (24)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412934 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 test.v(90) " "Verilog HDL assignment warning at test.v(90): truncated value with size 32 to match size of target (24)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412934 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 test.v(121) " "Verilog HDL assignment warning at test.v(121): truncated value with size 32 to match size of target (25)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412939 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 test.v(126) " "Verilog HDL assignment warning at test.v(126): truncated value with size 32 to match size of target (25)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412939 "|test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moSet_shi test.v(135) " "Verilog HDL Always Construct warning at test.v(135): inferring latch(es) for variable \"moSet_shi\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624011412940 "|test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "moSet_ge test.v(135) " "Verilog HDL Always Construct warning at test.v(135): inferring latch(es) for variable \"moSet_ge\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1624011412940 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(208) " "Verilog HDL assignment warning at test.v(208): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412941 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(213) " "Verilog HDL assignment warning at test.v(213): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412941 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(221) " "Verilog HDL assignment warning at test.v(221): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412942 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(230) " "Verilog HDL assignment warning at test.v(230): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412942 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(235) " "Verilog HDL assignment warning at test.v(235): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412942 "|test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test.v(243) " "Verilog HDL assignment warning at test.v(243): truncated value with size 32 to match size of target (4)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1624011412943 "|test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.data_a 0 test.v(30) " "Net \"seg.data_a\" at test.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624011412945 "|test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.waddr_a 0 test.v(30) " "Net \"seg.waddr_a\" at test.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624011412945 "|test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.data_a 0 test.v(31) " "Net \"led.data_a\" at test.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624011412945 "|test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.waddr_a 0 test.v(31) " "Net \"led.waddr_a\" at test.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624011412946 "|test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "seg.we_a 0 test.v(30) " "Net \"seg.we_a\" at test.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624011412946 "|test"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led.we_a 0 test.v(31) " "Net \"led.we_a\" at test.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1624011412946 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[0\] test.v(135) " "Inferred latch for \"moSet_ge\[0\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412949 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[1\] test.v(135) " "Inferred latch for \"moSet_ge\[1\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412949 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[2\] test.v(135) " "Inferred latch for \"moSet_ge\[2\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412949 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_ge\[3\] test.v(135) " "Inferred latch for \"moSet_ge\[3\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412949 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[0\] test.v(135) " "Inferred latch for \"moSet_shi\[0\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412949 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[1\] test.v(135) " "Inferred latch for \"moSet_shi\[1\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412950 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[2\] test.v(135) " "Inferred latch for \"moSet_shi\[2\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412950 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "moSet_shi\[3\] test.v(135) " "Inferred latch for \"moSet_shi\[3\]\" at test.v(135)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412950 "|test"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "zero_flag test.v(169) " "Can't resolve multiple constant drivers for net \"zero_flag\" at test.v(169)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 169 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412957 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "test.v(153) " "Constant driver at test.v(153)" {  } { { "test.v" "" { Text "D:/intelFPGA_lite/FPGAProject/test/test.v" 153 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011412957 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624011412958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 19 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624011413113 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 18 18:16:53 2021 " "Processing ended: Fri Jun 18 18:16:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624011413113 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624011413113 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624011413113 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011413113 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 19 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 19 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624011413994 ""}
