Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 18 18:29:56 2025
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 539         
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (539)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2073)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (539)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 526 register/latch pins with no clock driven by root clock pin: clk_50_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2073)
---------------------------------------------------
 There are 2073 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.454        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.454        0.000                      0                   42        0.263        0.000                      0                   42        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.038ns (40.324%)  route 3.016ns (59.676%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.137    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[16]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.038ns (40.324%)  route 3.016ns (59.676%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.137    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[17]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.038ns (40.324%)  route 3.016ns (59.676%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.137    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.054ns  (logic 2.038ns (40.324%)  route 3.016ns (59.676%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.815    10.137    SSG_DISP/CathMod/clear
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.440    14.781    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism              0.274    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X43Y16         FDRE (Setup_fdre_C_R)       -0.429    14.591    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.038ns (41.489%)  route 2.874ns (58.511%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.995    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[12]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.038ns (41.489%)  route 2.874ns (58.511%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.995    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[13]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.038ns (41.489%)  route 2.874ns (58.511%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.995    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.596ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.912ns  (logic 2.038ns (41.489%)  route 2.874ns (58.511%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.673     9.995    SSG_DISP/CathMod/clear
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.441    14.782    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X43Y15         FDRE (Setup_fdre_C_R)       -0.429    14.592    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -9.995    
  -------------------------------------------------------------------
                         slack                                  4.596    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.038ns (42.650%)  route 2.740ns (57.350%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.539     9.862    SSG_DISP/CathMod/clear
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    SSG_DISP/CathMod/CLK
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[4]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    14.593    SSG_DISP/CathMod/clk_div_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 2.038ns (42.650%)  route 2.740ns (57.350%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.562     5.083    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.456     5.539 r  SSG_DISP/CathMod/clk_div_counter_reg[0]/Q
                         net (fo=3, routed)           0.542     6.081    SSG_DISP/CathMod/clk_div_counter_reg[0]
    SLICE_X42Y12         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.676 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.676    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_6_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.793 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.793    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_10_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.910 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.910    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_11_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.233 f  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.840     8.073    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_9_n_6
    SLICE_X44Y14         LUT6 (Prop_lut6_I4_O)        0.306     8.379 r  SSG_DISP/CathMod/clk_div_counter[0]_i_5/O
                         net (fo=2, routed)           0.819     9.198    SSG_DISP/CathMod/clk_div_counter[0]_i_5_n_0
    SLICE_X44Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.322 r  SSG_DISP/CathMod/clk_div_counter[0]_i_1/O
                         net (fo=20, routed)          0.539     9.862    SSG_DISP/CathMod/clear
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.442    14.783    SSG_DISP/CathMod/CLK
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[5]/C
                         clock pessimism              0.274    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X43Y13         FDRE (Setup_fdre_C_R)       -0.429    14.593    SSG_DISP/CathMod/clk_div_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.702    SSG_DISP/CathMod/clk_div_counter_reg[15]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_4
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SSG_DISP/CathMod/clk_div_counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.701    SSG_DISP/CathMod/clk_div_counter_reg[19]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_4
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[19]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    SSG_DISP/CathMod/clk_div_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SSG_DISP/CathMod/clk_div_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    SSG_DISP/CathMod/clk_div_counter_reg[3]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_4
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    SSG_DISP/CathMod/clk_div_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    SSG_DISP/CathMod/CLK
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.702    SSG_DISP/CathMod/clk_div_counter_reg[11]
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_4
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    SSG_DISP/CathMod/CLK
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[11]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    SSG_DISP/CathMod/CLK
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.702    SSG_DISP/CathMod/clk_div_counter_reg[7]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_4
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    SSG_DISP/CathMod/CLK
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[7]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.704    SSG_DISP/CathMod/clk_div_counter_reg[14]
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[12]_i_1_n_5
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.827     1.954    SSG_DISP/CathMod/CLK
    SLICE_X43Y15         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X43Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    SSG_DISP/CathMod/CLK
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.704    SSG_DISP/CathMod/clk_div_counter_reg[10]
    SLICE_X43Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[8]_i_1_n_5
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    SSG_DISP/CathMod/CLK
    SLICE_X43Y14         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[10]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.558     1.441    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SSG_DISP/CathMod/clk_div_counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.703    SSG_DISP/CathMod/clk_div_counter_reg[18]
    SLICE_X43Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    SSG_DISP/CathMod/clk_div_counter_reg[16]_i_1_n_5
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.826     1.953    SSG_DISP/CathMod/CLK
    SLICE_X43Y16         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[18]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X43Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    SSG_DISP/CathMod/clk_div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.560     1.443    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  SSG_DISP/CathMod/clk_div_counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.705    SSG_DISP/CathMod/clk_div_counter_reg[2]
    SLICE_X43Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.816    SSG_DISP/CathMod/clk_div_counter_reg[0]_i_2_n_5
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.956    SSG_DISP/CathMod/CLK
    SLICE_X43Y12         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[2]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X43Y12         FDRE (Hold_fdre_C_D)         0.105     1.548    SSG_DISP/CathMod/clk_div_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSG_DISP/CathMod/clk_div_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.559     1.442    SSG_DISP/CathMod/CLK
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SSG_DISP/CathMod/clk_div_counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.704    SSG_DISP/CathMod/clk_div_counter_reg[6]
    SLICE_X43Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.815    SSG_DISP/CathMod/clk_div_counter_reg[4]_i_1_n_5
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.828     1.955    SSG_DISP/CathMod/CLK
    SLICE_X43Y13         FDRE                                         r  SSG_DISP/CathMod/clk_div_counter_reg[6]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X43Y13         FDRE (Hold_fdre_C_D)         0.105     1.547    SSG_DISP/CathMod/clk_div_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_50_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y16   SSG_DISP/CathMod/clk_div_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_50_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y12   SSG_DISP/CathMod/clk_div_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   SSG_DISP/CathMod/clk_div_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y15   SSG_DISP/CathMod/clk_div_counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2100 Endpoints
Min Delay          2100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RS2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.038ns  (logic 1.076ns (9.749%)  route 9.962ns (90.251%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RS2][1]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OTTER_MCU/ALU_packed_reg[RS2][1]/Q
                         net (fo=42, routed)          3.330     3.786    OTTER_MCU/Mux_ALU_B/D[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.910 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][1]_i_7/O
                         net (fo=59, routed)          4.878     8.788    OTTER_MCU/ALU_srcB[1]
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.912 r  OTTER_MCU/DM_packed[result][29]_i_10/O
                         net (fo=2, routed)           0.660     9.572    OTTER_MCU/DM_packed[result][29]_i_10_n_0
    SLICE_X39Y10         LUT5 (Prop_lut5_I0_O)        0.124     9.696 r  OTTER_MCU/DM_packed[result][28]_i_7/O
                         net (fo=1, routed)           0.304    10.000    OTTER_MCU/DM_packed[result][28]_i_7_n_0
    SLICE_X39Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.124 r  OTTER_MCU/DM_packed[result][28]_i_2/O
                         net (fo=1, routed)           0.789    10.914    OTTER_MCU/DM_packed[result][28]_i_2_n_0
    SLICE_X37Y9          LUT6 (Prop_lut6_I0_O)        0.124    11.038 r  OTTER_MCU/DM_packed[result][28]_i_1/O
                         net (fo=1, routed)           0.000    11.038    OTTER_MCU/ALU_packed[result][28]
    SLICE_X37Y9          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.917ns  (logic 1.262ns (11.560%)  route 9.655ns (88.440%))
  Logic Levels:           7  (FDRE=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/C
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/Q
                         net (fo=146, routed)         2.622     3.140    OTTER_MCU/Mux_ALU_B/DM_packed[result][0]_i_2[0]
    SLICE_X32Y3          LUT5 (Prop_lut5_I3_O)        0.124     3.264 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][27]_i_16/O
                         net (fo=114, routed)         3.119     6.383    OTTER_MCU/ALU_srcB[3]
    SLICE_X49Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.507 r  OTTER_MCU/DM_packed[result][8]_i_25/O
                         net (fo=1, routed)           0.659     7.166    OTTER_MCU/DM_packed[result][8]_i_25_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.290 r  OTTER_MCU/DM_packed[result][8]_i_23/O
                         net (fo=2, routed)           1.014     8.304    OTTER_MCU/DM_packed[result][8]_i_23_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124     8.428 r  OTTER_MCU/DM_packed[result][6]_i_11/O
                         net (fo=2, routed)           1.057     9.485    OTTER_MCU/DM_packed[result][6]_i_11_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I0_O)        0.124     9.609 r  OTTER_MCU/DM_packed[result][6]_i_4/O
                         net (fo=1, routed)           1.184    10.793    OTTER_MCU/DM_packed[result][6]_i_4_n_0
    SLICE_X37Y2          LUT6 (Prop_lut6_I4_O)        0.124    10.917 r  OTTER_MCU/DM_packed[result][6]_i_1/O
                         net (fo=1, routed)           0.000    10.917    OTTER_MCU/ALU_packed[result][6]
    SLICE_X37Y2          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RS2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.895ns  (logic 1.288ns (11.822%)  route 9.607ns (88.178%))
  Logic Levels:           7  (FDRE=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RS2][1]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OTTER_MCU/ALU_packed_reg[RS2][1]/Q
                         net (fo=42, routed)          3.330     3.786    OTTER_MCU/Mux_ALU_B/D[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.910 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][1]_i_7/O
                         net (fo=59, routed)          4.582     8.493    OTTER_MCU/ALU_srcB[1]
    SLICE_X41Y10         LUT5 (Prop_lut5_I3_O)        0.124     8.617 r  OTTER_MCU/DM_packed[result][28]_i_11/O
                         net (fo=2, routed)           0.663     9.279    OTTER_MCU/DM_packed[result][28]_i_11_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.403 r  OTTER_MCU/DM_packed[result][29]_i_9/O
                         net (fo=1, routed)           0.571     9.975    OTTER_MCU/DM_packed[result][29]_i_9_n_0
    SLICE_X41Y10         LUT6 (Prop_lut6_I5_O)        0.124    10.099 r  OTTER_MCU/DM_packed[result][29]_i_5/O
                         net (fo=1, routed)           0.460    10.559    OTTER_MCU/DM_packed[result][29]_i_5_n_0
    SLICE_X41Y9          LUT6 (Prop_lut6_I1_O)        0.124    10.683 r  OTTER_MCU/DM_packed[result][29]_i_2/O
                         net (fo=1, routed)           0.000    10.683    OTTER_MCU/DM_packed[result][29]_i_2_n_0
    SLICE_X41Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    10.895 r  OTTER_MCU/DM_packed_reg[result][29]_i_1/O
                         net (fo=1, routed)           0.000    10.895    OTTER_MCU/ALU_packed[result][29]
    SLICE_X41Y9          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RS2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.749ns  (logic 1.076ns (10.010%)  route 9.673ns (89.990%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RS2][1]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OTTER_MCU/ALU_packed_reg[RS2][1]/Q
                         net (fo=42, routed)          3.330     3.786    OTTER_MCU/Mux_ALU_B/D[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.910 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][1]_i_7/O
                         net (fo=59, routed)          4.888     8.798    OTTER_MCU/ALU_srcB[1]
    SLICE_X42Y9          LUT6 (Prop_lut6_I0_O)        0.124     8.922 r  OTTER_MCU/DM_packed[result][30]_i_18/O
                         net (fo=2, routed)           0.355     9.278    OTTER_MCU/DM_packed[result][30]_i_18_n_0
    SLICE_X43Y9          LUT5 (Prop_lut5_I1_O)        0.124     9.402 r  OTTER_MCU/DM_packed[result][30]_i_9/O
                         net (fo=1, routed)           0.667    10.069    OTTER_MCU/DM_packed[result][30]_i_9_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I5_O)        0.124    10.193 r  OTTER_MCU/DM_packed[result][30]_i_2/O
                         net (fo=1, routed)           0.433    10.625    OTTER_MCU/DM_packed[result][30]_i_2_n_0
    SLICE_X43Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.749 r  OTTER_MCU/DM_packed[result][30]_i_1/O
                         net (fo=1, routed)           0.000    10.749    OTTER_MCU/ALU_packed[result][30]
    SLICE_X43Y9          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.695ns  (logic 1.474ns (13.782%)  route 9.221ns (86.218%))
  Logic Levels:           8  (FDRE=1 LUT5=4 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/C
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/Q
                         net (fo=146, routed)         2.622     3.140    OTTER_MCU/Mux_ALU_B/DM_packed[result][0]_i_2[0]
    SLICE_X32Y3          LUT5 (Prop_lut5_I3_O)        0.124     3.264 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][27]_i_16/O
                         net (fo=114, routed)         2.852     6.116    OTTER_MCU/ALU_srcB[3]
    SLICE_X48Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.240 r  OTTER_MCU/DM_packed[result][19]_i_22/O
                         net (fo=1, routed)           0.484     6.724    OTTER_MCU/DM_packed[result][19]_i_22_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     6.848 r  OTTER_MCU/DM_packed[result][19]_i_16/O
                         net (fo=2, routed)           1.088     7.936    OTTER_MCU/DM_packed[result][19]_i_16_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.124     8.060 r  OTTER_MCU/DM_packed[result][19]_i_9/O
                         net (fo=2, routed)           1.148     9.208    OTTER_MCU/DM_packed[result][19]_i_9_n_0
    SLICE_X36Y5          LUT5 (Prop_lut5_I1_O)        0.124     9.332 r  OTTER_MCU/DM_packed[result][18]_i_4/O
                         net (fo=1, routed)           1.027    10.359    OTTER_MCU/DM_packed[result][18]_i_4_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I0_O)        0.124    10.483 r  OTTER_MCU/DM_packed[result][18]_i_2/O
                         net (fo=1, routed)           0.000    10.483    OTTER_MCU/DM_packed[result][18]_i_2_n_0
    SLICE_X35Y5          MUXF7 (Prop_muxf7_I0_O)      0.212    10.695 r  OTTER_MCU/DM_packed_reg[result][18]_i_1/O
                         net (fo=1, routed)           0.000    10.695    OTTER_MCU/ALU_packed[result][18]
    SLICE_X35Y5          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RS2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.674ns  (logic 1.164ns (10.905%)  route 9.510ns (89.095%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RS2][1]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OTTER_MCU/ALU_packed_reg[RS2][1]/Q
                         net (fo=42, routed)          3.330     3.786    OTTER_MCU/Mux_ALU_B/D[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.910 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][1]_i_7/O
                         net (fo=59, routed)          4.863     8.774    OTTER_MCU/ALU_srcB[1]
    SLICE_X44Y7          LUT5 (Prop_lut5_I3_O)        0.124     8.898 r  OTTER_MCU/DM_packed[result][31]_i_10/O
                         net (fo=1, routed)           0.821     9.719    OTTER_MCU/DM_packed[result][31]_i_10_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I4_O)        0.124     9.843 r  OTTER_MCU/DM_packed[result][31]_i_4/O
                         net (fo=1, routed)           0.495    10.338    OTTER_MCU/DM_packed[result][31]_i_4_n_0
    SLICE_X40Y9          LUT6 (Prop_lut6_I0_O)        0.124    10.462 r  OTTER_MCU/DM_packed[result][31]_i_2/O
                         net (fo=1, routed)           0.000    10.462    OTTER_MCU/DM_packed[result][31]_i_2_n_0
    SLICE_X40Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    10.674 r  OTTER_MCU/DM_packed_reg[result][31]_i_1/O
                         net (fo=1, routed)           0.000    10.674    OTTER_MCU/ALU_packed[result][31]
    SLICE_X40Y9          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RS2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.547ns  (logic 1.164ns (11.036%)  route 9.383ns (88.964%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RS2][1]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OTTER_MCU/ALU_packed_reg[RS2][1]/Q
                         net (fo=42, routed)          3.330     3.786    OTTER_MCU/Mux_ALU_B/D[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.910 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][1]_i_7/O
                         net (fo=59, routed)          4.281     8.191    OTTER_MCU/ALU_srcB[1]
    SLICE_X36Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.315 r  OTTER_MCU/DM_packed[result][26]_i_11/O
                         net (fo=2, routed)           1.118     9.433    OTTER_MCU/DM_packed[result][26]_i_11_n_0
    SLICE_X32Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.557 r  OTTER_MCU/DM_packed[result][25]_i_5/O
                         net (fo=1, routed)           0.655    10.211    OTTER_MCU/DM_packed[result][25]_i_5_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I1_O)        0.124    10.335 r  OTTER_MCU/DM_packed[result][25]_i_2/O
                         net (fo=1, routed)           0.000    10.335    OTTER_MCU/DM_packed[result][25]_i_2_n_0
    SLICE_X33Y10         MUXF7 (Prop_muxf7_I0_O)      0.212    10.547 r  OTTER_MCU/DM_packed_reg[result][25]_i_1/O
                         net (fo=1, routed)           0.000    10.547    OTTER_MCU/ALU_packed[result][25]
    SLICE_X33Y10         FDRE                                         r  OTTER_MCU/DM_packed_reg[result][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RS2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.415ns  (logic 1.164ns (11.176%)  route 9.251ns (88.824%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RS2][1]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OTTER_MCU/ALU_packed_reg[RS2][1]/Q
                         net (fo=42, routed)          3.330     3.786    OTTER_MCU/Mux_ALU_B/D[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.910 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][1]_i_7/O
                         net (fo=59, routed)          4.274     8.184    OTTER_MCU/ALU_srcB[1]
    SLICE_X36Y10         LUT6 (Prop_lut6_I1_O)        0.124     8.308 r  OTTER_MCU/DM_packed[result][27]_i_12/O
                         net (fo=2, routed)           1.008     9.315    OTTER_MCU/DM_packed[result][27]_i_12_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     9.439 r  OTTER_MCU/DM_packed[result][26]_i_6/O
                         net (fo=1, routed)           0.639    10.079    OTTER_MCU/DM_packed[result][26]_i_6_n_0
    SLICE_X37Y12         LUT5 (Prop_lut5_I2_O)        0.124    10.203 r  OTTER_MCU/DM_packed[result][26]_i_2/O
                         net (fo=1, routed)           0.000    10.203    OTTER_MCU/DM_packed[result][26]_i_2_n_0
    SLICE_X37Y12         MUXF7 (Prop_muxf7_I0_O)      0.212    10.415 r  OTTER_MCU/DM_packed_reg[result][26]_i_1/O
                         net (fo=1, routed)           0.000    10.415    OTTER_MCU/ALU_packed[result][26]
    SLICE_X37Y12         FDRE                                         r  OTTER_MCU/DM_packed_reg[result][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 1.262ns (12.255%)  route 9.036ns (87.745%))
  Logic Levels:           7  (FDRE=1 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/C
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  OTTER_MCU/ALU_packed_reg[srcB_SEL][0]/Q
                         net (fo=146, routed)         2.622     3.140    OTTER_MCU/Mux_ALU_B/DM_packed[result][0]_i_2[0]
    SLICE_X32Y3          LUT5 (Prop_lut5_I3_O)        0.124     3.264 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][27]_i_16/O
                         net (fo=114, routed)         3.119     6.383    OTTER_MCU/ALU_srcB[3]
    SLICE_X49Y5          LUT5 (Prop_lut5_I1_O)        0.124     6.507 r  OTTER_MCU/DM_packed[result][8]_i_25/O
                         net (fo=1, routed)           0.659     7.166    OTTER_MCU/DM_packed[result][8]_i_25_n_0
    SLICE_X48Y5          LUT6 (Prop_lut6_I5_O)        0.124     7.290 r  OTTER_MCU/DM_packed[result][8]_i_23/O
                         net (fo=2, routed)           1.252     8.542    OTTER_MCU/DM_packed[result][8]_i_23_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I5_O)        0.124     8.666 r  OTTER_MCU/DM_packed[result][8]_i_11/O
                         net (fo=2, routed)           0.967     9.633    OTTER_MCU/DM_packed[result][8]_i_11_n_0
    SLICE_X40Y0          LUT6 (Prop_lut6_I0_O)        0.124     9.757 r  OTTER_MCU/DM_packed[result][8]_i_4/O
                         net (fo=1, routed)           0.417    10.174    OTTER_MCU/DM_packed[result][8]_i_4_n_0
    SLICE_X40Y1          LUT6 (Prop_lut6_I4_O)        0.124    10.298 r  OTTER_MCU/DM_packed[result][8]_i_1/O
                         net (fo=1, routed)           0.000    10.298    OTTER_MCU/ALU_packed[result][8]
    SLICE_X40Y1          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/ALU_packed_reg[RS2][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DM_packed_reg[result][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.298ns  (logic 1.164ns (11.304%)  route 9.134ns (88.696%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  OTTER_MCU/ALU_packed_reg[RS2][1]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OTTER_MCU/ALU_packed_reg[RS2][1]/Q
                         net (fo=42, routed)          3.330     3.786    OTTER_MCU/Mux_ALU_B/D[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I0_O)        0.124     3.910 r  OTTER_MCU/Mux_ALU_B/DM_packed[result][1]_i_7/O
                         net (fo=59, routed)          3.954     7.864    OTTER_MCU/ALU_srcB[1]
    SLICE_X32Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.988 r  OTTER_MCU/DM_packed[result][25]_i_10/O
                         net (fo=2, routed)           0.822     8.809    OTTER_MCU/DM_packed[result][25]_i_10_n_0
    SLICE_X35Y9          LUT6 (Prop_lut6_I2_O)        0.124     8.933 r  OTTER_MCU/DM_packed[result][24]_i_5/O
                         net (fo=1, routed)           1.028     9.962    OTTER_MCU/DM_packed[result][24]_i_5_n_0
    SLICE_X33Y9          LUT5 (Prop_lut5_I1_O)        0.124    10.086 r  OTTER_MCU/DM_packed[result][24]_i_2/O
                         net (fo=1, routed)           0.000    10.086    OTTER_MCU/DM_packed[result][24]_i_2_n_0
    SLICE_X33Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    10.298 r  OTTER_MCU/DM_packed_reg[result][24]_i_1/O
                         net (fo=1, routed)           0.000    10.298    OTTER_MCU/ALU_packed[result][24]
    SLICE_X33Y9          FDRE                                         r  OTTER_MCU/DM_packed_reg[result][24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][30]/C
    SLICE_X36Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OTTER_MCU/DEC_packed_reg[PC][30]/Q
                         net (fo=1, routed)           0.119     0.247    OTTER_MCU/DEC_packed_reg[PC][30]
    SLICE_X36Y12         FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.148ns (58.497%)  route 0.105ns (41.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][28]/C
    SLICE_X30Y9          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  OTTER_MCU/DEC_packed_reg[PC][28]/Q
                         net (fo=1, routed)           0.105     0.253    OTTER_MCU/DEC_packed_reg[PC][28]
    SLICE_X33Y9          FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/PC/PC_count_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DEC_packed_reg[PC][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y10         FDRE                         0.000     0.000 r  OTTER_MCU/PC/PC_count_reg[21]/C
    SLICE_X31Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/PC/PC_count_reg[21]/Q
                         net (fo=2, routed)           0.114     0.255    OTTER_MCU/PC_n_11
    SLICE_X33Y10         FDRE                                         r  OTTER_MCU/DEC_packed_reg[PC][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y10         FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][25]/C
    SLICE_X28Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][25]/Q
                         net (fo=1, routed)           0.115     0.256    OTTER_MCU/DEC_packed_reg[PC][25]
    SLICE_X28Y10         FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][8]/C
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][8]/Q
                         net (fo=1, routed)           0.116     0.257    OTTER_MCU/DEC_packed_reg[PC][8]
    SLICE_X37Y2          FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/PC/PC_count_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DEC_packed_reg[PC][31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.490%)  route 0.118ns (45.510%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE                         0.000     0.000 r  OTTER_MCU/PC/PC_count_reg[31]/C
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/PC/PC_count_reg[31]/Q
                         net (fo=2, routed)           0.118     0.259    OTTER_MCU/PC_n_1
    SLICE_X32Y12         FDRE                                         r  OTTER_MCU/DEC_packed_reg[PC][31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][17]/C
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][17]/Q
                         net (fo=1, routed)           0.118     0.259    OTTER_MCU/DEC_packed_reg[PC][17]
    SLICE_X29Y9          FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/PC/PC_count_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/DEC_packed_reg[PC][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE                         0.000     0.000 r  OTTER_MCU/PC/PC_count_reg[27]/C
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/PC/PC_count_reg[27]/Q
                         net (fo=2, routed)           0.119     0.260    OTTER_MCU/PC_n_5
    SLICE_X30Y12         FDRE                                         r  OTTER_MCU/DEC_packed_reg[PC][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][18]/C
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][18]/Q
                         net (fo=1, routed)           0.119     0.260    OTTER_MCU/DEC_packed_reg[PC][18]
    SLICE_X29Y9          FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OTTER_MCU/DEC_packed_reg[PC][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OTTER_MCU/ALU_packed_reg[PC][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE                         0.000     0.000 r  OTTER_MCU/DEC_packed_reg[PC][19]/C
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OTTER_MCU/DEC_packed_reg[PC][19]/Q
                         net (fo=1, routed)           0.121     0.262    OTTER_MCU/DEC_packed_reg[PC][19]
    SLICE_X28Y9          FDRE                                         r  OTTER_MCU/ALU_packed_reg[PC][19]/D
  -------------------------------------------------------------------    -------------------





