Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Sat Nov 27 06:18:10 2021
| Host             : 21001301Cody running 64-bit major release  (build 9200)
| Command          : report_power -file imageProcessTop_power_routed.rpt -pb imageProcessTop_power_summary_routed.pb -rpx imageProcessTop_power_routed.rpx
| Design           : imageProcessTop
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 38.637 (Junction temp exceeded!) |
| Dynamic (W)              | 37.596                           |
| Device Static (W)        | 1.041                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    15.373 |     4374 |       --- |             --- |
|   LUT as Logic           |    12.628 |     1394 |     53200 |            2.62 |
|   Register               |     1.128 |     1266 |    106400 |            1.19 |
|   LUT as Distributed RAM |     0.893 |     1152 |     17400 |            6.62 |
|   CARRY4                 |     0.554 |      107 |     13300 |            0.80 |
|   LUT as Shift Register  |     0.125 |       10 |     17400 |            0.06 |
|   F7/F8 Muxes            |     0.040 |       52 |     53200 |            0.10 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |      192 |       --- |             --- |
| Signals                  |    21.656 |     3031 |       --- |             --- |
| Block RAM                |     0.024 |      0.5 |       140 |            0.36 |
| I/O                      |     0.544 |       23 |       200 |           11.50 |
| Static Power             |     1.041 |          |           |                 |
| Total                    |    38.637 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    37.395 |      37.096 |      0.299 |
| Vccaux    |       1.800 |     0.141 |       0.041 |      0.100 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.238 |       0.237 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.028 |       0.001 |      0.027 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| imageProcessTop                                                       |    37.596 |
|   IC                                                                  |    20.794 |
|     lB0                                                               |     5.291 |
|       line_reg_r1_0_63_0_2                                            |     0.004 |
|       line_reg_r1_0_63_3_5                                            |     0.005 |
|       line_reg_r1_0_63_6_6                                            |     0.002 |
|       line_reg_r1_0_63_7_7                                            |     0.002 |
|       line_reg_r1_128_191_0_2                                         |     0.005 |
|       line_reg_r1_128_191_3_5                                         |     0.004 |
|       line_reg_r1_128_191_6_6                                         |     0.002 |
|       line_reg_r1_128_191_7_7                                         |     0.002 |
|       line_reg_r1_192_255_0_2                                         |     0.004 |
|       line_reg_r1_192_255_3_5                                         |     0.004 |
|       line_reg_r1_192_255_6_6                                         |     0.002 |
|       line_reg_r1_192_255_7_7                                         |     0.002 |
|       line_reg_r1_256_319_0_2                                         |     0.003 |
|       line_reg_r1_256_319_3_5                                         |     0.003 |
|       line_reg_r1_256_319_6_6                                         |     0.002 |
|       line_reg_r1_256_319_7_7                                         |     0.002 |
|       line_reg_r1_320_383_0_2                                         |     0.004 |
|       line_reg_r1_320_383_3_5                                         |     0.005 |
|       line_reg_r1_320_383_6_6                                         |     0.002 |
|       line_reg_r1_320_383_7_7                                         |     0.002 |
|       line_reg_r1_384_447_0_2                                         |     0.006 |
|       line_reg_r1_384_447_3_5                                         |     0.005 |
|       line_reg_r1_384_447_6_6                                         |     0.002 |
|       line_reg_r1_384_447_7_7                                         |     0.002 |
|       line_reg_r1_448_511_0_2                                         |     0.004 |
|       line_reg_r1_448_511_3_5                                         |     0.004 |
|       line_reg_r1_448_511_6_6                                         |     0.003 |
|       line_reg_r1_448_511_7_7                                         |     0.003 |
|       line_reg_r1_64_127_0_2                                          |     0.005 |
|       line_reg_r1_64_127_3_5                                          |     0.005 |
|       line_reg_r1_64_127_6_6                                          |     0.003 |
|       line_reg_r1_64_127_7_7                                          |     0.003 |
|       line_reg_r2_0_63_0_2                                            |     0.005 |
|       line_reg_r2_0_63_3_5                                            |     0.004 |
|       line_reg_r2_0_63_6_6                                            |     0.003 |
|       line_reg_r2_0_63_7_7                                            |     0.002 |
|       line_reg_r2_128_191_0_2                                         |     0.004 |
|       line_reg_r2_128_191_3_5                                         |     0.003 |
|       line_reg_r2_128_191_6_6                                         |     0.002 |
|       line_reg_r2_128_191_7_7                                         |     0.002 |
|       line_reg_r2_192_255_0_2                                         |     0.004 |
|       line_reg_r2_192_255_3_5                                         |     0.004 |
|       line_reg_r2_192_255_6_6                                         |     0.002 |
|       line_reg_r2_192_255_7_7                                         |     0.002 |
|       line_reg_r2_256_319_0_2                                         |     0.005 |
|       line_reg_r2_256_319_3_5                                         |     0.003 |
|       line_reg_r2_256_319_6_6                                         |     0.002 |
|       line_reg_r2_256_319_7_7                                         |     0.002 |
|       line_reg_r2_320_383_0_2                                         |     0.004 |
|       line_reg_r2_320_383_3_5                                         |     0.004 |
|       line_reg_r2_320_383_6_6                                         |     0.002 |
|       line_reg_r2_320_383_7_7                                         |     0.002 |
|       line_reg_r2_384_447_0_2                                         |     0.004 |
|       line_reg_r2_384_447_3_5                                         |     0.003 |
|       line_reg_r2_384_447_6_6                                         |     0.002 |
|       line_reg_r2_384_447_7_7                                         |     0.002 |
|       line_reg_r2_448_511_0_2                                         |     0.004 |
|       line_reg_r2_448_511_3_5                                         |     0.004 |
|       line_reg_r2_448_511_6_6                                         |     0.003 |
|       line_reg_r2_448_511_7_7                                         |     0.002 |
|       line_reg_r2_64_127_0_2                                          |     0.004 |
|       line_reg_r2_64_127_3_5                                          |     0.004 |
|       line_reg_r2_64_127_6_6                                          |     0.002 |
|       line_reg_r2_64_127_7_7                                          |     0.002 |
|       line_reg_r3_0_63_0_2                                            |     0.006 |
|       line_reg_r3_0_63_3_5                                            |     0.004 |
|       line_reg_r3_0_63_6_6                                            |     0.002 |
|       line_reg_r3_0_63_7_7                                            |     0.002 |
|       line_reg_r3_128_191_0_2                                         |     0.005 |
|       line_reg_r3_128_191_3_5                                         |     0.004 |
|       line_reg_r3_128_191_6_6                                         |     0.002 |
|       line_reg_r3_128_191_7_7                                         |     0.002 |
|       line_reg_r3_192_255_0_2                                         |     0.004 |
|       line_reg_r3_192_255_3_5                                         |     0.004 |
|       line_reg_r3_192_255_6_6                                         |     0.003 |
|       line_reg_r3_192_255_7_7                                         |     0.002 |
|       line_reg_r3_256_319_0_2                                         |     0.004 |
|       line_reg_r3_256_319_3_5                                         |     0.004 |
|       line_reg_r3_256_319_6_6                                         |     0.002 |
|       line_reg_r3_256_319_7_7                                         |     0.002 |
|       line_reg_r3_320_383_0_2                                         |     0.005 |
|       line_reg_r3_320_383_3_5                                         |     0.004 |
|       line_reg_r3_320_383_6_6                                         |     0.003 |
|       line_reg_r3_320_383_7_7                                         |     0.002 |
|       line_reg_r3_384_447_0_2                                         |     0.004 |
|       line_reg_r3_384_447_3_5                                         |     0.004 |
|       line_reg_r3_384_447_6_6                                         |     0.003 |
|       line_reg_r3_384_447_7_7                                         |     0.003 |
|       line_reg_r3_448_511_0_2                                         |     0.004 |
|       line_reg_r3_448_511_3_5                                         |     0.005 |
|       line_reg_r3_448_511_6_6                                         |     0.003 |
|       line_reg_r3_448_511_7_7                                         |     0.003 |
|       line_reg_r3_64_127_0_2                                          |     0.004 |
|       line_reg_r3_64_127_3_5                                          |     0.005 |
|       line_reg_r3_64_127_6_6                                          |     0.002 |
|       line_reg_r3_64_127_7_7                                          |     0.002 |
|     lB1                                                               |     5.098 |
|       line_reg_r1_0_63_0_2                                            |     0.004 |
|       line_reg_r1_0_63_3_5                                            |     0.004 |
|       line_reg_r1_0_63_6_6                                            |     0.002 |
|       line_reg_r1_0_63_7_7                                            |     0.003 |
|       line_reg_r1_128_191_0_2                                         |     0.004 |
|       line_reg_r1_128_191_3_5                                         |     0.004 |
|       line_reg_r1_128_191_6_6                                         |     0.003 |
|       line_reg_r1_128_191_7_7                                         |     0.003 |
|       line_reg_r1_192_255_0_2                                         |     0.004 |
|       line_reg_r1_192_255_3_5                                         |     0.004 |
|       line_reg_r1_192_255_6_6                                         |     0.003 |
|       line_reg_r1_192_255_7_7                                         |     0.002 |
|       line_reg_r1_256_319_0_2                                         |     0.004 |
|       line_reg_r1_256_319_3_5                                         |     0.004 |
|       line_reg_r1_256_319_6_6                                         |     0.002 |
|       line_reg_r1_256_319_7_7                                         |     0.002 |
|       line_reg_r1_320_383_0_2                                         |     0.004 |
|       line_reg_r1_320_383_3_5                                         |     0.004 |
|       line_reg_r1_320_383_6_6                                         |     0.002 |
|       line_reg_r1_320_383_7_7                                         |     0.002 |
|       line_reg_r1_384_447_0_2                                         |     0.004 |
|       line_reg_r1_384_447_3_5                                         |     0.005 |
|       line_reg_r1_384_447_6_6                                         |     0.002 |
|       line_reg_r1_384_447_7_7                                         |     0.002 |
|       line_reg_r1_448_511_0_2                                         |     0.004 |
|       line_reg_r1_448_511_3_5                                         |     0.004 |
|       line_reg_r1_448_511_6_6                                         |     0.003 |
|       line_reg_r1_448_511_7_7                                         |     0.002 |
|       line_reg_r1_64_127_0_2                                          |     0.004 |
|       line_reg_r1_64_127_3_5                                          |     0.004 |
|       line_reg_r1_64_127_6_6                                          |     0.002 |
|       line_reg_r1_64_127_7_7                                          |     0.003 |
|       line_reg_r2_0_63_0_2                                            |     0.005 |
|       line_reg_r2_0_63_3_5                                            |     0.004 |
|       line_reg_r2_0_63_6_6                                            |     0.002 |
|       line_reg_r2_0_63_7_7                                            |     0.002 |
|       line_reg_r2_128_191_0_2                                         |     0.004 |
|       line_reg_r2_128_191_3_5                                         |     0.003 |
|       line_reg_r2_128_191_6_6                                         |     0.002 |
|       line_reg_r2_128_191_7_7                                         |     0.002 |
|       line_reg_r2_192_255_0_2                                         |     0.005 |
|       line_reg_r2_192_255_3_5                                         |     0.004 |
|       line_reg_r2_192_255_6_6                                         |     0.002 |
|       line_reg_r2_192_255_7_7                                         |     0.002 |
|       line_reg_r2_256_319_0_2                                         |     0.004 |
|       line_reg_r2_256_319_3_5                                         |     0.004 |
|       line_reg_r2_256_319_6_6                                         |     0.002 |
|       line_reg_r2_256_319_7_7                                         |     0.002 |
|       line_reg_r2_320_383_0_2                                         |     0.004 |
|       line_reg_r2_320_383_3_5                                         |     0.004 |
|       line_reg_r2_320_383_6_6                                         |     0.002 |
|       line_reg_r2_320_383_7_7                                         |     0.002 |
|       line_reg_r2_384_447_0_2                                         |     0.005 |
|       line_reg_r2_384_447_3_5                                         |     0.004 |
|       line_reg_r2_384_447_6_6                                         |     0.002 |
|       line_reg_r2_384_447_7_7                                         |     0.002 |
|       line_reg_r2_448_511_0_2                                         |     0.004 |
|       line_reg_r2_448_511_3_5                                         |     0.004 |
|       line_reg_r2_448_511_6_6                                         |     0.002 |
|       line_reg_r2_448_511_7_7                                         |     0.002 |
|       line_reg_r2_64_127_0_2                                          |     0.004 |
|       line_reg_r2_64_127_3_5                                          |     0.004 |
|       line_reg_r2_64_127_6_6                                          |     0.002 |
|       line_reg_r2_64_127_7_7                                          |     0.002 |
|       line_reg_r3_0_63_0_2                                            |     0.004 |
|       line_reg_r3_0_63_3_5                                            |     0.004 |
|       line_reg_r3_0_63_6_6                                            |     0.003 |
|       line_reg_r3_0_63_7_7                                            |     0.002 |
|       line_reg_r3_128_191_0_2                                         |     0.004 |
|       line_reg_r3_128_191_3_5                                         |     0.004 |
|       line_reg_r3_128_191_6_6                                         |     0.003 |
|       line_reg_r3_128_191_7_7                                         |     0.003 |
|       line_reg_r3_192_255_0_2                                         |     0.005 |
|       line_reg_r3_192_255_3_5                                         |     0.004 |
|       line_reg_r3_192_255_6_6                                         |     0.002 |
|       line_reg_r3_192_255_7_7                                         |     0.002 |
|       line_reg_r3_256_319_0_2                                         |     0.004 |
|       line_reg_r3_256_319_3_5                                         |     0.004 |
|       line_reg_r3_256_319_6_6                                         |     0.002 |
|       line_reg_r3_256_319_7_7                                         |     0.003 |
|       line_reg_r3_320_383_0_2                                         |     0.004 |
|       line_reg_r3_320_383_3_5                                         |     0.004 |
|       line_reg_r3_320_383_6_6                                         |     0.003 |
|       line_reg_r3_320_383_7_7                                         |     0.002 |
|       line_reg_r3_384_447_0_2                                         |     0.005 |
|       line_reg_r3_384_447_3_5                                         |     0.004 |
|       line_reg_r3_384_447_6_6                                         |     0.003 |
|       line_reg_r3_384_447_7_7                                         |     0.002 |
|       line_reg_r3_448_511_0_2                                         |     0.005 |
|       line_reg_r3_448_511_3_5                                         |     0.005 |
|       line_reg_r3_448_511_6_6                                         |     0.002 |
|       line_reg_r3_448_511_7_7                                         |     0.002 |
|       line_reg_r3_64_127_0_2                                          |     0.004 |
|       line_reg_r3_64_127_3_5                                          |     0.004 |
|       line_reg_r3_64_127_6_6                                          |     0.002 |
|       line_reg_r3_64_127_7_7                                          |     0.002 |
|     lB2                                                               |     4.911 |
|       line_reg_r1_0_63_0_2                                            |     0.005 |
|       line_reg_r1_0_63_3_5                                            |     0.004 |
|       line_reg_r1_0_63_6_6                                            |     0.003 |
|       line_reg_r1_0_63_7_7                                            |     0.002 |
|       line_reg_r1_128_191_0_2                                         |     0.004 |
|       line_reg_r1_128_191_3_5                                         |     0.004 |
|       line_reg_r1_128_191_6_6                                         |     0.002 |
|       line_reg_r1_128_191_7_7                                         |     0.002 |
|       line_reg_r1_192_255_0_2                                         |     0.004 |
|       line_reg_r1_192_255_3_5                                         |     0.004 |
|       line_reg_r1_192_255_6_6                                         |     0.002 |
|       line_reg_r1_192_255_7_7                                         |     0.002 |
|       line_reg_r1_256_319_0_2                                         |     0.004 |
|       line_reg_r1_256_319_3_5                                         |     0.004 |
|       line_reg_r1_256_319_6_6                                         |     0.002 |
|       line_reg_r1_256_319_7_7                                         |     0.002 |
|       line_reg_r1_320_383_0_2                                         |     0.004 |
|       line_reg_r1_320_383_3_5                                         |     0.004 |
|       line_reg_r1_320_383_6_6                                         |     0.002 |
|       line_reg_r1_320_383_7_7                                         |     0.002 |
|       line_reg_r1_384_447_0_2                                         |     0.005 |
|       line_reg_r1_384_447_3_5                                         |     0.004 |
|       line_reg_r1_384_447_6_6                                         |     0.002 |
|       line_reg_r1_384_447_7_7                                         |     0.002 |
|       line_reg_r1_448_511_0_2                                         |     0.004 |
|       line_reg_r1_448_511_3_5                                         |     0.004 |
|       line_reg_r1_448_511_6_6                                         |     0.003 |
|       line_reg_r1_448_511_7_7                                         |     0.002 |
|       line_reg_r1_64_127_0_2                                          |     0.004 |
|       line_reg_r1_64_127_3_5                                          |     0.005 |
|       line_reg_r1_64_127_6_6                                          |     0.003 |
|       line_reg_r1_64_127_7_7                                          |     0.003 |
|       line_reg_r2_0_63_0_2                                            |     0.004 |
|       line_reg_r2_0_63_3_5                                            |     0.005 |
|       line_reg_r2_0_63_6_6                                            |     0.002 |
|       line_reg_r2_0_63_7_7                                            |     0.002 |
|       line_reg_r2_128_191_0_2                                         |     0.004 |
|       line_reg_r2_128_191_3_5                                         |     0.003 |
|       line_reg_r2_128_191_6_6                                         |     0.003 |
|       line_reg_r2_128_191_7_7                                         |     0.002 |
|       line_reg_r2_192_255_0_2                                         |     0.004 |
|       line_reg_r2_192_255_3_5                                         |     0.003 |
|       line_reg_r2_192_255_6_6                                         |     0.002 |
|       line_reg_r2_192_255_7_7                                         |     0.002 |
|       line_reg_r2_256_319_0_2                                         |     0.004 |
|       line_reg_r2_256_319_3_5                                         |     0.003 |
|       line_reg_r2_256_319_6_6                                         |     0.002 |
|       line_reg_r2_256_319_7_7                                         |     0.002 |
|       line_reg_r2_320_383_0_2                                         |     0.005 |
|       line_reg_r2_320_383_3_5                                         |     0.003 |
|       line_reg_r2_320_383_6_6                                         |     0.002 |
|       line_reg_r2_320_383_7_7                                         |     0.002 |
|       line_reg_r2_384_447_0_2                                         |     0.004 |
|       line_reg_r2_384_447_3_5                                         |     0.004 |
|       line_reg_r2_384_447_6_6                                         |     0.003 |
|       line_reg_r2_384_447_7_7                                         |     0.002 |
|       line_reg_r2_448_511_0_2                                         |     0.004 |
|       line_reg_r2_448_511_3_5                                         |     0.003 |
|       line_reg_r2_448_511_6_6                                         |     0.003 |
|       line_reg_r2_448_511_7_7                                         |     0.002 |
|       line_reg_r2_64_127_0_2                                          |     0.005 |
|       line_reg_r2_64_127_3_5                                          |     0.004 |
|       line_reg_r2_64_127_6_6                                          |     0.002 |
|       line_reg_r2_64_127_7_7                                          |     0.002 |
|       line_reg_r3_0_63_0_2                                            |     0.004 |
|       line_reg_r3_0_63_3_5                                            |     0.004 |
|       line_reg_r3_0_63_6_6                                            |     0.003 |
|       line_reg_r3_0_63_7_7                                            |     0.002 |
|       line_reg_r3_128_191_0_2                                         |     0.003 |
|       line_reg_r3_128_191_3_5                                         |     0.003 |
|       line_reg_r3_128_191_6_6                                         |     0.002 |
|       line_reg_r3_128_191_7_7                                         |     0.002 |
|       line_reg_r3_192_255_0_2                                         |     0.005 |
|       line_reg_r3_192_255_3_5                                         |     0.004 |
|       line_reg_r3_192_255_6_6                                         |     0.002 |
|       line_reg_r3_192_255_7_7                                         |     0.002 |
|       line_reg_r3_256_319_0_2                                         |     0.004 |
|       line_reg_r3_256_319_3_5                                         |     0.004 |
|       line_reg_r3_256_319_6_6                                         |     0.003 |
|       line_reg_r3_256_319_7_7                                         |     0.002 |
|       line_reg_r3_320_383_0_2                                         |     0.004 |
|       line_reg_r3_320_383_3_5                                         |     0.004 |
|       line_reg_r3_320_383_6_6                                         |     0.002 |
|       line_reg_r3_320_383_7_7                                         |     0.002 |
|       line_reg_r3_384_447_0_2                                         |     0.004 |
|       line_reg_r3_384_447_3_5                                         |     0.004 |
|       line_reg_r3_384_447_6_6                                         |     0.002 |
|       line_reg_r3_384_447_7_7                                         |     0.002 |
|       line_reg_r3_448_511_0_2                                         |     0.004 |
|       line_reg_r3_448_511_3_5                                         |     0.003 |
|       line_reg_r3_448_511_6_6                                         |     0.002 |
|       line_reg_r3_448_511_7_7                                         |     0.002 |
|       line_reg_r3_64_127_0_2                                          |     0.003 |
|       line_reg_r3_64_127_3_5                                          |     0.004 |
|       line_reg_r3_64_127_6_6                                          |     0.002 |
|       line_reg_r3_64_127_7_7                                          |     0.003 |
|     lB3                                                               |     5.190 |
|       line_reg_r1_0_63_0_2                                            |     0.004 |
|       line_reg_r1_0_63_3_5                                            |     0.004 |
|       line_reg_r1_0_63_6_6                                            |     0.002 |
|       line_reg_r1_0_63_7_7                                            |     0.002 |
|       line_reg_r1_128_191_0_2                                         |     0.005 |
|       line_reg_r1_128_191_3_5                                         |     0.004 |
|       line_reg_r1_128_191_6_6                                         |     0.003 |
|       line_reg_r1_128_191_7_7                                         |     0.003 |
|       line_reg_r1_192_255_0_2                                         |     0.005 |
|       line_reg_r1_192_255_3_5                                         |     0.004 |
|       line_reg_r1_192_255_6_6                                         |     0.002 |
|       line_reg_r1_192_255_7_7                                         |     0.002 |
|       line_reg_r1_256_319_0_2                                         |     0.004 |
|       line_reg_r1_256_319_3_5                                         |     0.004 |
|       line_reg_r1_256_319_6_6                                         |     0.002 |
|       line_reg_r1_256_319_7_7                                         |     0.002 |
|       line_reg_r1_320_383_0_2                                         |     0.004 |
|       line_reg_r1_320_383_3_5                                         |     0.004 |
|       line_reg_r1_320_383_6_6                                         |     0.002 |
|       line_reg_r1_320_383_7_7                                         |     0.002 |
|       line_reg_r1_384_447_0_2                                         |     0.005 |
|       line_reg_r1_384_447_3_5                                         |     0.004 |
|       line_reg_r1_384_447_6_6                                         |     0.002 |
|       line_reg_r1_384_447_7_7                                         |     0.003 |
|       line_reg_r1_448_511_0_2                                         |     0.004 |
|       line_reg_r1_448_511_3_5                                         |     0.004 |
|       line_reg_r1_448_511_6_6                                         |     0.003 |
|       line_reg_r1_448_511_7_7                                         |     0.002 |
|       line_reg_r1_64_127_0_2                                          |     0.005 |
|       line_reg_r1_64_127_3_5                                          |     0.004 |
|       line_reg_r1_64_127_6_6                                          |     0.002 |
|       line_reg_r1_64_127_7_7                                          |     0.002 |
|       line_reg_r2_0_63_0_2                                            |     0.003 |
|       line_reg_r2_0_63_3_5                                            |     0.004 |
|       line_reg_r2_0_63_6_6                                            |     0.003 |
|       line_reg_r2_0_63_7_7                                            |     0.002 |
|       line_reg_r2_128_191_0_2                                         |     0.004 |
|       line_reg_r2_128_191_3_5                                         |     0.004 |
|       line_reg_r2_128_191_6_6                                         |     0.002 |
|       line_reg_r2_128_191_7_7                                         |     0.002 |
|       line_reg_r2_192_255_0_2                                         |     0.005 |
|       line_reg_r2_192_255_3_5                                         |     0.003 |
|       line_reg_r2_192_255_6_6                                         |     0.002 |
|       line_reg_r2_192_255_7_7                                         |     0.002 |
|       line_reg_r2_256_319_0_2                                         |     0.004 |
|       line_reg_r2_256_319_3_5                                         |     0.004 |
|       line_reg_r2_256_319_6_6                                         |     0.002 |
|       line_reg_r2_256_319_7_7                                         |     0.003 |
|       line_reg_r2_320_383_0_2                                         |     0.005 |
|       line_reg_r2_320_383_3_5                                         |     0.005 |
|       line_reg_r2_320_383_6_6                                         |     0.002 |
|       line_reg_r2_320_383_7_7                                         |     0.003 |
|       line_reg_r2_384_447_0_2                                         |     0.005 |
|       line_reg_r2_384_447_3_5                                         |     0.004 |
|       line_reg_r2_384_447_6_6                                         |     0.003 |
|       line_reg_r2_384_447_7_7                                         |     0.002 |
|       line_reg_r2_448_511_0_2                                         |     0.005 |
|       line_reg_r2_448_511_3_5                                         |     0.004 |
|       line_reg_r2_448_511_6_6                                         |     0.002 |
|       line_reg_r2_448_511_7_7                                         |     0.002 |
|       line_reg_r2_64_127_0_2                                          |     0.005 |
|       line_reg_r2_64_127_3_5                                          |     0.004 |
|       line_reg_r2_64_127_6_6                                          |     0.002 |
|       line_reg_r2_64_127_7_7                                          |     0.002 |
|       line_reg_r3_0_63_0_2                                            |     0.004 |
|       line_reg_r3_0_63_3_5                                            |     0.004 |
|       line_reg_r3_0_63_6_6                                            |     0.002 |
|       line_reg_r3_0_63_7_7                                            |     0.002 |
|       line_reg_r3_128_191_0_2                                         |     0.005 |
|       line_reg_r3_128_191_3_5                                         |     0.005 |
|       line_reg_r3_128_191_6_6                                         |     0.002 |
|       line_reg_r3_128_191_7_7                                         |     0.002 |
|       line_reg_r3_192_255_0_2                                         |     0.004 |
|       line_reg_r3_192_255_3_5                                         |     0.003 |
|       line_reg_r3_192_255_6_6                                         |     0.002 |
|       line_reg_r3_192_255_7_7                                         |     0.002 |
|       line_reg_r3_256_319_0_2                                         |     0.004 |
|       line_reg_r3_256_319_3_5                                         |     0.004 |
|       line_reg_r3_256_319_6_6                                         |     0.002 |
|       line_reg_r3_256_319_7_7                                         |     0.002 |
|       line_reg_r3_320_383_0_2                                         |     0.004 |
|       line_reg_r3_320_383_3_5                                         |     0.004 |
|       line_reg_r3_320_383_6_6                                         |     0.003 |
|       line_reg_r3_320_383_7_7                                         |     0.002 |
|       line_reg_r3_384_447_0_2                                         |     0.005 |
|       line_reg_r3_384_447_3_5                                         |     0.004 |
|       line_reg_r3_384_447_6_6                                         |     0.002 |
|       line_reg_r3_384_447_7_7                                         |     0.002 |
|       line_reg_r3_448_511_0_2                                         |     0.004 |
|       line_reg_r3_448_511_3_5                                         |     0.004 |
|       line_reg_r3_448_511_6_6                                         |     0.002 |
|       line_reg_r3_448_511_7_7                                         |     0.002 |
|       line_reg_r3_64_127_0_2                                          |     0.004 |
|       line_reg_r3_64_127_3_5                                          |     0.004 |
|       line_reg_r3_64_127_6_6                                          |     0.002 |
|       line_reg_r3_64_127_7_7                                          |     0.002 |
|   OB                                                                  |     0.200 |
|     U0                                                                |     0.200 |
|       inst_fifo_gen                                                   |     0.200 |
|         gaxis_fifo.gaxisf.axisf                                       |     0.200 |
|           grf.rf                                                      |     0.200 |
|             gntv_or_sync_fifo.gl0.rd                                  |     0.062 |
|               gr1.gr1_int.rfwft                                       |     0.007 |
|               grss.rsts                                               |    <0.001 |
|               rpntr                                                   |     0.054 |
|             gntv_or_sync_fifo.gl0.wr                                  |     0.093 |
|               gwss.gpf.wrpf                                           |     0.020 |
|               gwss.wsts                                               |     0.011 |
|               wpntr                                                   |     0.062 |
|             gntv_or_sync_fifo.mem                                     |     0.042 |
|               gbm.gbmg.gbmga.ngecc.bmg                                |     0.036 |
|                 inst_blk_mem_gen                                      |     0.036 |
|                   gnbram.gnativebmg.native_blk_mem_gen                |     0.036 |
|                     valid.cstr                                        |     0.036 |
|                       ramloop[0].ram.r                                |     0.036 |
|                         prim_noinit.ram                               |     0.036 |
|             rstblk                                                    |     0.002 |
|   RGB2Gray                                                            |     1.425 |
|   conv                                                                |    14.390 |
|     div1                                                              |     5.625 |
|       U0                                                              |     5.625 |
|         i_synth                                                       |     5.625 |
|           i_nd_to_rdy                                                 |    <0.001 |
|           i_nonzero_fract.i_synth                                     |     5.625 |
|             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     5.625 |
|               i_sdivider.divider_blk                                  |     5.625 |
|                 div_loop[0].adder_gen.reg_req.adsu_mod                |     0.103 |
|                   add1                                                |     0.103 |
|                     no_pipelining.the_addsub                          |     0.103 |
|                       i_q_simple.qreg                                 |     0.042 |
|                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.076 |
|                 div_loop[0].num_stages.numerator_gen.del_numer        |     0.065 |
|                 div_loop[10].adder_gen.reg_req.adsu_mod               |     0.209 |
|                   add1                                                |     0.209 |
|                     no_pipelining.the_addsub                          |     0.209 |
|                       i_q_simple.qreg                                 |     0.086 |
|                 div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |     0.084 |
|                 div_loop[10].num_stages.numerator_gen.del_numer       |     0.000 |
|                 div_loop[10].quot_gen.quot_reg.i_div1.quot_out        |     0.060 |
|                 div_loop[11].adder_gen.reg_req.adsu_mod               |     0.207 |
|                   add1                                                |     0.207 |
|                     no_pipelining.the_addsub                          |     0.207 |
|                       i_q_simple.qreg                                 |     0.082 |
|                 div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |     0.069 |
|                 div_loop[11].num_stages.numerator_gen.del_numer       |     0.000 |
|                 div_loop[11].quot_gen.quot_reg.i_div1.quot_out        |     0.075 |
|                 div_loop[12].adder_gen.reg_req.adsu_mod               |     0.227 |
|                   add1                                                |     0.227 |
|                     no_pipelining.the_addsub                          |     0.227 |
|                       i_q_simple.qreg                                 |     0.109 |
|                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |     0.070 |
|                 div_loop[12].num_stages.numerator_gen.del_numer       |     0.000 |
|                 div_loop[12].quot_gen.quot_reg.i_div1.quot_out        |     0.084 |
|                 div_loop[13].adder_gen.reg_req.adsu_mod               |     0.208 |
|                   add1                                                |     0.208 |
|                     no_pipelining.the_addsub                          |     0.208 |
|                       i_q_simple.qreg                                 |     0.094 |
|                 div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |     0.080 |
|                 div_loop[13].num_stages.numerator_gen.del_numer       |     0.000 |
|                 div_loop[13].quot_gen.quot_reg.i_div1.quot_out        |     0.099 |
|                 div_loop[14].adder_gen.reg_req.adsu_mod               |     0.255 |
|                   add1                                                |     0.255 |
|                     no_pipelining.the_addsub                          |     0.255 |
|                       i_q_simple.qreg                                 |     0.122 |
|                 div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs |     0.064 |
|                 div_loop[14].num_stages.numerator_gen.del_numer       |     0.000 |
|                 div_loop[14].quot_gen.quot_reg.i_div1.quot_out        |     0.101 |
|                 div_loop[15].adder_gen.reg_req.adsu_mod               |     0.113 |
|                   add1                                                |     0.113 |
|                     no_pipelining.the_addsub                          |     0.113 |
|                       i_q_simple.qreg                                 |     0.005 |
|                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs |     0.041 |
|                 div_loop[15].num_stages.numerator_gen.del_numer       |     0.000 |
|                 div_loop[15].quot_gen.quot_reg.i_div1.quot_out        |     0.074 |
|                 div_loop[1].adder_gen.reg_req.adsu_mod                |     0.210 |
|                   add1                                                |     0.210 |
|                     no_pipelining.the_addsub                          |     0.210 |
|                       i_q_simple.qreg                                 |     0.104 |
|                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.073 |
|                 div_loop[1].num_stages.numerator_gen.del_numer        |     0.053 |
|                 div_loop[1].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[2].adder_gen.reg_req.adsu_mod                |     0.219 |
|                   add1                                                |     0.219 |
|                     no_pipelining.the_addsub                          |     0.219 |
|                       i_q_simple.qreg                                 |     0.079 |
|                 div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.080 |
|                 div_loop[2].num_stages.numerator_gen.del_numer        |     0.041 |
|                 div_loop[2].quot_gen.quot_reg.i_div1.quot_out         |     0.009 |
|                 div_loop[3].adder_gen.reg_req.adsu_mod                |     0.202 |
|                   add1                                                |     0.202 |
|                     no_pipelining.the_addsub                          |     0.202 |
|                       i_q_simple.qreg                                 |     0.086 |
|                 div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.077 |
|                 div_loop[3].num_stages.numerator_gen.del_numer        |     0.034 |
|                 div_loop[3].quot_gen.quot_reg.i_div1.quot_out         |     0.013 |
|                 div_loop[4].adder_gen.reg_req.adsu_mod                |     0.225 |
|                   add1                                                |     0.225 |
|                     no_pipelining.the_addsub                          |     0.225 |
|                       i_q_simple.qreg                                 |     0.102 |
|                 div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.077 |
|                 div_loop[4].num_stages.numerator_gen.del_numer        |     0.027 |
|                 div_loop[4].quot_gen.quot_reg.i_div1.quot_out         |     0.021 |
|                 div_loop[5].adder_gen.reg_req.adsu_mod                |     0.205 |
|                   add1                                                |     0.205 |
|                     no_pipelining.the_addsub                          |     0.205 |
|                       i_q_simple.qreg                                 |     0.097 |
|                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.072 |
|                 div_loop[5].num_stages.numerator_gen.del_numer        |     0.025 |
|                 div_loop[5].quot_gen.quot_reg.i_div1.quot_out         |     0.030 |
|                 div_loop[6].adder_gen.reg_req.adsu_mod                |     0.208 |
|                   add1                                                |     0.208 |
|                     no_pipelining.the_addsub                          |     0.208 |
|                       i_q_simple.qreg                                 |     0.083 |
|                 div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.075 |
|                 div_loop[6].num_stages.numerator_gen.del_numer        |     0.017 |
|                 div_loop[6].quot_gen.quot_reg.i_div1.quot_out         |     0.034 |
|                 div_loop[7].adder_gen.reg_req.adsu_mod                |     0.209 |
|                   add1                                                |     0.209 |
|                     no_pipelining.the_addsub                          |     0.209 |
|                       i_q_simple.qreg                                 |     0.090 |
|                 div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.064 |
|                 div_loop[7].num_stages.numerator_gen.del_numer        |     0.008 |
|                 div_loop[7].quot_gen.quot_reg.i_div1.quot_out         |     0.043 |
|                 div_loop[8].adder_gen.reg_req.adsu_mod                |     0.210 |
|                   add1                                                |     0.210 |
|                     no_pipelining.the_addsub                          |     0.210 |
|                       i_q_simple.qreg                                 |     0.088 |
|                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.077 |
|                 div_loop[8].num_stages.numerator_gen.del_numer        |     0.000 |
|                 div_loop[8].quot_gen.quot_reg.i_div1.quot_out         |     0.050 |
|                 div_loop[9].adder_gen.reg_req.adsu_mod                |     0.259 |
|                   add1                                                |     0.259 |
|                     no_pipelining.the_addsub                          |     0.259 |
|                       i_q_simple.qreg                                 |     0.143 |
|                 div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.077 |
|                 div_loop[9].num_stages.numerator_gen.del_numer        |     0.000 |
|                 div_loop[9].quot_gen.quot_reg.i_div1.quot_out         |     0.053 |
|                 reg_quot_out.reg_quot                                 |     0.105 |
+-----------------------------------------------------------------------+-----------+


