$date
Tuesday, 14 February 2023 8:53:22 PM
$end
$version
Quokka VCD Generator
$end
$timescale
1s
$end
$scope module TOP $end
$scope module Control $end
$var wire 1 TOP_Control_Clock TOP_Control_Clock $end
$upscope
$end
$scope module Inputs $end
$var wire 1 TOP_Inputs_iCOEF_V TOP_Inputs_iCOEF_V $end
$var wire 16 TOP_Inputs_iCOEFF TOP_Inputs_iCOEFF[15:0] $end
$var wire 4 TOP_Inputs_iDO TOP_Inputs_iDO[3:0] $end
$var wire 1 TOP_Inputs_iIQ_V TOP_Inputs_iIQ_V $end
$var wire 16 TOP_Inputs_iIQ_i TOP_Inputs_iIQ_i[15:0] $end
$var wire 16 TOP_Inputs_iIQ_q TOP_Inputs_iIQ_q[15:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 1 TOP_Outputs_oCOEF_RDY TOP_Outputs_oCOEF_RDY $end
$var wire 1 TOP_Outputs_oIQ_V TOP_Outputs_oIQ_V $end
$var wire 24 TOP_Outputs_oIQ_i TOP_Outputs_oIQ_i[23:0] $end
$var wire 24 TOP_Outputs_oIQ_q TOP_Outputs_oIQ_q[23:0] $end
$upscope
$end
$scope module Internals $end
$var wire 1 TOP_Internals_ib_coef_v TOP_Internals_ib_coef_v $end
$var wire 16 TOP_Internals_ib_coef TOP_Internals_ib_coef[15:0] $end
$var wire 4 TOP_Internals_ib_do TOP_Internals_ib_do[3:0] $end
$var wire 1 TOP_Internals_ib_iq_v TOP_Internals_ib_iq_v $end
$var wire 16 TOP_Internals_ib_iq_i TOP_Internals_ib_iq_i[15:0] $end
$var wire 16 TOP_Internals_ib_iq_q TOP_Internals_ib_iq_q[15:0] $end
$var wire 16 TOP_Internals_ramc_dout0 TOP_Internals_ramc_dout0[15:0] $end
$var wire 16 TOP_Internals_ramc_dout1 TOP_Internals_ramc_dout1[15:0] $end
$var wire 16 TOP_Internals_ramc_dout2 TOP_Internals_ramc_dout2[15:0] $end
$var wire 16 TOP_Internals_ramc_dout3 TOP_Internals_ramc_dout3[15:0] $end
$var wire 16 TOP_Internals_ramf_din_i TOP_Internals_ramf_din_i[15:0] $end
$var wire 16 TOP_Internals_ramf_din_q TOP_Internals_ramf_din_q[15:0] $end
$var wire 16 TOP_Internals_ramf_dout_i TOP_Internals_ramf_dout_i[15:0] $end
$var wire 16 TOP_Internals_ramf_dout_q TOP_Internals_ramf_dout_q[15:0] $end
$var wire 32 TOP_Internals_firParams_Order TOP_Internals_firParams_Order[31:0] $end
$var wire 32 TOP_Internals_firParams_DOSize TOP_Internals_firParams_DOSize[31:0] $end
$var wire 32 TOP_Internals_firParams_IQSizeIn TOP_Internals_firParams_IQSizeIn[31:0] $end
$var wire 32 TOP_Internals_firParams_IQSizeOut TOP_Internals_firParams_IQSizeOut[31:0] $end
$var wire 32 TOP_Internals_firParams_CoeffSize TOP_Internals_firParams_CoeffSize[31:0] $end
$var wire 32 TOP_Internals_firParams_SumSize TOP_Internals_firParams_SumSize[31:0] $end
$var wire 32 TOP_Internals_firParams_MultSize TOP_Internals_firParams_MultSize[31:0] $end
$var wire 32 TOP_Internals_firParams_AccumSize TOP_Internals_firParams_AccumSize[31:0] $end
$var wire 32 TOP_Internals_firParams_CoeffRamAddrBits TOP_Internals_firParams_CoeffRamAddrBits[31:0] $end
$var wire 32 TOP_Internals_firParams_DataRamAddrBits TOP_Internals_firParams_DataRamAddrBits[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array0 TOP_Internals_c_coef_num_array0[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array1 TOP_Internals_c_coef_num_array1[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array2 TOP_Internals_c_coef_num_array2[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array3 TOP_Internals_c_coef_num_array3[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array4 TOP_Internals_c_coef_num_array4[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array5 TOP_Internals_c_coef_num_array5[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array6 TOP_Internals_c_coef_num_array6[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array7 TOP_Internals_c_coef_num_array7[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array8 TOP_Internals_c_coef_num_array8[31:0] $end
$var wire 32 TOP_Internals_c_coef_num_array9 TOP_Internals_c_coef_num_array9[31:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array0 TOP_Internals_c_coef_mask_array0[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array1 TOP_Internals_c_coef_mask_array1[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array2 TOP_Internals_c_coef_mask_array2[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array3 TOP_Internals_c_coef_mask_array3[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array4 TOP_Internals_c_coef_mask_array4[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array5 TOP_Internals_c_coef_mask_array5[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array6 TOP_Internals_c_coef_mask_array6[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array7 TOP_Internals_c_coef_mask_array7[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array8 TOP_Internals_c_coef_mask_array8[8:0] $end
$var wire 9 TOP_Internals_c_coef_mask_array9 TOP_Internals_c_coef_mask_array9[8:0] $end
$var wire 10 TOP_Internals_c_data_mask_array0 TOP_Internals_c_data_mask_array0[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array1 TOP_Internals_c_data_mask_array1[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array2 TOP_Internals_c_data_mask_array2[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array3 TOP_Internals_c_data_mask_array3[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array4 TOP_Internals_c_data_mask_array4[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array5 TOP_Internals_c_data_mask_array5[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array6 TOP_Internals_c_data_mask_array6[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array7 TOP_Internals_c_data_mask_array7[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array8 TOP_Internals_c_data_mask_array8[9:0] $end
$var wire 10 TOP_Internals_c_data_mask_array9 TOP_Internals_c_data_mask_array9[9:0] $end
$var wire 32 TOP_Internals_c_nofc TOP_Internals_c_nofc[31:0] $end
$var wire 32 TOP_Internals_c_srls_length TOP_Internals_c_srls_length[31:0] $end
$var wire 32 TOP_Internals_c_out_lsb TOP_Internals_c_out_lsb[31:0] $end
$var wire 16 TOP_Internals_ramd_din0_i TOP_Internals_ramd_din0_i[15:0] $end
$var wire 16 TOP_Internals_ramd_din0_q TOP_Internals_ramd_din0_q[15:0] $end
$var wire 16 TOP_Internals_ramd_din1_i TOP_Internals_ramd_din1_i[15:0] $end
$var wire 16 TOP_Internals_ramd_din1_q TOP_Internals_ramd_din1_q[15:0] $end
$var wire 16 TOP_Internals_ramd_din2_i TOP_Internals_ramd_din2_i[15:0] $end
$var wire 16 TOP_Internals_ramd_din2_q TOP_Internals_ramd_din2_q[15:0] $end
$var wire 16 TOP_Internals_ramd_din3_i TOP_Internals_ramd_din3_i[15:0] $end
$var wire 16 TOP_Internals_ramd_din3_q TOP_Internals_ramd_din3_q[15:0] $end
$var wire 16 TOP_Internals_ramd_dout0_i TOP_Internals_ramd_dout0_i[15:0] $end
$var wire 16 TOP_Internals_ramd_dout0_q TOP_Internals_ramd_dout0_q[15:0] $end
$var wire 16 TOP_Internals_ramd_dout1_i TOP_Internals_ramd_dout1_i[15:0] $end
$var wire 16 TOP_Internals_ramd_dout1_q TOP_Internals_ramd_dout1_q[15:0] $end
$var wire 16 TOP_Internals_ramd_dout2_i TOP_Internals_ramd_dout2_i[15:0] $end
$var wire 16 TOP_Internals_ramd_dout2_q TOP_Internals_ramd_dout2_q[15:0] $end
$var wire 16 TOP_Internals_ramd_dout3_i TOP_Internals_ramd_dout3_i[15:0] $end
$var wire 16 TOP_Internals_ramd_dout3_q TOP_Internals_ramd_dout3_q[15:0] $end
$var wire 48 TOP_Internals_dsp48_p0_i TOP_Internals_dsp48_p0_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_p0_q TOP_Internals_dsp48_p0_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_p1_i TOP_Internals_dsp48_p1_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_p1_q TOP_Internals_dsp48_p1_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_p2_i TOP_Internals_dsp48_p2_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_p2_q TOP_Internals_dsp48_p2_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_p3_i TOP_Internals_dsp48_p3_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_p3_q TOP_Internals_dsp48_p3_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout0_i TOP_Internals_dsp48_pcout0_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout0_q TOP_Internals_dsp48_pcout0_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout1_i TOP_Internals_dsp48_pcout1_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout1_q TOP_Internals_dsp48_pcout1_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout2_i TOP_Internals_dsp48_pcout2_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout2_q TOP_Internals_dsp48_pcout2_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout3_i TOP_Internals_dsp48_pcout3_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcout3_q TOP_Internals_dsp48_pcout3_q[47:0] $end
$var wire 7 TOP_Internals_dsp48_opmode0_i TOP_Internals_dsp48_opmode0_i[6:0] $end
$var wire 7 TOP_Internals_dsp48_opmode0_q TOP_Internals_dsp48_opmode0_q[6:0] $end
$var wire 7 TOP_Internals_dsp48_opmode1_i TOP_Internals_dsp48_opmode1_i[6:0] $end
$var wire 7 TOP_Internals_dsp48_opmode1_q TOP_Internals_dsp48_opmode1_q[6:0] $end
$var wire 7 TOP_Internals_dsp48_opmode2_i TOP_Internals_dsp48_opmode2_i[6:0] $end
$var wire 7 TOP_Internals_dsp48_opmode2_q TOP_Internals_dsp48_opmode2_q[6:0] $end
$var wire 7 TOP_Internals_dsp48_opmode3_i TOP_Internals_dsp48_opmode3_i[6:0] $end
$var wire 7 TOP_Internals_dsp48_opmode3_q TOP_Internals_dsp48_opmode3_q[6:0] $end
$var wire 18 TOP_Internals_dsp48_b0_i TOP_Internals_dsp48_b0_i[17:0] $end
$var wire 18 TOP_Internals_dsp48_b0_q TOP_Internals_dsp48_b0_q[17:0] $end
$var wire 18 TOP_Internals_dsp48_b1_i TOP_Internals_dsp48_b1_i[17:0] $end
$var wire 18 TOP_Internals_dsp48_b1_q TOP_Internals_dsp48_b1_q[17:0] $end
$var wire 18 TOP_Internals_dsp48_b2_i TOP_Internals_dsp48_b2_i[17:0] $end
$var wire 18 TOP_Internals_dsp48_b2_q TOP_Internals_dsp48_b2_q[17:0] $end
$var wire 18 TOP_Internals_dsp48_b3_i TOP_Internals_dsp48_b3_i[17:0] $end
$var wire 18 TOP_Internals_dsp48_b3_q TOP_Internals_dsp48_b3_q[17:0] $end
$var wire 25 TOP_Internals_dsp48_d0_i TOP_Internals_dsp48_d0_i[24:0] $end
$var wire 25 TOP_Internals_dsp48_d0_q TOP_Internals_dsp48_d0_q[24:0] $end
$var wire 25 TOP_Internals_dsp48_d1_i TOP_Internals_dsp48_d1_i[24:0] $end
$var wire 25 TOP_Internals_dsp48_d1_q TOP_Internals_dsp48_d1_q[24:0] $end
$var wire 25 TOP_Internals_dsp48_d2_i TOP_Internals_dsp48_d2_i[24:0] $end
$var wire 25 TOP_Internals_dsp48_d2_q TOP_Internals_dsp48_d2_q[24:0] $end
$var wire 25 TOP_Internals_dsp48_d3_i TOP_Internals_dsp48_d3_i[24:0] $end
$var wire 25 TOP_Internals_dsp48_d3_q TOP_Internals_dsp48_d3_q[24:0] $end
$var wire 30 TOP_Internals_dsp48_a0_i TOP_Internals_dsp48_a0_i[29:0] $end
$var wire 30 TOP_Internals_dsp48_a0_q TOP_Internals_dsp48_a0_q[29:0] $end
$var wire 30 TOP_Internals_dsp48_a1_i TOP_Internals_dsp48_a1_i[29:0] $end
$var wire 30 TOP_Internals_dsp48_a1_q TOP_Internals_dsp48_a1_q[29:0] $end
$var wire 30 TOP_Internals_dsp48_a2_i TOP_Internals_dsp48_a2_i[29:0] $end
$var wire 30 TOP_Internals_dsp48_a2_q TOP_Internals_dsp48_a2_q[29:0] $end
$var wire 30 TOP_Internals_dsp48_a3_i TOP_Internals_dsp48_a3_i[29:0] $end
$var wire 30 TOP_Internals_dsp48_a3_q TOP_Internals_dsp48_a3_q[29:0] $end
$var wire 48 TOP_Internals_dsp48_pcin0_i TOP_Internals_dsp48_pcin0_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcin0_q TOP_Internals_dsp48_pcin0_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcin1_i TOP_Internals_dsp48_pcin1_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcin1_q TOP_Internals_dsp48_pcin1_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcin2_i TOP_Internals_dsp48_pcin2_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcin2_q TOP_Internals_dsp48_pcin2_q[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcin3_i TOP_Internals_dsp48_pcin3_i[47:0] $end
$var wire 48 TOP_Internals_dsp48_pcin3_q TOP_Internals_dsp48_pcin3_q[47:0] $end
$upscope
$end
$scope module u_ram_filo_i $end
$scope module Inputs $end
$var wire 1 TOP_u_ram_filo_i_Inputs_CE TOP_u_ram_filo_i_Inputs_CE $end
$var wire 1 TOP_u_ram_filo_i_Inputs_WR TOP_u_ram_filo_i_Inputs_WR $end
$var wire 9 TOP_u_ram_filo_i_Inputs_WR_ADDR TOP_u_ram_filo_i_Inputs_WR_ADDR[8:0] $end
$var wire 16 TOP_u_ram_filo_i_Inputs_DIN TOP_u_ram_filo_i_Inputs_DIN[15:0] $end
$var wire 1 TOP_u_ram_filo_i_Inputs_RD TOP_u_ram_filo_i_Inputs_RD $end
$var wire 9 TOP_u_ram_filo_i_Inputs_RD_ADDR TOP_u_ram_filo_i_Inputs_RD_ADDR[8:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 16 TOP_u_ram_filo_i_Outputs_DOUT TOP_u_ram_filo_i_Outputs_DOUT[15:0] $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_u_ram_filo_i_Internals_g_outreg TOP_u_ram_filo_i_Internals_g_outreg[31:0] $end
$var wire 32 TOP_u_ram_filo_i_Internals_g_ram_size TOP_u_ram_filo_i_Internals_g_ram_size[31:0] $end
$upscope
$end
$scope module State $end
$var wire 16 TOP_u_ram_filo_i_State_ram_out_r1 TOP_u_ram_filo_i_State_ram_out_r1[15:0] $end
$var wire 16 TOP_u_ram_filo_i_State_ram_out_r2 TOP_u_ram_filo_i_State_ram_out_r2[15:0] $end
$upscope
$end
$scope module NextState $end
$var wire 16 TOP_u_ram_filo_i_NextState_ram_out_r1 TOP_u_ram_filo_i_NextState_ram_out_r1[15:0] $end
$var wire 16 TOP_u_ram_filo_i_NextState_ram_out_r2 TOP_u_ram_filo_i_NextState_ram_out_r2[15:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module u_ram_filo_q $end
$scope module Inputs $end
$var wire 1 TOP_u_ram_filo_q_Inputs_CE TOP_u_ram_filo_q_Inputs_CE $end
$var wire 1 TOP_u_ram_filo_q_Inputs_WR TOP_u_ram_filo_q_Inputs_WR $end
$var wire 9 TOP_u_ram_filo_q_Inputs_WR_ADDR TOP_u_ram_filo_q_Inputs_WR_ADDR[8:0] $end
$var wire 16 TOP_u_ram_filo_q_Inputs_DIN TOP_u_ram_filo_q_Inputs_DIN[15:0] $end
$var wire 1 TOP_u_ram_filo_q_Inputs_RD TOP_u_ram_filo_q_Inputs_RD $end
$var wire 9 TOP_u_ram_filo_q_Inputs_RD_ADDR TOP_u_ram_filo_q_Inputs_RD_ADDR[8:0] $end
$upscope
$end
$scope module Outputs $end
$var wire 16 TOP_u_ram_filo_q_Outputs_DOUT TOP_u_ram_filo_q_Outputs_DOUT[15:0] $end
$upscope
$end
$scope module Internals $end
$var wire 32 TOP_u_ram_filo_q_Internals_g_outreg TOP_u_ram_filo_q_Internals_g_outreg[31:0] $end
$var wire 32 TOP_u_ram_filo_q_Internals_g_ram_size TOP_u_ram_filo_q_Internals_g_ram_size[31:0] $end
$upscope
$end
$scope module State $end
$var wire 16 TOP_u_ram_filo_q_State_ram_out_r1 TOP_u_ram_filo_q_State_ram_out_r1[15:0] $end
$var wire 16 TOP_u_ram_filo_q_State_ram_out_r2 TOP_u_ram_filo_q_State_ram_out_r2[15:0] $end
$upscope
$end
$scope module NextState $end
$var wire 16 TOP_u_ram_filo_q_NextState_ram_out_r1 TOP_u_ram_filo_q_NextState_ram_out_r1[15:0] $end
$var wire 16 TOP_u_ram_filo_q_NextState_ram_out_r2 TOP_u_ram_filo_q_NextState_ram_out_r2[15:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$scope module State $end
$var wire 4 TOP_State_set_do TOP_State_set_do[3:0] $end
$var wire 9 TOP_State_set_coef_mask TOP_State_set_coef_mask[8:0] $end
$var wire 10 TOP_State_set_data_mask TOP_State_set_data_mask[9:0] $end
$var wire 9 TOP_State_coeff_coef_wr_cnt_cell TOP_State_coeff_coef_wr_cnt_cell[8:0] $end
$var wire 3 TOP_State_coeff_coef_wr_cnt_ram TOP_State_coeff_coef_wr_cnt_ram[2:0] $end
$var wire 4 TOP_State_coeff_coef_ram_wr TOP_State_coeff_coef_ram_wr[3:0] $end
$var wire 9 TOP_State_coeff_coef_ram_wr_addr0 TOP_State_coeff_coef_ram_wr_addr0[8:0] $end
$var wire 9 TOP_State_coeff_coef_ram_wr_addr1 TOP_State_coeff_coef_ram_wr_addr1[8:0] $end
$var wire 9 TOP_State_coeff_coef_ram_wr_addr2 TOP_State_coeff_coef_ram_wr_addr2[8:0] $end
$var wire 9 TOP_State_coeff_coef_ram_wr_addr3 TOP_State_coeff_coef_ram_wr_addr3[8:0] $end
$var wire 16 TOP_State_coeff_coef_ram_wr_data0 TOP_State_coeff_coef_ram_wr_data0[15:0] $end
$var wire 16 TOP_State_coeff_coef_ram_wr_data1 TOP_State_coeff_coef_ram_wr_data1[15:0] $end
$var wire 16 TOP_State_coeff_coef_ram_wr_data2 TOP_State_coeff_coef_ram_wr_data2[15:0] $end
$var wire 16 TOP_State_coeff_coef_ram_wr_data3 TOP_State_coeff_coef_ram_wr_data3[15:0] $end
$var wire 16 TOP_State_coeff_coef_ram_cnt TOP_State_coeff_coef_ram_cnt[15:0] $end
$var wire 9 TOP_State_main_main_c_cnt TOP_State_main_main_c_cnt[8:0] $end
$var wire 9 TOP_State_main_main_c_cnt_masked TOP_State_main_main_c_cnt_masked[8:0] $end
$var wire 9 TOP_State_main_main_c_rd_addr_cmn TOP_State_main_main_c_rd_addr_cmn[8:0] $end
$var wire 9 TOP_State_main_main_c_rd_addr0 TOP_State_main_main_c_rd_addr0[8:0] $end
$var wire 9 TOP_State_main_main_c_rd_addr1 TOP_State_main_main_c_rd_addr1[8:0] $end
$var wire 9 TOP_State_main_main_c_rd_addr2 TOP_State_main_main_c_rd_addr2[8:0] $end
$var wire 9 TOP_State_main_main_c_rd_addr3 TOP_State_main_main_c_rd_addr3[8:0] $end
$var wire 10 TOP_State_main_main_d_cnt TOP_State_main_main_d_cnt[9:0] $end
$var wire 10 TOP_State_main_main_d_cnt_masked TOP_State_main_main_d_cnt_masked[9:0] $end
$var wire 1 TOP_State_main_main_d_cnt_rst TOP_State_main_main_d_cnt_rst $end
$var wire 10 TOP_State_main_main_d_addr0 TOP_State_main_main_d_addr0[9:0] $end
$var wire 10 TOP_State_main_main_d_addr1 TOP_State_main_main_d_addr1[9:0] $end
$var wire 10 TOP_State_main_main_d_addr2 TOP_State_main_main_d_addr2[9:0] $end
$var wire 10 TOP_State_main_main_d_addr3 TOP_State_main_main_d_addr3[9:0] $end
$var wire 4 TOP_State_mult_reset_mult_reset TOP_State_mult_reset_mult_reset[3:0] $end
$var wire 4 TOP_State_mult_reset_mult_reset_dsp TOP_State_mult_reset_mult_reset_dsp[3:0] $end
$var wire 1 TOP_State_mult_reset_mult_reset_common TOP_State_mult_reset_mult_reset_common $end
$var wire 1 TOP_State_mult_reset_mult_reset_common_p TOP_State_mult_reset_mult_reset_common_p $end
$var wire 1 TOP_State_mult_reset_mult_reset_common_p1 TOP_State_mult_reset_mult_reset_common_p1 $end
$var wire 1 TOP_State_mult_reset_mult_reset_common_p2 TOP_State_mult_reset_mult_reset_common_p2 $end
$var wire 1 TOP_State_mult_reset_mult_reset_common_p3 TOP_State_mult_reset_mult_reset_common_p3 $end
$var wire 1 TOP_State_filo_filo_way TOP_State_filo_filo_way $end
$var wire 9 TOP_State_filo_filo_counter_inc TOP_State_filo_filo_counter_inc[8:0] $end
$var wire 9 TOP_State_filo_filo_counter_dec TOP_State_filo_filo_counter_dec[8:0] $end
$var wire 9 TOP_State_filo_filo_addr_inc TOP_State_filo_filo_addr_inc[8:0] $end
$var wire 9 TOP_State_filo_filo_addr_dec TOP_State_filo_filo_addr_dec[8:0] $end
$var wire 9 TOP_State_filo_filo_addr_p TOP_State_filo_filo_addr_p[8:0] $end
$var wire 9 TOP_State_filo_filo_addr_p1 TOP_State_filo_filo_addr_p1[8:0] $end
$var wire 16 TOP_State_filo_fir_dreg0_i TOP_State_filo_fir_dreg0_i[15:0] $end
$var wire 16 TOP_State_filo_fir_dreg0_q TOP_State_filo_fir_dreg0_q[15:0] $end
$var wire 16 TOP_State_filo_fir_dreg1_i TOP_State_filo_fir_dreg1_i[15:0] $end
$var wire 16 TOP_State_filo_fir_dreg1_q TOP_State_filo_fir_dreg1_q[15:0] $end
$var wire 16 TOP_State_filo_fir_dreg2_i TOP_State_filo_fir_dreg2_i[15:0] $end
$var wire 16 TOP_State_filo_fir_dreg2_q TOP_State_filo_fir_dreg2_q[15:0] $end
$var wire 16 TOP_State_filo_fir_dreg3_i TOP_State_filo_fir_dreg3_i[15:0] $end
$var wire 16 TOP_State_filo_fir_dreg3_q TOP_State_filo_fir_dreg3_q[15:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result0_i TOP_State_dsp48_dsp48_result0_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result0_q TOP_State_dsp48_dsp48_result0_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result1_i TOP_State_dsp48_dsp48_result1_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result1_q TOP_State_dsp48_dsp48_result1_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result2_i TOP_State_dsp48_dsp48_result2_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result2_q TOP_State_dsp48_dsp48_result2_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result3_i TOP_State_dsp48_dsp48_result3_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result3_q TOP_State_dsp48_dsp48_result3_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result4_i TOP_State_dsp48_dsp48_result4_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result4_q TOP_State_dsp48_dsp48_result4_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result5_i TOP_State_dsp48_dsp48_result5_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result5_q TOP_State_dsp48_dsp48_result5_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result6_i TOP_State_dsp48_dsp48_result6_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result6_q TOP_State_dsp48_dsp48_result6_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result7_i TOP_State_dsp48_dsp48_result7_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result7_q TOP_State_dsp48_dsp48_result7_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result8_i TOP_State_dsp48_dsp48_result8_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result8_q TOP_State_dsp48_dsp48_result8_q[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result9_i TOP_State_dsp48_dsp48_result9_i[23:0] $end
$var wire 24 TOP_State_dsp48_dsp48_result9_q TOP_State_dsp48_dsp48_result9_q[23:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl0_i TOP_State_dsp48_dsp48_srl0_i[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl0_q TOP_State_dsp48_dsp48_srl0_q[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl1_i TOP_State_dsp48_dsp48_srl1_i[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl1_q TOP_State_dsp48_dsp48_srl1_q[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl2_i TOP_State_dsp48_dsp48_srl2_i[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl2_q TOP_State_dsp48_dsp48_srl2_q[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl3_i TOP_State_dsp48_dsp48_srl3_i[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl3_q TOP_State_dsp48_dsp48_srl3_q[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl4_i TOP_State_dsp48_dsp48_srl4_i[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl4_q TOP_State_dsp48_dsp48_srl4_q[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl5_i TOP_State_dsp48_dsp48_srl5_i[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl5_q TOP_State_dsp48_dsp48_srl5_q[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl6_i TOP_State_dsp48_dsp48_srl6_i[15:0] $end
$var wire 16 TOP_State_dsp48_dsp48_srl6_q TOP_State_dsp48_dsp48_srl6_q[15:0] $end
$var wire 25 TOP_State_fir_fir_areg10_i TOP_State_fir_fir_areg10_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg10_q TOP_State_fir_fir_areg10_q[24:0] $end
$var wire 25 TOP_State_fir_fir_areg11_i TOP_State_fir_fir_areg11_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg11_q TOP_State_fir_fir_areg11_q[24:0] $end
$var wire 25 TOP_State_fir_fir_areg12_i TOP_State_fir_fir_areg12_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg12_q TOP_State_fir_fir_areg12_q[24:0] $end
$var wire 25 TOP_State_fir_fir_areg13_i TOP_State_fir_fir_areg13_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg13_q TOP_State_fir_fir_areg13_q[24:0] $end
$var wire 25 TOP_State_fir_fir_areg20_i TOP_State_fir_fir_areg20_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg20_q TOP_State_fir_fir_areg20_q[24:0] $end
$var wire 25 TOP_State_fir_fir_areg21_i TOP_State_fir_fir_areg21_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg21_q TOP_State_fir_fir_areg21_q[24:0] $end
$var wire 25 TOP_State_fir_fir_areg22_i TOP_State_fir_fir_areg22_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg22_q TOP_State_fir_fir_areg22_q[24:0] $end
$var wire 25 TOP_State_fir_fir_areg23_i TOP_State_fir_fir_areg23_i[24:0] $end
$var wire 25 TOP_State_fir_fir_areg23_q TOP_State_fir_fir_areg23_q[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg0_i TOP_State_fir_fir_adreg0_i[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg0_q TOP_State_fir_fir_adreg0_q[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg1_i TOP_State_fir_fir_adreg1_i[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg1_q TOP_State_fir_fir_adreg1_q[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg2_i TOP_State_fir_fir_adreg2_i[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg2_q TOP_State_fir_fir_adreg2_q[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg3_i TOP_State_fir_fir_adreg3_i[24:0] $end
$var wire 25 TOP_State_fir_fir_adreg3_q TOP_State_fir_fir_adreg3_q[24:0] $end
$var wire 18 TOP_State_fir_fir_breg0_i TOP_State_fir_fir_breg0_i[17:0] $end
$var wire 18 TOP_State_fir_fir_breg0_q TOP_State_fir_fir_breg0_q[17:0] $end
$var wire 18 TOP_State_fir_fir_breg1_i TOP_State_fir_fir_breg1_i[17:0] $end
$var wire 18 TOP_State_fir_fir_breg1_q TOP_State_fir_fir_breg1_q[17:0] $end
$var wire 18 TOP_State_fir_fir_breg2_i TOP_State_fir_fir_breg2_i[17:0] $end
$var wire 18 TOP_State_fir_fir_breg2_q TOP_State_fir_fir_breg2_q[17:0] $end
$var wire 18 TOP_State_fir_fir_breg3_i TOP_State_fir_fir_breg3_i[17:0] $end
$var wire 18 TOP_State_fir_fir_breg3_q TOP_State_fir_fir_breg3_q[17:0] $end
$var wire 43 TOP_State_fir_fir_mreg0_i TOP_State_fir_fir_mreg0_i[42:0] $end
$var wire 43 TOP_State_fir_fir_mreg0_q TOP_State_fir_fir_mreg0_q[42:0] $end
$var wire 43 TOP_State_fir_fir_mreg1_i TOP_State_fir_fir_mreg1_i[42:0] $end
$var wire 43 TOP_State_fir_fir_mreg1_q TOP_State_fir_fir_mreg1_q[42:0] $end
$var wire 43 TOP_State_fir_fir_mreg2_i TOP_State_fir_fir_mreg2_i[42:0] $end
$var wire 43 TOP_State_fir_fir_mreg2_q TOP_State_fir_fir_mreg2_q[42:0] $end
$var wire 43 TOP_State_fir_fir_mreg3_i TOP_State_fir_fir_mreg3_i[42:0] $end
$var wire 43 TOP_State_fir_fir_mreg3_q TOP_State_fir_fir_mreg3_q[42:0] $end
$var wire 48 TOP_State_fir_fir_preg0_i TOP_State_fir_fir_preg0_i[47:0] $end
$var wire 48 TOP_State_fir_fir_preg0_q TOP_State_fir_fir_preg0_q[47:0] $end
$var wire 48 TOP_State_fir_fir_preg1_i TOP_State_fir_fir_preg1_i[47:0] $end
$var wire 48 TOP_State_fir_fir_preg1_q TOP_State_fir_fir_preg1_q[47:0] $end
$var wire 48 TOP_State_fir_fir_preg2_i TOP_State_fir_fir_preg2_i[47:0] $end
$var wire 48 TOP_State_fir_fir_preg2_q TOP_State_fir_fir_preg2_q[47:0] $end
$var wire 48 TOP_State_fir_fir_preg3_i TOP_State_fir_fir_preg3_i[47:0] $end
$var wire 48 TOP_State_fir_fir_preg3_q TOP_State_fir_fir_preg3_q[47:0] $end
$var wire 1 TOP_State_ob_coef_rdy TOP_State_ob_coef_rdy $end
$var wire 1 TOP_State_ob_iq_v TOP_State_ob_iq_v $end
$var wire 24 TOP_State_ob_iq_i TOP_State_ob_iq_i[23:0] $end
$var wire 24 TOP_State_ob_iq_q TOP_State_ob_iq_q[23:0] $end
$upscope
$end
$scope module NextState $end
$var wire 4 TOP_NextState_set_do TOP_NextState_set_do[3:0] $end
$var wire 9 TOP_NextState_set_coef_mask TOP_NextState_set_coef_mask[8:0] $end
$var wire 10 TOP_NextState_set_data_mask TOP_NextState_set_data_mask[9:0] $end
$var wire 9 TOP_NextState_coeff_coef_wr_cnt_cell TOP_NextState_coeff_coef_wr_cnt_cell[8:0] $end
$var wire 3 TOP_NextState_coeff_coef_wr_cnt_ram TOP_NextState_coeff_coef_wr_cnt_ram[2:0] $end
$var wire 4 TOP_NextState_coeff_coef_ram_wr TOP_NextState_coeff_coef_ram_wr[3:0] $end
$var wire 9 TOP_NextState_coeff_coef_ram_wr_addr0 TOP_NextState_coeff_coef_ram_wr_addr0[8:0] $end
$var wire 9 TOP_NextState_coeff_coef_ram_wr_addr1 TOP_NextState_coeff_coef_ram_wr_addr1[8:0] $end
$var wire 9 TOP_NextState_coeff_coef_ram_wr_addr2 TOP_NextState_coeff_coef_ram_wr_addr2[8:0] $end
$var wire 9 TOP_NextState_coeff_coef_ram_wr_addr3 TOP_NextState_coeff_coef_ram_wr_addr3[8:0] $end
$var wire 16 TOP_NextState_coeff_coef_ram_wr_data0 TOP_NextState_coeff_coef_ram_wr_data0[15:0] $end
$var wire 16 TOP_NextState_coeff_coef_ram_wr_data1 TOP_NextState_coeff_coef_ram_wr_data1[15:0] $end
$var wire 16 TOP_NextState_coeff_coef_ram_wr_data2 TOP_NextState_coeff_coef_ram_wr_data2[15:0] $end
$var wire 16 TOP_NextState_coeff_coef_ram_wr_data3 TOP_NextState_coeff_coef_ram_wr_data3[15:0] $end
$var wire 16 TOP_NextState_coeff_coef_ram_cnt TOP_NextState_coeff_coef_ram_cnt[15:0] $end
$var wire 9 TOP_NextState_main_main_c_cnt TOP_NextState_main_main_c_cnt[8:0] $end
$var wire 9 TOP_NextState_main_main_c_cnt_masked TOP_NextState_main_main_c_cnt_masked[8:0] $end
$var wire 9 TOP_NextState_main_main_c_rd_addr_cmn TOP_NextState_main_main_c_rd_addr_cmn[8:0] $end
$var wire 9 TOP_NextState_main_main_c_rd_addr0 TOP_NextState_main_main_c_rd_addr0[8:0] $end
$var wire 9 TOP_NextState_main_main_c_rd_addr1 TOP_NextState_main_main_c_rd_addr1[8:0] $end
$var wire 9 TOP_NextState_main_main_c_rd_addr2 TOP_NextState_main_main_c_rd_addr2[8:0] $end
$var wire 9 TOP_NextState_main_main_c_rd_addr3 TOP_NextState_main_main_c_rd_addr3[8:0] $end
$var wire 10 TOP_NextState_main_main_d_cnt TOP_NextState_main_main_d_cnt[9:0] $end
$var wire 10 TOP_NextState_main_main_d_cnt_masked TOP_NextState_main_main_d_cnt_masked[9:0] $end
$var wire 1 TOP_NextState_main_main_d_cnt_rst TOP_NextState_main_main_d_cnt_rst $end
$var wire 10 TOP_NextState_main_main_d_addr0 TOP_NextState_main_main_d_addr0[9:0] $end
$var wire 10 TOP_NextState_main_main_d_addr1 TOP_NextState_main_main_d_addr1[9:0] $end
$var wire 10 TOP_NextState_main_main_d_addr2 TOP_NextState_main_main_d_addr2[9:0] $end
$var wire 10 TOP_NextState_main_main_d_addr3 TOP_NextState_main_main_d_addr3[9:0] $end
$var wire 4 TOP_NextState_mult_reset_mult_reset TOP_NextState_mult_reset_mult_reset[3:0] $end
$var wire 4 TOP_NextState_mult_reset_mult_reset_dsp TOP_NextState_mult_reset_mult_reset_dsp[3:0] $end
$var wire 1 TOP_NextState_mult_reset_mult_reset_common TOP_NextState_mult_reset_mult_reset_common $end
$var wire 1 TOP_NextState_mult_reset_mult_reset_common_p TOP_NextState_mult_reset_mult_reset_common_p $end
$var wire 1 TOP_NextState_mult_reset_mult_reset_common_p1 TOP_NextState_mult_reset_mult_reset_common_p1 $end
$var wire 1 TOP_NextState_mult_reset_mult_reset_common_p2 TOP_NextState_mult_reset_mult_reset_common_p2 $end
$var wire 1 TOP_NextState_mult_reset_mult_reset_common_p3 TOP_NextState_mult_reset_mult_reset_common_p3 $end
$var wire 1 TOP_NextState_filo_filo_way TOP_NextState_filo_filo_way $end
$var wire 9 TOP_NextState_filo_filo_counter_inc TOP_NextState_filo_filo_counter_inc[8:0] $end
$var wire 9 TOP_NextState_filo_filo_counter_dec TOP_NextState_filo_filo_counter_dec[8:0] $end
$var wire 9 TOP_NextState_filo_filo_addr_inc TOP_NextState_filo_filo_addr_inc[8:0] $end
$var wire 9 TOP_NextState_filo_filo_addr_dec TOP_NextState_filo_filo_addr_dec[8:0] $end
$var wire 9 TOP_NextState_filo_filo_addr_p TOP_NextState_filo_filo_addr_p[8:0] $end
$var wire 9 TOP_NextState_filo_filo_addr_p1 TOP_NextState_filo_filo_addr_p1[8:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg0_i TOP_NextState_filo_fir_dreg0_i[15:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg0_q TOP_NextState_filo_fir_dreg0_q[15:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg1_i TOP_NextState_filo_fir_dreg1_i[15:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg1_q TOP_NextState_filo_fir_dreg1_q[15:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg2_i TOP_NextState_filo_fir_dreg2_i[15:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg2_q TOP_NextState_filo_fir_dreg2_q[15:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg3_i TOP_NextState_filo_fir_dreg3_i[15:0] $end
$var wire 16 TOP_NextState_filo_fir_dreg3_q TOP_NextState_filo_fir_dreg3_q[15:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result0_i TOP_NextState_dsp48_dsp48_result0_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result0_q TOP_NextState_dsp48_dsp48_result0_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result1_i TOP_NextState_dsp48_dsp48_result1_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result1_q TOP_NextState_dsp48_dsp48_result1_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result2_i TOP_NextState_dsp48_dsp48_result2_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result2_q TOP_NextState_dsp48_dsp48_result2_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result3_i TOP_NextState_dsp48_dsp48_result3_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result3_q TOP_NextState_dsp48_dsp48_result3_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result4_i TOP_NextState_dsp48_dsp48_result4_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result4_q TOP_NextState_dsp48_dsp48_result4_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result5_i TOP_NextState_dsp48_dsp48_result5_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result5_q TOP_NextState_dsp48_dsp48_result5_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result6_i TOP_NextState_dsp48_dsp48_result6_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result6_q TOP_NextState_dsp48_dsp48_result6_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result7_i TOP_NextState_dsp48_dsp48_result7_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result7_q TOP_NextState_dsp48_dsp48_result7_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result8_i TOP_NextState_dsp48_dsp48_result8_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result8_q TOP_NextState_dsp48_dsp48_result8_q[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result9_i TOP_NextState_dsp48_dsp48_result9_i[23:0] $end
$var wire 24 TOP_NextState_dsp48_dsp48_result9_q TOP_NextState_dsp48_dsp48_result9_q[23:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl0_i TOP_NextState_dsp48_dsp48_srl0_i[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl0_q TOP_NextState_dsp48_dsp48_srl0_q[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl1_i TOP_NextState_dsp48_dsp48_srl1_i[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl1_q TOP_NextState_dsp48_dsp48_srl1_q[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl2_i TOP_NextState_dsp48_dsp48_srl2_i[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl2_q TOP_NextState_dsp48_dsp48_srl2_q[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl3_i TOP_NextState_dsp48_dsp48_srl3_i[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl3_q TOP_NextState_dsp48_dsp48_srl3_q[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl4_i TOP_NextState_dsp48_dsp48_srl4_i[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl4_q TOP_NextState_dsp48_dsp48_srl4_q[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl5_i TOP_NextState_dsp48_dsp48_srl5_i[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl5_q TOP_NextState_dsp48_dsp48_srl5_q[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl6_i TOP_NextState_dsp48_dsp48_srl6_i[15:0] $end
$var wire 16 TOP_NextState_dsp48_dsp48_srl6_q TOP_NextState_dsp48_dsp48_srl6_q[15:0] $end
$var wire 25 TOP_NextState_fir_fir_areg10_i TOP_NextState_fir_fir_areg10_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg10_q TOP_NextState_fir_fir_areg10_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg11_i TOP_NextState_fir_fir_areg11_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg11_q TOP_NextState_fir_fir_areg11_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg12_i TOP_NextState_fir_fir_areg12_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg12_q TOP_NextState_fir_fir_areg12_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg13_i TOP_NextState_fir_fir_areg13_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg13_q TOP_NextState_fir_fir_areg13_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg20_i TOP_NextState_fir_fir_areg20_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg20_q TOP_NextState_fir_fir_areg20_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg21_i TOP_NextState_fir_fir_areg21_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg21_q TOP_NextState_fir_fir_areg21_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg22_i TOP_NextState_fir_fir_areg22_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg22_q TOP_NextState_fir_fir_areg22_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg23_i TOP_NextState_fir_fir_areg23_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_areg23_q TOP_NextState_fir_fir_areg23_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg0_i TOP_NextState_fir_fir_adreg0_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg0_q TOP_NextState_fir_fir_adreg0_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg1_i TOP_NextState_fir_fir_adreg1_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg1_q TOP_NextState_fir_fir_adreg1_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg2_i TOP_NextState_fir_fir_adreg2_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg2_q TOP_NextState_fir_fir_adreg2_q[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg3_i TOP_NextState_fir_fir_adreg3_i[24:0] $end
$var wire 25 TOP_NextState_fir_fir_adreg3_q TOP_NextState_fir_fir_adreg3_q[24:0] $end
$var wire 18 TOP_NextState_fir_fir_breg0_i TOP_NextState_fir_fir_breg0_i[17:0] $end
$var wire 18 TOP_NextState_fir_fir_breg0_q TOP_NextState_fir_fir_breg0_q[17:0] $end
$var wire 18 TOP_NextState_fir_fir_breg1_i TOP_NextState_fir_fir_breg1_i[17:0] $end
$var wire 18 TOP_NextState_fir_fir_breg1_q TOP_NextState_fir_fir_breg1_q[17:0] $end
$var wire 18 TOP_NextState_fir_fir_breg2_i TOP_NextState_fir_fir_breg2_i[17:0] $end
$var wire 18 TOP_NextState_fir_fir_breg2_q TOP_NextState_fir_fir_breg2_q[17:0] $end
$var wire 18 TOP_NextState_fir_fir_breg3_i TOP_NextState_fir_fir_breg3_i[17:0] $end
$var wire 18 TOP_NextState_fir_fir_breg3_q TOP_NextState_fir_fir_breg3_q[17:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg0_i TOP_NextState_fir_fir_mreg0_i[42:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg0_q TOP_NextState_fir_fir_mreg0_q[42:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg1_i TOP_NextState_fir_fir_mreg1_i[42:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg1_q TOP_NextState_fir_fir_mreg1_q[42:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg2_i TOP_NextState_fir_fir_mreg2_i[42:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg2_q TOP_NextState_fir_fir_mreg2_q[42:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg3_i TOP_NextState_fir_fir_mreg3_i[42:0] $end
$var wire 43 TOP_NextState_fir_fir_mreg3_q TOP_NextState_fir_fir_mreg3_q[42:0] $end
$var wire 48 TOP_NextState_fir_fir_preg0_i TOP_NextState_fir_fir_preg0_i[47:0] $end
$var wire 48 TOP_NextState_fir_fir_preg0_q TOP_NextState_fir_fir_preg0_q[47:0] $end
$var wire 48 TOP_NextState_fir_fir_preg1_i TOP_NextState_fir_fir_preg1_i[47:0] $end
$var wire 48 TOP_NextState_fir_fir_preg1_q TOP_NextState_fir_fir_preg1_q[47:0] $end
$var wire 48 TOP_NextState_fir_fir_preg2_i TOP_NextState_fir_fir_preg2_i[47:0] $end
$var wire 48 TOP_NextState_fir_fir_preg2_q TOP_NextState_fir_fir_preg2_q[47:0] $end
$var wire 48 TOP_NextState_fir_fir_preg3_i TOP_NextState_fir_fir_preg3_i[47:0] $end
$var wire 48 TOP_NextState_fir_fir_preg3_q TOP_NextState_fir_fir_preg3_q[47:0] $end
$var wire 1 TOP_NextState_ob_coef_rdy TOP_NextState_ob_coef_rdy $end
$var wire 1 TOP_NextState_ob_iq_v TOP_NextState_ob_iq_v $end
$var wire 24 TOP_NextState_ob_iq_i TOP_NextState_ob_iq_i[23:0] $end
$var wire 24 TOP_NextState_ob_iq_q TOP_NextState_ob_iq_q[23:0] $end
$upscope
$end
$scope module Pipelines $end
$upscope
$end
$upscope
$end
$enddefinitions
$end
#0
0TOP_Control_Clock
0TOP_Inputs_iCOEF_V
b0000000000000000 TOP_Inputs_iCOEFF
b0000 TOP_Inputs_iDO
0TOP_Inputs_iIQ_V
b0000000000000000 TOP_Inputs_iIQ_i
b0000000000000000 TOP_Inputs_iIQ_q
0TOP_Outputs_oCOEF_RDY
0TOP_Outputs_oIQ_V
b000000000000000000000000 TOP_Outputs_oIQ_i
b000000000000000000000000 TOP_Outputs_oIQ_q
0TOP_Internals_ib_coef_v
b0000000000000000 TOP_Internals_ib_coef
b0000 TOP_Internals_ib_do
0TOP_Internals_ib_iq_v
b0000000000000000 TOP_Internals_ib_iq_i
b0000000000000000 TOP_Internals_ib_iq_q
b0000000000000000 TOP_Internals_ramc_dout0
b0000000000000000 TOP_Internals_ramc_dout1
b0000000000000000 TOP_Internals_ramc_dout2
b0000000000000000 TOP_Internals_ramc_dout3
b0000000000000000 TOP_Internals_ramf_din_i
b0000000000000000 TOP_Internals_ramf_din_q
b0000000000000000 TOP_Internals_ramf_dout_i
b0000000000000000 TOP_Internals_ramf_dout_q
b00000000000000000000000000000100 TOP_Internals_firParams_Order
b00000000000000000000000000000100 TOP_Internals_firParams_DOSize
b00000000000000000000000000010000 TOP_Internals_firParams_IQSizeIn
b00000000000000000000000000011000 TOP_Internals_firParams_IQSizeOut
b00000000000000000000000000010000 TOP_Internals_firParams_CoeffSize
b00000000000000000000000000010001 TOP_Internals_firParams_SumSize
b00000000000000000000000000100001 TOP_Internals_firParams_MultSize
b00000000000000000000000000100001 TOP_Internals_firParams_AccumSize
b00000000000000000000000000000010 TOP_Internals_firParams_CoeffRamAddrBits
b00000000000000000000000000001000 TOP_Internals_firParams_DataRamAddrBits
b00000000000000000000000000000100 TOP_Internals_c_coef_num_array0
b00000000000000000000000000001000 TOP_Internals_c_coef_num_array1
b00000000000000000000000000010000 TOP_Internals_c_coef_num_array2
b00000000000000000000000000100000 TOP_Internals_c_coef_num_array3
b00000000000000000000000001000000 TOP_Internals_c_coef_num_array4
b00000000000000000000000010000000 TOP_Internals_c_coef_num_array5
b00000000000000000000000100000000 TOP_Internals_c_coef_num_array6
b00000000000000000000001000000000 TOP_Internals_c_coef_num_array7
b00000000000000000000010000000000 TOP_Internals_c_coef_num_array8
b00000000000000000000100000000000 TOP_Internals_c_coef_num_array9
b000000000 TOP_Internals_c_coef_mask_array0
b000000001 TOP_Internals_c_coef_mask_array1
b000000011 TOP_Internals_c_coef_mask_array2
b000000111 TOP_Internals_c_coef_mask_array3
b000001111 TOP_Internals_c_coef_mask_array4
b000011111 TOP_Internals_c_coef_mask_array5
b000111111 TOP_Internals_c_coef_mask_array6
b001111111 TOP_Internals_c_coef_mask_array7
b011111111 TOP_Internals_c_coef_mask_array8
b111111111 TOP_Internals_c_coef_mask_array9
b0000000000 TOP_Internals_c_data_mask_array0
b0000000000 TOP_Internals_c_data_mask_array1
b0000000011 TOP_Internals_c_data_mask_array2
b0000001011 TOP_Internals_c_data_mask_array3
b0000011011 TOP_Internals_c_data_mask_array4
b0000111011 TOP_Internals_c_data_mask_array5
b0001111011 TOP_Internals_c_data_mask_array6
b0011111011 TOP_Internals_c_data_mask_array7
b0111111011 TOP_Internals_c_data_mask_array8
b1111111011 TOP_Internals_c_data_mask_array9
b00000000000000000000001000000000 TOP_Internals_c_nofc
b00000000000000000000010000000000 TOP_Internals_c_srls_length
b00000000000000000000000000000100 TOP_Internals_c_out_lsb
b0000000000000000 TOP_Internals_ramd_din0_i
b0000000000000000 TOP_Internals_ramd_din0_q
b0000000000000000 TOP_Internals_ramd_din1_i
b0000000000000000 TOP_Internals_ramd_din1_q
b0000000000000000 TOP_Internals_ramd_din2_i
b0000000000000000 TOP_Internals_ramd_din2_q
b0000000000000000 TOP_Internals_ramd_din3_i
b0000000000000000 TOP_Internals_ramd_din3_q
b0000000000000000 TOP_Internals_ramd_dout0_i
b0000000000000000 TOP_Internals_ramd_dout0_q
b0000000000000000 TOP_Internals_ramd_dout1_i
b0000000000000000 TOP_Internals_ramd_dout1_q
b0000000000000000 TOP_Internals_ramd_dout2_i
b0000000000000000 TOP_Internals_ramd_dout2_q
b0000000000000000 TOP_Internals_ramd_dout3_i
b0000000000000000 TOP_Internals_ramd_dout3_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p0_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p0_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p1_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p1_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p2_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p2_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p3_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_p3_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout0_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout0_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout1_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout1_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout2_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout2_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout3_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcout3_q
b0100000 TOP_Internals_dsp48_opmode0_i
b0100000 TOP_Internals_dsp48_opmode0_q
b0100000 TOP_Internals_dsp48_opmode1_i
b0100000 TOP_Internals_dsp48_opmode1_q
b0100000 TOP_Internals_dsp48_opmode2_i
b0100000 TOP_Internals_dsp48_opmode2_q
b0100000 TOP_Internals_dsp48_opmode3_i
b0100000 TOP_Internals_dsp48_opmode3_q
b000000000000000000 TOP_Internals_dsp48_b0_i
b000000000000000000 TOP_Internals_dsp48_b0_q
b000000000000000000 TOP_Internals_dsp48_b1_i
b000000000000000000 TOP_Internals_dsp48_b1_q
b000000000000000000 TOP_Internals_dsp48_b2_i
b000000000000000000 TOP_Internals_dsp48_b2_q
b000000000000000000 TOP_Internals_dsp48_b3_i
b000000000000000000 TOP_Internals_dsp48_b3_q
b0000000000000000000000000 TOP_Internals_dsp48_d0_i
b0000000000000000000000000 TOP_Internals_dsp48_d0_q
b0000000000000000000000000 TOP_Internals_dsp48_d1_i
b0000000000000000000000000 TOP_Internals_dsp48_d1_q
b0000000000000000000000000 TOP_Internals_dsp48_d2_i
b0000000000000000000000000 TOP_Internals_dsp48_d2_q
b0000000000000000000000000 TOP_Internals_dsp48_d3_i
b0000000000000000000000000 TOP_Internals_dsp48_d3_q
b000000000000000000000000000000 TOP_Internals_dsp48_a0_i
b000000000000000000000000000000 TOP_Internals_dsp48_a0_q
b000000000000000000000000000000 TOP_Internals_dsp48_a1_i
b000000000000000000000000000000 TOP_Internals_dsp48_a1_q
b000000000000000000000000000000 TOP_Internals_dsp48_a2_i
b000000000000000000000000000000 TOP_Internals_dsp48_a2_q
b000000000000000000000000000000 TOP_Internals_dsp48_a3_i
b000000000000000000000000000000 TOP_Internals_dsp48_a3_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin0_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin0_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin1_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin1_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin2_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin2_q
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin3_i
b000000000000000000000000000000000000000000000000 TOP_Internals_dsp48_pcin3_q
0TOP_u_ram_filo_i_Inputs_CE
0TOP_u_ram_filo_i_Inputs_WR
b000000000 TOP_u_ram_filo_i_Inputs_WR_ADDR
b0000000000000000 TOP_u_ram_filo_i_Inputs_DIN
0TOP_u_ram_filo_i_Inputs_RD
b000000000 TOP_u_ram_filo_i_Inputs_RD_ADDR
b0000000000000000 TOP_u_ram_filo_i_Outputs_DOUT
b00000000000000000000000000000001 TOP_u_ram_filo_i_Internals_g_outreg
b00000000000000000000001000000000 TOP_u_ram_filo_i_Internals_g_ram_size
b0000000000000000 TOP_u_ram_filo_i_State_ram_out_r1
b0000000000000000 TOP_u_ram_filo_i_State_ram_out_r2
b0000000000000000 TOP_u_ram_filo_i_NextState_ram_out_r1
b0000000000000000 TOP_u_ram_filo_i_NextState_ram_out_r2
0TOP_u_ram_filo_q_Inputs_CE
0TOP_u_ram_filo_q_Inputs_WR
b000000000 TOP_u_ram_filo_q_Inputs_WR_ADDR
b0000000000000000 TOP_u_ram_filo_q_Inputs_DIN
0TOP_u_ram_filo_q_Inputs_RD
b000000000 TOP_u_ram_filo_q_Inputs_RD_ADDR
b0000000000000000 TOP_u_ram_filo_q_Outputs_DOUT
b00000000000000000000000000000001 TOP_u_ram_filo_q_Internals_g_outreg
b00000000000000000000001000000000 TOP_u_ram_filo_q_Internals_g_ram_size
b0000000000000000 TOP_u_ram_filo_q_State_ram_out_r1
b0000000000000000 TOP_u_ram_filo_q_State_ram_out_r2
b0000000000000000 TOP_u_ram_filo_q_NextState_ram_out_r1
b0000000000000000 TOP_u_ram_filo_q_NextState_ram_out_r2
b0000 TOP_State_set_do
b000000000 TOP_State_set_coef_mask
b0000000000 TOP_State_set_data_mask
b000000000 TOP_State_coeff_coef_wr_cnt_cell
b000 TOP_State_coeff_coef_wr_cnt_ram
b0000 TOP_State_coeff_coef_ram_wr
b000000000 TOP_State_coeff_coef_ram_wr_addr0
b000000000 TOP_State_coeff_coef_ram_wr_addr1
b000000000 TOP_State_coeff_coef_ram_wr_addr2
b000000000 TOP_State_coeff_coef_ram_wr_addr3
b0000000000000000 TOP_State_coeff_coef_ram_wr_data0
b0000000000000000 TOP_State_coeff_coef_ram_wr_data1
b0000000000000000 TOP_State_coeff_coef_ram_wr_data2
b0000000000000000 TOP_State_coeff_coef_ram_wr_data3
b0000000000000000 TOP_State_coeff_coef_ram_cnt
b000000000 TOP_State_main_main_c_cnt
b000000000 TOP_State_main_main_c_cnt_masked
b000000000 TOP_State_main_main_c_rd_addr_cmn
b000000000 TOP_State_main_main_c_rd_addr0
b000000000 TOP_State_main_main_c_rd_addr1
b000000000 TOP_State_main_main_c_rd_addr2
b000000000 TOP_State_main_main_c_rd_addr3
b0000000000 TOP_State_main_main_d_cnt
b0000000000 TOP_State_main_main_d_cnt_masked
0TOP_State_main_main_d_cnt_rst
b0000000000 TOP_State_main_main_d_addr0
b0000000000 TOP_State_main_main_d_addr1
b0000000000 TOP_State_main_main_d_addr2
b0000000000 TOP_State_main_main_d_addr3
b0000 TOP_State_mult_reset_mult_reset
b0000 TOP_State_mult_reset_mult_reset_dsp
0TOP_State_mult_reset_mult_reset_common
0TOP_State_mult_reset_mult_reset_common_p
0TOP_State_mult_reset_mult_reset_common_p1
0TOP_State_mult_reset_mult_reset_common_p2
0TOP_State_mult_reset_mult_reset_common_p3
0TOP_State_filo_filo_way
b111111111 TOP_State_filo_filo_counter_inc
b000000000 TOP_State_filo_filo_counter_dec
b000000000 TOP_State_filo_filo_addr_inc
b000000000 TOP_State_filo_filo_addr_dec
b000000000 TOP_State_filo_filo_addr_p
b000000000 TOP_State_filo_filo_addr_p1
b0000000000000000 TOP_State_filo_fir_dreg0_i
b0000000000000000 TOP_State_filo_fir_dreg0_q
b0000000000000000 TOP_State_filo_fir_dreg1_i
b0000000000000000 TOP_State_filo_fir_dreg1_q
b0000000000000000 TOP_State_filo_fir_dreg2_i
b0000000000000000 TOP_State_filo_fir_dreg2_q
b0000000000000000 TOP_State_filo_fir_dreg3_i
b0000000000000000 TOP_State_filo_fir_dreg3_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result0_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result0_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result1_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result1_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result2_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result2_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result3_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result3_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result4_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result4_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result5_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result5_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result6_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result6_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result7_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result7_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result8_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result8_q
b000000000000000000000000 TOP_State_dsp48_dsp48_result9_i
b000000000000000000000000 TOP_State_dsp48_dsp48_result9_q
b0000000000000000 TOP_State_dsp48_dsp48_srl0_i
b0000000000000000 TOP_State_dsp48_dsp48_srl0_q
b0000000000000000 TOP_State_dsp48_dsp48_srl1_i
b0000000000000000 TOP_State_dsp48_dsp48_srl1_q
b0000000000000000 TOP_State_dsp48_dsp48_srl2_i
b0000000000000000 TOP_State_dsp48_dsp48_srl2_q
b0000000000000000 TOP_State_dsp48_dsp48_srl3_i
b0000000000000000 TOP_State_dsp48_dsp48_srl3_q
b0000000000000000 TOP_State_dsp48_dsp48_srl4_i
b0000000000000000 TOP_State_dsp48_dsp48_srl4_q
b0000000000000000 TOP_State_dsp48_dsp48_srl5_i
b0000000000000000 TOP_State_dsp48_dsp48_srl5_q
b0000000000000000 TOP_State_dsp48_dsp48_srl6_i
b0000000000000000 TOP_State_dsp48_dsp48_srl6_q
b0000000000000000000000000 TOP_State_fir_fir_areg10_i
b0000000000000000000000000 TOP_State_fir_fir_areg10_q
b0000000000000000000000000 TOP_State_fir_fir_areg11_i
b0000000000000000000000000 TOP_State_fir_fir_areg11_q
b0000000000000000000000000 TOP_State_fir_fir_areg12_i
b0000000000000000000000000 TOP_State_fir_fir_areg12_q
b0000000000000000000000000 TOP_State_fir_fir_areg13_i
b0000000000000000000000000 TOP_State_fir_fir_areg13_q
b0000000000000000000000000 TOP_State_fir_fir_areg20_i
b0000000000000000000000000 TOP_State_fir_fir_areg20_q
b0000000000000000000000000 TOP_State_fir_fir_areg21_i
b0000000000000000000000000 TOP_State_fir_fir_areg21_q
b0000000000000000000000000 TOP_State_fir_fir_areg22_i
b0000000000000000000000000 TOP_State_fir_fir_areg22_q
b0000000000000000000000000 TOP_State_fir_fir_areg23_i
b0000000000000000000000000 TOP_State_fir_fir_areg23_q
b0000000000000000000000000 TOP_State_fir_fir_adreg0_i
b0000000000000000000000000 TOP_State_fir_fir_adreg0_q
b0000000000000000000000000 TOP_State_fir_fir_adreg1_i
b0000000000000000000000000 TOP_State_fir_fir_adreg1_q
b0000000000000000000000000 TOP_State_fir_fir_adreg2_i
b0000000000000000000000000 TOP_State_fir_fir_adreg2_q
b0000000000000000000000000 TOP_State_fir_fir_adreg3_i
b0000000000000000000000000 TOP_State_fir_fir_adreg3_q
b000000000000000000 TOP_State_fir_fir_breg0_i
b000000000000000000 TOP_State_fir_fir_breg0_q
b000000000000000000 TOP_State_fir_fir_breg1_i
b000000000000000000 TOP_State_fir_fir_breg1_q
b000000000000000000 TOP_State_fir_fir_breg2_i
b000000000000000000 TOP_State_fir_fir_breg2_q
b000000000000000000 TOP_State_fir_fir_breg3_i
b000000000000000000 TOP_State_fir_fir_breg3_q
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg0_i
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg0_q
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg1_i
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg1_q
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg2_i
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg2_q
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg3_i
b0000000000000000000000000000000000000000000 TOP_State_fir_fir_mreg3_q
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg0_i
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg0_q
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg1_i
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg1_q
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg2_i
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg2_q
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg3_i
b000000000000000000000000000000000000000000000000 TOP_State_fir_fir_preg3_q
0TOP_State_ob_coef_rdy
0TOP_State_ob_iq_v
b000000000000000000000000 TOP_State_ob_iq_i
b000000000000000000000000 TOP_State_ob_iq_q
b0000 TOP_NextState_set_do
b000000000 TOP_NextState_set_coef_mask
b0000000000 TOP_NextState_set_data_mask
b000000000 TOP_NextState_coeff_coef_wr_cnt_cell
b000 TOP_NextState_coeff_coef_wr_cnt_ram
b0000 TOP_NextState_coeff_coef_ram_wr
b000000000 TOP_NextState_coeff_coef_ram_wr_addr0
b000000000 TOP_NextState_coeff_coef_ram_wr_addr1
b000000000 TOP_NextState_coeff_coef_ram_wr_addr2
b000000000 TOP_NextState_coeff_coef_ram_wr_addr3
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data0
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data1
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data2
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data3
b0000000000000000 TOP_NextState_coeff_coef_ram_cnt
b000000000 TOP_NextState_main_main_c_cnt
b000000000 TOP_NextState_main_main_c_cnt_masked
b000000000 TOP_NextState_main_main_c_rd_addr_cmn
b000000000 TOP_NextState_main_main_c_rd_addr0
b000000000 TOP_NextState_main_main_c_rd_addr1
b000000000 TOP_NextState_main_main_c_rd_addr2
b000000000 TOP_NextState_main_main_c_rd_addr3
b0000000000 TOP_NextState_main_main_d_cnt
b0000000000 TOP_NextState_main_main_d_cnt_masked
0TOP_NextState_main_main_d_cnt_rst
b0000000000 TOP_NextState_main_main_d_addr0
b0000000000 TOP_NextState_main_main_d_addr1
b0000000000 TOP_NextState_main_main_d_addr2
b0000000000 TOP_NextState_main_main_d_addr3
b0000 TOP_NextState_mult_reset_mult_reset
b0000 TOP_NextState_mult_reset_mult_reset_dsp
0TOP_NextState_mult_reset_mult_reset_common
0TOP_NextState_mult_reset_mult_reset_common_p
0TOP_NextState_mult_reset_mult_reset_common_p1
0TOP_NextState_mult_reset_mult_reset_common_p2
0TOP_NextState_mult_reset_mult_reset_common_p3
0TOP_NextState_filo_filo_way
b111111111 TOP_NextState_filo_filo_counter_inc
b000000000 TOP_NextState_filo_filo_counter_dec
b000000000 TOP_NextState_filo_filo_addr_inc
b000000000 TOP_NextState_filo_filo_addr_dec
b000000000 TOP_NextState_filo_filo_addr_p
b000000000 TOP_NextState_filo_filo_addr_p1
b0000000000000000 TOP_NextState_filo_fir_dreg0_i
b0000000000000000 TOP_NextState_filo_fir_dreg0_q
b0000000000000000 TOP_NextState_filo_fir_dreg1_i
b0000000000000000 TOP_NextState_filo_fir_dreg1_q
b0000000000000000 TOP_NextState_filo_fir_dreg2_i
b0000000000000000 TOP_NextState_filo_fir_dreg2_q
b0000000000000000 TOP_NextState_filo_fir_dreg3_i
b0000000000000000 TOP_NextState_filo_fir_dreg3_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result0_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result0_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result1_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result1_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result2_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result2_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result3_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result3_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result4_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result4_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result5_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result5_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result6_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result6_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result7_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result7_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result8_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result8_q
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result9_i
b000000000000000000000000 TOP_NextState_dsp48_dsp48_result9_q
b0000000000000000 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000000000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000000000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000000000 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000000000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000000000 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000000000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000000000 TOP_NextState_dsp48_dsp48_srl4_i
b0000000000000000 TOP_NextState_dsp48_dsp48_srl4_q
b0000000000000000 TOP_NextState_dsp48_dsp48_srl5_i
b0000000000000000 TOP_NextState_dsp48_dsp48_srl5_q
b0000000000000000 TOP_NextState_dsp48_dsp48_srl6_i
b0000000000000000 TOP_NextState_dsp48_dsp48_srl6_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg10_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg11_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg11_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg12_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg12_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg13_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg13_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg20_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg21_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg22_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg22_q
b0000000000000000000000000 TOP_NextState_fir_fir_areg23_i
b0000000000000000000000000 TOP_NextState_fir_fir_areg23_q
b0000000000000000000000000 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000000000 TOP_NextState_fir_fir_adreg0_q
b0000000000000000000000000 TOP_NextState_fir_fir_adreg1_i
b0000000000000000000000000 TOP_NextState_fir_fir_adreg1_q
b0000000000000000000000000 TOP_NextState_fir_fir_adreg2_i
b0000000000000000000000000 TOP_NextState_fir_fir_adreg2_q
b0000000000000000000000000 TOP_NextState_fir_fir_adreg3_i
b0000000000000000000000000 TOP_NextState_fir_fir_adreg3_q
b000000000000000000 TOP_NextState_fir_fir_breg0_i
b000000000000000000 TOP_NextState_fir_fir_breg0_q
b000000000000000000 TOP_NextState_fir_fir_breg1_i
b000000000000000000 TOP_NextState_fir_fir_breg1_q
b000000000000000000 TOP_NextState_fir_fir_breg2_i
b000000000000000000 TOP_NextState_fir_fir_breg2_q
b000000000000000000 TOP_NextState_fir_fir_breg3_i
b000000000000000000 TOP_NextState_fir_fir_breg3_q
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg0_i
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg0_q
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg1_i
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg1_q
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg2_i
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg2_q
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg3_i
b0000000000000000000000000000000000000000000 TOP_NextState_fir_fir_mreg3_q
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg0_i
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg0_q
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg1_i
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg1_q
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg2_i
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg2_q
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg3_i
b000000000000000000000000000000000000000000000000 TOP_NextState_fir_fir_preg3_q
0TOP_NextState_ob_coef_rdy
0TOP_NextState_ob_iq_v
b000000000000000000000000 TOP_NextState_ob_iq_i
b000000000000000000000000 TOP_NextState_ob_iq_q
#1
1TOP_u_ram_filo_i_Inputs_CE
1TOP_u_ram_filo_q_Inputs_CE
#2000
1TOP_Control_Clock
#3000
0TOP_Control_Clock
#3001
1TOP_Inputs_iCOEF_V
b0000000000000100 TOP_Inputs_iCOEFF
1TOP_Internals_ib_coef_v
b0000000000000100 TOP_Internals_ib_coef
b001 TOP_NextState_coeff_coef_wr_cnt_ram
b0001 TOP_NextState_coeff_coef_ram_wr
b0000000000000100 TOP_NextState_coeff_coef_ram_wr_data0
b0000000000000001 TOP_NextState_coeff_coef_ram_cnt
#4000
1TOP_Control_Clock
b001 TOP_State_coeff_coef_wr_cnt_ram
b0001 TOP_State_coeff_coef_ram_wr
b0000000000000100 TOP_State_coeff_coef_ram_wr_data0
b0000000000000001 TOP_State_coeff_coef_ram_cnt
#4001
b010 TOP_NextState_coeff_coef_wr_cnt_ram
b0010 TOP_NextState_coeff_coef_ram_wr
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data0
b0000000000000100 TOP_NextState_coeff_coef_ram_wr_data1
b0000000000000010 TOP_NextState_coeff_coef_ram_cnt
#5000
0TOP_Control_Clock
#5001
b0000000000001000 TOP_Inputs_iCOEFF
b0000000000001000 TOP_Internals_ib_coef
b0000000000001000 TOP_NextState_coeff_coef_ram_wr_data1
#6000
1TOP_Control_Clock
b010 TOP_State_coeff_coef_wr_cnt_ram
b0010 TOP_State_coeff_coef_ram_wr
b0000000000000000 TOP_State_coeff_coef_ram_wr_data0
b0000000000001000 TOP_State_coeff_coef_ram_wr_data1
b0000000000000010 TOP_State_coeff_coef_ram_cnt
#6001
b011 TOP_NextState_coeff_coef_wr_cnt_ram
b0100 TOP_NextState_coeff_coef_ram_wr
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data1
b0000000000001000 TOP_NextState_coeff_coef_ram_wr_data2
b0000000000000011 TOP_NextState_coeff_coef_ram_cnt
#7000
0TOP_Control_Clock
#7001
b0000000000001100 TOP_Inputs_iCOEFF
b0000000000001100 TOP_Internals_ib_coef
b0000000000001100 TOP_NextState_coeff_coef_ram_wr_data2
#8000
1TOP_Control_Clock
b011 TOP_State_coeff_coef_wr_cnt_ram
b0100 TOP_State_coeff_coef_ram_wr
b0000000000000000 TOP_State_coeff_coef_ram_wr_data1
b0000000000001100 TOP_State_coeff_coef_ram_wr_data2
b0000000000000011 TOP_State_coeff_coef_ram_cnt
#8001
b100 TOP_NextState_coeff_coef_wr_cnt_ram
b1000 TOP_NextState_coeff_coef_ram_wr
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data2
b0000000000001100 TOP_NextState_coeff_coef_ram_wr_data3
b0000000000000100 TOP_NextState_coeff_coef_ram_cnt
#9000
0TOP_Control_Clock
#9001
b0000000000010000 TOP_Inputs_iCOEFF
b0000000000010000 TOP_Internals_ib_coef
b0000000000010000 TOP_NextState_coeff_coef_ram_wr_data3
#10000
1TOP_Control_Clock
b100 TOP_State_coeff_coef_wr_cnt_ram
b1000 TOP_State_coeff_coef_ram_wr
b0000000000000000 TOP_State_coeff_coef_ram_wr_data2
b0000000000010000 TOP_State_coeff_coef_ram_wr_data3
b0000000000000100 TOP_State_coeff_coef_ram_cnt
#10001
b101 TOP_NextState_coeff_coef_wr_cnt_ram
b0000 TOP_NextState_coeff_coef_ram_wr
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data3
b0000000000000101 TOP_NextState_coeff_coef_ram_cnt
#11000
0TOP_Control_Clock
#11001
b0000000000010100 TOP_Inputs_iCOEFF
b0000000000010100 TOP_Internals_ib_coef
#12000
1TOP_Control_Clock
b101 TOP_State_coeff_coef_wr_cnt_ram
b0000 TOP_State_coeff_coef_ram_wr
b0000000000000000 TOP_State_coeff_coef_ram_wr_data3
b0000000000000101 TOP_State_coeff_coef_ram_cnt
#12001
b110 TOP_NextState_coeff_coef_wr_cnt_ram
b0000000000000110 TOP_NextState_coeff_coef_ram_cnt
#13000
0TOP_Control_Clock
#13001
b0000000000011000 TOP_Inputs_iCOEFF
b0000000000011000 TOP_Internals_ib_coef
#14000
1TOP_Control_Clock
b110 TOP_State_coeff_coef_wr_cnt_ram
b0000000000000110 TOP_State_coeff_coef_ram_cnt
#14001
b111 TOP_NextState_coeff_coef_wr_cnt_ram
b0000000000000111 TOP_NextState_coeff_coef_ram_cnt
#15000
0TOP_Control_Clock
#15001
b0000000000011100 TOP_Inputs_iCOEFF
b0000000000011100 TOP_Internals_ib_coef
#16000
1TOP_Control_Clock
b111 TOP_State_coeff_coef_wr_cnt_ram
b0000000000000111 TOP_State_coeff_coef_ram_cnt
#16001
b000 TOP_NextState_coeff_coef_wr_cnt_ram
b0000000000001000 TOP_NextState_coeff_coef_ram_cnt
#17000
0TOP_Control_Clock
#17001
b0000000000100000 TOP_Inputs_iCOEFF
b0000000000100000 TOP_Internals_ib_coef
#18000
1TOP_Control_Clock
b000 TOP_State_coeff_coef_wr_cnt_ram
b0000000000001000 TOP_State_coeff_coef_ram_cnt
#18001
b001 TOP_NextState_coeff_coef_wr_cnt_ram
b0001 TOP_NextState_coeff_coef_ram_wr
b0000000000100000 TOP_NextState_coeff_coef_ram_wr_data0
b0000000000000001 TOP_NextState_coeff_coef_ram_cnt
1TOP_NextState_ob_coef_rdy
#19000
0TOP_Control_Clock
#19001
0TOP_Inputs_iCOEF_V
b0000000000000000 TOP_Inputs_iCOEFF
0TOP_Internals_ib_coef_v
b0000000000000000 TOP_Internals_ib_coef
b000 TOP_NextState_coeff_coef_wr_cnt_ram
b0000 TOP_NextState_coeff_coef_ram_wr
b0000000000000000 TOP_NextState_coeff_coef_ram_wr_data0
b0000000000001000 TOP_NextState_coeff_coef_ram_cnt
#20000
1TOP_Control_Clock
1TOP_Outputs_oCOEF_RDY
1TOP_State_ob_coef_rdy
#21000
0TOP_Control_Clock
#21001
1TOP_Inputs_iIQ_V
b0000000000000100 TOP_Inputs_iIQ_i
b0000000000001000 TOP_Inputs_iIQ_q
1TOP_Internals_ib_iq_v
b0000000000000100 TOP_Internals_ib_iq_i
b0000000000001000 TOP_Internals_ib_iq_q
1TOP_u_ram_filo_i_Inputs_WR
1TOP_u_ram_filo_i_Inputs_RD
1TOP_u_ram_filo_q_Inputs_WR
1TOP_u_ram_filo_q_Inputs_RD
b111111111 TOP_NextState_main_main_c_cnt
b0000000001 TOP_NextState_main_main_d_cnt
1TOP_NextState_main_main_d_cnt_rst
1TOP_NextState_mult_reset_mult_reset_common
1TOP_NextState_filo_filo_way
b000000000 TOP_NextState_filo_filo_counter_inc
b111111111 TOP_NextState_filo_filo_counter_dec
b0000000000000100 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000001000 TOP_NextState_dsp48_dsp48_srl0_q
#22000
1TOP_Control_Clock
b111111111 TOP_State_main_main_c_cnt
b0000000001 TOP_State_main_main_d_cnt
1TOP_State_main_main_d_cnt_rst
1TOP_State_mult_reset_mult_reset_common
1TOP_State_filo_filo_way
b000000000 TOP_State_filo_filo_counter_inc
b111111111 TOP_State_filo_filo_counter_dec
b0000000000000100 TOP_State_dsp48_dsp48_srl0_i
b0000000000001000 TOP_State_dsp48_dsp48_srl0_q
#22001
b111111110 TOP_NextState_main_main_c_cnt
b0000000000 TOP_NextState_main_main_d_cnt
b0000000001 TOP_NextState_main_main_d_cnt_masked
b0000000001 TOP_NextState_main_main_d_addr0
b0000000001 TOP_NextState_main_main_d_addr1
b0000000001 TOP_NextState_main_main_d_addr2
1TOP_NextState_mult_reset_mult_reset_common_p
0TOP_NextState_filo_filo_way
b000000001 TOP_NextState_filo_filo_counter_inc
b111111110 TOP_NextState_filo_filo_counter_dec
b0000000000000100 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000001000 TOP_NextState_dsp48_dsp48_srl1_q
#23000
0TOP_Control_Clock
#23001
b0000000000001000 TOP_Inputs_iIQ_i
b0000000000010000 TOP_Inputs_iIQ_q
b0000000000001000 TOP_Internals_ib_iq_i
b0000000000010000 TOP_Internals_ib_iq_q
b0000000000000100 TOP_Internals_ramd_din0_i
b0000000000001000 TOP_Internals_ramd_din0_q
b000000000000000000000000000100 TOP_Internals_dsp48_a0_i
b000000000000000000000000001000 TOP_Internals_dsp48_a0_q
b0000000000001000 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000010000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg10_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg10_q
#24000
1TOP_Control_Clock
b0000000000000100 TOP_Internals_ramc_dout0
b0000000000001000 TOP_Internals_ramc_dout1
b0000000000001100 TOP_Internals_ramc_dout2
b0000000000010000 TOP_Internals_ramc_dout3
b111111110 TOP_State_main_main_c_cnt
b0000000000 TOP_State_main_main_d_cnt
b0000000001 TOP_State_main_main_d_cnt_masked
b0000000001 TOP_State_main_main_d_addr0
b0000000001 TOP_State_main_main_d_addr1
b0000000001 TOP_State_main_main_d_addr2
1TOP_State_mult_reset_mult_reset_common_p
0TOP_State_filo_filo_way
b000000001 TOP_State_filo_filo_counter_inc
b111111110 TOP_State_filo_filo_counter_dec
b0000000000001000 TOP_State_dsp48_dsp48_srl0_i
b0000000000010000 TOP_State_dsp48_dsp48_srl0_q
b0000000000000100 TOP_State_dsp48_dsp48_srl1_i
b0000000000001000 TOP_State_dsp48_dsp48_srl1_q
b0000000000000000000000100 TOP_State_fir_fir_areg10_i
b0000000000000000000001000 TOP_State_fir_fir_areg10_q
#24001
b111111101 TOP_NextState_main_main_c_cnt
b0000000000 TOP_NextState_main_main_d_cnt_masked
0TOP_NextState_main_main_d_cnt_rst
b0000000000 TOP_NextState_main_main_d_addr0
b0000000000 TOP_NextState_main_main_d_addr1
b0000000000 TOP_NextState_main_main_d_addr2
1TOP_NextState_mult_reset_mult_reset_common_p1
1TOP_NextState_filo_filo_way
b000000010 TOP_NextState_filo_filo_counter_inc
b111111101 TOP_NextState_filo_filo_counter_dec
b0000000000001000 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000010000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000000100 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000001000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg20_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg20_q
#25000
0TOP_Control_Clock
#25001
b0000000000001100 TOP_Inputs_iIQ_i
b0000000000011000 TOP_Inputs_iIQ_q
b0000000000001100 TOP_Internals_ib_iq_i
b0000000000011000 TOP_Internals_ib_iq_q
b0000000000001000 TOP_Internals_ramd_din0_i
b0000000000010000 TOP_Internals_ramd_din0_q
b000000000000000100 TOP_Internals_dsp48_b0_i
b000000000000000100 TOP_Internals_dsp48_b0_q
b000000000000001000 TOP_Internals_dsp48_b1_i
b000000000000001000 TOP_Internals_dsp48_b1_q
b000000000000001100 TOP_Internals_dsp48_b2_i
b000000000000001100 TOP_Internals_dsp48_b2_q
b000000000000010000 TOP_Internals_dsp48_b3_i
b000000000000010000 TOP_Internals_dsp48_b3_q
b000000000000000000000000001000 TOP_Internals_dsp48_a0_i
b000000000000000000000000010000 TOP_Internals_dsp48_a0_q
b000000000000000000000000000100 TOP_Internals_dsp48_a1_i
b000000000000000000000000001000 TOP_Internals_dsp48_a1_q
b000000000000000100 TOP_State_fir_fir_breg0_i
b000000000000000100 TOP_State_fir_fir_breg0_q
b000000000000001000 TOP_State_fir_fir_breg1_i
b000000000000001000 TOP_State_fir_fir_breg1_q
b000000000000001100 TOP_State_fir_fir_breg2_i
b000000000000001100 TOP_State_fir_fir_breg2_q
b000000000000010000 TOP_State_fir_fir_breg3_i
b000000000000010000 TOP_State_fir_fir_breg3_q
b0000000000001100 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000011000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg10_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg11_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg11_q
b000000000000000100 TOP_NextState_fir_fir_breg0_i
b000000000000000100 TOP_NextState_fir_fir_breg0_q
b000000000000001000 TOP_NextState_fir_fir_breg1_i
b000000000000001000 TOP_NextState_fir_fir_breg1_q
b000000000000001100 TOP_NextState_fir_fir_breg2_i
b000000000000001100 TOP_NextState_fir_fir_breg2_q
b000000000000010000 TOP_NextState_fir_fir_breg3_i
b000000000000010000 TOP_NextState_fir_fir_breg3_q
#26000
1TOP_Control_Clock
b111111101 TOP_State_main_main_c_cnt
b0000000000 TOP_State_main_main_d_cnt_masked
0TOP_State_main_main_d_cnt_rst
b0000000000 TOP_State_main_main_d_addr0
b0000000000 TOP_State_main_main_d_addr1
b0000000000 TOP_State_main_main_d_addr2
1TOP_State_mult_reset_mult_reset_common_p1
1TOP_State_filo_filo_way
b000000010 TOP_State_filo_filo_counter_inc
b111111101 TOP_State_filo_filo_counter_dec
b0000000000001100 TOP_State_dsp48_dsp48_srl0_i
b0000000000011000 TOP_State_dsp48_dsp48_srl0_q
b0000000000001000 TOP_State_dsp48_dsp48_srl1_i
b0000000000010000 TOP_State_dsp48_dsp48_srl1_q
b0000000000000100 TOP_State_dsp48_dsp48_srl2_i
b0000000000001000 TOP_State_dsp48_dsp48_srl2_q
b0000000000000000000001000 TOP_State_fir_fir_areg10_i
b0000000000000000000010000 TOP_State_fir_fir_areg10_q
b0000000000000000000000100 TOP_State_fir_fir_areg11_i
b0000000000000000000001000 TOP_State_fir_fir_areg11_q
b0000000000000000000000100 TOP_State_fir_fir_areg20_i
b0000000000000000000001000 TOP_State_fir_fir_areg20_q
#26001
b111111100 TOP_NextState_main_main_c_cnt
b0000000001 TOP_NextState_main_main_d_cnt
1TOP_NextState_main_main_d_cnt_rst
b1111 TOP_NextState_mult_reset_mult_reset_dsp
1TOP_NextState_mult_reset_mult_reset_common_p2
0TOP_NextState_filo_filo_way
b000000011 TOP_NextState_filo_filo_counter_inc
b111111100 TOP_NextState_filo_filo_counter_dec
b0000000000001100 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000011000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000001000 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000010000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000000100 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000001000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg20_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg21_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000000100 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000001000 TOP_NextState_fir_fir_adreg0_q
#27000
0TOP_Control_Clock
#27001
b0000000000010000 TOP_Inputs_iIQ_i
b0000000000100000 TOP_Inputs_iIQ_q
b0000000000010000 TOP_Internals_ib_iq_i
b0000000000100000 TOP_Internals_ib_iq_q
b0000000000001100 TOP_Internals_ramd_din0_i
b0000000000011000 TOP_Internals_ramd_din0_q
b000000000000000000000000000000000000000000100000 TOP_Internals_dsp48_p0_i
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_p0_q
b000000000000000000000000000000000000000000100000 TOP_Internals_dsp48_p1_i
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_p1_q
b000000000000000000000000000000000000000000100000 TOP_Internals_dsp48_pcout0_i
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcout0_q
b000000000000000000000000000000000000000000100000 TOP_Internals_dsp48_pcout1_i
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcout1_q
b000000000000000000000000001100 TOP_Internals_dsp48_a0_i
b000000000000000000000000011000 TOP_Internals_dsp48_a0_q
b000000000000000000000000001000 TOP_Internals_dsp48_a1_i
b000000000000000000000000010000 TOP_Internals_dsp48_a1_q
b0000000000010000 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000100000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg10_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg11_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg11_q
#28000
1TOP_Control_Clock
b111111100 TOP_State_main_main_c_cnt
b0000000001 TOP_State_main_main_d_cnt
1TOP_State_main_main_d_cnt_rst
b1111 TOP_State_mult_reset_mult_reset_dsp
1TOP_State_mult_reset_mult_reset_common_p2
0TOP_State_filo_filo_way
b000000011 TOP_State_filo_filo_counter_inc
b111111100 TOP_State_filo_filo_counter_dec
b0000000000010000 TOP_State_dsp48_dsp48_srl0_i
b0000000000100000 TOP_State_dsp48_dsp48_srl0_q
b0000000000001100 TOP_State_dsp48_dsp48_srl1_i
b0000000000011000 TOP_State_dsp48_dsp48_srl1_q
b0000000000001000 TOP_State_dsp48_dsp48_srl2_i
b0000000000010000 TOP_State_dsp48_dsp48_srl2_q
b0000000000000100 TOP_State_dsp48_dsp48_srl3_i
b0000000000001000 TOP_State_dsp48_dsp48_srl3_q
b0000000000000000000001100 TOP_State_fir_fir_areg10_i
b0000000000000000000011000 TOP_State_fir_fir_areg10_q
b0000000000000000000001000 TOP_State_fir_fir_areg11_i
b0000000000000000000010000 TOP_State_fir_fir_areg11_q
b0000000000000000000001000 TOP_State_fir_fir_areg20_i
b0000000000000000000010000 TOP_State_fir_fir_areg20_q
b0000000000000000000000100 TOP_State_fir_fir_areg21_i
b0000000000000000000001000 TOP_State_fir_fir_areg21_q
b0000000000000000000000100 TOP_State_fir_fir_adreg0_i
b0000000000000000000001000 TOP_State_fir_fir_adreg0_q
#28001
b111111011 TOP_NextState_main_main_c_cnt
b0000000000 TOP_NextState_main_main_d_cnt
b0000000001 TOP_NextState_main_main_d_cnt_masked
b0000000001 TOP_NextState_main_main_d_addr0
b0000000001 TOP_NextState_main_main_d_addr1
b0000000001 TOP_NextState_main_main_d_addr2
b1111 TOP_NextState_mult_reset_mult_reset
1TOP_NextState_mult_reset_mult_reset_common_p3
1TOP_NextState_filo_filo_way
b000000100 TOP_NextState_filo_filo_counter_inc
b111111011 TOP_NextState_filo_filo_counter_dec
b0000000000010000 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000100000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000001100 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000011000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000001000 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000010000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000000100 TOP_NextState_dsp48_dsp48_srl4_i
b0000000000001000 TOP_NextState_dsp48_dsp48_srl4_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg20_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg21_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000001000 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000010000 TOP_NextState_fir_fir_adreg0_q
b0000000000000000000000100 TOP_NextState_fir_fir_adreg1_i
b0000000000000000000001000 TOP_NextState_fir_fir_adreg1_q
b0000000000000000000000000000000000000010000 TOP_NextState_fir_fir_mreg0_i
b0000000000000000000000000000000000000100000 TOP_NextState_fir_fir_mreg0_q
#29000
0TOP_Control_Clock
#29001
b0000000000010100 TOP_Inputs_iIQ_i
b0000000000101000 TOP_Inputs_iIQ_q
b0000000000010100 TOP_Internals_ib_iq_i
b0000000000101000 TOP_Internals_ib_iq_q
b0000000000010000 TOP_Internals_ramd_din0_i
b0000000000100000 TOP_Internals_ramd_din0_q
b000000000000000000000000000000000000000000110000 TOP_Internals_dsp48_p0_i
b000000000000000000000000000000000000000001100000 TOP_Internals_dsp48_p0_q
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_p1_i
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_p1_q
b000000000000000000000000000000000000000000110000 TOP_Internals_dsp48_pcout0_i
b000000000000000000000000000000000000000001100000 TOP_Internals_dsp48_pcout0_q
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcout1_i
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_pcout1_q
b0000000 TOP_Internals_dsp48_opmode0_i
b0000000 TOP_Internals_dsp48_opmode0_q
b0010000 TOP_Internals_dsp48_opmode1_i
b0010000 TOP_Internals_dsp48_opmode1_q
b0010000 TOP_Internals_dsp48_opmode2_i
b0010000 TOP_Internals_dsp48_opmode2_q
b0010000 TOP_Internals_dsp48_opmode3_i
b0010000 TOP_Internals_dsp48_opmode3_q
b000000000000000000000000010000 TOP_Internals_dsp48_a0_i
b000000000000000000000000100000 TOP_Internals_dsp48_a0_q
b000000000000000000000000001100 TOP_Internals_dsp48_a1_i
b000000000000000000000000011000 TOP_Internals_dsp48_a1_q
b000000000000000000000000000100 TOP_Internals_dsp48_a2_i
b000000000000000000000000001000 TOP_Internals_dsp48_a2_q
b000000000000000000000000000000000000000000100000 TOP_Internals_dsp48_pcin1_i
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcin1_q
b000000000000000000000000000000000000000000100000 TOP_Internals_dsp48_pcin2_i
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcin2_q
b0000000000010100 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000101000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000010000 TOP_NextState_fir_fir_areg10_i
b0000000000000000000100000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg11_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg11_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg12_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg12_q
#30000
1TOP_Control_Clock
b111111011 TOP_State_main_main_c_cnt
b0000000000 TOP_State_main_main_d_cnt
b0000000001 TOP_State_main_main_d_cnt_masked
b0000000001 TOP_State_main_main_d_addr0
b0000000001 TOP_State_main_main_d_addr1
b0000000001 TOP_State_main_main_d_addr2
b1111 TOP_State_mult_reset_mult_reset
1TOP_State_mult_reset_mult_reset_common_p3
1TOP_State_filo_filo_way
b000000100 TOP_State_filo_filo_counter_inc
b111111011 TOP_State_filo_filo_counter_dec
b0000000000010100 TOP_State_dsp48_dsp48_srl0_i
b0000000000101000 TOP_State_dsp48_dsp48_srl0_q
b0000000000010000 TOP_State_dsp48_dsp48_srl1_i
b0000000000100000 TOP_State_dsp48_dsp48_srl1_q
b0000000000001100 TOP_State_dsp48_dsp48_srl2_i
b0000000000011000 TOP_State_dsp48_dsp48_srl2_q
b0000000000001000 TOP_State_dsp48_dsp48_srl3_i
b0000000000010000 TOP_State_dsp48_dsp48_srl3_q
b0000000000000100 TOP_State_dsp48_dsp48_srl4_i
b0000000000001000 TOP_State_dsp48_dsp48_srl4_q
b0000000000000000000010000 TOP_State_fir_fir_areg10_i
b0000000000000000000100000 TOP_State_fir_fir_areg10_q
b0000000000000000000001100 TOP_State_fir_fir_areg11_i
b0000000000000000000011000 TOP_State_fir_fir_areg11_q
b0000000000000000000000100 TOP_State_fir_fir_areg12_i
b0000000000000000000001000 TOP_State_fir_fir_areg12_q
b0000000000000000000001100 TOP_State_fir_fir_areg20_i
b0000000000000000000011000 TOP_State_fir_fir_areg20_q
b0000000000000000000001000 TOP_State_fir_fir_areg21_i
b0000000000000000000010000 TOP_State_fir_fir_areg21_q
b0000000000000000000001000 TOP_State_fir_fir_adreg0_i
b0000000000000000000010000 TOP_State_fir_fir_adreg0_q
b0000000000000000000000100 TOP_State_fir_fir_adreg1_i
b0000000000000000000001000 TOP_State_fir_fir_adreg1_q
b0000000000000000000000000000000000000010000 TOP_State_fir_fir_mreg0_i
b0000000000000000000000000000000000000100000 TOP_State_fir_fir_mreg0_q
#30001
b111111010 TOP_NextState_main_main_c_cnt
b0000000000 TOP_NextState_main_main_d_cnt_masked
0TOP_NextState_main_main_d_cnt_rst
b0000000000 TOP_NextState_main_main_d_addr0
b0000000000 TOP_NextState_main_main_d_addr1
b0000000000 TOP_NextState_main_main_d_addr2
0TOP_NextState_filo_filo_way
b000000101 TOP_NextState_filo_filo_counter_inc
b111111010 TOP_NextState_filo_filo_counter_dec
b0000000000010100 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000101000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000010000 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000100000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000001100 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000011000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000001000 TOP_NextState_dsp48_dsp48_srl4_i
b0000000000010000 TOP_NextState_dsp48_dsp48_srl4_q
b0000000000000100 TOP_NextState_dsp48_dsp48_srl5_i
b0000000000001000 TOP_NextState_dsp48_dsp48_srl5_q
b0000000000000000000010000 TOP_NextState_fir_fir_areg20_i
b0000000000000000000100000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg21_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg22_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg22_q
b0000000000000000000001100 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000011000 TOP_NextState_fir_fir_adreg0_q
b0000000000000000000001000 TOP_NextState_fir_fir_adreg1_i
b0000000000000000000010000 TOP_NextState_fir_fir_adreg1_q
b0000000000000000000000000000000000000100000 TOP_NextState_fir_fir_mreg0_i
b0000000000000000000000000000000000001000000 TOP_NextState_fir_fir_mreg0_q
b0000000000000000000000000000000000000100000 TOP_NextState_fir_fir_mreg1_i
b0000000000000000000000000000000000001000000 TOP_NextState_fir_fir_mreg1_q
b000000000000000000000000000000000000000000010000 TOP_NextState_fir_fir_preg0_i
b000000000000000000000000000000000000000000100000 TOP_NextState_fir_fir_preg0_q
1TOP_NextState_ob_iq_v
#31000
0TOP_Control_Clock
#31001
b0000000000011000 TOP_Inputs_iIQ_i
b0000000000110000 TOP_Inputs_iIQ_q
b0000000000011000 TOP_Internals_ib_iq_i
b0000000000110000 TOP_Internals_ib_iq_q
b0000000000010100 TOP_Internals_ramd_din0_i
b0000000000101000 TOP_Internals_ramd_din0_q
b0000000000000100 TOP_Internals_ramd_din1_i
b0000000000001000 TOP_Internals_ramd_din1_q
b0000000000000100 TOP_Internals_ramd_dout0_i
b0000000000001000 TOP_Internals_ramd_dout0_q
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_p0_i
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_p0_q
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_p1_i
b000000000000000000000000000000000000000100000000 TOP_Internals_dsp48_p1_q
b000000000000000000000000000000000000000001010000 TOP_Internals_dsp48_p2_i
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_p2_q
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcout0_i
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_pcout0_q
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_pcout1_i
b000000000000000000000000000000000000000100000000 TOP_Internals_dsp48_pcout1_q
b000000000000000000000000000000000000000001010000 TOP_Internals_dsp48_pcout2_i
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_pcout2_q
b000000000000000000000000010100 TOP_Internals_dsp48_a0_i
b000000000000000000000000101000 TOP_Internals_dsp48_a0_q
b000000000000000000000000010000 TOP_Internals_dsp48_a1_i
b000000000000000000000000100000 TOP_Internals_dsp48_a1_q
b000000000000000000000000001000 TOP_Internals_dsp48_a2_i
b000000000000000000000000010000 TOP_Internals_dsp48_a2_q
b000000000000000000000000000000000000000000110000 TOP_Internals_dsp48_pcin1_i
b000000000000000000000000000000000000000001100000 TOP_Internals_dsp48_pcin1_q
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcin2_i
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_pcin2_q
b0000000000011000 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000110000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000010100 TOP_NextState_fir_fir_areg10_i
b0000000000000000000101000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000010000 TOP_NextState_fir_fir_areg11_i
b0000000000000000000100000 TOP_NextState_fir_fir_areg11_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg12_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg12_q
#32000
1TOP_Control_Clock
1TOP_Outputs_oIQ_V
b0000000000000100 TOP_Internals_ramf_din_i
b0000000000001000 TOP_Internals_ramf_din_q
b111111010 TOP_State_main_main_c_cnt
b0000000000 TOP_State_main_main_d_cnt_masked
0TOP_State_main_main_d_cnt_rst
b0000000000 TOP_State_main_main_d_addr0
b0000000000 TOP_State_main_main_d_addr1
b0000000000 TOP_State_main_main_d_addr2
0TOP_State_filo_filo_way
b000000101 TOP_State_filo_filo_counter_inc
b111111010 TOP_State_filo_filo_counter_dec
b0000000000011000 TOP_State_dsp48_dsp48_srl0_i
b0000000000110000 TOP_State_dsp48_dsp48_srl0_q
b0000000000010100 TOP_State_dsp48_dsp48_srl1_i
b0000000000101000 TOP_State_dsp48_dsp48_srl1_q
b0000000000010000 TOP_State_dsp48_dsp48_srl2_i
b0000000000100000 TOP_State_dsp48_dsp48_srl2_q
b0000000000001100 TOP_State_dsp48_dsp48_srl3_i
b0000000000011000 TOP_State_dsp48_dsp48_srl3_q
b0000000000001000 TOP_State_dsp48_dsp48_srl4_i
b0000000000010000 TOP_State_dsp48_dsp48_srl4_q
b0000000000000100 TOP_State_dsp48_dsp48_srl5_i
b0000000000001000 TOP_State_dsp48_dsp48_srl5_q
b0000000000000000000010100 TOP_State_fir_fir_areg10_i
b0000000000000000000101000 TOP_State_fir_fir_areg10_q
b0000000000000000000010000 TOP_State_fir_fir_areg11_i
b0000000000000000000100000 TOP_State_fir_fir_areg11_q
b0000000000000000000001000 TOP_State_fir_fir_areg12_i
b0000000000000000000010000 TOP_State_fir_fir_areg12_q
b0000000000000000000010000 TOP_State_fir_fir_areg20_i
b0000000000000000000100000 TOP_State_fir_fir_areg20_q
b0000000000000000000001100 TOP_State_fir_fir_areg21_i
b0000000000000000000011000 TOP_State_fir_fir_areg21_q
b0000000000000000000000100 TOP_State_fir_fir_areg22_i
b0000000000000000000001000 TOP_State_fir_fir_areg22_q
b0000000000000000000001100 TOP_State_fir_fir_adreg0_i
b0000000000000000000011000 TOP_State_fir_fir_adreg0_q
b0000000000000000000001000 TOP_State_fir_fir_adreg1_i
b0000000000000000000010000 TOP_State_fir_fir_adreg1_q
b0000000000000000000000000000000000000100000 TOP_State_fir_fir_mreg0_i
b0000000000000000000000000000000000001000000 TOP_State_fir_fir_mreg0_q
b0000000000000000000000000000000000000100000 TOP_State_fir_fir_mreg1_i
b0000000000000000000000000000000000001000000 TOP_State_fir_fir_mreg1_q
b000000000000000000000000000000000000000000010000 TOP_State_fir_fir_preg0_i
b000000000000000000000000000000000000000000100000 TOP_State_fir_fir_preg0_q
1TOP_State_ob_iq_v
#32001
b0000000000000100 TOP_u_ram_filo_i_Inputs_DIN
b0000000000001000 TOP_u_ram_filo_q_Inputs_DIN
b111111001 TOP_NextState_main_main_c_cnt
b0000000001 TOP_NextState_main_main_d_cnt
1TOP_NextState_main_main_d_cnt_rst
1TOP_NextState_filo_filo_way
b000000110 TOP_NextState_filo_filo_counter_inc
b111111001 TOP_NextState_filo_filo_counter_dec
b0000000000011000 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000110000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000010100 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000101000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000010000 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000100000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000001100 TOP_NextState_dsp48_dsp48_srl4_i
b0000000000011000 TOP_NextState_dsp48_dsp48_srl4_q
b0000000000001000 TOP_NextState_dsp48_dsp48_srl5_i
b0000000000010000 TOP_NextState_dsp48_dsp48_srl5_q
b0000000000000100 TOP_NextState_dsp48_dsp48_srl6_i
b0000000000001000 TOP_NextState_dsp48_dsp48_srl6_q
b0000000000000000000010100 TOP_NextState_fir_fir_areg20_i
b0000000000000000000101000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000010000 TOP_NextState_fir_fir_areg21_i
b0000000000000000000100000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg22_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg22_q
b0000000000000000000010000 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000100000 TOP_NextState_fir_fir_adreg0_q
b0000000000000000000001100 TOP_NextState_fir_fir_adreg1_i
b0000000000000000000011000 TOP_NextState_fir_fir_adreg1_q
b0000000000000000000000100 TOP_NextState_fir_fir_adreg2_i
b0000000000000000000001000 TOP_NextState_fir_fir_adreg2_q
b0000000000000000000000000000000000000110000 TOP_NextState_fir_fir_mreg0_i
b0000000000000000000000000000000000001100000 TOP_NextState_fir_fir_mreg0_q
b0000000000000000000000000000000000001000000 TOP_NextState_fir_fir_mreg1_i
b0000000000000000000000000000000000010000000 TOP_NextState_fir_fir_mreg1_q
b000000000000000000000000000000000000000000100000 TOP_NextState_fir_fir_preg0_i
b000000000000000000000000000000000000000001000000 TOP_NextState_fir_fir_preg0_q
b000000000000000000000000000000000000000000110000 TOP_NextState_fir_fir_preg1_i
b000000000000000000000000000000000000000001100000 TOP_NextState_fir_fir_preg1_q
#33000
0TOP_Control_Clock
#33001
b0000000000011100 TOP_Inputs_iIQ_i
b0000000000111000 TOP_Inputs_iIQ_q
b0000000000011100 TOP_Internals_ib_iq_i
b0000000000111000 TOP_Internals_ib_iq_q
b0000000000011000 TOP_Internals_ramd_din0_i
b0000000000110000 TOP_Internals_ramd_din0_q
b0000000000001100 TOP_Internals_ramd_din1_i
b0000000000011000 TOP_Internals_ramd_din1_q
b0000000000001100 TOP_Internals_ramd_dout0_i
b0000000000011000 TOP_Internals_ramd_dout0_q
b000000000000000000000000000000000000000001010000 TOP_Internals_dsp48_p0_i
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_p0_q
b000000000000000000000000000000000000000010110000 TOP_Internals_dsp48_p1_i
b000000000000000000000000000000000000000101100000 TOP_Internals_dsp48_p1_q
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_p2_i
b000000000000000000000000000000000000000101000000 TOP_Internals_dsp48_p2_q
b000000000000000000000000000000000000000001010000 TOP_Internals_dsp48_pcout0_i
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_pcout0_q
b000000000000000000000000000000000000000010110000 TOP_Internals_dsp48_pcout1_i
b000000000000000000000000000000000000000101100000 TOP_Internals_dsp48_pcout1_q
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_pcout2_i
b000000000000000000000000000000000000000101000000 TOP_Internals_dsp48_pcout2_q
b000000000000000000000000011000 TOP_Internals_dsp48_a0_i
b000000000000000000000000110000 TOP_Internals_dsp48_a0_q
b000000000000000000000000010100 TOP_Internals_dsp48_a1_i
b000000000000000000000000101000 TOP_Internals_dsp48_a1_q
b000000000000000000000000001100 TOP_Internals_dsp48_a2_i
b000000000000000000000000011000 TOP_Internals_dsp48_a2_q
b000000000000000000000000000100 TOP_Internals_dsp48_a3_i
b000000000000000000000000001000 TOP_Internals_dsp48_a3_q
b000000000000000000000000000000000000000001000000 TOP_Internals_dsp48_pcin1_i
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_pcin1_q
b000000000000000000000000000000000000000010000000 TOP_Internals_dsp48_pcin2_i
b000000000000000000000000000000000000000100000000 TOP_Internals_dsp48_pcin2_q
b000000000000000000000000000000000000000001010000 TOP_Internals_dsp48_pcin3_i
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_pcin3_q
b0000000000011100 TOP_NextState_dsp48_dsp48_srl0_i
b0000000000111000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000011000 TOP_NextState_fir_fir_areg10_i
b0000000000000000000110000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000010100 TOP_NextState_fir_fir_areg11_i
b0000000000000000000101000 TOP_NextState_fir_fir_areg11_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg12_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg12_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg13_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg13_q
#34000
1TOP_Control_Clock
b0000000000001000 TOP_Internals_ramf_din_i
b0000000000010000 TOP_Internals_ramf_din_q
b111111001 TOP_State_main_main_c_cnt
b0000000001 TOP_State_main_main_d_cnt
1TOP_State_main_main_d_cnt_rst
1TOP_State_filo_filo_way
b000000110 TOP_State_filo_filo_counter_inc
b111111001 TOP_State_filo_filo_counter_dec
b0000000000011100 TOP_State_dsp48_dsp48_srl0_i
b0000000000111000 TOP_State_dsp48_dsp48_srl0_q
b0000000000011000 TOP_State_dsp48_dsp48_srl1_i
b0000000000110000 TOP_State_dsp48_dsp48_srl1_q
b0000000000010100 TOP_State_dsp48_dsp48_srl2_i
b0000000000101000 TOP_State_dsp48_dsp48_srl2_q
b0000000000010000 TOP_State_dsp48_dsp48_srl3_i
b0000000000100000 TOP_State_dsp48_dsp48_srl3_q
b0000000000001100 TOP_State_dsp48_dsp48_srl4_i
b0000000000011000 TOP_State_dsp48_dsp48_srl4_q
b0000000000001000 TOP_State_dsp48_dsp48_srl5_i
b0000000000010000 TOP_State_dsp48_dsp48_srl5_q
b0000000000000100 TOP_State_dsp48_dsp48_srl6_i
b0000000000001000 TOP_State_dsp48_dsp48_srl6_q
b0000000000000000000011000 TOP_State_fir_fir_areg10_i
b0000000000000000000110000 TOP_State_fir_fir_areg10_q
b0000000000000000000010100 TOP_State_fir_fir_areg11_i
b0000000000000000000101000 TOP_State_fir_fir_areg11_q
b0000000000000000000001100 TOP_State_fir_fir_areg12_i
b0000000000000000000011000 TOP_State_fir_fir_areg12_q
b0000000000000000000000100 TOP_State_fir_fir_areg13_i
b0000000000000000000001000 TOP_State_fir_fir_areg13_q
b0000000000000000000010100 TOP_State_fir_fir_areg20_i
b0000000000000000000101000 TOP_State_fir_fir_areg20_q
b0000000000000000000010000 TOP_State_fir_fir_areg21_i
b0000000000000000000100000 TOP_State_fir_fir_areg21_q
b0000000000000000000001000 TOP_State_fir_fir_areg22_i
b0000000000000000000010000 TOP_State_fir_fir_areg22_q
b0000000000000000000010000 TOP_State_fir_fir_adreg0_i
b0000000000000000000100000 TOP_State_fir_fir_adreg0_q
b0000000000000000000001100 TOP_State_fir_fir_adreg1_i
b0000000000000000000011000 TOP_State_fir_fir_adreg1_q
b0000000000000000000000100 TOP_State_fir_fir_adreg2_i
b0000000000000000000001000 TOP_State_fir_fir_adreg2_q
b0000000000000000000000000000000000000110000 TOP_State_fir_fir_mreg0_i
b0000000000000000000000000000000000001100000 TOP_State_fir_fir_mreg0_q
b0000000000000000000000000000000000001000000 TOP_State_fir_fir_mreg1_i
b0000000000000000000000000000000000010000000 TOP_State_fir_fir_mreg1_q
b000000000000000000000000000000000000000000100000 TOP_State_fir_fir_preg0_i
b000000000000000000000000000000000000000001000000 TOP_State_fir_fir_preg0_q
b000000000000000000000000000000000000000000110000 TOP_State_fir_fir_preg1_i
b000000000000000000000000000000000000000001100000 TOP_State_fir_fir_preg1_q
#34001
b0000000000001000 TOP_u_ram_filo_i_Inputs_DIN
b0000000000000100 TOP_u_ram_filo_i_NextState_ram_out_r2
b0000000000010000 TOP_u_ram_filo_q_Inputs_DIN
b0000000000001000 TOP_u_ram_filo_q_NextState_ram_out_r2
b111111000 TOP_NextState_main_main_c_cnt
b0000000000 TOP_NextState_main_main_d_cnt
b0000000001 TOP_NextState_main_main_d_cnt_masked
b0000000001 TOP_NextState_main_main_d_addr0
b0000000001 TOP_NextState_main_main_d_addr1
b0000000001 TOP_NextState_main_main_d_addr2
0TOP_NextState_filo_filo_way
b000000111 TOP_NextState_filo_filo_counter_inc
b111111000 TOP_NextState_filo_filo_counter_dec
b0000000000011100 TOP_NextState_dsp48_dsp48_srl1_i
b0000000000111000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000011000 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000110000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000010100 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000101000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000010000 TOP_NextState_dsp48_dsp48_srl4_i
b0000000000100000 TOP_NextState_dsp48_dsp48_srl4_q
b0000000000001100 TOP_NextState_dsp48_dsp48_srl5_i
b0000000000011000 TOP_NextState_dsp48_dsp48_srl5_q
b0000000000001000 TOP_NextState_dsp48_dsp48_srl6_i
b0000000000010000 TOP_NextState_dsp48_dsp48_srl6_q
b0000000000000000000011000 TOP_NextState_fir_fir_areg20_i
b0000000000000000000110000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000010100 TOP_NextState_fir_fir_areg21_i
b0000000000000000000101000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg22_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg22_q
b0000000000000000000000100 TOP_NextState_fir_fir_areg23_i
b0000000000000000000001000 TOP_NextState_fir_fir_areg23_q
b0000000000000000000010100 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000101000 TOP_NextState_fir_fir_adreg0_q
b0000000000000000000010000 TOP_NextState_fir_fir_adreg1_i
b0000000000000000000100000 TOP_NextState_fir_fir_adreg1_q
b0000000000000000000001000 TOP_NextState_fir_fir_adreg2_i
b0000000000000000000010000 TOP_NextState_fir_fir_adreg2_q
b0000000000000000000000000000000000001000000 TOP_NextState_fir_fir_mreg0_i
b0000000000000000000000000000000000010000000 TOP_NextState_fir_fir_mreg0_q
b0000000000000000000000000000000000001100000 TOP_NextState_fir_fir_mreg1_i
b0000000000000000000000000000000000011000000 TOP_NextState_fir_fir_mreg1_q
b0000000000000000000000000000000000000110000 TOP_NextState_fir_fir_mreg2_i
b0000000000000000000000000000000000001100000 TOP_NextState_fir_fir_mreg2_q
b000000000000000000000000000000000000000000110000 TOP_NextState_fir_fir_preg0_i
b000000000000000000000000000000000000000001100000 TOP_NextState_fir_fir_preg0_q
b000000000000000000000000000000000000000001100000 TOP_NextState_fir_fir_preg1_i
b000000000000000000000000000000000000000011000000 TOP_NextState_fir_fir_preg1_q
b000000000000000000000000000000000000000000110000 TOP_NextState_fir_fir_preg2_i
b000000000000000000000000000000000000000001100000 TOP_NextState_fir_fir_preg2_q
#35000
0TOP_Control_Clock
#35001
b0000000000100000 TOP_Inputs_iIQ_i
b0000000001000000 TOP_Inputs_iIQ_q
b0000000000100000 TOP_Internals_ib_iq_i
b0000000001000000 TOP_Internals_ib_iq_q
b0000000000011100 TOP_Internals_ramd_din0_i
b0000000000111000 TOP_Internals_ramd_din0_q
b0000000000001000 TOP_Internals_ramd_din1_i
b0000000000010000 TOP_Internals_ramd_din1_q
b0000000000001000 TOP_Internals_ramd_dout0_i
b0000000000010000 TOP_Internals_ramd_dout0_q
b000000000000000000000000000000000000000001100000 TOP_Internals_dsp48_p0_i
b000000000000000000000000000000000000000011000000 TOP_Internals_dsp48_p0_q
b000000000000000000000000000000000000000011100000 TOP_Internals_dsp48_p1_i
b000000000000000000000000000000000000000111000000 TOP_Internals_dsp48_p1_q
b000000000000000000000000000000000000000100010000 TOP_Internals_dsp48_p2_i
b000000000000000000000000000000000000001000100000 TOP_Internals_dsp48_p2_q
b000000000000000000000000000000000000000010010000 TOP_Internals_dsp48_p3_i
b000000000000000000000000000000000000000100100000 TOP_Internals_dsp48_p3_q
b000000000000000000000000000000000000000001100000 TOP_Internals_dsp48_pcout0_i
b000000000000000000000000000000000000000011000000 TOP_Internals_dsp48_pcout0_q
b000000000000000000000000000000000000000011100000 TOP_Internals_dsp48_pcout1_i
b000000000000000000000000000000000000000111000000 TOP_Internals_dsp48_pcout1_q
b000000000000000000000000000000000000000100010000 TOP_Internals_dsp48_pcout2_i
b000000000000000000000000000000000000001000100000 TOP_Internals_dsp48_pcout2_q
b000000000000000000000000000000000000000010010000 TOP_Internals_dsp48_pcout3_i
b000000000000000000000000000000000000000100100000 TOP_Internals_dsp48_pcout3_q
b000000000000000000000000011100 TOP_Internals_dsp48_a0_i
b000000000000000000000000111000 TOP_Internals_dsp48_a0_q
b000000000000000000000000011000 TOP_Internals_dsp48_a1_i
b000000000000000000000000110000 TOP_Internals_dsp48_a1_q
b000000000000000000000000010000 TOP_Internals_dsp48_a2_i
b000000000000000000000000100000 TOP_Internals_dsp48_a2_q
b000000000000000000000000001000 TOP_Internals_dsp48_a3_i
b000000000000000000000000010000 TOP_Internals_dsp48_a3_q
b000000000000000000000000000000000000000001010000 TOP_Internals_dsp48_pcin1_i
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_pcin1_q
b000000000000000000000000000000000000000010110000 TOP_Internals_dsp48_pcin2_i
b000000000000000000000000000000000000000101100000 TOP_Internals_dsp48_pcin2_q
b000000000000000000000000000000000000000010100000 TOP_Internals_dsp48_pcin3_i
b000000000000000000000000000000000000000101000000 TOP_Internals_dsp48_pcin3_q
b000000000000000000001001 TOP_NextState_dsp48_dsp48_result0_i
b000000000000000000010010 TOP_NextState_dsp48_dsp48_result0_q
b000000000000000000000100 TOP_NextState_dsp48_dsp48_result1_i
b000000000000000000001001 TOP_NextState_dsp48_dsp48_result1_q
b000000000000000000000010 TOP_NextState_dsp48_dsp48_result2_i
b000000000000000000000100 TOP_NextState_dsp48_dsp48_result2_q
b000000000000000000000001 TOP_NextState_dsp48_dsp48_result3_i
b000000000000000000000010 TOP_NextState_dsp48_dsp48_result3_q
b000000000000000000000001 TOP_NextState_dsp48_dsp48_result4_q
b0000000000100000 TOP_NextState_dsp48_dsp48_srl0_i
b0000000001000000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000011100 TOP_NextState_fir_fir_areg10_i
b0000000000000000000111000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000011000 TOP_NextState_fir_fir_areg11_i
b0000000000000000000110000 TOP_NextState_fir_fir_areg11_q
b0000000000000000000010000 TOP_NextState_fir_fir_areg12_i
b0000000000000000000100000 TOP_NextState_fir_fir_areg12_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg13_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg13_q
#36000
1TOP_Control_Clock
b0000000000001100 TOP_Internals_ramf_din_i
b0000000000011000 TOP_Internals_ramf_din_q
b0000000000000100 TOP_Internals_ramf_dout_i
b0000000000001000 TOP_Internals_ramf_dout_q
b0000000000000100 TOP_u_ram_filo_i_Outputs_DOUT
b0000000000000100 TOP_u_ram_filo_i_State_ram_out_r2
b0000000000001000 TOP_u_ram_filo_q_Outputs_DOUT
b0000000000001000 TOP_u_ram_filo_q_State_ram_out_r2
b111111000 TOP_State_main_main_c_cnt
b0000000000 TOP_State_main_main_d_cnt
b0000000001 TOP_State_main_main_d_cnt_masked
b0000000001 TOP_State_main_main_d_addr0
b0000000001 TOP_State_main_main_d_addr1
b0000000001 TOP_State_main_main_d_addr2
0TOP_State_filo_filo_way
b000000111 TOP_State_filo_filo_counter_inc
b111111000 TOP_State_filo_filo_counter_dec
b000000000000000000001001 TOP_State_dsp48_dsp48_result0_i
b000000000000000000010010 TOP_State_dsp48_dsp48_result0_q
b000000000000000000000100 TOP_State_dsp48_dsp48_result1_i
b000000000000000000001001 TOP_State_dsp48_dsp48_result1_q
b000000000000000000000010 TOP_State_dsp48_dsp48_result2_i
b000000000000000000000100 TOP_State_dsp48_dsp48_result2_q
b000000000000000000000001 TOP_State_dsp48_dsp48_result3_i
b000000000000000000000010 TOP_State_dsp48_dsp48_result3_q
b000000000000000000000001 TOP_State_dsp48_dsp48_result4_q
b0000000000100000 TOP_State_dsp48_dsp48_srl0_i
b0000000001000000 TOP_State_dsp48_dsp48_srl0_q
b0000000000011100 TOP_State_dsp48_dsp48_srl1_i
b0000000000111000 TOP_State_dsp48_dsp48_srl1_q
b0000000000011000 TOP_State_dsp48_dsp48_srl2_i
b0000000000110000 TOP_State_dsp48_dsp48_srl2_q
b0000000000010100 TOP_State_dsp48_dsp48_srl3_i
b0000000000101000 TOP_State_dsp48_dsp48_srl3_q
b0000000000010000 TOP_State_dsp48_dsp48_srl4_i
b0000000000100000 TOP_State_dsp48_dsp48_srl4_q
b0000000000001100 TOP_State_dsp48_dsp48_srl5_i
b0000000000011000 TOP_State_dsp48_dsp48_srl5_q
b0000000000001000 TOP_State_dsp48_dsp48_srl6_i
b0000000000010000 TOP_State_dsp48_dsp48_srl6_q
b0000000000000000000011100 TOP_State_fir_fir_areg10_i
b0000000000000000000111000 TOP_State_fir_fir_areg10_q
b0000000000000000000011000 TOP_State_fir_fir_areg11_i
b0000000000000000000110000 TOP_State_fir_fir_areg11_q
b0000000000000000000010000 TOP_State_fir_fir_areg12_i
b0000000000000000000100000 TOP_State_fir_fir_areg12_q
b0000000000000000000001000 TOP_State_fir_fir_areg13_i
b0000000000000000000010000 TOP_State_fir_fir_areg13_q
b0000000000000000000011000 TOP_State_fir_fir_areg20_i
b0000000000000000000110000 TOP_State_fir_fir_areg20_q
b0000000000000000000010100 TOP_State_fir_fir_areg21_i
b0000000000000000000101000 TOP_State_fir_fir_areg21_q
b0000000000000000000001100 TOP_State_fir_fir_areg22_i
b0000000000000000000011000 TOP_State_fir_fir_areg22_q
b0000000000000000000000100 TOP_State_fir_fir_areg23_i
b0000000000000000000001000 TOP_State_fir_fir_areg23_q
b0000000000000000000010100 TOP_State_fir_fir_adreg0_i
b0000000000000000000101000 TOP_State_fir_fir_adreg0_q
b0000000000000000000010000 TOP_State_fir_fir_adreg1_i
b0000000000000000000100000 TOP_State_fir_fir_adreg1_q
b0000000000000000000001000 TOP_State_fir_fir_adreg2_i
b0000000000000000000010000 TOP_State_fir_fir_adreg2_q
b0000000000000000000000000000000000001000000 TOP_State_fir_fir_mreg0_i
b0000000000000000000000000000000000010000000 TOP_State_fir_fir_mreg0_q
b0000000000000000000000000000000000001100000 TOP_State_fir_fir_mreg1_i
b0000000000000000000000000000000000011000000 TOP_State_fir_fir_mreg1_q
b0000000000000000000000000000000000000110000 TOP_State_fir_fir_mreg2_i
b0000000000000000000000000000000000001100000 TOP_State_fir_fir_mreg2_q
b000000000000000000000000000000000000000000110000 TOP_State_fir_fir_preg0_i
b000000000000000000000000000000000000000001100000 TOP_State_fir_fir_preg0_q
b000000000000000000000000000000000000000001100000 TOP_State_fir_fir_preg1_i
b000000000000000000000000000000000000000011000000 TOP_State_fir_fir_preg1_q
b000000000000000000000000000000000000000000110000 TOP_State_fir_fir_preg2_i
b000000000000000000000000000000000000000001100000 TOP_State_fir_fir_preg2_q
#36001
b0000000000001100 TOP_u_ram_filo_i_Inputs_DIN
b0000000000001000 TOP_u_ram_filo_i_NextState_ram_out_r2
b0000000000011000 TOP_u_ram_filo_q_Inputs_DIN
b0000000000010000 TOP_u_ram_filo_q_NextState_ram_out_r2
b111110111 TOP_NextState_main_main_c_cnt
b0000000000 TOP_NextState_main_main_d_cnt_masked
0TOP_NextState_main_main_d_cnt_rst
b0000000000 TOP_NextState_main_main_d_addr0
b0000000000 TOP_NextState_main_main_d_addr1
b0000000000 TOP_NextState_main_main_d_addr2
1TOP_NextState_filo_filo_way
b000001000 TOP_NextState_filo_filo_counter_inc
b111110111 TOP_NextState_filo_filo_counter_dec
b0000000000000100 TOP_NextState_filo_fir_dreg0_i
b0000000000001000 TOP_NextState_filo_fir_dreg0_q
b0000000000000100 TOP_NextState_filo_fir_dreg1_i
b0000000000001000 TOP_NextState_filo_fir_dreg1_q
b0000000000000100 TOP_NextState_filo_fir_dreg2_i
b0000000000001000 TOP_NextState_filo_fir_dreg2_q
b0000000000000100 TOP_NextState_filo_fir_dreg3_i
b0000000000001000 TOP_NextState_filo_fir_dreg3_q
b0000000000100000 TOP_NextState_dsp48_dsp48_srl1_i
b0000000001000000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000011100 TOP_NextState_dsp48_dsp48_srl2_i
b0000000000111000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000011000 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000110000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000010100 TOP_NextState_dsp48_dsp48_srl4_i
b0000000000101000 TOP_NextState_dsp48_dsp48_srl4_q
b0000000000010000 TOP_NextState_dsp48_dsp48_srl5_i
b0000000000100000 TOP_NextState_dsp48_dsp48_srl5_q
b0000000000001100 TOP_NextState_dsp48_dsp48_srl6_i
b0000000000011000 TOP_NextState_dsp48_dsp48_srl6_q
b0000000000000000000011100 TOP_NextState_fir_fir_areg20_i
b0000000000000000000111000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000011000 TOP_NextState_fir_fir_areg21_i
b0000000000000000000110000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000010000 TOP_NextState_fir_fir_areg22_i
b0000000000000000000100000 TOP_NextState_fir_fir_areg22_q
b0000000000000000000001000 TOP_NextState_fir_fir_areg23_i
b0000000000000000000010000 TOP_NextState_fir_fir_areg23_q
b0000000000000000000011000 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000110000 TOP_NextState_fir_fir_adreg0_q
b0000000000000000000010100 TOP_NextState_fir_fir_adreg1_i
b0000000000000000000101000 TOP_NextState_fir_fir_adreg1_q
b0000000000000000000001100 TOP_NextState_fir_fir_adreg2_i
b0000000000000000000011000 TOP_NextState_fir_fir_adreg2_q
b0000000000000000000000100 TOP_NextState_fir_fir_adreg3_i
b0000000000000000000001000 TOP_NextState_fir_fir_adreg3_q
b0000000000000000000000000000000000001010000 TOP_NextState_fir_fir_mreg0_i
b0000000000000000000000000000000000010100000 TOP_NextState_fir_fir_mreg0_q
b0000000000000000000000000000000000010000000 TOP_NextState_fir_fir_mreg1_i
b0000000000000000000000000000000000100000000 TOP_NextState_fir_fir_mreg1_q
b0000000000000000000000000000000000001100000 TOP_NextState_fir_fir_mreg2_i
b0000000000000000000000000000000000011000000 TOP_NextState_fir_fir_mreg2_q
b000000000000000000000000000000000000000001000000 TOP_NextState_fir_fir_preg0_i
b000000000000000000000000000000000000000010000000 TOP_NextState_fir_fir_preg0_q
b000000000000000000000000000000000000000010010000 TOP_NextState_fir_fir_preg1_i
b000000000000000000000000000000000000000100100000 TOP_NextState_fir_fir_preg1_q
b000000000000000000000000000000000000000010010000 TOP_NextState_fir_fir_preg2_i
b000000000000000000000000000000000000000100100000 TOP_NextState_fir_fir_preg2_q
b000000000000000000000000000000000000000000110000 TOP_NextState_fir_fir_preg3_i
b000000000000000000000000000000000000000001100000 TOP_NextState_fir_fir_preg3_q
b000000000000000000001001 TOP_NextState_ob_iq_i
b000000000000000000010010 TOP_NextState_ob_iq_q
#37000
0TOP_Control_Clock
#37001
b0000000000100100 TOP_Inputs_iIQ_i
b0000000001001000 TOP_Inputs_iIQ_q
b0000000000100100 TOP_Internals_ib_iq_i
b0000000001001000 TOP_Internals_ib_iq_q
b0000000000100000 TOP_Internals_ramd_din0_i
b0000000001000000 TOP_Internals_ramd_din0_q
b0000000000010000 TOP_Internals_ramd_din1_i
b0000000000100000 TOP_Internals_ramd_din1_q
b0000000000010000 TOP_Internals_ramd_dout0_i
b0000000000100000 TOP_Internals_ramd_dout0_q
b000000000000000000000000000000000000000001110000 TOP_Internals_dsp48_p0_i
b000000000000000000000000000000000000000011100000 TOP_Internals_dsp48_p0_q
b000000000000000000000000000000000000000100010000 TOP_Internals_dsp48_p1_i
b000000000000000000000000000000000000001000100000 TOP_Internals_dsp48_p1_q
b000000000000000000000000000000000000000101110000 TOP_Internals_dsp48_p2_i
b000000000000000000000000000000000000001011100000 TOP_Internals_dsp48_p2_q
b000000000000000000000000000000000000000100100000 TOP_Internals_dsp48_p3_i
b000000000000000000000000000000000000001001000000 TOP_Internals_dsp48_p3_q
b000000000000000000000000000000000000000001110000 TOP_Internals_dsp48_pcout0_i
b000000000000000000000000000000000000000011100000 TOP_Internals_dsp48_pcout0_q
b000000000000000000000000000000000000000100010000 TOP_Internals_dsp48_pcout1_i
b000000000000000000000000000000000000001000100000 TOP_Internals_dsp48_pcout1_q
b000000000000000000000000000000000000000101110000 TOP_Internals_dsp48_pcout2_i
b000000000000000000000000000000000000001011100000 TOP_Internals_dsp48_pcout2_q
b000000000000000000000000000000000000000100100000 TOP_Internals_dsp48_pcout3_i
b000000000000000000000000000000000000001001000000 TOP_Internals_dsp48_pcout3_q
b000000000000000000000000100000 TOP_Internals_dsp48_a0_i
b000000000000000000000001000000 TOP_Internals_dsp48_a0_q
b000000000000000000000000011100 TOP_Internals_dsp48_a1_i
b000000000000000000000000111000 TOP_Internals_dsp48_a1_q
b000000000000000000000000010100 TOP_Internals_dsp48_a2_i
b000000000000000000000000101000 TOP_Internals_dsp48_a2_q
b000000000000000000000000001100 TOP_Internals_dsp48_a3_i
b000000000000000000000000011000 TOP_Internals_dsp48_a3_q
b000000000000000000000000000000000000000001100000 TOP_Internals_dsp48_pcin1_i
b000000000000000000000000000000000000000011000000 TOP_Internals_dsp48_pcin1_q
b000000000000000000000000000000000000000011100000 TOP_Internals_dsp48_pcin2_i
b000000000000000000000000000000000000000111000000 TOP_Internals_dsp48_pcin2_q
b000000000000000000000000000000000000000100010000 TOP_Internals_dsp48_pcin3_i
b000000000000000000000000000000000000001000100000 TOP_Internals_dsp48_pcin3_q
b000000000000000000010010 TOP_NextState_dsp48_dsp48_result0_i
b000000000000000000100100 TOP_NextState_dsp48_dsp48_result0_q
b000000000000000000001001 TOP_NextState_dsp48_dsp48_result1_i
b000000000000000000010010 TOP_NextState_dsp48_dsp48_result1_q
b000000000000000000000100 TOP_NextState_dsp48_dsp48_result2_i
b000000000000000000001001 TOP_NextState_dsp48_dsp48_result2_q
b000000000000000000000010 TOP_NextState_dsp48_dsp48_result3_i
b000000000000000000000100 TOP_NextState_dsp48_dsp48_result3_q
b000000000000000000000001 TOP_NextState_dsp48_dsp48_result4_i
b000000000000000000000010 TOP_NextState_dsp48_dsp48_result4_q
b000000000000000000000001 TOP_NextState_dsp48_dsp48_result5_q
b0000000000100100 TOP_NextState_dsp48_dsp48_srl0_i
b0000000001001000 TOP_NextState_dsp48_dsp48_srl0_q
b0000000000000000000100000 TOP_NextState_fir_fir_areg10_i
b0000000000000000001000000 TOP_NextState_fir_fir_areg10_q
b0000000000000000000011100 TOP_NextState_fir_fir_areg11_i
b0000000000000000000111000 TOP_NextState_fir_fir_areg11_q
b0000000000000000000010100 TOP_NextState_fir_fir_areg12_i
b0000000000000000000101000 TOP_NextState_fir_fir_areg12_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg13_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg13_q
#38000
1TOP_Control_Clock
b000000000000000000001001 TOP_Outputs_oIQ_i
b000000000000000000010010 TOP_Outputs_oIQ_q
b0000000000010000 TOP_Internals_ramf_din_i
b0000000000100000 TOP_Internals_ramf_din_q
b0000000000001000 TOP_Internals_ramf_dout_i
b0000000000010000 TOP_Internals_ramf_dout_q
b0000000000001000 TOP_u_ram_filo_i_Outputs_DOUT
b0000000000001000 TOP_u_ram_filo_i_State_ram_out_r2
b0000000000010000 TOP_u_ram_filo_q_Outputs_DOUT
b0000000000010000 TOP_u_ram_filo_q_State_ram_out_r2
b111110111 TOP_State_main_main_c_cnt
b0000000000 TOP_State_main_main_d_cnt_masked
0TOP_State_main_main_d_cnt_rst
b0000000000 TOP_State_main_main_d_addr0
b0000000000 TOP_State_main_main_d_addr1
b0000000000 TOP_State_main_main_d_addr2
1TOP_State_filo_filo_way
b000001000 TOP_State_filo_filo_counter_inc
b111110111 TOP_State_filo_filo_counter_dec
b0000000000000100 TOP_State_filo_fir_dreg0_i
b0000000000001000 TOP_State_filo_fir_dreg0_q
b0000000000000100 TOP_State_filo_fir_dreg1_i
b0000000000001000 TOP_State_filo_fir_dreg1_q
b0000000000000100 TOP_State_filo_fir_dreg2_i
b0000000000001000 TOP_State_filo_fir_dreg2_q
b0000000000000100 TOP_State_filo_fir_dreg3_i
b0000000000001000 TOP_State_filo_fir_dreg3_q
b000000000000000000010010 TOP_State_dsp48_dsp48_result0_i
b000000000000000000100100 TOP_State_dsp48_dsp48_result0_q
b000000000000000000001001 TOP_State_dsp48_dsp48_result1_i
b000000000000000000010010 TOP_State_dsp48_dsp48_result1_q
b000000000000000000000100 TOP_State_dsp48_dsp48_result2_i
b000000000000000000001001 TOP_State_dsp48_dsp48_result2_q
b000000000000000000000010 TOP_State_dsp48_dsp48_result3_i
b000000000000000000000100 TOP_State_dsp48_dsp48_result3_q
b000000000000000000000001 TOP_State_dsp48_dsp48_result4_i
b000000000000000000000010 TOP_State_dsp48_dsp48_result4_q
b000000000000000000000001 TOP_State_dsp48_dsp48_result5_q
b0000000000100100 TOP_State_dsp48_dsp48_srl0_i
b0000000001001000 TOP_State_dsp48_dsp48_srl0_q
b0000000000100000 TOP_State_dsp48_dsp48_srl1_i
b0000000001000000 TOP_State_dsp48_dsp48_srl1_q
b0000000000011100 TOP_State_dsp48_dsp48_srl2_i
b0000000000111000 TOP_State_dsp48_dsp48_srl2_q
b0000000000011000 TOP_State_dsp48_dsp48_srl3_i
b0000000000110000 TOP_State_dsp48_dsp48_srl3_q
b0000000000010100 TOP_State_dsp48_dsp48_srl4_i
b0000000000101000 TOP_State_dsp48_dsp48_srl4_q
b0000000000010000 TOP_State_dsp48_dsp48_srl5_i
b0000000000100000 TOP_State_dsp48_dsp48_srl5_q
b0000000000001100 TOP_State_dsp48_dsp48_srl6_i
b0000000000011000 TOP_State_dsp48_dsp48_srl6_q
b0000000000000000000100000 TOP_State_fir_fir_areg10_i
b0000000000000000001000000 TOP_State_fir_fir_areg10_q
b0000000000000000000011100 TOP_State_fir_fir_areg11_i
b0000000000000000000111000 TOP_State_fir_fir_areg11_q
b0000000000000000000010100 TOP_State_fir_fir_areg12_i
b0000000000000000000101000 TOP_State_fir_fir_areg12_q
b0000000000000000000001100 TOP_State_fir_fir_areg13_i
b0000000000000000000011000 TOP_State_fir_fir_areg13_q
b0000000000000000000011100 TOP_State_fir_fir_areg20_i
b0000000000000000000111000 TOP_State_fir_fir_areg20_q
b0000000000000000000011000 TOP_State_fir_fir_areg21_i
b0000000000000000000110000 TOP_State_fir_fir_areg21_q
b0000000000000000000010000 TOP_State_fir_fir_areg22_i
b0000000000000000000100000 TOP_State_fir_fir_areg22_q
b0000000000000000000001000 TOP_State_fir_fir_areg23_i
b0000000000000000000010000 TOP_State_fir_fir_areg23_q
b0000000000000000000011000 TOP_State_fir_fir_adreg0_i
b0000000000000000000110000 TOP_State_fir_fir_adreg0_q
b0000000000000000000010100 TOP_State_fir_fir_adreg1_i
b0000000000000000000101000 TOP_State_fir_fir_adreg1_q
b0000000000000000000001100 TOP_State_fir_fir_adreg2_i
b0000000000000000000011000 TOP_State_fir_fir_adreg2_q
b0000000000000000000000100 TOP_State_fir_fir_adreg3_i
b0000000000000000000001000 TOP_State_fir_fir_adreg3_q
b0000000000000000000000000000000000001010000 TOP_State_fir_fir_mreg0_i
b0000000000000000000000000000000000010100000 TOP_State_fir_fir_mreg0_q
b0000000000000000000000000000000000010000000 TOP_State_fir_fir_mreg1_i
b0000000000000000000000000000000000100000000 TOP_State_fir_fir_mreg1_q
b0000000000000000000000000000000000001100000 TOP_State_fir_fir_mreg2_i
b0000000000000000000000000000000000011000000 TOP_State_fir_fir_mreg2_q
b000000000000000000000000000000000000000001000000 TOP_State_fir_fir_preg0_i
b000000000000000000000000000000000000000010000000 TOP_State_fir_fir_preg0_q
b000000000000000000000000000000000000000010010000 TOP_State_fir_fir_preg1_i
b000000000000000000000000000000000000000100100000 TOP_State_fir_fir_preg1_q
b000000000000000000000000000000000000000010010000 TOP_State_fir_fir_preg2_i
b000000000000000000000000000000000000000100100000 TOP_State_fir_fir_preg2_q
b000000000000000000000000000000000000000000110000 TOP_State_fir_fir_preg3_i
b000000000000000000000000000000000000000001100000 TOP_State_fir_fir_preg3_q
b000000000000000000001001 TOP_State_ob_iq_i
b000000000000000000010010 TOP_State_ob_iq_q
#38001
b0000000000010000 TOP_u_ram_filo_i_Inputs_DIN
b0000000000001100 TOP_u_ram_filo_i_NextState_ram_out_r2
b0000000000100000 TOP_u_ram_filo_q_Inputs_DIN
b0000000000011000 TOP_u_ram_filo_q_NextState_ram_out_r2
b111110110 TOP_NextState_main_main_c_cnt
b0000000001 TOP_NextState_main_main_d_cnt
1TOP_NextState_main_main_d_cnt_rst
0TOP_NextState_filo_filo_way
b000001001 TOP_NextState_filo_filo_counter_inc
b111110110 TOP_NextState_filo_filo_counter_dec
b0000000000001000 TOP_NextState_filo_fir_dreg0_i
b0000000000010000 TOP_NextState_filo_fir_dreg0_q
b0000000000001000 TOP_NextState_filo_fir_dreg1_i
b0000000000010000 TOP_NextState_filo_fir_dreg1_q
b0000000000001000 TOP_NextState_filo_fir_dreg2_i
b0000000000010000 TOP_NextState_filo_fir_dreg2_q
b0000000000001000 TOP_NextState_filo_fir_dreg3_i
b0000000000010000 TOP_NextState_filo_fir_dreg3_q
b0000000000100100 TOP_NextState_dsp48_dsp48_srl1_i
b0000000001001000 TOP_NextState_dsp48_dsp48_srl1_q
b0000000000100000 TOP_NextState_dsp48_dsp48_srl2_i
b0000000001000000 TOP_NextState_dsp48_dsp48_srl2_q
b0000000000011100 TOP_NextState_dsp48_dsp48_srl3_i
b0000000000111000 TOP_NextState_dsp48_dsp48_srl3_q
b0000000000011000 TOP_NextState_dsp48_dsp48_srl4_i
b0000000000110000 TOP_NextState_dsp48_dsp48_srl4_q
b0000000000010100 TOP_NextState_dsp48_dsp48_srl5_i
b0000000000101000 TOP_NextState_dsp48_dsp48_srl5_q
b0000000000010000 TOP_NextState_dsp48_dsp48_srl6_i
b0000000000100000 TOP_NextState_dsp48_dsp48_srl6_q
b0000000000000000000100000 TOP_NextState_fir_fir_areg20_i
b0000000000000000001000000 TOP_NextState_fir_fir_areg20_q
b0000000000000000000011100 TOP_NextState_fir_fir_areg21_i
b0000000000000000000111000 TOP_NextState_fir_fir_areg21_q
b0000000000000000000010100 TOP_NextState_fir_fir_areg22_i
b0000000000000000000101000 TOP_NextState_fir_fir_areg22_q
b0000000000000000000001100 TOP_NextState_fir_fir_areg23_i
b0000000000000000000011000 TOP_NextState_fir_fir_areg23_q
b0000000000000000000011100 TOP_NextState_fir_fir_adreg0_i
b0000000000000000000111000 TOP_NextState_fir_fir_adreg0_q
b0000000000000000000011000 TOP_NextState_fir_fir_adreg1_i
b0000000000000000000110000 TOP_NextState_fir_fir_adreg1_q
b0000000000000000000010000 TOP_NextState_fir_fir_adreg2_i
b0000000000000000000100000 TOP_NextState_fir_fir_adreg2_q
b0000000000000000000001000 TOP_NextState_fir_fir_adreg3_i
b0000000000000000000010000 TOP_NextState_fir_fir_adreg3_q
b0000000000000000000000000000000000001100000 TOP_NextState_fir_fir_mreg0_i
b0000000000000000000000000000000000011000000 TOP_NextState_fir_fir_mreg0_q
b0000000000000000000000000000000000010100000 TOP_NextState_fir_fir_mreg1_i
b0000000000000000000000000000000000101000000 TOP_NextState_fir_fir_mreg1_q
b0000000000000000000000000000000000010010000 TOP_NextState_fir_fir_mreg2_i
b0000000000000000000000000000000000100100000 TOP_NextState_fir_fir_mreg2_q
b0000000000000000000000000000000000001000000 TOP_NextState_fir_fir_mreg3_i
b0000000000000000000000000000000000010000000 TOP_NextState_fir_fir_mreg3_q
b000000000000000000000000000000000000000001010000 TOP_NextState_fir_fir_preg0_i
b000000000000000000000000000000000000000010100000 TOP_NextState_fir_fir_preg0_q
b000000000000000000000000000000000000000011000000 TOP_NextState_fir_fir_preg1_i
b000000000000000000000000000000000000000110000000 TOP_NextState_fir_fir_preg1_q
b000000000000000000000000000000000000000011110000 TOP_NextState_fir_fir_preg2_i
b000000000000000000000000000000000000000111100000 TOP_NextState_fir_fir_preg2_q
b000000000000000000000000000000000000000010010000 TOP_NextState_fir_fir_preg3_i
b000000000000000000000000000000000000000100100000 TOP_NextState_fir_fir_preg3_q
b000000000000000000010010 TOP_NextState_ob_iq_i
b000000000000000000100100 TOP_NextState_ob_iq_q
#39000
0TOP_Control_Clock
