// Seed: 1837560807
module module_0 (
    output wor id_0,
    input supply1 id_1,
    output tri id_2,
    output tri id_3
);
  wire id_5;
  wire id_6;
  assign id_5 = id_5;
  assign id_6 = id_1;
endmodule
module module_1 #(
    parameter id_11 = 32'd93,
    parameter id_5  = 32'd5
) (
    input supply0 id_0,
    input wand id_1,
    output wand id_2,
    output tri0 id_3,
    input wor id_4,
    input tri0 _id_5,
    input wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    input supply0 _id_11,
    output supply1 id_12
);
  logic [id_5 : id_11  ==  -1 'b0] id_14, id_15 = -1;
  module_0 modCall_1 (
      id_12,
      id_4,
      id_2,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
