Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Sep  4 13:26:21 2020
| Host         : DESKTOP-64JSPKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bwt_design_wrapper_timing_summary_routed.rpt -pb bwt_design_wrapper_timing_summary_routed.pb -rpx bwt_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bwt_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.403        0.000                      0                 3937        0.055        0.000                      0                 3937        4.020        0.000                       0                  1939  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.403        0.000                      0                 3937        0.055        0.000                      0                 3937        4.020        0.000                       0                  1939  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 1.091ns (16.689%)  route 5.446ns (83.311%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651     2.945    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=160, routed)         4.405     7.806    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/sel0[0]
    SLICE_X36Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.930 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[16]_i_6/O
                         net (fo=1, routed)           0.000     7.930    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[16]_i_6_n_0
    SLICE_X36Y106        MUXF7 (Prop_muxf7_I1_O)      0.214     8.144 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[16]_i_3/O
                         net (fo=1, routed)           1.041     9.185    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[16]_i_3_n_0
    SLICE_X34Y106        LUT5 (Prop_lut5_I2_O)        0.297     9.482 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     9.482    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/reg_data_out[16]
    SLICE_X34Y106        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.654    12.833    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y106        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y106        FDRE (Setup_fdre_C_D)        0.077    12.885    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.885    
                         arrival time                          -9.482    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.633ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.309ns  (logic 1.096ns (17.373%)  route 5.213ns (82.627%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651     2.945    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=160, routed)         4.236     7.637    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/sel0[0]
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.124     7.761 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[22]_i_6/O
                         net (fo=1, routed)           0.000     7.761    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[22]_i_6_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217     7.978 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[22]_i_3/O
                         net (fo=1, routed)           0.976     8.955    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[22]_i_3_n_0
    SLICE_X34Y106        LUT5 (Prop_lut5_I2_O)        0.299     9.254 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     9.254    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X34Y106        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.654    12.833    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y106        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y106        FDRE (Setup_fdre_C_D)        0.079    12.887    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         12.887    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  3.633    

Slack (MET) :             3.759ns  (required time - arrival time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 1.091ns (17.639%)  route 5.094ns (82.361%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651     2.945    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y91         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=160, routed)         4.129     7.530    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/sel0[0]
    SLICE_X34Y109        LUT6 (Prop_lut6_I4_O)        0.124     7.654 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[19]_i_6/O
                         net (fo=1, routed)           0.000     7.654    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[19]_i_6_n_0
    SLICE_X34Y109        MUXF7 (Prop_muxf7_I1_O)      0.214     7.868 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[19]_i_3/O
                         net (fo=1, routed)           0.965     8.833    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[19]_i_3_n_0
    SLICE_X34Y106        LUT5 (Prop_lut5_I2_O)        0.297     9.130 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     9.130    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X34Y106        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.654    12.833    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y106        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X34Y106        FDRE (Setup_fdre_C_D)        0.081    12.889    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  3.759    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 0.580ns (10.394%)  route 5.000ns (89.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.646     2.940    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.037     4.433    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aresetn
    SLICE_X38Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.557 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/axi_awready_i_1/O
                         net (fo=601, routed)         3.963     8.520    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/ARESET
    SLICE_X46Y105        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.652    12.831    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X46Y105        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.129    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X46Y105        FDRE (Setup_fdre_C_R)       -0.524    12.282    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[154]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.580ns (10.380%)  route 5.007ns (89.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.646     2.940    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.037     4.433    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aresetn
    SLICE_X38Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.557 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/axi_awready_i_1/O
                         net (fo=601, routed)         3.970     8.527    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/ARESET
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[154]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651    12.830    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[154]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X47Y108        FDRE (Setup_fdre_C_R)       -0.429    12.376    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[154]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[155]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.580ns (10.380%)  route 5.007ns (89.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.646     2.940    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.037     4.433    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aresetn
    SLICE_X38Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.557 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/axi_awready_i_1/O
                         net (fo=601, routed)         3.970     8.527    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/ARESET
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[155]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651    12.830    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[155]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X47Y108        FDRE (Setup_fdre_C_R)       -0.429    12.376    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[155]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[187]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.580ns (10.380%)  route 5.007ns (89.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.646     2.940    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.037     4.433    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aresetn
    SLICE_X38Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.557 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/axi_awready_i_1/O
                         net (fo=601, routed)         3.970     8.527    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/ARESET
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[187]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651    12.830    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[187]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X47Y108        FDRE (Setup_fdre_C_R)       -0.429    12.376    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[187]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[188]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.580ns (10.380%)  route 5.007ns (89.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.646     2.940    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.037     4.433    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aresetn
    SLICE_X38Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.557 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/axi_awready_i_1/O
                         net (fo=601, routed)         3.970     8.527    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/ARESET
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[188]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651    12.830    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[188]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X47Y108        FDRE (Setup_fdre_C_R)       -0.429    12.376    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[188]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[90]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.580ns (10.380%)  route 5.007ns (89.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.646     2.940    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.037     4.433    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aresetn
    SLICE_X38Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.557 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/axi_awready_i_1/O
                         net (fo=601, routed)         3.970     8.527    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/ARESET
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[90]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651    12.830    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[90]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X47Y108        FDRE (Setup_fdre_C_R)       -0.429    12.376    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[90]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.849    

Slack (MET) :             3.849ns  (required time - arrival time)
  Source:                 bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[91]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.587ns  (logic 0.580ns (10.380%)  route 5.007ns (89.620%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.646     2.940    bwt_design_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y85         FDRE                                         r  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 f  bwt_design_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=9, routed)           1.037     4.433    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aresetn
    SLICE_X38Y91         LUT1 (Prop_lut1_I0_O)        0.124     4.557 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/axi_awready_i_1/O
                         net (fo=601, routed)         3.970     8.527    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/ARESET
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[91]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        1.651    12.830    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X47Y108        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[91]/C
                         clock pessimism              0.129    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X47Y108        FDRE (Setup_fdre_C_R)       -0.429    12.376    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[91]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.527    
  -------------------------------------------------------------------
                         slack                                  3.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.962%)  route 0.141ns (43.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.641     0.977    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.141     1.259    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[18]
    SLICE_X33Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.304 r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=2, routed)           0.000     1.304    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X33Y99         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.826     1.192    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y99         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[175]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.243%)  route 0.295ns (69.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.557     0.893    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y97         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg3_reg[15]/Q
                         net (fo=2, routed)           0.295     1.316    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/D[175]
    SLICE_X33Y102        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[175]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.912     1.278    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X33Y102        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[175]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.018     1.261    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[175]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.255%)  route 0.145ns (43.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.641     0.977    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/axi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.145     1.263    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[15]
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.308 r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=2, routed)           0.000     1.308    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X33Y98         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.826     1.192    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y98         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y98         FDRE (Hold_fdre_C_D)         0.092     1.249    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[77]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.249ns (45.924%)  route 0.293ns (54.076%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.557     0.893    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[77]/Q
                         net (fo=1, routed)           0.293     1.334    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string__0[77]
    SLICE_X38Y100        LUT3 (Prop_lut3_I1_O)        0.101     1.435 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char[77]_i_1/O
                         net (fo=1, routed)           0.000     1.435    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char[77]_i_1_n_0
    SLICE_X38Y100        FDSE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.911     1.277    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X38Y100        FDSE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[77]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDSE (Hold_fdse_C_D)         0.131     1.373    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[77]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg8_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.325%)  route 0.184ns (56.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.639     0.975    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y101        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg8_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg8_reg[31]/Q
                         net (fo=2, routed)           0.184     1.300    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/D[31]
    SLICE_X45Y99         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.825     1.191    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X45Y99         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.075     1.231    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[68]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.925%)  route 0.151ns (54.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.639     0.975    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X40Y100        FDSE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDSE (Prop_fdse_C_Q)         0.128     1.103 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[68]/Q
                         net (fo=1, routed)           0.151     1.254    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_wire15[4]
    SLICE_X40Y98         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.825     1.191    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y98         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X40Y98         FDRE (Hold_fdre_C_D)         0.025     1.181    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg15_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.946%)  route 0.114ns (47.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.557     0.893    bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  bwt_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.114     1.134    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y91         SRLC32E                                      r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.824     1.190    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.039    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.569%)  route 0.175ns (55.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.656     0.992    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.175     1.308    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y100        SRL16E                                       r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.931     1.297    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.268     1.029    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.212    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[255]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg10_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.283%)  route 0.175ns (57.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.638     0.974    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/s00_axi_aclk
    SLICE_X48Y101        FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[255]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/output_string_char_reg[255]/Q
                         net (fo=1, routed)           0.175     1.277    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_wire10[31]
    SLICE_X49Y98         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg10_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.825     1.191    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y98         FDRE                                         r  bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg10_reg[31]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y98         FDRE (Hold_fdre_C_D)         0.017     1.173    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/slv_reg10_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.553     0.889    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y83         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y83         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.052     1.082    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X32Y83         LUT5 (Prop_lut5_I3_O)        0.045     1.127 r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.127    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X32Y83         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    bwt_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1939, routed)        0.818     1.184    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X32Y83         FDRE                                         r  bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.282     0.902    
    SLICE_X32Y83         FDRE (Hold_fdre_C_D)         0.121     1.023    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { bwt_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  bwt_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y90    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y91    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y90    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y89    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y89    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y89    bwt_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y92    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[170]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y96    bwt_design_i/bwt_ip_0/inst/bwt_ip_v2_0_S00_AXI_inst/bwt_top_inst/input_string_reg[171]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y96    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    bwt_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



