Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 13 20:53:02 2025
| Host         : DESKTOP-RBHFTC6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file tdc_top_control_sets_placed.rpt
| Design       : tdc_top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           15 |
| No           | No                    | Yes                    |              32 |            8 |
| No           | Yes                   | No                     |            3088 |          755 |
| Yes          | No                    | No                     |              41 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |           Enable Signal          |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  decode_inst/latch2bin_inst1/CLK |                                  |                                               |                2 |              9 |         4.50 |
|  decode_inst/latch2bin_inst2/CLK |                                  |                                               |                3 |              9 |         3.00 |
|  clk_wiz_0_inst/inst/clk_out1    |                                  | decode_inst/latch2bin_inst1/bin[8]_i_1_n_0    |                2 |              9 |         4.50 |
|  clk_wiz_0_inst/inst/clk_out1    |                                  | decode_inst/latch2bin_inst2/bin[8]_i_1__0_n_0 |                2 |              9 |         4.50 |
|  clk_wiz_0_inst/inst/clk_out1    | decode_inst/latch2bin_inst2/E[0] |                                               |                2 |              9 |         4.50 |
|  clk_wiz_0_inst/inst/clk_out1    |                                  | reset_sync0                                   |                8 |             32 |         4.00 |
|  clk_wiz_0_inst/inst/clk_out1    | realtime_for_coarse[31]_i_1_n_0  |                                               |                6 |             32 |         5.33 |
|  clk_wiz_0_inst/inst/clk_out1    |                                  |                                               |               10 |             35 |         3.50 |
|  valid_for_bubble_fix_BUFG       |                                  | reset_IBUF                                    |              127 |            512 |         4.03 |
|  valid_for_latch2bin_BUFG        |                                  | reset_IBUF                                    |              126 |            512 |         4.06 |
|  clk_wiz_0_inst/inst/clk_out1    |                                  | reset_IBUF                                    |              498 |           2046 |         4.11 |
+----------------------------------+----------------------------------+-----------------------------------------------+------------------+----------------+--------------+


