Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: manage.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "manage.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "manage"
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : manage
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/az_cad/Main-project/HSG.vhd" in Library work.
Architecture behavioral of Entity hsg is up to date.
Compiling vhdl file "D:/az_cad/Main-project/VSG.vhd" in Library work.
Architecture behavioral of Entity vsg is up to date.
Compiling vhdl file "D:/az_cad/Main-project/CG.vhd" in Library work.
Entity <cg> compiled.
Entity <cg> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/az_cad/Main-project/myDCM.vhd" in Library work.
Architecture behavioral of Entity mydcm is up to date.
Compiling vhdl file "D:/az_cad/Main-project/VGA1.vhd" in Library work.
Entity <vga1> compiled.
Entity <vga1> (Architecture <behavioral>) compiled.
Compiling vhdl file "D:/az_cad/Main-project/manage.vhd" in Library work.
Entity <manage> compiled.
Entity <manage> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <manage> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <myDCM> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <VGA1> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600

Analyzing hierarchy for entity <VGA1> in library <work> (architecture <behavioral>) with generics.
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768

Analyzing hierarchy for entity <HSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600

Analyzing hierarchy for entity <VSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600

Analyzing hierarchy for entity <CG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600

Analyzing hierarchy for entity <HSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768

Analyzing hierarchy for entity <VSG> in library <work> (architecture <behavioral>) with generics.
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <manage> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "D:/az_cad/Main-project/manage.vhd" line 60: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'myDCM'.
WARNING:Xst:753 - "D:/az_cad/Main-project/manage.vhd" line 60: Unconnected output port 'LOCKED_OUT' of component 'myDCM'.
Entity <manage> analyzed. Unit <manage> generated.

Analyzing Entity <myDCM> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <myDCM>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKFX_MULTIPLY =  9" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKIN_PERIOD =  25.0000000000000000" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <myDCM>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <myDCM>.
Entity <myDCM> analyzed. Unit <myDCM> generated.

Analyzing generic Entity <VGA1.1> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
Entity <VGA1.1> analyzed. Unit <VGA1.1> generated.

Analyzing generic Entity <HSG.1> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
Entity <HSG.1> analyzed. Unit <HSG.1> generated.

Analyzing generic Entity <VSG.1> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
Entity <VSG.1> analyzed. Unit <VSG.1> generated.

Analyzing generic Entity <CG> in library <work> (Architecture <behavioral>).
	h_bp = 88
	h_fp = 40
	h_sp = 128
	h_va = 800
	v_bp = 23
	v_fp = 1
	v_sp = 4
	v_va = 600
WARNING:Xst:819 - "D:/az_cad/Main-project/CG.vhd" line 51: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <mid_start_x>, <mid_end_x>, <mid_start_y>, <mid_end_y>, <left_start_x>, <left_end_x>, <left_start_y>, <toleracket>, <right_start_x>, <right_end_x>, <right_start_y>, <a>
WARNING:Xst:819 - "D:/az_cad/Main-project/CG.vhd" line 134: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <PushButton>
INFO:Xst:2679 - Register <default_v> in unit <CG> has a constant value of 10 during circuit operation. The register is replaced by logic.
Entity <CG> analyzed. Unit <CG> generated.

Analyzing generic Entity <VGA1.2> in library <work> (Architecture <behavioral>).
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768
Entity <VGA1.2> analyzed. Unit <VGA1.2> generated.

Analyzing generic Entity <HSG.2> in library <work> (Architecture <behavioral>).
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768
Entity <HSG.2> analyzed. Unit <HSG.2> generated.

Analyzing generic Entity <VSG.2> in library <work> (Architecture <behavioral>).
	h_bp = 144
	h_fp = 24
	h_sp = 136
	h_va = 1024
	v_bp = 29
	v_fp = 3
	v_sp = 6
	v_va = 768
Entity <VSG.2> analyzed. Unit <VSG.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <HSG_1>.
    Related source file is "D:/az_cad/Main-project/HSG.vhd".
    Found 1-bit register for signal <HS>.
    Found 32-bit register for signal <XC>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <HS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <HSG_1> synthesized.


Synthesizing Unit <VSG_1>.
    Related source file is "D:/az_cad/Main-project/VSG.vhd".
    Found 32-bit register for signal <YC>.
    Found 1-bit register for signal <VS>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <VS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VSG_1> synthesized.


Synthesizing Unit <CG>.
    Related source file is "D:/az_cad/Main-project/CG.vhd".
WARNING:Xst:653 - Signal <toleracket> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000100101100.
WARNING:Xst:653 - Signal <right_start_x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001111101001.
WARNING:Xst:1780 - Signal <right_end_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <right_end_x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000001111111000.
WARNING:Xst:653 - Signal <max_v> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001111000.
WARNING:Xst:653 - Signal <left_start_x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000011011000.
WARNING:Xst:1780 - Signal <left_end_y> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <left_end_x> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000011100111.
WARNING:Xst:737 - Found 32-bit latch for signal <right_start_y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <left_start_y>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <a_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit adder for signal <cntr$addsub0000> created at line 139.
    Found 32-bit 4-to-1 multiplexer for signal <left_start_y$mux0002> created at line 147.
    Found 32-bit addsub for signal <left_start_y$share0000> created at line 147.
    Found 32-bit register for signal <mid_end_x>.
    Found 32-bit adder for signal <mid_end_x$addsub0000> created at line 72.
    Found 32-bit register for signal <mid_end_y>.
    Found 32-bit adder for signal <mid_end_y$addsub0000> created at line 74.
    Found 32-bit register for signal <mid_start_x>.
    Found 32-bit adder for signal <mid_start_x$addsub0000> created at line 71.
    Found 32-bit comparator greater for signal <mid_start_x$cmp_gt0001> created at line 112.
    Found 32-bit comparator less for signal <mid_start_x$cmp_lt0000> created at line 95.
    Found 32-bit register for signal <mid_start_y>.
    Found 32-bit adder for signal <mid_start_y$addsub0000> created at line 73.
    Found 32-bit adder for signal <o_color$add0000> created at line 53.
    Found 32-bit adder for signal <o_color$add0001> created at line 53.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0000> created at line 60.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0001> created at line 60.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0002> created at line 53.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0003> created at line 53.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0004> created at line 53.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0005> created at line 53.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0006> created at line 53.
    Found 32-bit comparator greater for signal <o_color$cmp_gt0007> created at line 53.
    Found 32-bit comparator less for signal <o_color$cmp_lt0000> created at line 60.
    Found 32-bit comparator less for signal <o_color$cmp_lt0001> created at line 60.
    Found 32-bit comparator less for signal <o_color$cmp_lt0002> created at line 53.
    Found 32-bit comparator less for signal <o_color$cmp_lt0003> created at line 53.
    Found 32-bit comparator less for signal <o_color$cmp_lt0004> created at line 53.
    Found 32-bit comparator less for signal <o_color$cmp_lt0005> created at line 53.
    Found 32-bit comparator less for signal <o_color$cmp_lt0006> created at line 53.
    Found 32-bit comparator less for signal <o_color$cmp_lt0007> created at line 53.
    Found 32-bit comparator greater for signal <right_start_y$cmp_lt0000> created at line 140.
    Found 32-bit 4-to-1 multiplexer for signal <right_start_y$mux0002> created at line 153.
    Found 32-bit addsub for signal <right_start_y$share0000> created at line 153.
    Found 32-bit register for signal <v_x>.
    Found 32-bit adder for signal <v_x$add0000> created at line 118.
    Found 32-bit adder for signal <v_x$addsub0000> created at line 101.
    Found 32-bit comparator greater for signal <v_x$cmp_gt0000> created at line 76.
    Found 32-bit comparator greater for signal <v_x$cmp_gt0001> created at line 76.
    Found 32-bit comparator greater for signal <v_x$cmp_gt0002> created at line 81.
    Found 32-bit comparator greater for signal <v_x$cmp_gt0003> created at line 101.
    Found 32-bit comparator less for signal <v_x$cmp_lt0000> created at line 76.
    Found 32-bit comparator less for signal <v_x$cmp_lt0001> created at line 81.
    Found 32-bit comparator less for signal <v_x$cmp_lt0002> created at line 81.
    Found 32-bit comparator less for signal <v_x$cmp_lt0003> created at line 118.
    Found 32-bit 8-to-1 multiplexer for signal <v_x$mux0002>.
    Found 32-bit subtractor for signal <v_x$sub0001> created at line 101.
    Found 32-bit register for signal <v_y>.
    Found 32-bit 8-to-1 multiplexer for signal <v_y$mux0002>.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred  12 Adder/Subtractor(s).
	inferred  27 Comparator(s).
	inferred 128 Multiplexer(s).
Unit <CG> synthesized.


Synthesizing Unit <HSG_2>.
    Related source file is "D:/az_cad/Main-project/HSG.vhd".
    Found 1-bit register for signal <HS>.
    Found 32-bit register for signal <XC>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <HS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <HSG_2> synthesized.


Synthesizing Unit <VSG_2>.
    Related source file is "D:/az_cad/Main-project/VSG.vhd".
    Found 32-bit register for signal <YC>.
    Found 1-bit register for signal <VS>.
    Found 32-bit up counter for signal <cntr>.
    Found 32-bit comparator less for signal <VS$cmp_lt0000> created at line 40.
    Summary:
	inferred   1 Counter(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <VSG_2> synthesized.


Synthesizing Unit <myDCM>.
    Related source file is "D:/az_cad/Main-project/myDCM.vhd".
Unit <myDCM> synthesized.


Synthesizing Unit <VGA1_1>.
    Related source file is "D:/az_cad/Main-project/VGA1.vhd".
Unit <VGA1_1> synthesized.


Synthesizing Unit <VGA1_2>.
    Related source file is "D:/az_cad/Main-project/VGA1.vhd".
Unit <VGA1_2> synthesized.


Synthesizing Unit <manage>.
    Related source file is "D:/az_cad/Main-project/manage.vhd".
WARNING:Xst:646 - Signal <clk20> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <manage> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 32-bit adder                                          : 18
 32-bit addsub                                         : 4
 32-bit subtractor                                     : 2
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 20
 1-bit register                                        : 4
 32-bit register                                       : 16
# Latches                                              : 6
 1-bit latch                                           : 2
 32-bit latch                                          : 4
# Comparators                                          : 58
 32-bit comparator greater                             : 28
 32-bit comparator less                                : 30
# Multiplexers                                         : 8
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block a_0.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch 0 hinder the constant cleaning in the block a_0.
   You should achieve better results by setting this init to 1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 32-bit adder                                          : 18
 32-bit addsub                                         : 4
 32-bit subtractor                                     : 2
# Counters                                             : 4
 32-bit up counter                                     : 4
# Registers                                            : 516
 Flip-Flops                                            : 516
# Latches                                              : 6
 1-bit latch                                           : 2
 32-bit latch                                          : 4
# Comparators                                          : 58
 32-bit comparator greater                             : 28
 32-bit comparator less                                : 30
# Multiplexers                                         : 8
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 8-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch Inst_myVGA1/Inst_CG/a_0 hinder the constant cleaning in the block manage.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch Inst_myVGA2/Inst_CG/a_0 hinder the constant cleaning in the block manage.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <Inst_myVGA1/Inst_CG/v_x_0> has a constant value of 0 in block <manage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_myVGA1/Inst_CG/v_y_0> has a constant value of 0 in block <manage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_myVGA2/Inst_CG/v_x_0> has a constant value of 0 in block <manage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Inst_myVGA2/Inst_CG/v_y_0> has a constant value of 0 in block <manage>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit manage : the following signal(s) form a combinatorial loop: Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<0>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<1>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<6>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_lut<0>, Inst_myVGA1/Inst_CG/cntr<2>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<7>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<3>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<4>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<2>, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<5>, Inst_myVGA1/Inst_CG/right_start_y_cmp_lt0000, Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<8>.
WARNING:Xst:2170 - Unit manage : the following signal(s) form a combinatorial loop: Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<0>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<7>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<6>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_lut<0>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<1>, Inst_myVGA2/Inst_CG/cntr<2>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<8>, Inst_myVGA2/Inst_CG/right_start_y_cmp_lt0000, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<3>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<4>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<2>, Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<5>.

Optimizing unit <manage> ...

Optimizing unit <HSG_1> ...

Optimizing unit <VSG_1> ...

Optimizing unit <HSG_2> ...

Optimizing unit <VSG_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block manage, actual ratio is 34.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 640
 Flip-Flops                                            : 640

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : manage.ngr
Top Level Output File Name         : manage
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 4692
#      GND                         : 1
#      INV                         : 84
#      LUT1                        : 262
#      LUT2                        : 1345
#      LUT3                        : 43
#      LUT3_D                      : 4
#      LUT4                        : 404
#      LUT4_L                      : 2
#      MULT_AND                    : 2
#      MUXCY                       : 1840
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 696
# FlipFlops/Latches                : 770
#      FD                          : 128
#      FDE                         : 124
#      FDR                         : 338
#      FDRS                        : 20
#      FDS                         : 30
#      LDE                         : 130
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 20
#      IBUF                        : 7
#      IBUFG                       : 1
#      OBUF                        : 12
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                     1189  out of   3584    33%  
 Number of Slice Flip Flops:            770  out of   7168    10%  
 Number of 4 input LUTs:               2144  out of   7168    29%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    141    14%  
 Number of GCLKs:                         7  out of      8    87%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                                                                            | Clock buffer(FF name)                      | Load  |
------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
Inst_myVGA1/Inst_VSG/VS1                                                                                                | BUFG                                       | 190   |
Inst_myVGA1/Inst_CG/a_0_cmp_eq0000(Inst_myVGA1/Inst_CG/a_0_cmp_eq00001:O)                                               | NONE(*)(Inst_myVGA1/Inst_CG/a_0)           | 2     |
Inst_myVGA2/Inst_VSG/VS1                                                                                                | BUFG                                       | 190   |
i_clk40                                                                                                                 | Inst_myDCM/DCM_INST:CLK0                   | 65    |
Inst_myVGA1/Inst_HSG/HS1                                                                                                | BUFG                                       | 65    |
i_clk40                                                                                                                 | Inst_myDCM/DCM_INST:CLKFX                  | 65    |
Inst_myVGA2/Inst_HSG/HS1                                                                                                | BUFG                                       | 65    |
Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>(Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>:O)| NONE(*)(Inst_myVGA2/Inst_CG/left_start_y_0)| 64    |
Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>(Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>:O)| NONE(*)(Inst_myVGA1/Inst_CG/left_start_y_0)| 64    |
------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.797ns (Maximum Frequency: 63.302MHz)
   Minimum input arrival time before clock: 8.953ns
   Maximum output required time after clock: 19.264ns
   Maximum combinational path delay: 9.396ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA1/Inst_VSG/VS1'
  Clock period: 11.417ns (frequency: 87.589MHz)
  Total number of paths / destination ports: 48694 / 390
-------------------------------------------------------------------------
Delay:               11.417ns (Levels of Logic = 37)
  Source:            Inst_myVGA1/Inst_CG/mid_end_y_0 (FF)
  Destination:       Inst_myVGA1/Inst_CG/v_x_2 (FF)
  Source Clock:      Inst_myVGA1/Inst_VSG/VS1 rising
  Destination Clock: Inst_myVGA1/Inst_VSG/VS1 rising

  Data Path: Inst_myVGA1/Inst_CG/mid_end_y_0 to Inst_myVGA1/Inst_CG/v_x_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.720   1.260  Inst_myVGA1/Inst_CG/mid_end_y_0 (Inst_myVGA1/Inst_CG/mid_end_y_0)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_lut<0> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<0> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<1> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<2> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<3> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<4> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<5> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<6> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<7> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<8> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<9> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<10> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<11> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<12> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<13> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<14> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<15> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<16> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<17> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<18> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<19> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<20> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<21> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<22> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<23> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<24> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<25> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<26> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<27> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<28> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<29> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<29>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<30> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<30>)
     MUXCY:CI->O           2   0.303   0.903  Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<31> (Inst_myVGA1/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<31>)
     LUT4:I3->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/v_x_mux0003221 (Inst_myVGA1/Inst_CG/v_x_mux0003221)
     MUXF5:I1->O           1   0.360   0.869  Inst_myVGA1/Inst_CG/v_x_mux000322_f5 (Inst_myVGA1/Inst_CG/v_x_mux000322)
     LUT3_D:I2->O         29   0.551   2.175  Inst_myVGA1/Inst_CG/v_x_mux000327 (Inst_myVGA1/Inst_CG/v_x_mux0003)
     LUT4:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Mmux_v_x_mux0002611 (Inst_myVGA1/Inst_CG/v_x_mux0002<9>)
     FDE:D                     0.203          Inst_myVGA1/Inst_CG/v_x_9
    ----------------------------------------
    Total                     11.417ns (6.210ns logic, 5.207ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA2/Inst_VSG/VS1'
  Clock period: 11.417ns (frequency: 87.589MHz)
  Total number of paths / destination ports: 48694 / 390
-------------------------------------------------------------------------
Delay:               11.417ns (Levels of Logic = 37)
  Source:            Inst_myVGA2/Inst_CG/mid_end_y_0 (FF)
  Destination:       Inst_myVGA2/Inst_CG/v_x_2 (FF)
  Source Clock:      Inst_myVGA2/Inst_VSG/VS1 rising
  Destination Clock: Inst_myVGA2/Inst_VSG/VS1 rising

  Data Path: Inst_myVGA2/Inst_CG/mid_end_y_0 to Inst_myVGA2/Inst_CG/v_x_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.720   1.260  Inst_myVGA2/Inst_CG/mid_end_y_0 (Inst_myVGA2/Inst_CG/mid_end_y_0)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_lut<0> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<0> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<1> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<2> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<3> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<4> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<5> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<6> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<7> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<8> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<9> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<10> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<11> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<12> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<13> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<14> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<15> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<16> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<17> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<18> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<19> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<20> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<21> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<22> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<23> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<24> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<25> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<26> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<27> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<28> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<29> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<29>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<30> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<30>)
     MUXCY:CI->O           2   0.303   0.903  Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<31> (Inst_myVGA2/Inst_CG/Mcompar_v_x_cmp_lt0002_cy<31>)
     LUT4:I3->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/v_x_mux0003221 (Inst_myVGA2/Inst_CG/v_x_mux0003221)
     MUXF5:I1->O           1   0.360   0.869  Inst_myVGA2/Inst_CG/v_x_mux000322_f5 (Inst_myVGA2/Inst_CG/v_x_mux000322)
     LUT3_D:I2->O         29   0.551   2.175  Inst_myVGA2/Inst_CG/v_x_mux000327 (Inst_myVGA2/Inst_CG/v_x_mux0003)
     LUT4:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mmux_v_x_mux0002611 (Inst_myVGA2/Inst_CG/v_x_mux0002<9>)
     FDE:D                     0.203          Inst_myVGA2/Inst_CG/v_x_9
    ----------------------------------------
    Total                     11.417ns (6.210ns logic, 5.207ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clk40'
  Clock period: 15.797ns (frequency: 63.302MHz)
  Total number of paths / destination ports: 3222 / 194
-------------------------------------------------------------------------
Delay:               7.021ns (Levels of Logic = 12)
  Source:            Inst_myVGA2/Inst_HSG/cntr_3 (FF)
  Destination:       Inst_myVGA2/Inst_HSG/HS (FF)
  Source Clock:      i_clk40 rising 2.3X
  Destination Clock: i_clk40 rising 2.3X

  Data Path: Inst_myVGA2/Inst_HSG/cntr_3 to Inst_myVGA2/Inst_HSG/HS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.720   1.256  Inst_myVGA2/Inst_HSG/cntr_3 (Inst_myVGA2/Inst_HSG/cntr_3)
     LUT1:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0>_rt (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<1> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<2> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<3> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<4> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<5> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<6> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<7> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<8> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.303   0.801  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<9> (Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<9>)
     INV:I->O              1   0.551   0.801  Inst_myVGA2/Inst_HSG/Mcompar_HS_cmp_lt0000_cy<9>_inv_INV_0 (Inst_myVGA2/Inst_HSG/HS_cmp_lt0000)
     FDR:R                     1.026          Inst_myVGA2/Inst_HSG/HS
    ----------------------------------------
    Total                      7.021ns (4.163ns logic, 2.858ns route)
                                       (59.3% logic, 40.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA1/Inst_HSG/HS1'
  Clock period: 6.957ns (frequency: 143.740MHz)
  Total number of paths / destination ports: 1614 / 97
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 11)
  Source:            Inst_myVGA1/Inst_VSG/cntr_2 (FF)
  Destination:       Inst_myVGA1/Inst_VSG/VS (FF)
  Source Clock:      Inst_myVGA1/Inst_HSG/HS1 rising
  Destination Clock: Inst_myVGA1/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA1/Inst_VSG/cntr_2 to Inst_myVGA1/Inst_VSG/VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.720   1.256  Inst_myVGA1/Inst_VSG/cntr_2 (Inst_myVGA1/Inst_VSG/cntr_2)
     LUT1:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>_rt (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.303   0.801  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8> (Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>)
     INV:I->O              1   0.551   0.801  Inst_myVGA1/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>_inv_INV_0 (Inst_myVGA1/Inst_VSG/VS_cmp_lt0000)
     FDR:R                     1.026          Inst_myVGA1/Inst_VSG/VS
    ----------------------------------------
    Total                      6.957ns (4.099ns logic, 2.858ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA2/Inst_HSG/HS1'
  Clock period: 6.957ns (frequency: 143.740MHz)
  Total number of paths / destination ports: 1615 / 97
-------------------------------------------------------------------------
Delay:               6.957ns (Levels of Logic = 11)
  Source:            Inst_myVGA2/Inst_VSG/cntr_1 (FF)
  Destination:       Inst_myVGA2/Inst_VSG/VS (FF)
  Source Clock:      Inst_myVGA2/Inst_HSG/HS1 rising
  Destination Clock: Inst_myVGA2/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA2/Inst_VSG/cntr_1 to Inst_myVGA2/Inst_VSG/VS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.720   1.256  Inst_myVGA2/Inst_VSG/cntr_1 (Inst_myVGA2/Inst_VSG/cntr_1)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_lut<0> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.303   0.801  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8> (Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>)
     INV:I->O              1   0.551   0.801  Inst_myVGA2/Inst_VSG/Mcompar_VS_cmp_lt0000_cy<8>_inv_INV_0 (Inst_myVGA2/Inst_VSG/VS_cmp_lt0000)
     FDR:R                     1.026          Inst_myVGA2/Inst_VSG/VS
    ----------------------------------------
    Total                      6.957ns (4.099ns logic, 2.858ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>'
  Clock period: 5.971ns (frequency: 167.476MHz)
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Delay:               5.971ns (Levels of Logic = 33)
  Source:            Inst_myVGA2/Inst_CG/left_start_y_0 (LATCH)
  Destination:       Inst_myVGA2/Inst_CG/left_start_y_31 (LATCH)
  Source Clock:      Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising
  Destination Clock: Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising

  Data Path: Inst_myVGA2/Inst_CG/left_start_y_0 to Inst_myVGA2/Inst_CG/left_start_y_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              5   0.633   1.260  Inst_myVGA2/Inst_CG/left_start_y_0 (Inst_myVGA2/Inst_CG/left_start_y_0)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_lut<0> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<0> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<1> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<2> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<3> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<4> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<5> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<6> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<7> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<8> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<9> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<10> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<11> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<12> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<13> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<14> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<15> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<16> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<17> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<18> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<19> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<20> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<21> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<22> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<23> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<24> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<25> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<26> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<27> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<28> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<29> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<30> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_xor<31> (Inst_myVGA2/Inst_CG/left_start_y_share0000<31>)
     LDE:D                     0.203          Inst_myVGA2/Inst_CG/left_start_y_31
    ----------------------------------------
    Total                      5.971ns (4.711ns logic, 1.260ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>'
  Clock period: 5.971ns (frequency: 167.476MHz)
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Delay:               5.971ns (Levels of Logic = 33)
  Source:            Inst_myVGA1/Inst_CG/left_start_y_0 (LATCH)
  Destination:       Inst_myVGA1/Inst_CG/left_start_y_31 (LATCH)
  Source Clock:      Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising
  Destination Clock: Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising

  Data Path: Inst_myVGA1/Inst_CG/left_start_y_0 to Inst_myVGA1/Inst_CG/left_start_y_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              5   0.633   1.260  Inst_myVGA1/Inst_CG/left_start_y_0 (Inst_myVGA1/Inst_CG/left_start_y_0)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_lut<0> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<0> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<1> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<2> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<3> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<4> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<5> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<6> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<7> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<8> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<9> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<10> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<11> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<12> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<13> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<14> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<15> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<16> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<17> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<18> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<19> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<20> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<21> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<22> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<23> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<24> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<25> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<26> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<27> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<28> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<29> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<30> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_xor<31> (Inst_myVGA1/Inst_CG/left_start_y_share0000<31>)
     LDE:D                     0.203          Inst_myVGA1/Inst_CG/left_start_y_31
    ----------------------------------------
    Total                      5.971ns (4.711ns logic, 1.260ns route)
                                       (78.9% logic, 21.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 4736 / 128
-------------------------------------------------------------------------
Offset:              8.953ns (Levels of Logic = 35)
  Source:            PushButton<0> (PAD)
  Destination:       Inst_myVGA2/Inst_CG/left_start_y_31 (LATCH)
  Destination Clock: Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising

  Data Path: PushButton<0> to Inst_myVGA2/Inst_CG/left_start_y_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  PushButton_0_IBUF (PushButton_0_IBUF)
     LUT4:I0->O           66   0.551   2.243  Inst_myVGA1/Inst_CG/left_start_y_cmp_eq00003 (Inst_myVGA1/Inst_CG/left_start_y_cmp_eq0000)
     LUT2:I1->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_lut<0> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<0> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<1> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<2> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<3> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<4> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<5> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<6> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<7> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<8> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<9> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<10> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<11> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<12> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<13> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<14> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<15> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<16> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<17> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<18> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<19> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<20> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<21> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<22> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<23> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<24> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<25> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<26> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<27> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<28> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<29> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<30> (Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Inst_myVGA2/Inst_CG/Maddsub_left_start_y_share0000_xor<31> (Inst_myVGA2/Inst_CG/left_start_y_share0000<31>)
     LDE:D                     0.203          Inst_myVGA2/Inst_CG/left_start_y_31
    ----------------------------------------
    Total                      8.953ns (5.450ns logic, 3.503ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 4736 / 128
-------------------------------------------------------------------------
Offset:              8.953ns (Levels of Logic = 35)
  Source:            PushButton<0> (PAD)
  Destination:       Inst_myVGA1/Inst_CG/left_start_y_31 (LATCH)
  Destination Clock: Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising

  Data Path: PushButton<0> to Inst_myVGA1/Inst_CG/left_start_y_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.821   1.260  PushButton_0_IBUF (PushButton_0_IBUF)
     LUT4:I0->O           66   0.551   2.243  Inst_myVGA1/Inst_CG/left_start_y_cmp_eq00003 (Inst_myVGA1/Inst_CG/left_start_y_cmp_eq0000)
     LUT2:I1->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_lut<0> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<0> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<1> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<2> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<3> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<4> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<5> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<6> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<7> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<8> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<9> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<10> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<11> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<12> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<13> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<14> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<15> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<16> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<17> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<18> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<19> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<20> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<21> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<22> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<23> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<24> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<25> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<26> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<27> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<28> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<29> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<30> (Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Inst_myVGA1/Inst_CG/Maddsub_left_start_y_share0000_xor<31> (Inst_myVGA1/Inst_CG/left_start_y_share0000<31>)
     LDE:D                     0.203          Inst_myVGA1/Inst_CG/left_start_y_31
    ----------------------------------------
    Total                      8.953ns (5.450ns logic, 3.503ns route)
                                       (60.9% logic, 39.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clk40'
  Total number of paths / destination ports: 5702 / 11
-------------------------------------------------------------------------
Offset:              17.353ns (Levels of Logic = 17)
  Source:            Inst_myVGA2/Inst_HSG/XC_3 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      i_clk40 rising 2.3X

  Data Path: Inst_myVGA2/Inst_HSG/XC_3 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.720   1.422  Inst_myVGA2/Inst_HSG/XC_3 (Inst_myVGA2/Inst_HSG/XC_3)
     LUT1:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<1>_rt (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<1> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<2> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<3> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<4> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<5> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<6> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<7> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<8> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<9> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.303   1.140  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<10> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0000_cy<10>)
     LUT4:I0->O            1   0.551   0.000  o_color<1>20_SW01 (o_color<1>20_SW0)
     MUXF5:I0->O           1   0.360   0.801  o_color<1>20_SW0_f5 (N109)
     MUXF5:S->O            1   0.621   0.996  o_color<1>20_f5 (o_color<1>20)
     LUT4:I1->O            1   0.551   0.996  o_color<1>149_SW0 (N97)
     LUT4:I1->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     17.353ns (10.864ns logic, 6.489ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA2/Inst_HSG/HS1'
  Total number of paths / destination ports: 3511 / 11
-------------------------------------------------------------------------
Offset:              17.087ns (Levels of Logic = 18)
  Source:            Inst_myVGA2/Inst_VSG/YC_0 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA2/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA2/Inst_VSG/YC_0 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.720   1.405  Inst_myVGA2/Inst_VSG/YC_0 (Inst_myVGA2/Inst_VSG/YC_0)
     LUT3:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<9> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<9>)
     MUXCY:CI->O           1   0.303   0.827  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<10> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<10>)
     LUT4:I3->O            1   0.551   0.000  o_color<1>20_SW01 (o_color<1>20_SW0)
     MUXF5:I0->O           1   0.360   0.801  o_color<1>20_SW0_f5 (N109)
     MUXF5:S->O            1   0.621   0.996  o_color<1>20_f5 (o_color<1>20)
     LUT4:I1->O            1   0.551   0.996  o_color<1>149_SW0 (N97)
     LUT4:I1->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     17.087ns (10.928ns logic, 6.159ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA1/Inst_HSG/HS1'
  Total number of paths / destination ports: 3511 / 11
-------------------------------------------------------------------------
Offset:              17.062ns (Levels of Logic = 18)
  Source:            Inst_myVGA1/Inst_VSG/YC_0 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA1/Inst_HSG/HS1 rising

  Data Path: Inst_myVGA1/Inst_VSG/YC_0 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.720   1.405  Inst_myVGA1/Inst_VSG/YC_0 (Inst_myVGA1/Inst_VSG/YC_0)
     LUT3:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<9> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<9>)
     MUXCY:CI->O           1   0.303   0.827  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<10> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0001_cy<10>)
     LUT4:I3->O            1   0.551   0.000  o_color<1>91_SW01 (o_color<1>91_SW0)
     MUXF5:I0->O           1   0.360   0.801  o_color<1>91_SW0_f5 (N111)
     MUXF5:S->O            1   0.621   1.140  o_color<1>91_f5 (o_color<1>91)
     LUT4:I0->O            1   0.551   0.827  o_color<1>123 (o_color<1>123)
     LUT4:I3->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     17.062ns (10.928ns logic, 6.134ns route)
                                       (64.0% logic, 36.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 11200 / 10
-------------------------------------------------------------------------
Offset:              19.264ns (Levels of Logic = 35)
  Source:            Inst_myVGA2/Inst_CG/left_start_y_4 (LATCH)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA2/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising

  Data Path: Inst_myVGA2/Inst_CG/left_start_y_4 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.633   1.256  Inst_myVGA2/Inst_CG/left_start_y_4 (Inst_myVGA2/Inst_CG/left_start_y_4)
     LUT1:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<4>_rt (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<4>_rt)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<4> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<5> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<6> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<7> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<8> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<9> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<10> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<11> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<12> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<13> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<14> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<15> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<16> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<17> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<18> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<19> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<20> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<21> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<22> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<23> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<24> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<25> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<26> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<27> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<28> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<29> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<30> (Inst_myVGA2/Inst_CG/Madd_o_color_add0000_cy<30>)
     XORCY:CI->O           2   0.904   1.072  Inst_myVGA2/Inst_CG/Madd_o_color_add0000_xor<31> (Inst_myVGA2/Inst_CG/o_color_add0000<31>)
     LUT2:I1->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_lt0005_lut<31> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_lt0005_lut<31>)
     MUXCY:S->O            1   0.739   0.827  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_lt0005_cy<31> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_lt0005_cy<31>)
     LUT4:I3->O            1   0.551   1.140  o_color<1>49 (o_color<1>49)
     LUT4:I0->O            1   0.551   0.996  o_color<1>149_SW0 (N97)
     LUT4:I1->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     19.264ns (12.839ns logic, 6.425ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA2/Inst_VSG/VS1'
  Total number of paths / destination ports: 1920 / 10
-------------------------------------------------------------------------
Offset:              17.163ns (Levels of Logic = 38)
  Source:            Inst_myVGA2/Inst_CG/mid_start_x_0 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA2/Inst_VSG/VS1 rising

  Data Path: Inst_myVGA2/Inst_CG/mid_start_x_0 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  Inst_myVGA2/Inst_CG/mid_start_x_0 (Inst_myVGA2/Inst_CG/mid_start_x_0)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_lut<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<0> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<1> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<2> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<3> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<4> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<5> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<6> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<7> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<8> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<9> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<10> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<11> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<12> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<13> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<14> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<15> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<16> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<17> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<18> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<19> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<20> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<21> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<22> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<23> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<24> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<25> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<26> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<27> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<28> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<29> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<29>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<30> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<30>)
     MUXCY:CI->O           1   0.303   1.140  Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<31> (Inst_myVGA2/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<31>)
     LUT4:I0->O            1   0.551   0.000  o_color<1>201 (o_color<1>201)
     MUXF5:I0->O           1   0.360   0.996  o_color<1>20_f5 (o_color<1>20)
     LUT4:I1->O            1   0.551   0.996  o_color<1>149_SW0 (N97)
     LUT4:I1->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     17.163ns (11.651ns logic, 5.512ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA1/Inst_CG/a_0_cmp_eq0000'
  Total number of paths / destination ports: 20 / 10
-------------------------------------------------------------------------
Offset:              13.707ns (Levels of Logic = 6)
  Source:            Inst_myVGA2/Inst_CG/a_0 (LATCH)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA1/Inst_CG/a_0_cmp_eq0000 falling

  Data Path: Inst_myVGA2/Inst_CG/a_0 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.633   0.869  Inst_myVGA2/Inst_CG/a_0 (Inst_myVGA2/Inst_CG/a_0)
     LUT4:I2->O            1   0.551   0.000  o_color<1>20_SW01 (o_color<1>20_SW0)
     MUXF5:I0->O           1   0.360   0.801  o_color<1>20_SW0_f5 (N109)
     MUXF5:S->O            1   0.621   0.996  o_color<1>20_f5 (o_color<1>20)
     LUT4:I1->O            1   0.551   0.996  o_color<1>149_SW0 (N97)
     LUT4:I1->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     13.707ns (8.911ns logic, 4.796ns route)
                                       (65.0% logic, 35.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA1/Inst_VSG/VS1'
  Total number of paths / destination ports: 1920 / 10
-------------------------------------------------------------------------
Offset:              17.138ns (Levels of Logic = 38)
  Source:            Inst_myVGA1/Inst_CG/mid_start_x_0 (FF)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA1/Inst_VSG/VS1 rising

  Data Path: Inst_myVGA1/Inst_CG/mid_start_x_0 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.720   1.246  Inst_myVGA1/Inst_CG/mid_start_x_0 (Inst_myVGA1/Inst_CG/mid_start_x_0)
     LUT2:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_lut<0> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<0> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<1> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<2> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<3> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<4> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<5> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<6> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<7> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<8> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<9> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<10> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<11> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<12> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<13> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<14> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<15> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<16> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<17> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<18> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<19> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<20> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<21> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<22> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<23> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<24> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<25> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<26> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<27> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<28> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<29> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<29>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<30> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<30>)
     MUXCY:CI->O           1   0.303   1.140  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<31> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_gt0002_cy<31>)
     LUT4:I0->O            1   0.551   0.000  o_color<1>911 (o_color<1>911)
     MUXF5:I0->O           1   0.360   1.140  o_color<1>91_f5 (o_color<1>91)
     LUT4:I0->O            1   0.551   0.827  o_color<1>123 (o_color<1>123)
     LUT4:I3->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     17.138ns (11.651ns logic, 5.487ns route)
                                       (68.0% logic, 32.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9>'
  Total number of paths / destination ports: 11200 / 10
-------------------------------------------------------------------------
Offset:              18.951ns (Levels of Logic = 35)
  Source:            Inst_myVGA1/Inst_CG/left_start_y_4 (LATCH)
  Destination:       o_color<9> (PAD)
  Source Clock:      Inst_myVGA1/Inst_CG/Mcompar_right_start_y_cmp_lt0000_cy<9> rising

  Data Path: Inst_myVGA1/Inst_CG/left_start_y_4 to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              4   0.633   1.256  Inst_myVGA1/Inst_CG/left_start_y_4 (Inst_myVGA1/Inst_CG/left_start_y_4)
     LUT1:I0->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<4>_rt (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<4>_rt)
     MUXCY:S->O            1   0.500   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<4> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<5> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<6> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<7> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<8> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<9> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<10> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<11> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<12> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<13> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<14> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<15> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<16> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<17> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<18> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<19> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<20> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<21> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<22> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<23> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<24> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<25> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<26> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<27> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<28> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<29> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<30> (Inst_myVGA1/Inst_CG/Madd_o_color_add0000_cy<30>)
     XORCY:CI->O           2   0.904   1.072  Inst_myVGA1/Inst_CG/Madd_o_color_add0000_xor<31> (Inst_myVGA1/Inst_CG/o_color_add0000<31>)
     LUT2:I1->O            1   0.551   0.000  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_lt0005_lut<31> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_lt0005_lut<31>)
     MUXCY:S->O            1   0.739   0.827  Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_lt0005_cy<31> (Inst_myVGA1/Inst_CG/Mcompar_o_color_cmp_lt0005_cy<31>)
     LUT4:I3->O            1   0.551   0.996  o_color<1>120 (o_color<1>120)
     LUT4:I1->O            1   0.551   0.827  o_color<1>123 (o_color<1>123)
     LUT4:I3->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                     18.951ns (12.839ns logic, 6.112ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 12
-------------------------------------------------------------------------
Delay:               9.396ns (Levels of Logic = 3)
  Source:            Dipswitch2<0> (PAD)
  Destination:       o_color<9> (PAD)

  Data Path: Dipswitch2<0> to o_color<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  Dipswitch2_0_IBUF (Dipswitch2_0_IBUF)
     LUT4:I0->O           10   0.551   1.134  o_color<1>149 (o_color_1_OBUF)
     OBUF:I->O                 5.644          o_color_9_OBUF (o_color<9>)
    ----------------------------------------
    Total                      9.396ns (7.016ns logic, 2.380ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 40.45 secs
 
--> 

Total memory usage is 392044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    :    3 (   0 filtered)

