\hypertarget{group___u_a_r_t___interrupt__definition}{}\doxysection{UART\+\_\+\+Interrupt\+\_\+definition}
\label{group___u_a_r_t___interrupt__definition}\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}{UART\+\_\+\+IT\+\_\+\+PE}}~((uint32\+\_\+t)0x10000100)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}{UART\+\_\+\+IT\+\_\+\+TXE}}~((uint32\+\_\+t)0x10000080)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}{UART\+\_\+\+IT\+\_\+\+TC}}~((uint32\+\_\+t)0x10000040)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}{UART\+\_\+\+IT\+\_\+\+RXNE}}~((uint32\+\_\+t)0x10000020)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}{UART\+\_\+\+IT\+\_\+\+IDLE}}~((uint32\+\_\+t)0x10000010)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}{UART\+\_\+\+IT\+\_\+\+LBD}}~((uint32\+\_\+t)0x20000040)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}{UART\+\_\+\+IT\+\_\+\+CTS}}~((uint32\+\_\+t)0x30000400)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}{UART\+\_\+\+IT\+\_\+\+ERR}}~((uint32\+\_\+t)0x30000001)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Elements values convention\+: 0x\+Y000\+XXXX
\begin{DoxyItemize}
\item XXXX \+: Interrupt mask in the XX register
\item Y \+: Interrupt source register (2bits)
\begin{DoxyItemize}
\item 01\+: CR1 register
\item 10\+: CR2 register
\item 11\+: CR3 register 
\end{DoxyItemize}
\end{DoxyItemize}

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}\label{group___u_a_r_t___interrupt__definition_ga986d271478550f9afa918262ca642333}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_CTS@{UART\_IT\_CTS}}
\index{UART\_IT\_CTS@{UART\_IT\_CTS}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_CTS}{UART\_IT\_CTS}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+CTS~((uint32\+\_\+t)0x30000400)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00302}{302}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}\label{group___u_a_r_t___interrupt__definition_ga8eb26d8edd9bf78ae8d3ad87dd51b618}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_ERR@{UART\_IT\_ERR}}
\index{UART\_IT\_ERR@{UART\_IT\_ERR}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_ERR}{UART\_IT\_ERR}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+ERR~((uint32\+\_\+t)0x30000001)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00304}{304}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}\label{group___u_a_r_t___interrupt__definition_ga9781808d4f9999061fc2da36572191d9}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_IDLE@{UART\_IT\_IDLE}}
\index{UART\_IT\_IDLE@{UART\_IT\_IDLE}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_IDLE}{UART\_IT\_IDLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+IDLE~((uint32\+\_\+t)0x10000010)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00299}{299}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}\label{group___u_a_r_t___interrupt__definition_gabca5e77508dc2dd9aa26fcb683d9b988}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_LBD@{UART\_IT\_LBD}}
\index{UART\_IT\_LBD@{UART\_IT\_LBD}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_LBD}{UART\_IT\_LBD}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+LBD~((uint32\+\_\+t)0x20000040)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00301}{301}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}\label{group___u_a_r_t___interrupt__definition_ga55f922ddcf513509710ade5d7c40a1db}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_PE@{UART\_IT\_PE}}
\index{UART\_IT\_PE@{UART\_IT\_PE}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_PE}{UART\_IT\_PE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+PE~((uint32\+\_\+t)0x10000100)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00295}{295}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}\label{group___u_a_r_t___interrupt__definition_gac1bedf7a65eb8c3f3c4b52bdb24b139d}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_RXNE@{UART\_IT\_RXNE}}
\index{UART\_IT\_RXNE@{UART\_IT\_RXNE}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_RXNE}{UART\_IT\_RXNE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+RXNE~((uint32\+\_\+t)0x10000020)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00298}{298}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}\label{group___u_a_r_t___interrupt__definition_gab9a4dc4e8cea354fd60f4117513b2004}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_TC@{UART\_IT\_TC}}
\index{UART\_IT\_TC@{UART\_IT\_TC}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_TC}{UART\_IT\_TC}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+TC~((uint32\+\_\+t)0x10000040)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00297}{297}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}\label{group___u_a_r_t___interrupt__definition_ga552636e2af516d578856f5ee2ba71ed7}} 
\index{UART\_Interrupt\_definition@{UART\_Interrupt\_definition}!UART\_IT\_TXE@{UART\_IT\_TXE}}
\index{UART\_IT\_TXE@{UART\_IT\_TXE}!UART\_Interrupt\_definition@{UART\_Interrupt\_definition}}
\doxysubsubsection{\texorpdfstring{UART\_IT\_TXE}{UART\_IT\_TXE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+IT\+\_\+\+TXE~((uint32\+\_\+t)0x10000080)}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00296}{296}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

