// Seed: 2161522855
module module_0 (
    input wor id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri id_3,
    input supply1 id_4
);
  assign id_6 = 1'b0;
  assign module_1.id_22 = 0;
  assign id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input tri1 id_3,
    input wand id_4,
    input uwire id_5,
    output tri1 id_6,
    input tri id_7,
    input wor id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wor id_11,
    input wor id_12,
    input logic id_13,
    input supply1 id_14,
    input wire id_15,
    output logic id_16,
    input supply1 id_17,
    output wand id_18,
    input wor id_19,
    input supply0 id_20,
    output wand id_21,
    input wor id_22,
    inout logic id_23,
    output tri id_24,
    output uwire id_25
);
  initial begin : LABEL_0
    id_16 = 1;
  end
  assign id_2 = 1;
  always begin : LABEL_0
    id_23 <= 1;
    id_16 <= id_13;
  end
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_9,
      id_8
  );
  wire id_27;
  assign id_6 = 1;
  wire id_28;
endmodule
