{"vcs1":{"timestamp_begin":1746534066.149642003, "rt":7.33, "ut":6.98, "st":0.28}}
{"vcselab":{"timestamp_begin":1746534073.561844308, "rt":0.28, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1746534073.906751866, "rt":0.30, "ut":0.15, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746534065.834630036}
{"VCS_COMP_START_TIME": 1746534065.834630036}
{"VCS_COMP_END_TIME": 1746534074.278047905}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379272}}
{"vcselab": {"peak_mem": 174924}}
