#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001ca292fede0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001ca293789e0_0 .net "PC", 31 0, v000001ca29338f50_0;  1 drivers
v000001ca29377fe0_0 .var "clk", 0 0;
v000001ca29377360_0 .net "clkout", 0 0, L_000001ca29379710;  1 drivers
v000001ca293774a0_0 .net "cycles_consumed", 31 0, v000001ca293779a0_0;  1 drivers
v000001ca29376d20_0 .var "rst", 0 0;
S_000001ca293130c0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001ca292fede0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001ca29313fe0 .param/l "RType" 0 4 2, C4<000000>;
P_000001ca29314018 .param/l "add" 0 4 5, C4<100000>;
P_000001ca29314050 .param/l "addi" 0 4 8, C4<001000>;
P_000001ca29314088 .param/l "addu" 0 4 5, C4<100001>;
P_000001ca293140c0 .param/l "and_" 0 4 5, C4<100100>;
P_000001ca293140f8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ca29314130 .param/l "beq" 0 4 10, C4<000100>;
P_000001ca29314168 .param/l "bne" 0 4 10, C4<000101>;
P_000001ca293141a0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ca293141d8 .param/l "j" 0 4 12, C4<000010>;
P_000001ca29314210 .param/l "jal" 0 4 12, C4<000011>;
P_000001ca29314248 .param/l "jr" 0 4 6, C4<001000>;
P_000001ca29314280 .param/l "lw" 0 4 8, C4<100011>;
P_000001ca293142b8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ca293142f0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ca29314328 .param/l "ori" 0 4 8, C4<001101>;
P_000001ca29314360 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ca29314398 .param/l "sll" 0 4 6, C4<000000>;
P_000001ca293143d0 .param/l "slt" 0 4 5, C4<101010>;
P_000001ca29314408 .param/l "slti" 0 4 8, C4<101010>;
P_000001ca29314440 .param/l "srl" 0 4 6, C4<000010>;
P_000001ca29314478 .param/l "sub" 0 4 5, C4<100010>;
P_000001ca293144b0 .param/l "subu" 0 4 5, C4<100011>;
P_000001ca293144e8 .param/l "sw" 0 4 8, C4<101011>;
P_000001ca29314520 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ca29314558 .param/l "xori" 0 4 8, C4<001110>;
L_000001ca293791d0 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca293797f0 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca29378e50 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca293792b0 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca29378ec0 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca29379780 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca29379080 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca29379320 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca29379710 .functor OR 1, v000001ca29377fe0_0, v000001ca293064b0_0, C4<0>, C4<0>;
L_000001ca29379b70 .functor OR 1, L_000001ca293c2c50, L_000001ca293c3830, C4<0>, C4<0>;
L_000001ca29379860 .functor AND 1, L_000001ca293c2390, L_000001ca293c3290, C4<1>, C4<1>;
L_000001ca29379390 .functor NOT 1, v000001ca29376d20_0, C4<0>, C4<0>, C4<0>;
L_000001ca293798d0 .functor OR 1, L_000001ca293c2ed0, L_000001ca293c2890, C4<0>, C4<0>;
L_000001ca29379400 .functor OR 1, L_000001ca293798d0, L_000001ca293c1df0, C4<0>, C4<0>;
L_000001ca293796a0 .functor OR 1, L_000001ca293c2070, L_000001ca293d4a90, C4<0>, C4<0>;
L_000001ca29379160 .functor AND 1, L_000001ca293c3010, L_000001ca293796a0, C4<1>, C4<1>;
L_000001ca29379940 .functor OR 1, L_000001ca293d5490, L_000001ca293d53f0, C4<0>, C4<0>;
L_000001ca29379470 .functor AND 1, L_000001ca293d5850, L_000001ca29379940, C4<1>, C4<1>;
L_000001ca293794e0 .functor NOT 1, L_000001ca29379710, C4<0>, C4<0>, C4<0>;
v000001ca29339a90_0 .net "ALUOp", 3 0, v000001ca29306af0_0;  1 drivers
v000001ca29339950_0 .net "ALUResult", 31 0, v000001ca29339d10_0;  1 drivers
v000001ca29339bd0_0 .net "ALUSrc", 0 0, v000001ca293074f0_0;  1 drivers
v000001ca2933d0b0_0 .net "ALUin2", 31 0, L_000001ca293d41d0;  1 drivers
v000001ca2933d290_0 .net "MemReadEn", 0 0, v000001ca29306eb0_0;  1 drivers
v000001ca2933d5b0_0 .net "MemWriteEn", 0 0, v000001ca29307590_0;  1 drivers
v000001ca2933d330_0 .net "MemtoReg", 0 0, v000001ca29306c30_0;  1 drivers
v000001ca2933ca70_0 .net "PC", 31 0, v000001ca29338f50_0;  alias, 1 drivers
v000001ca2933dab0_0 .net "PCPlus1", 31 0, L_000001ca293c3150;  1 drivers
v000001ca2933ce30_0 .net "PCsrc", 0 0, v000001ca2933a3f0_0;  1 drivers
v000001ca2933da10_0 .net "RegDst", 0 0, v000001ca29306870_0;  1 drivers
v000001ca2933cf70_0 .net "RegWriteEn", 0 0, v000001ca29306410_0;  1 drivers
v000001ca2933ced0_0 .net "WriteRegister", 4 0, L_000001ca293c3650;  1 drivers
v000001ca2933e190_0 .net *"_ivl_0", 0 0, L_000001ca293791d0;  1 drivers
L_000001ca29379ca0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ca2933d3d0_0 .net/2u *"_ivl_10", 4 0, L_000001ca29379ca0;  1 drivers
L_000001ca2937a090 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933d010_0 .net *"_ivl_101", 15 0, L_000001ca2937a090;  1 drivers
v000001ca2933e050_0 .net *"_ivl_102", 31 0, L_000001ca293c26b0;  1 drivers
L_000001ca2937a0d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933cb10_0 .net *"_ivl_105", 25 0, L_000001ca2937a0d8;  1 drivers
L_000001ca2937a120 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933e0f0_0 .net/2u *"_ivl_106", 31 0, L_000001ca2937a120;  1 drivers
v000001ca2933d150_0 .net *"_ivl_108", 0 0, L_000001ca293c2390;  1 drivers
L_000001ca2937a168 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001ca2933e550_0 .net/2u *"_ivl_110", 5 0, L_000001ca2937a168;  1 drivers
v000001ca2933d470_0 .net *"_ivl_112", 0 0, L_000001ca293c3290;  1 drivers
v000001ca2933cbb0_0 .net *"_ivl_115", 0 0, L_000001ca29379860;  1 drivers
v000001ca2933dd30_0 .net *"_ivl_116", 47 0, L_000001ca293c2250;  1 drivers
L_000001ca2937a1b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933d650_0 .net *"_ivl_119", 15 0, L_000001ca2937a1b0;  1 drivers
L_000001ca29379ce8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca2933e4b0_0 .net/2u *"_ivl_12", 5 0, L_000001ca29379ce8;  1 drivers
v000001ca2933dc90_0 .net *"_ivl_120", 47 0, L_000001ca293c3b50;  1 drivers
L_000001ca2937a1f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933d1f0_0 .net *"_ivl_123", 15 0, L_000001ca2937a1f8;  1 drivers
v000001ca2933e410_0 .net *"_ivl_125", 0 0, L_000001ca293c3510;  1 drivers
v000001ca2933cc50_0 .net *"_ivl_126", 31 0, L_000001ca293c36f0;  1 drivers
v000001ca2933e2d0_0 .net *"_ivl_128", 47 0, L_000001ca293c3a10;  1 drivers
v000001ca2933dbf0_0 .net *"_ivl_130", 47 0, L_000001ca293c2930;  1 drivers
v000001ca2933ccf0_0 .net *"_ivl_132", 47 0, L_000001ca293c2430;  1 drivers
v000001ca2933d510_0 .net *"_ivl_134", 47 0, L_000001ca293c29d0;  1 drivers
v000001ca2933c7f0_0 .net *"_ivl_14", 0 0, L_000001ca29378080;  1 drivers
v000001ca2933df10_0 .net *"_ivl_140", 0 0, L_000001ca29379390;  1 drivers
L_000001ca2937a288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933c750_0 .net/2u *"_ivl_142", 31 0, L_000001ca2937a288;  1 drivers
L_000001ca2937a360 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001ca2933e230_0 .net/2u *"_ivl_146", 5 0, L_000001ca2937a360;  1 drivers
v000001ca2933c6b0_0 .net *"_ivl_148", 0 0, L_000001ca293c2ed0;  1 drivers
L_000001ca2937a3a8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001ca2933e370_0 .net/2u *"_ivl_150", 5 0, L_000001ca2937a3a8;  1 drivers
v000001ca2933dfb0_0 .net *"_ivl_152", 0 0, L_000001ca293c2890;  1 drivers
v000001ca2933d790_0 .net *"_ivl_155", 0 0, L_000001ca293798d0;  1 drivers
L_000001ca2937a3f0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001ca2933c890_0 .net/2u *"_ivl_156", 5 0, L_000001ca2937a3f0;  1 drivers
v000001ca2933d6f0_0 .net *"_ivl_158", 0 0, L_000001ca293c1df0;  1 drivers
L_000001ca29379d30 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001ca2933c930_0 .net/2u *"_ivl_16", 4 0, L_000001ca29379d30;  1 drivers
v000001ca2933c9d0_0 .net *"_ivl_161", 0 0, L_000001ca29379400;  1 drivers
L_000001ca2937a438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933d830_0 .net/2u *"_ivl_162", 15 0, L_000001ca2937a438;  1 drivers
v000001ca2933d8d0_0 .net *"_ivl_164", 31 0, L_000001ca293c2b10;  1 drivers
v000001ca2933db50_0 .net *"_ivl_167", 0 0, L_000001ca293c2cf0;  1 drivers
v000001ca2933cd90_0 .net *"_ivl_168", 15 0, L_000001ca293c30b0;  1 drivers
v000001ca2933d970_0 .net *"_ivl_170", 31 0, L_000001ca293c2f70;  1 drivers
v000001ca2933ddd0_0 .net *"_ivl_174", 31 0, L_000001ca293c1fd0;  1 drivers
L_000001ca2937a480 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca2933de70_0 .net *"_ivl_177", 25 0, L_000001ca2937a480;  1 drivers
L_000001ca2937a4c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca293762f0_0 .net/2u *"_ivl_178", 31 0, L_000001ca2937a4c8;  1 drivers
v000001ca293764d0_0 .net *"_ivl_180", 0 0, L_000001ca293c3010;  1 drivers
L_000001ca2937a510 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca293752b0_0 .net/2u *"_ivl_182", 5 0, L_000001ca2937a510;  1 drivers
v000001ca293767f0_0 .net *"_ivl_184", 0 0, L_000001ca293c2070;  1 drivers
L_000001ca2937a558 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ca293757b0_0 .net/2u *"_ivl_186", 5 0, L_000001ca2937a558;  1 drivers
v000001ca29375fd0_0 .net *"_ivl_188", 0 0, L_000001ca293d4a90;  1 drivers
v000001ca29376570_0 .net *"_ivl_19", 4 0, L_000001ca29378260;  1 drivers
v000001ca29375030_0 .net *"_ivl_191", 0 0, L_000001ca293796a0;  1 drivers
v000001ca29375350_0 .net *"_ivl_193", 0 0, L_000001ca29379160;  1 drivers
L_000001ca2937a5a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca29376b10_0 .net/2u *"_ivl_194", 5 0, L_000001ca2937a5a0;  1 drivers
v000001ca29376250_0 .net *"_ivl_196", 0 0, L_000001ca293d4950;  1 drivers
L_000001ca2937a5e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ca293758f0_0 .net/2u *"_ivl_198", 31 0, L_000001ca2937a5e8;  1 drivers
L_000001ca29379c58 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca29376110_0 .net/2u *"_ivl_2", 5 0, L_000001ca29379c58;  1 drivers
v000001ca29374ef0_0 .net *"_ivl_20", 4 0, L_000001ca29377040;  1 drivers
v000001ca29376390_0 .net *"_ivl_200", 31 0, L_000001ca293d57b0;  1 drivers
v000001ca29375850_0 .net *"_ivl_204", 31 0, L_000001ca293d4270;  1 drivers
L_000001ca2937a630 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca29376890_0 .net *"_ivl_207", 25 0, L_000001ca2937a630;  1 drivers
L_000001ca2937a678 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca29375990_0 .net/2u *"_ivl_208", 31 0, L_000001ca2937a678;  1 drivers
v000001ca29374db0_0 .net *"_ivl_210", 0 0, L_000001ca293d5850;  1 drivers
L_000001ca2937a6c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca29376070_0 .net/2u *"_ivl_212", 5 0, L_000001ca2937a6c0;  1 drivers
v000001ca29375df0_0 .net *"_ivl_214", 0 0, L_000001ca293d5490;  1 drivers
L_000001ca2937a708 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ca29375c10_0 .net/2u *"_ivl_216", 5 0, L_000001ca2937a708;  1 drivers
v000001ca29375a30_0 .net *"_ivl_218", 0 0, L_000001ca293d53f0;  1 drivers
v000001ca29376430_0 .net *"_ivl_221", 0 0, L_000001ca29379940;  1 drivers
v000001ca293769d0_0 .net *"_ivl_223", 0 0, L_000001ca29379470;  1 drivers
L_000001ca2937a750 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca29375d50_0 .net/2u *"_ivl_224", 5 0, L_000001ca2937a750;  1 drivers
v000001ca29376750_0 .net *"_ivl_226", 0 0, L_000001ca293d4b30;  1 drivers
v000001ca29375710_0 .net *"_ivl_228", 31 0, L_000001ca293d44f0;  1 drivers
v000001ca29376610_0 .net *"_ivl_24", 0 0, L_000001ca29378e50;  1 drivers
L_000001ca29379d78 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ca29375e90_0 .net/2u *"_ivl_26", 4 0, L_000001ca29379d78;  1 drivers
v000001ca29374c70_0 .net *"_ivl_29", 4 0, L_000001ca29377400;  1 drivers
v000001ca29374d10_0 .net *"_ivl_32", 0 0, L_000001ca293792b0;  1 drivers
L_000001ca29379dc0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001ca293766b0_0 .net/2u *"_ivl_34", 4 0, L_000001ca29379dc0;  1 drivers
v000001ca293753f0_0 .net *"_ivl_37", 4 0, L_000001ca29377720;  1 drivers
v000001ca29375210_0 .net *"_ivl_40", 0 0, L_000001ca29378ec0;  1 drivers
L_000001ca29379e08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca29375ad0_0 .net/2u *"_ivl_42", 15 0, L_000001ca29379e08;  1 drivers
v000001ca29376930_0 .net *"_ivl_45", 15 0, L_000001ca293c31f0;  1 drivers
v000001ca29376a70_0 .net *"_ivl_48", 0 0, L_000001ca29379780;  1 drivers
v000001ca293755d0_0 .net *"_ivl_5", 5 0, L_000001ca29376dc0;  1 drivers
L_000001ca29379e50 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca29374e50_0 .net/2u *"_ivl_50", 36 0, L_000001ca29379e50;  1 drivers
L_000001ca29379e98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca29374f90_0 .net/2u *"_ivl_52", 31 0, L_000001ca29379e98;  1 drivers
v000001ca29375b70_0 .net *"_ivl_55", 4 0, L_000001ca293c24d0;  1 drivers
v000001ca293750d0_0 .net *"_ivl_56", 36 0, L_000001ca293c2e30;  1 drivers
v000001ca29375170_0 .net *"_ivl_58", 36 0, L_000001ca293c2bb0;  1 drivers
v000001ca29375490_0 .net *"_ivl_62", 0 0, L_000001ca29379080;  1 drivers
L_000001ca29379ee0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001ca29375f30_0 .net/2u *"_ivl_64", 5 0, L_000001ca29379ee0;  1 drivers
v000001ca29375530_0 .net *"_ivl_67", 5 0, L_000001ca293c3470;  1 drivers
v000001ca29375670_0 .net *"_ivl_70", 0 0, L_000001ca29379320;  1 drivers
L_000001ca29379f28 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca29375cb0_0 .net/2u *"_ivl_72", 57 0, L_000001ca29379f28;  1 drivers
L_000001ca29379f70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca293761b0_0 .net/2u *"_ivl_74", 31 0, L_000001ca29379f70;  1 drivers
v000001ca29377e00_0 .net *"_ivl_77", 25 0, L_000001ca293c3790;  1 drivers
v000001ca293788a0_0 .net *"_ivl_78", 57 0, L_000001ca293c2110;  1 drivers
v000001ca293775e0_0 .net *"_ivl_8", 0 0, L_000001ca293797f0;  1 drivers
v000001ca29378a80_0 .net *"_ivl_80", 57 0, L_000001ca293c21b0;  1 drivers
L_000001ca29379fb8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ca293783a0_0 .net/2u *"_ivl_84", 31 0, L_000001ca29379fb8;  1 drivers
L_000001ca2937a000 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001ca29377220_0 .net/2u *"_ivl_88", 5 0, L_000001ca2937a000;  1 drivers
v000001ca29377ea0_0 .net *"_ivl_90", 0 0, L_000001ca293c2c50;  1 drivers
L_000001ca2937a048 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001ca29377680_0 .net/2u *"_ivl_92", 5 0, L_000001ca2937a048;  1 drivers
v000001ca293786c0_0 .net *"_ivl_94", 0 0, L_000001ca293c3830;  1 drivers
v000001ca29377540_0 .net *"_ivl_97", 0 0, L_000001ca29379b70;  1 drivers
v000001ca29377900_0 .net *"_ivl_98", 47 0, L_000001ca293c3970;  1 drivers
v000001ca29378b20_0 .net "adderResult", 31 0, L_000001ca293c1f30;  1 drivers
v000001ca29376c80_0 .net "address", 31 0, L_000001ca293c38d0;  1 drivers
v000001ca29378300_0 .net "clk", 0 0, L_000001ca29379710;  alias, 1 drivers
v000001ca293779a0_0 .var "cycles_consumed", 31 0;
v000001ca293781c0_0 .net "extImm", 31 0, L_000001ca293c1e90;  1 drivers
v000001ca29376fa0_0 .net "funct", 5 0, L_000001ca293c2610;  1 drivers
v000001ca29378440_0 .net "hlt", 0 0, v000001ca293064b0_0;  1 drivers
v000001ca29378760_0 .net "imm", 15 0, L_000001ca293c22f0;  1 drivers
v000001ca293784e0_0 .net "immediate", 31 0, L_000001ca293d4630;  1 drivers
v000001ca29377ae0_0 .net "input_clk", 0 0, v000001ca29377fe0_0;  1 drivers
v000001ca29377a40_0 .net "instruction", 31 0, L_000001ca293c2570;  1 drivers
v000001ca29377d60_0 .net "memoryReadData", 31 0, v000001ca29338870_0;  1 drivers
v000001ca29378120_0 .net "nextPC", 31 0, L_000001ca293c3330;  1 drivers
v000001ca29377cc0_0 .net "opcode", 5 0, L_000001ca29376f00;  1 drivers
v000001ca29377b80_0 .net "rd", 4 0, L_000001ca293770e0;  1 drivers
v000001ca29377c20_0 .net "readData1", 31 0, L_000001ca29379240;  1 drivers
v000001ca29377f40_0 .net "readData1_w", 31 0, L_000001ca293d5030;  1 drivers
v000001ca29378800_0 .net "readData2", 31 0, L_000001ca29378c90;  1 drivers
v000001ca293777c0_0 .net "rs", 4 0, L_000001ca29377180;  1 drivers
v000001ca29378580_0 .net "rst", 0 0, v000001ca29376d20_0;  1 drivers
v000001ca29378620_0 .net "rt", 4 0, L_000001ca293c33d0;  1 drivers
v000001ca29377860_0 .net "shamt", 31 0, L_000001ca293c3ab0;  1 drivers
v000001ca29378940_0 .net "wire_instruction", 31 0, L_000001ca293790f0;  1 drivers
v000001ca293772c0_0 .net "writeData", 31 0, L_000001ca293d48b0;  1 drivers
v000001ca29376e60_0 .net "zero", 0 0, L_000001ca293d58f0;  1 drivers
L_000001ca29376dc0 .part L_000001ca293c2570, 26, 6;
L_000001ca29376f00 .functor MUXZ 6, L_000001ca29376dc0, L_000001ca29379c58, L_000001ca293791d0, C4<>;
L_000001ca29378080 .cmp/eq 6, L_000001ca29376f00, L_000001ca29379ce8;
L_000001ca29378260 .part L_000001ca293c2570, 11, 5;
L_000001ca29377040 .functor MUXZ 5, L_000001ca29378260, L_000001ca29379d30, L_000001ca29378080, C4<>;
L_000001ca293770e0 .functor MUXZ 5, L_000001ca29377040, L_000001ca29379ca0, L_000001ca293797f0, C4<>;
L_000001ca29377400 .part L_000001ca293c2570, 21, 5;
L_000001ca29377180 .functor MUXZ 5, L_000001ca29377400, L_000001ca29379d78, L_000001ca29378e50, C4<>;
L_000001ca29377720 .part L_000001ca293c2570, 16, 5;
L_000001ca293c33d0 .functor MUXZ 5, L_000001ca29377720, L_000001ca29379dc0, L_000001ca293792b0, C4<>;
L_000001ca293c31f0 .part L_000001ca293c2570, 0, 16;
L_000001ca293c22f0 .functor MUXZ 16, L_000001ca293c31f0, L_000001ca29379e08, L_000001ca29378ec0, C4<>;
L_000001ca293c24d0 .part L_000001ca293c2570, 6, 5;
L_000001ca293c2e30 .concat [ 5 32 0 0], L_000001ca293c24d0, L_000001ca29379e98;
L_000001ca293c2bb0 .functor MUXZ 37, L_000001ca293c2e30, L_000001ca29379e50, L_000001ca29379780, C4<>;
L_000001ca293c3ab0 .part L_000001ca293c2bb0, 0, 32;
L_000001ca293c3470 .part L_000001ca293c2570, 0, 6;
L_000001ca293c2610 .functor MUXZ 6, L_000001ca293c3470, L_000001ca29379ee0, L_000001ca29379080, C4<>;
L_000001ca293c3790 .part L_000001ca293c2570, 0, 26;
L_000001ca293c2110 .concat [ 26 32 0 0], L_000001ca293c3790, L_000001ca29379f70;
L_000001ca293c21b0 .functor MUXZ 58, L_000001ca293c2110, L_000001ca29379f28, L_000001ca29379320, C4<>;
L_000001ca293c38d0 .part L_000001ca293c21b0, 0, 32;
L_000001ca293c3150 .arith/sum 32, v000001ca29338f50_0, L_000001ca29379fb8;
L_000001ca293c2c50 .cmp/eq 6, L_000001ca29376f00, L_000001ca2937a000;
L_000001ca293c3830 .cmp/eq 6, L_000001ca29376f00, L_000001ca2937a048;
L_000001ca293c3970 .concat [ 32 16 0 0], L_000001ca293c38d0, L_000001ca2937a090;
L_000001ca293c26b0 .concat [ 6 26 0 0], L_000001ca29376f00, L_000001ca2937a0d8;
L_000001ca293c2390 .cmp/eq 32, L_000001ca293c26b0, L_000001ca2937a120;
L_000001ca293c3290 .cmp/eq 6, L_000001ca293c2610, L_000001ca2937a168;
L_000001ca293c2250 .concat [ 32 16 0 0], L_000001ca29379240, L_000001ca2937a1b0;
L_000001ca293c3b50 .concat [ 32 16 0 0], v000001ca29338f50_0, L_000001ca2937a1f8;
L_000001ca293c3510 .part L_000001ca293c22f0, 15, 1;
LS_000001ca293c36f0_0_0 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_0_4 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_0_8 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_0_12 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_0_16 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_0_20 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_0_24 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_0_28 .concat [ 1 1 1 1], L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510, L_000001ca293c3510;
LS_000001ca293c36f0_1_0 .concat [ 4 4 4 4], LS_000001ca293c36f0_0_0, LS_000001ca293c36f0_0_4, LS_000001ca293c36f0_0_8, LS_000001ca293c36f0_0_12;
LS_000001ca293c36f0_1_4 .concat [ 4 4 4 4], LS_000001ca293c36f0_0_16, LS_000001ca293c36f0_0_20, LS_000001ca293c36f0_0_24, LS_000001ca293c36f0_0_28;
L_000001ca293c36f0 .concat [ 16 16 0 0], LS_000001ca293c36f0_1_0, LS_000001ca293c36f0_1_4;
L_000001ca293c3a10 .concat [ 16 32 0 0], L_000001ca293c22f0, L_000001ca293c36f0;
L_000001ca293c2930 .arith/sum 48, L_000001ca293c3b50, L_000001ca293c3a10;
L_000001ca293c2430 .functor MUXZ 48, L_000001ca293c2930, L_000001ca293c2250, L_000001ca29379860, C4<>;
L_000001ca293c29d0 .functor MUXZ 48, L_000001ca293c2430, L_000001ca293c3970, L_000001ca29379b70, C4<>;
L_000001ca293c1f30 .part L_000001ca293c29d0, 0, 32;
L_000001ca293c3330 .functor MUXZ 32, L_000001ca293c3150, L_000001ca293c1f30, v000001ca2933a3f0_0, C4<>;
L_000001ca293c2570 .functor MUXZ 32, L_000001ca293790f0, L_000001ca2937a288, L_000001ca29379390, C4<>;
L_000001ca293c2ed0 .cmp/eq 6, L_000001ca29376f00, L_000001ca2937a360;
L_000001ca293c2890 .cmp/eq 6, L_000001ca29376f00, L_000001ca2937a3a8;
L_000001ca293c1df0 .cmp/eq 6, L_000001ca29376f00, L_000001ca2937a3f0;
L_000001ca293c2b10 .concat [ 16 16 0 0], L_000001ca293c22f0, L_000001ca2937a438;
L_000001ca293c2cf0 .part L_000001ca293c22f0, 15, 1;
LS_000001ca293c30b0_0_0 .concat [ 1 1 1 1], L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0;
LS_000001ca293c30b0_0_4 .concat [ 1 1 1 1], L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0;
LS_000001ca293c30b0_0_8 .concat [ 1 1 1 1], L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0;
LS_000001ca293c30b0_0_12 .concat [ 1 1 1 1], L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0, L_000001ca293c2cf0;
L_000001ca293c30b0 .concat [ 4 4 4 4], LS_000001ca293c30b0_0_0, LS_000001ca293c30b0_0_4, LS_000001ca293c30b0_0_8, LS_000001ca293c30b0_0_12;
L_000001ca293c2f70 .concat [ 16 16 0 0], L_000001ca293c22f0, L_000001ca293c30b0;
L_000001ca293c1e90 .functor MUXZ 32, L_000001ca293c2f70, L_000001ca293c2b10, L_000001ca29379400, C4<>;
L_000001ca293c1fd0 .concat [ 6 26 0 0], L_000001ca29376f00, L_000001ca2937a480;
L_000001ca293c3010 .cmp/eq 32, L_000001ca293c1fd0, L_000001ca2937a4c8;
L_000001ca293c2070 .cmp/eq 6, L_000001ca293c2610, L_000001ca2937a510;
L_000001ca293d4a90 .cmp/eq 6, L_000001ca293c2610, L_000001ca2937a558;
L_000001ca293d4950 .cmp/eq 6, L_000001ca29376f00, L_000001ca2937a5a0;
L_000001ca293d57b0 .functor MUXZ 32, L_000001ca293c1e90, L_000001ca2937a5e8, L_000001ca293d4950, C4<>;
L_000001ca293d4630 .functor MUXZ 32, L_000001ca293d57b0, L_000001ca293c3ab0, L_000001ca29379160, C4<>;
L_000001ca293d4270 .concat [ 6 26 0 0], L_000001ca29376f00, L_000001ca2937a630;
L_000001ca293d5850 .cmp/eq 32, L_000001ca293d4270, L_000001ca2937a678;
L_000001ca293d5490 .cmp/eq 6, L_000001ca293c2610, L_000001ca2937a6c0;
L_000001ca293d53f0 .cmp/eq 6, L_000001ca293c2610, L_000001ca2937a708;
L_000001ca293d4b30 .cmp/eq 6, L_000001ca29376f00, L_000001ca2937a750;
L_000001ca293d44f0 .functor MUXZ 32, L_000001ca29379240, v000001ca29338f50_0, L_000001ca293d4b30, C4<>;
L_000001ca293d5030 .functor MUXZ 32, L_000001ca293d44f0, L_000001ca29378c90, L_000001ca29379470, C4<>;
S_000001ca29313250 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ca292f6e10 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ca29378f30 .functor NOT 1, v000001ca293074f0_0, C4<0>, C4<0>, C4<0>;
v000001ca293073b0_0 .net *"_ivl_0", 0 0, L_000001ca29378f30;  1 drivers
v000001ca293067d0_0 .net "in1", 31 0, L_000001ca29378c90;  alias, 1 drivers
v000001ca29307db0_0 .net "in2", 31 0, L_000001ca293d4630;  alias, 1 drivers
v000001ca29307810_0 .net "out", 31 0, L_000001ca293d41d0;  alias, 1 drivers
v000001ca29306370_0 .net "s", 0 0, v000001ca293074f0_0;  alias, 1 drivers
L_000001ca293d41d0 .functor MUXZ 32, L_000001ca293d4630, L_000001ca29378c90, L_000001ca29378f30, C4<>;
S_000001ca292a3ce0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001ca29370090 .param/l "RType" 0 4 2, C4<000000>;
P_000001ca293700c8 .param/l "add" 0 4 5, C4<100000>;
P_000001ca29370100 .param/l "addi" 0 4 8, C4<001000>;
P_000001ca29370138 .param/l "addu" 0 4 5, C4<100001>;
P_000001ca29370170 .param/l "and_" 0 4 5, C4<100100>;
P_000001ca293701a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001ca293701e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ca29370218 .param/l "bne" 0 4 10, C4<000101>;
P_000001ca29370250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ca29370288 .param/l "j" 0 4 12, C4<000010>;
P_000001ca293702c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001ca293702f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ca29370330 .param/l "lw" 0 4 8, C4<100011>;
P_000001ca29370368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ca293703a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001ca293703d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001ca29370410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ca29370448 .param/l "sll" 0 4 6, C4<000000>;
P_000001ca29370480 .param/l "slt" 0 4 5, C4<101010>;
P_000001ca293704b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001ca293704f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ca29370528 .param/l "sub" 0 4 5, C4<100010>;
P_000001ca29370560 .param/l "subu" 0 4 5, C4<100011>;
P_000001ca29370598 .param/l "sw" 0 4 8, C4<101011>;
P_000001ca293705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ca29370608 .param/l "xori" 0 4 8, C4<001110>;
v000001ca29306af0_0 .var "ALUOp", 3 0;
v000001ca293074f0_0 .var "ALUSrc", 0 0;
v000001ca29306eb0_0 .var "MemReadEn", 0 0;
v000001ca29307590_0 .var "MemWriteEn", 0 0;
v000001ca29306c30_0 .var "MemtoReg", 0 0;
v000001ca29306870_0 .var "RegDst", 0 0;
v000001ca29306410_0 .var "RegWriteEn", 0 0;
v000001ca293078b0_0 .net "funct", 5 0, L_000001ca293c2610;  alias, 1 drivers
v000001ca293064b0_0 .var "hlt", 0 0;
v000001ca29306190_0 .net "opcode", 5 0, L_000001ca29376f00;  alias, 1 drivers
v000001ca29307950_0 .net "rst", 0 0, v000001ca29376d20_0;  alias, 1 drivers
E_000001ca292f6150 .event anyedge, v000001ca29307950_0, v000001ca29306190_0, v000001ca293078b0_0;
S_000001ca292a3e70 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001ca292f6a90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001ca293790f0 .functor BUFZ 32, L_000001ca293c1cb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca293076d0_0 .net "Data_Out", 31 0, L_000001ca293790f0;  alias, 1 drivers
v000001ca293071d0 .array "InstMem", 0 1023, 31 0;
v000001ca29306cd0_0 .net *"_ivl_0", 31 0, L_000001ca293c1cb0;  1 drivers
v000001ca29306550_0 .net *"_ivl_3", 9 0, L_000001ca293c2a70;  1 drivers
v000001ca29306f50_0 .net *"_ivl_4", 11 0, L_000001ca293c2d90;  1 drivers
L_000001ca2937a240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca29307a90_0 .net *"_ivl_7", 1 0, L_000001ca2937a240;  1 drivers
v000001ca293065f0_0 .net "addr", 31 0, v000001ca29338f50_0;  alias, 1 drivers
v000001ca29307d10_0 .var/i "i", 31 0;
L_000001ca293c1cb0 .array/port v000001ca293071d0, L_000001ca293c2d90;
L_000001ca293c2a70 .part v000001ca29338f50_0, 0, 10;
L_000001ca293c2d90 .concat [ 10 2 0 0], L_000001ca293c2a70, L_000001ca2937a240;
S_000001ca28fd69c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001ca29379240 .functor BUFZ 32, L_000001ca293c2750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ca29378c90 .functor BUFZ 32, L_000001ca293c1d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ca293069b0_0 .net *"_ivl_0", 31 0, L_000001ca293c2750;  1 drivers
v000001ca29306d70_0 .net *"_ivl_10", 6 0, L_000001ca293c35b0;  1 drivers
L_000001ca2937a318 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca292e5cd0_0 .net *"_ivl_13", 1 0, L_000001ca2937a318;  1 drivers
v000001ca292e4790_0 .net *"_ivl_2", 6 0, L_000001ca293c27f0;  1 drivers
L_000001ca2937a2d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ca29339b30_0 .net *"_ivl_5", 1 0, L_000001ca2937a2d0;  1 drivers
v000001ca293389b0_0 .net *"_ivl_8", 31 0, L_000001ca293c1d50;  1 drivers
v000001ca29339db0_0 .net "clk", 0 0, L_000001ca29379710;  alias, 1 drivers
v000001ca2933a490_0 .var/i "i", 31 0;
v000001ca293393b0_0 .net "readData1", 31 0, L_000001ca29379240;  alias, 1 drivers
v000001ca2933a210_0 .net "readData2", 31 0, L_000001ca29378c90;  alias, 1 drivers
v000001ca293399f0_0 .net "readRegister1", 4 0, L_000001ca29377180;  alias, 1 drivers
v000001ca29339450_0 .net "readRegister2", 4 0, L_000001ca293c33d0;  alias, 1 drivers
v000001ca293398b0 .array "registers", 31 0, 31 0;
v000001ca29339310_0 .net "rst", 0 0, v000001ca29376d20_0;  alias, 1 drivers
v000001ca29339270_0 .net "we", 0 0, v000001ca29306410_0;  alias, 1 drivers
v000001ca29338b90_0 .net "writeData", 31 0, L_000001ca293d48b0;  alias, 1 drivers
v000001ca29339e50_0 .net "writeRegister", 4 0, L_000001ca293c3650;  alias, 1 drivers
E_000001ca292f66d0/0 .event negedge, v000001ca29307950_0;
E_000001ca292f66d0/1 .event posedge, v000001ca29339db0_0;
E_000001ca292f66d0 .event/or E_000001ca292f66d0/0, E_000001ca292f66d0/1;
L_000001ca293c2750 .array/port v000001ca293398b0, L_000001ca293c27f0;
L_000001ca293c27f0 .concat [ 5 2 0 0], L_000001ca29377180, L_000001ca2937a2d0;
L_000001ca293c1d50 .array/port v000001ca293398b0, L_000001ca293c35b0;
L_000001ca293c35b0 .concat [ 5 2 0 0], L_000001ca293c33d0, L_000001ca2937a318;
S_000001ca28fd6b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001ca28fd69c0;
 .timescale 0 0;
v000001ca29306910_0 .var/i "i", 31 0;
S_000001ca292a2390 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001ca292f6810 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001ca29379a20 .functor NOT 1, v000001ca29306870_0, C4<0>, C4<0>, C4<0>;
v000001ca293394f0_0 .net *"_ivl_0", 0 0, L_000001ca29379a20;  1 drivers
v000001ca2933a530_0 .net "in1", 4 0, L_000001ca293c33d0;  alias, 1 drivers
v000001ca29339ef0_0 .net "in2", 4 0, L_000001ca293770e0;  alias, 1 drivers
v000001ca29338c30_0 .net "out", 4 0, L_000001ca293c3650;  alias, 1 drivers
v000001ca29338cd0_0 .net "s", 0 0, v000001ca29306870_0;  alias, 1 drivers
L_000001ca293c3650 .functor MUXZ 5, L_000001ca293770e0, L_000001ca293c33d0, L_000001ca29379a20, C4<>;
S_000001ca292a2520 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001ca292f6990 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001ca293795c0 .functor NOT 1, v000001ca29306c30_0, C4<0>, C4<0>, C4<0>;
v000001ca29339590_0 .net *"_ivl_0", 0 0, L_000001ca293795c0;  1 drivers
v000001ca29338eb0_0 .net "in1", 31 0, v000001ca29339d10_0;  alias, 1 drivers
v000001ca2933a0d0_0 .net "in2", 31 0, v000001ca29338870_0;  alias, 1 drivers
v000001ca29338690_0 .net "out", 31 0, L_000001ca293d48b0;  alias, 1 drivers
v000001ca2933a2b0_0 .net "s", 0 0, v000001ca29306c30_0;  alias, 1 drivers
L_000001ca293d48b0 .functor MUXZ 32, v000001ca29338870_0, v000001ca29339d10_0, L_000001ca293795c0, C4<>;
S_000001ca2928d520 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001ca2928d6b0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001ca2928d6e8 .param/l "AND" 0 9 12, C4<0010>;
P_000001ca2928d720 .param/l "NOR" 0 9 12, C4<0101>;
P_000001ca2928d758 .param/l "OR" 0 9 12, C4<0011>;
P_000001ca2928d790 .param/l "SGT" 0 9 12, C4<0111>;
P_000001ca2928d7c8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001ca2928d800 .param/l "SLT" 0 9 12, C4<0110>;
P_000001ca2928d838 .param/l "SRL" 0 9 12, C4<1001>;
P_000001ca2928d870 .param/l "SUB" 0 9 12, C4<0001>;
P_000001ca2928d8a8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001ca2928d8e0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001ca2928d918 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001ca2937a798 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ca29338730_0 .net/2u *"_ivl_0", 31 0, L_000001ca2937a798;  1 drivers
v000001ca2933a170_0 .net "opSel", 3 0, v000001ca29306af0_0;  alias, 1 drivers
v000001ca29339630_0 .net "operand1", 31 0, L_000001ca293d5030;  alias, 1 drivers
v000001ca29339130_0 .net "operand2", 31 0, L_000001ca293d41d0;  alias, 1 drivers
v000001ca29339d10_0 .var "result", 31 0;
v000001ca29338d70_0 .net "zero", 0 0, L_000001ca293d58f0;  alias, 1 drivers
E_000001ca292f6190 .event anyedge, v000001ca29306af0_0, v000001ca29339630_0, v000001ca29307810_0;
L_000001ca293d58f0 .cmp/eq 32, v000001ca29339d10_0, L_000001ca2937a798;
S_000001ca292d51f0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001ca29370650 .param/l "RType" 0 4 2, C4<000000>;
P_000001ca29370688 .param/l "add" 0 4 5, C4<100000>;
P_000001ca293706c0 .param/l "addi" 0 4 8, C4<001000>;
P_000001ca293706f8 .param/l "addu" 0 4 5, C4<100001>;
P_000001ca29370730 .param/l "and_" 0 4 5, C4<100100>;
P_000001ca29370768 .param/l "andi" 0 4 8, C4<001100>;
P_000001ca293707a0 .param/l "beq" 0 4 10, C4<000100>;
P_000001ca293707d8 .param/l "bne" 0 4 10, C4<000101>;
P_000001ca29370810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001ca29370848 .param/l "j" 0 4 12, C4<000010>;
P_000001ca29370880 .param/l "jal" 0 4 12, C4<000011>;
P_000001ca293708b8 .param/l "jr" 0 4 6, C4<001000>;
P_000001ca293708f0 .param/l "lw" 0 4 8, C4<100011>;
P_000001ca29370928 .param/l "nor_" 0 4 5, C4<100111>;
P_000001ca29370960 .param/l "or_" 0 4 5, C4<100101>;
P_000001ca29370998 .param/l "ori" 0 4 8, C4<001101>;
P_000001ca293709d0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001ca29370a08 .param/l "sll" 0 4 6, C4<000000>;
P_000001ca29370a40 .param/l "slt" 0 4 5, C4<101010>;
P_000001ca29370a78 .param/l "slti" 0 4 8, C4<101010>;
P_000001ca29370ab0 .param/l "srl" 0 4 6, C4<000010>;
P_000001ca29370ae8 .param/l "sub" 0 4 5, C4<100010>;
P_000001ca29370b20 .param/l "subu" 0 4 5, C4<100011>;
P_000001ca29370b58 .param/l "sw" 0 4 8, C4<101011>;
P_000001ca29370b90 .param/l "xor_" 0 4 5, C4<100110>;
P_000001ca29370bc8 .param/l "xori" 0 4 8, C4<001110>;
v000001ca2933a3f0_0 .var "PCsrc", 0 0;
v000001ca29339f90_0 .net "funct", 5 0, L_000001ca293c2610;  alias, 1 drivers
v000001ca29338910_0 .net "opcode", 5 0, L_000001ca29376f00;  alias, 1 drivers
v000001ca293396d0_0 .net "operand1", 31 0, L_000001ca29379240;  alias, 1 drivers
v000001ca2933a030_0 .net "operand2", 31 0, L_000001ca293d41d0;  alias, 1 drivers
v000001ca29339c70_0 .net "rst", 0 0, v000001ca29376d20_0;  alias, 1 drivers
E_000001ca292f64d0/0 .event anyedge, v000001ca29307950_0, v000001ca29306190_0, v000001ca293393b0_0, v000001ca29307810_0;
E_000001ca292f64d0/1 .event anyedge, v000001ca293078b0_0;
E_000001ca292f64d0 .event/or E_000001ca292f64d0/0, E_000001ca292f64d0/1;
S_000001ca292d5380 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001ca29338ff0 .array "DataMem", 0 1023, 31 0;
v000001ca293387d0_0 .net "address", 31 0, v000001ca29339d10_0;  alias, 1 drivers
v000001ca29339090_0 .net "clock", 0 0, L_000001ca293794e0;  1 drivers
v000001ca29339770_0 .net "data", 31 0, L_000001ca29378c90;  alias, 1 drivers
v000001ca2933a350_0 .var/i "i", 31 0;
v000001ca29338870_0 .var "q", 31 0;
v000001ca29338a50_0 .net "rden", 0 0, v000001ca29306eb0_0;  alias, 1 drivers
v000001ca29338e10_0 .net "wren", 0 0, v000001ca29307590_0;  alias, 1 drivers
E_000001ca292f6250 .event posedge, v000001ca29339090_0;
S_000001ca292bd880 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001ca293130c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001ca292f6210 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001ca29338af0_0 .net "PCin", 31 0, L_000001ca293c3330;  alias, 1 drivers
v000001ca29338f50_0 .var "PCout", 31 0;
v000001ca293391d0_0 .net "clk", 0 0, L_000001ca29379710;  alias, 1 drivers
v000001ca29339810_0 .net "rst", 0 0, v000001ca29376d20_0;  alias, 1 drivers
    .scope S_000001ca292d51f0;
T_0 ;
    %wait E_000001ca292f64d0;
    %load/vec4 v000001ca29339c70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca2933a3f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001ca29338910_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001ca293396d0_0;
    %load/vec4 v000001ca2933a030_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001ca29338910_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001ca293396d0_0;
    %load/vec4 v000001ca2933a030_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001ca29338910_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001ca29338910_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001ca29338910_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001ca29339f90_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001ca2933a3f0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ca292bd880;
T_1 ;
    %wait E_000001ca292f66d0;
    %load/vec4 v000001ca29339810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ca29338f50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ca29338af0_0;
    %assign/vec4 v000001ca29338f50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ca292a3e70;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca29307d10_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001ca29307d10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ca29307d10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %load/vec4 v000001ca29307d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca29307d10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537985034, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 806486016, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 941096962, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 37787680, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 2390294528, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 201326604, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 2927034368, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 575799297, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 38903842, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 41945130, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 337707001, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 134217747, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 806813696, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 590807039, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 49854496, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 584515583, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 46139434, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 270598141, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293071d0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001ca292a3ce0;
T_3 ;
    %wait E_000001ca292f6150;
    %load/vec4 v000001ca29307950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001ca293064b0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca29307590_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca29306c30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001ca29306eb0_0, 0;
    %assign/vec4 v000001ca29306870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001ca293064b0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001ca29306af0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001ca293074f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca29306410_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca29307590_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca29306c30_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001ca29306eb0_0, 0, 1;
    %store/vec4 v000001ca29306870_0, 0, 1;
    %load/vec4 v000001ca29306190_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293064b0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %load/vec4 v000001ca293078b0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ca29306870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29306c30_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca29307590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ca293074f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ca29306af0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ca28fd69c0;
T_4 ;
    %wait E_000001ca292f66d0;
    %fork t_1, S_000001ca28fd6b50;
    %jmp t_0;
    .scope S_000001ca28fd6b50;
t_1 ;
    %load/vec4 v000001ca29339310_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca29306910_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001ca29306910_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ca29306910_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293398b0, 0, 4;
    %load/vec4 v000001ca29306910_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca29306910_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ca29339270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001ca29338b90_0;
    %load/vec4 v000001ca29339e50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293398b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca293398b0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001ca28fd69c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ca28fd69c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca2933a490_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001ca2933a490_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001ca2933a490_0;
    %ix/getv/s 4, v000001ca2933a490_0;
    %load/vec4a v000001ca293398b0, 4;
    %ix/getv/s 4, v000001ca2933a490_0;
    %load/vec4a v000001ca293398b0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001ca2933a490_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca2933a490_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001ca2928d520;
T_6 ;
    %wait E_000001ca292f6190;
    %load/vec4 v000001ca2933a170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001ca29339630_0;
    %load/vec4 v000001ca29339130_0;
    %add;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001ca29339630_0;
    %load/vec4 v000001ca29339130_0;
    %sub;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001ca29339630_0;
    %load/vec4 v000001ca29339130_0;
    %and;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001ca29339630_0;
    %load/vec4 v000001ca29339130_0;
    %or;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001ca29339630_0;
    %load/vec4 v000001ca29339130_0;
    %xor;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001ca29339630_0;
    %load/vec4 v000001ca29339130_0;
    %or;
    %inv;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001ca29339630_0;
    %load/vec4 v000001ca29339130_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001ca29339130_0;
    %load/vec4 v000001ca29339630_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001ca29339630_0;
    %ix/getv 4, v000001ca29339130_0;
    %shiftl 4;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001ca29339630_0;
    %ix/getv 4, v000001ca29339130_0;
    %shiftr 4;
    %assign/vec4 v000001ca29339d10_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ca292d5380;
T_7 ;
    %wait E_000001ca292f6250;
    %load/vec4 v000001ca29338a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001ca293387d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001ca29338ff0, 4;
    %assign/vec4 v000001ca29338870_0, 0;
T_7.0 ;
    %load/vec4 v000001ca29338e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ca29339770_0;
    %ix/getv 3, v000001ca293387d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ca292d5380;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca2933a350_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001ca2933a350_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001ca2933a350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %load/vec4 v000001ca2933a350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca2933a350_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ca29338ff0, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001ca292d5380;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ca2933a350_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001ca2933a350_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001ca2933a350_0;
    %load/vec4a v000001ca29338ff0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001ca2933a350_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001ca2933a350_0;
    %addi 1, 0, 32;
    %store/vec4 v000001ca2933a350_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001ca293130c0;
T_10 ;
    %wait E_000001ca292f66d0;
    %load/vec4 v000001ca29378580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001ca293779a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001ca293779a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001ca293779a0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001ca292fede0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca29377fe0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca29376d20_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001ca292fede0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001ca29377fe0_0;
    %inv;
    %assign/vec4 v000001ca29377fe0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001ca292fede0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ScalarMultiplicationUsingAddition/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ca29376d20_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ca29376d20_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001ca293774a0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
