$comment
	File created using the following command:
		vcd file alu.msim.vcd -direction
$end
$date
	Wed Mar 31 10:44:22 2021
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module alu_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 3 " ALU_Sel [2:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ NZVC [3] $end
$var wire 1 % NZVC [2] $end
$var wire 1 & NZVC [1] $end
$var wire 1 ' NZVC [0] $end
$var wire 1 ( Result [7] $end
$var wire 1 ) Result [6] $end
$var wire 1 * Result [5] $end
$var wire 1 + Result [4] $end
$var wire 1 , Result [3] $end
$var wire 1 - Result [2] $end
$var wire 1 . Result [1] $end
$var wire 1 / Result [0] $end
$var wire 1 0 sampler $end
$scope module i1 $end
$var wire 1 1 gnd $end
$var wire 1 2 vcc $end
$var wire 1 3 unknown $end
$var tri1 1 4 devclrn $end
$var tri1 1 5 devpor $end
$var tri1 1 6 devoe $end
$var wire 1 7 NZVC[0]~output_o $end
$var wire 1 8 NZVC[1]~output_o $end
$var wire 1 9 NZVC[2]~output_o $end
$var wire 1 : NZVC[3]~output_o $end
$var wire 1 ; Result[0]~output_o $end
$var wire 1 < Result[1]~output_o $end
$var wire 1 = Result[2]~output_o $end
$var wire 1 > Result[3]~output_o $end
$var wire 1 ? Result[4]~output_o $end
$var wire 1 @ Result[5]~output_o $end
$var wire 1 A Result[6]~output_o $end
$var wire 1 B Result[7]~output_o $end
$var wire 1 C ALU_Sel[0]~input_o $end
$var wire 1 D ALU_Sel[2]~input_o $end
$var wire 1 E B[7]~input_o $end
$var wire 1 F A[7]~input_o $end
$var wire 1 G B[6]~input_o $end
$var wire 1 H A[6]~input_o $end
$var wire 1 I A[5]~input_o $end
$var wire 1 J B[5]~input_o $end
$var wire 1 K A[4]~input_o $end
$var wire 1 L B[4]~input_o $end
$var wire 1 M B[3]~input_o $end
$var wire 1 N A[3]~input_o $end
$var wire 1 O B[2]~input_o $end
$var wire 1 P A[2]~input_o $end
$var wire 1 Q A[1]~input_o $end
$var wire 1 R B[1]~input_o $end
$var wire 1 S B[0]~input_o $end
$var wire 1 T A[0]~input_o $end
$var wire 1 U Add0~1 $end
$var wire 1 V Add0~3 $end
$var wire 1 W Add0~5 $end
$var wire 1 X Add0~7 $end
$var wire 1 Y Add0~9 $end
$var wire 1 Z Add0~11 $end
$var wire 1 [ Add0~13 $end
$var wire 1 \ Add0~15 $end
$var wire 1 ] Add0~16_combout $end
$var wire 1 ^ ALU_Sel[1]~input_o $end
$var wire 1 _ NZVC[0]~8_combout $end
$var wire 1 ` Add0~14_combout $end
$var wire 1 a Equal0~0_combout $end
$var wire 1 b NZVC[1]~4_combout $end
$var wire 1 c Add0~12_combout $end
$var wire 1 d Add0~8_combout $end
$var wire 1 e Add0~10_combout $end
$var wire 1 f NZVC[2]~6_combout $end
$var wire 1 g Add0~6_combout $end
$var wire 1 h Add0~0_combout $end
$var wire 1 i Add0~4_combout $end
$var wire 1 j Add0~2_combout $end
$var wire 1 k NZVC[2]~5_combout $end
$var wire 1 l NZVC[2]~7_combout $end
$var wire 1 m NZVC[3]~9_combout $end
$var wire 1 n Result[0]~14_combout $end
$var wire 1 o Result[1]~15_combout $end
$var wire 1 p Result[2]~16_combout $end
$var wire 1 q Result[3]~17_combout $end
$var wire 1 r Result[4]~18_combout $end
$var wire 1 s Result[5]~19_combout $end
$var wire 1 t Result[6]~20_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b0 "
b10 #
0'
0&
0%
0$
1/
0.
0-
1,
0+
0*
0)
0(
x0
01
12
x3
14
15
16
07
08
09
0:
1;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
1P
1Q
1R
0S
1T
0U
0V
1W
1X
0Y
1Z
0[
1\
0]
0^
0_
0`
1a
1b
0c
0d
0e
1f
1g
1h
0i
0j
0k
0l
0m
1n
0o
0p
1q
0r
0s
0t
$end
#1000000
