This CPU is based on previous models - the idea is, that code is so simple as possible
(we don't have parallel stages in this moment) and correctly compiled / simulated & supported by Vivado.

It means for example: System Verilog, no more funny while loops and strings