
STM32G431CBU6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005110  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000418  080052e8  080052e8  000152e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005700  08005700  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08005700  08005700  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005700  08005700  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005700  08005700  00015700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005704  08005704  00015704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08005708  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  20000078  08005780  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000300  08005780  00020300  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b921  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f72  00000000  00000000  0003b9c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00013747  00000000  00000000  0003e93b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001190  00000000  00000000  00052088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001370  00000000  00000000  00053218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000036a4  00000000  00000000  00054588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001becd  00000000  00000000  00057c2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7cd4  00000000  00000000  00073af9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014b7cd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000030f4  00000000  00000000  0014b820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000078 	.word	0x20000078
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080052d0 	.word	0x080052d0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000007c 	.word	0x2000007c
 8000214:	080052d0 	.word	0x080052d0

08000218 <gfDivideAvoidZero>:
#include "GeneralFunctions.h"
#include "GlobalConstants.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
	float result;
	if ( den >= 0 && den < threshold )
 8000218:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 800021c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000220:	db04      	blt.n	800022c <gfDivideAvoidZero+0x14>
 8000222:	eef4 0ac1 	vcmpe.f32	s1, s2
 8000226:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800022a:	d411      	bmi.n	8000250 <gfDivideAvoidZero+0x38>
		den = threshold;
	else if( den < 0 && den > -threshold)
 800022c:	eef5 0ac0 	vcmpe.f32	s1, #0.0
 8000230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000234:	d402      	bmi.n	800023c <gfDivideAvoidZero+0x24>
		den = -threshold;

	result = num / den;
	return result;
}
 8000236:	ee80 0a20 	vdiv.f32	s0, s0, s1
 800023a:	4770      	bx	lr
	else if( den < 0 && den > -threshold)
 800023c:	eeb1 1a41 	vneg.f32	s2, s2
 8000240:	eeb4 1ae0 	vcmpe.f32	s2, s1
 8000244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000248:	d5f5      	bpl.n	8000236 <gfDivideAvoidZero+0x1e>
		den = -threshold;
 800024a:	eef0 0a41 	vmov.f32	s1, s2
 800024e:	e7f2      	b.n	8000236 <gfDivideAvoidZero+0x1e>
		den = threshold;
 8000250:	eef0 0a41 	vmov.f32	s1, s2
 8000254:	e7ef      	b.n	8000236 <gfDivideAvoidZero+0x1e>

08000256 <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 8000256:	eef0 7a40 	vmov.f32	s15, s0
 800025a:	eeb0 0a41 	vmov.f32	s0, s2
	if(input > Upper) input = Upper;
 800025e:	eef4 7ae0 	vcmpe.f32	s15, s1
 8000262:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000266:	dc01      	bgt.n	800026c <gUpperLowerLimit+0x16>
 8000268:	eef0 0a67 	vmov.f32	s1, s15
	if(input < Lower) input = Lower;
 800026c:	eef4 0ac0 	vcmpe.f32	s1, s0
 8000270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000274:	d401      	bmi.n	800027a <gUpperLowerLimit+0x24>
 8000276:	eeb0 0a60 	vmov.f32	s0, s1
	return input;
}
 800027a:	4770      	bx	lr

0800027c <gLPF>:
	// Under approximation  1/wc >> Ts
	// gainLPF = Ts/(tau + Ts) = Ts / tau = wc * Ts;
	float gainLPF;
	float yn_1;

	gainLPF = wc * Ts;
 800027c:	ee20 1a81 	vmul.f32	s2, s1, s2
	yn_1 = *y;
 8000280:	ed90 7a00 	vldr	s14, [r0]

	*y = (1 - gainLPF) * yn_1 + gainLPF * r;
 8000284:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000288:	ee77 7ac1 	vsub.f32	s15, s15, s2
 800028c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000290:	ee21 1a00 	vmul.f32	s2, s2, s0
 8000294:	ee77 7a81 	vadd.f32	s15, s15, s2
 8000298:	edc0 7a00 	vstr	s15, [r0]
}
 800029c:	4770      	bx	lr
	...

080002a0 <Sequence_Low_Freq>:
static inline void slctElectAngleFromPosMode(uint8_t posMode, struct SensorData *sensData);
static inline void slctCntlFromDrvMode(uint8_t drvMode, struct SensorData sensData, struct VectorControlData *vectorControlData, float* Duty, int8_t* outputMode);
static inline void calcCurrentRef(uint8_t drvMode, struct VectorControlData *vectorControlData);


void Sequence_Low_Freq(void){
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ed2d 8b02 	vpush	{d8}
 80002a6:	b08b      	sub	sp, #44	; 0x2c
	float propoDuty;


	//read IO signals
	//gButton1 = readButton1();
	gVolume = 0; //readVolume();
 80002a8:	4b71      	ldr	r3, [pc, #452]	; (8000470 <Sequence_Low_Freq+0x1d0>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]

	propoDuty = readPropoDuty();
 80002ae:	f000 f9ad 	bl	800060c <readPropoDuty>
	gLPF(propoDuty, ANGULARFREQ2Hz, CARRIERCYCLE, &gPropoDuty);
 80002b2:	4870      	ldr	r0, [pc, #448]	; (8000474 <Sequence_Low_Freq+0x1d4>)
 80002b4:	ed9f 1a70 	vldr	s2, [pc, #448]	; 8000478 <Sequence_Low_Freq+0x1d8>
 80002b8:	eddf 0a70 	vldr	s1, [pc, #448]	; 800047c <Sequence_Low_Freq+0x1dc>
 80002bc:	f7ff ffde 	bl	800027c <gLPF>

	sSensData.Vdc = 10.0f;//readVdc();
 80002c0:	4c6f      	ldr	r4, [pc, #444]	; (8000480 <Sequence_Low_Freq+0x1e0>)
 80002c2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 80002c6:	ed84 0a0a 	vstr	s0, [r4, #40]	; 0x28
	gLPF(sSensData.Vdc, ANGULARFREQ20Hz, LOWSEQUENCEPERIOD, &sSensData.Vdc_LPF);
 80002ca:	f104 002c 	add.w	r0, r4, #44	; 0x2c
 80002ce:	ed9f 1a6d 	vldr	s2, [pc, #436]	; 8000484 <Sequence_Low_Freq+0x1e4>
 80002d2:	eddf 0a6d 	vldr	s1, [pc, #436]	; 8000488 <Sequence_Low_Freq+0x1e8>
 80002d6:	f7ff ffd1 	bl	800027c <gLPF>
	sSensData.twoDivVdc = gfDivideAvoidZero(2.0f, sSensData.Vdc_LPF, 1.0f);
 80002da:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 80002de:	edd4 0a0b 	vldr	s1, [r4, #44]	; 0x2c
 80002e2:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80002e6:	f7ff ff97 	bl	8000218 <gfDivideAvoidZero>
 80002ea:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30

	if(sInitCnt < INITCNTMAX){
 80002ee:	4b67      	ldr	r3, [pc, #412]	; (800048c <Sequence_Low_Freq+0x1ec>)
 80002f0:	881b      	ldrh	r3, [r3, #0]
 80002f2:	2b28      	cmp	r3, #40	; 0x28
 80002f4:	d819      	bhi.n	800032a <Sequence_Low_Freq+0x8a>
		sInitCnt++;
 80002f6:	3301      	adds	r3, #1
 80002f8:	b29b      	uxth	r3, r3
 80002fa:	4a64      	ldr	r2, [pc, #400]	; (800048c <Sequence_Low_Freq+0x1ec>)
 80002fc:	8013      	strh	r3, [r2, #0]
		sPosMode = POSMODE_HALL;
 80002fe:	4a64      	ldr	r2, [pc, #400]	; (8000490 <Sequence_Low_Freq+0x1f0>)
 8000300:	2102      	movs	r1, #2
 8000302:	7011      	strb	r1, [r2, #0]
		sDrvMode = DRVMODE_OFFDUTY;
 8000304:	4a63      	ldr	r2, [pc, #396]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 8000306:	2100      	movs	r1, #0
 8000308:	7011      	strb	r1, [r2, #0]
		sElectAngVeloRefRateLimit = 0;
 800030a:	4a63      	ldr	r2, [pc, #396]	; (8000498 <Sequence_Low_Freq+0x1f8>)
 800030c:	2100      	movs	r1, #0
 800030e:	6011      	str	r1, [r2, #0]

		// Get Current Sensor Offset
		if( sInitCnt <= INITCNTST1){
 8000310:	2b01      	cmp	r3, #1
 8000312:	d903      	bls.n	800031c <Sequence_Low_Freq+0x7c>
			InitVectorControl(sSensData, &sVectorControlData);
		}

		calcCurrentRef(sDrvMode, &sVectorControlData);
	}
}
 8000314:	b00b      	add	sp, #44	; 0x2c
 8000316:	ecbd 8b02 	vpop	{d8}
 800031a:	bd30      	pop	{r4, r5, pc}
			sSensData.Iuvw_AD_Offset[0] = 2110.0f;
 800031c:	4a5f      	ldr	r2, [pc, #380]	; (800049c <Sequence_Low_Freq+0x1fc>)
 800031e:	61e2      	str	r2, [r4, #28]
			sSensData.Iuvw_AD_Offset[1] = 2019.0f;
 8000320:	4a5f      	ldr	r2, [pc, #380]	; (80004a0 <Sequence_Low_Freq+0x200>)
 8000322:	6222      	str	r2, [r4, #32]
			sSensData.Iuvw_AD_Offset[2] = 2066.0f;
 8000324:	4a5f      	ldr	r2, [pc, #380]	; (80004a4 <Sequence_Low_Freq+0x204>)
 8000326:	6262      	str	r2, [r4, #36]	; 0x24
 8000328:	e7f4      	b.n	8000314 <Sequence_Low_Freq+0x74>
		posMode_pre = sPosMode;
 800032a:	4b59      	ldr	r3, [pc, #356]	; (8000490 <Sequence_Low_Freq+0x1f0>)
 800032c:	781a      	ldrb	r2, [r3, #0]
		drvMode_pre = sDrvMode;
 800032e:	4b59      	ldr	r3, [pc, #356]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 8000330:	781b      	ldrb	r3, [r3, #0]
		slctPosMode(gElectFreq, &sPosMode);
 8000332:	495d      	ldr	r1, [pc, #372]	; (80004a8 <Sequence_Low_Freq+0x208>)
 8000334:	edd1 7a00 	vldr	s15, [r1]
	//gFreerunCnt = readFreeRunCnt();
	//gProcessingLoad = (float)gFreerunCnt * ONEDIVCARRIERCNT;
}
void inline slctPosMode(float electFreq, uint8_t* posMode){

	if(*posMode != POSMODE_HALL_PLL){
 8000338:	2a03      	cmp	r2, #3
 800033a:	d02a      	beq.n	8000392 <Sequence_Low_Freq+0xf2>
		if (electFreq > ELECTFREQ_VALIDPLL)
 800033c:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80004ac <Sequence_Low_Freq+0x20c>
 8000340:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000348:	dd1f      	ble.n	800038a <Sequence_Low_Freq+0xea>
			*posMode = POSMODE_HALL_PLL;
 800034a:	4a51      	ldr	r2, [pc, #324]	; (8000490 <Sequence_Low_Freq+0x1f0>)
 800034c:	2103      	movs	r1, #3
 800034e:	7011      	strb	r1, [r2, #0]

}

void inline slctDrvMode(float electFreq, uint8_t* drvMode){

	if(*drvMode != DRVMODE_VECTORCONTROL){
 8000350:	2b04      	cmp	r3, #4
 8000352:	d031      	beq.n	80003b8 <Sequence_Low_Freq+0x118>
		if (electFreq > ELECTFREQ_OPENLOOP2VECTORCONTROL)
 8000354:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80004b0 <Sequence_Low_Freq+0x210>
 8000358:	eef4 7ac7 	vcmpe.f32	s15, s14
 800035c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000360:	dd26      	ble.n	80003b0 <Sequence_Low_Freq+0x110>
			*drvMode = DRVMODE_VECTORCONTROL;
 8000362:	4a4c      	ldr	r2, [pc, #304]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 8000364:	2104      	movs	r1, #4
 8000366:	7011      	strb	r1, [r2, #0]
		if( drvMode_pre == DRVMODE_OPENLOOP && sDrvMode == DRVMODE_VECTORCONTROL){  // Init for VectorControl
 8000368:	2b02      	cmp	r3, #2
 800036a:	d034      	beq.n	80003d6 <Sequence_Low_Freq+0x136>
		calcCurrentRef(sDrvMode, &sVectorControlData);
 800036c:	4b49      	ldr	r3, [pc, #292]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 800036e:	781b      	ldrb	r3, [r3, #0]
			gOffDuty(Duty, outputMode);
	}
}

static inline void calcCurrentRef(uint8_t drvMode, struct VectorControlData *vectorControlData){
	switch(drvMode){
 8000370:	2b02      	cmp	r3, #2
 8000372:	d04f      	beq.n	8000414 <Sequence_Low_Freq+0x174>
 8000374:	2b04      	cmp	r3, #4
 8000376:	d055      	beq.n	8000424 <Sequence_Low_Freq+0x184>
 8000378:	2b00      	cmp	r3, #0
 800037a:	d044      	beq.n	8000406 <Sequence_Low_Freq+0x166>
			vectorControlData->Idq_ref[1] = IQREFMAX * gVolume;
			gLPF(vectorControlData->Idq_ref[0], ANGULARFREQ5Hz, LOWSEQUENCEPERIOD, &vectorControlData->Idq_ref_LPF[0]);
			gLPF(vectorControlData->Idq_ref[1], ANGULARFREQ5Hz, LOWSEQUENCEPERIOD, &vectorControlData->Idq_ref_LPF[1]);
			break;
		default :
			vectorControlData->Idq_ref[0] = 0.0f;
 800037c:	4b4d      	ldr	r3, [pc, #308]	; (80004b4 <Sequence_Low_Freq+0x214>)
 800037e:	2200      	movs	r2, #0
 8000380:	601a      	str	r2, [r3, #0]
			vectorControlData->Idq_ref[1] = 0.0f;
 8000382:	605a      	str	r2, [r3, #4]
			vectorControlData->Idq_ref_LPF[0] = 0.0f;
 8000384:	609a      	str	r2, [r3, #8]
			vectorControlData->Idq_ref_LPF[1] = 0.0f;
 8000386:	60da      	str	r2, [r3, #12]
}
 8000388:	e7c4      	b.n	8000314 <Sequence_Low_Freq+0x74>
			*posMode = POSMODE_HALL;
 800038a:	4a41      	ldr	r2, [pc, #260]	; (8000490 <Sequence_Low_Freq+0x1f0>)
 800038c:	2102      	movs	r1, #2
 800038e:	7011      	strb	r1, [r2, #0]
 8000390:	e7de      	b.n	8000350 <Sequence_Low_Freq+0xb0>
		if (electFreq < ELECTFREQ_INVALIDPLL)
 8000392:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80004b8 <Sequence_Low_Freq+0x218>
 8000396:	eef4 7ac7 	vcmpe.f32	s15, s14
 800039a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800039e:	d503      	bpl.n	80003a8 <Sequence_Low_Freq+0x108>
			*posMode = POSMODE_HALL;
 80003a0:	4a3b      	ldr	r2, [pc, #236]	; (8000490 <Sequence_Low_Freq+0x1f0>)
 80003a2:	2102      	movs	r1, #2
 80003a4:	7011      	strb	r1, [r2, #0]
 80003a6:	e7d3      	b.n	8000350 <Sequence_Low_Freq+0xb0>
			*posMode = POSMODE_HALL_PLL;
 80003a8:	4a39      	ldr	r2, [pc, #228]	; (8000490 <Sequence_Low_Freq+0x1f0>)
 80003aa:	2103      	movs	r1, #3
 80003ac:	7011      	strb	r1, [r2, #0]
 80003ae:	e7cf      	b.n	8000350 <Sequence_Low_Freq+0xb0>
			*drvMode = DRVMODE_OPENLOOP;
 80003b0:	4a38      	ldr	r2, [pc, #224]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 80003b2:	2102      	movs	r1, #2
 80003b4:	7011      	strb	r1, [r2, #0]
 80003b6:	e7d7      	b.n	8000368 <Sequence_Low_Freq+0xc8>
		if (electFreq < ELECTFREQ_VECTORCONTROL2OPENLOOP)
 80003b8:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80004bc <Sequence_Low_Freq+0x21c>
 80003bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80003c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003c4:	d503      	bpl.n	80003ce <Sequence_Low_Freq+0x12e>
			*drvMode = DRVMODE_OPENLOOP;
 80003c6:	4a33      	ldr	r2, [pc, #204]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 80003c8:	2102      	movs	r1, #2
 80003ca:	7011      	strb	r1, [r2, #0]
 80003cc:	e7cc      	b.n	8000368 <Sequence_Low_Freq+0xc8>
			*drvMode = DRVMODE_VECTORCONTROL;
 80003ce:	4a31      	ldr	r2, [pc, #196]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 80003d0:	2104      	movs	r1, #4
 80003d2:	7011      	strb	r1, [r2, #0]
 80003d4:	e7c8      	b.n	8000368 <Sequence_Low_Freq+0xc8>
		if( drvMode_pre == DRVMODE_OPENLOOP && sDrvMode == DRVMODE_VECTORCONTROL){  // Init for VectorControl
 80003d6:	4b2f      	ldr	r3, [pc, #188]	; (8000494 <Sequence_Low_Freq+0x1f4>)
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	2b04      	cmp	r3, #4
 80003dc:	d1c6      	bne.n	800036c <Sequence_Low_Freq+0xcc>
			InitVectorControl(sSensData, &sVectorControlData);
 80003de:	4d28      	ldr	r5, [pc, #160]	; (8000480 <Sequence_Low_Freq+0x1e0>)
 80003e0:	4b34      	ldr	r3, [pc, #208]	; (80004b4 <Sequence_Low_Freq+0x214>)
 80003e2:	9309      	str	r3, [sp, #36]	; 0x24
 80003e4:	466c      	mov	r4, sp
 80003e6:	f105 0c10 	add.w	ip, r5, #16
 80003ea:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80003ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003f0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80003f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80003f6:	f8dc 3000 	ldr.w	r3, [ip]
 80003fa:	6023      	str	r3, [r4, #0]
 80003fc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000400:	f000 fb8e 	bl	8000b20 <InitVectorControl>
 8000404:	e7b2      	b.n	800036c <Sequence_Low_Freq+0xcc>
			vectorControlData->Idq_ref[0] = 0.0f;
 8000406:	4b2b      	ldr	r3, [pc, #172]	; (80004b4 <Sequence_Low_Freq+0x214>)
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
			vectorControlData->Idq_ref[1] = 0.0f;
 800040c:	605a      	str	r2, [r3, #4]
			vectorControlData->Idq_ref_LPF[0] = 0.0f;
 800040e:	609a      	str	r2, [r3, #8]
			vectorControlData->Idq_ref_LPF[1] = 0.0f;
 8000410:	60da      	str	r2, [r3, #12]
			break;
 8000412:	e77f      	b.n	8000314 <Sequence_Low_Freq+0x74>
			vectorControlData->Idq_ref[0] = vectorControlData->Idq_LPF[0];
 8000414:	4b27      	ldr	r3, [pc, #156]	; (80004b4 <Sequence_Low_Freq+0x214>)
 8000416:	6999      	ldr	r1, [r3, #24]
 8000418:	6019      	str	r1, [r3, #0]
			vectorControlData->Idq_ref[1] = vectorControlData->Idq_LPF[1];
 800041a:	69da      	ldr	r2, [r3, #28]
 800041c:	605a      	str	r2, [r3, #4]
			vectorControlData->Idq_ref_LPF[0] = vectorControlData->Idq_LPF[0];
 800041e:	6099      	str	r1, [r3, #8]
			vectorControlData->Idq_ref_LPF[1] = vectorControlData->Idq_LPF[1];
 8000420:	60da      	str	r2, [r3, #12]
			break;
 8000422:	e777      	b.n	8000314 <Sequence_Low_Freq+0x74>
			vectorControlData->Idq_ref[0] = 0.0f;
 8000424:	4c23      	ldr	r4, [pc, #140]	; (80004b4 <Sequence_Low_Freq+0x214>)
 8000426:	ed9f 0a26 	vldr	s0, [pc, #152]	; 80004c0 <Sequence_Low_Freq+0x220>
 800042a:	ed84 0a00 	vstr	s0, [r4]
			vectorControlData->Idq_ref[1] = IQREFMAX * gVolume;
 800042e:	4b10      	ldr	r3, [pc, #64]	; (8000470 <Sequence_Low_Freq+0x1d0>)
 8000430:	edd3 7a00 	vldr	s15, [r3]
 8000434:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000438:	ee67 7a87 	vmul.f32	s15, s15, s14
 800043c:	edc4 7a01 	vstr	s15, [r4, #4]
			gLPF(vectorControlData->Idq_ref[0], ANGULARFREQ5Hz, LOWSEQUENCEPERIOD, &vectorControlData->Idq_ref_LPF[0]);
 8000440:	eddf 8a10 	vldr	s17, [pc, #64]	; 8000484 <Sequence_Low_Freq+0x1e4>
 8000444:	ed9f 8a1f 	vldr	s16, [pc, #124]	; 80004c4 <Sequence_Low_Freq+0x224>
 8000448:	f104 0008 	add.w	r0, r4, #8
 800044c:	eeb0 1a68 	vmov.f32	s2, s17
 8000450:	eef0 0a48 	vmov.f32	s1, s16
 8000454:	f7ff ff12 	bl	800027c <gLPF>
			gLPF(vectorControlData->Idq_ref[1], ANGULARFREQ5Hz, LOWSEQUENCEPERIOD, &vectorControlData->Idq_ref_LPF[1]);
 8000458:	f104 000c 	add.w	r0, r4, #12
 800045c:	eeb0 1a68 	vmov.f32	s2, s17
 8000460:	eef0 0a48 	vmov.f32	s1, s16
 8000464:	ed94 0a01 	vldr	s0, [r4, #4]
 8000468:	f7ff ff08 	bl	800027c <gLPF>
			break;
 800046c:	e752      	b.n	8000314 <Sequence_Low_Freq+0x74>
 800046e:	bf00      	nop
 8000470:	200000a0 	.word	0x200000a0
 8000474:	20000098 	.word	0x20000098
 8000478:	38aec33e 	.word	0x38aec33e
 800047c:	4148f5c3 	.word	0x4148f5c3
 8000480:	200000cc 	.word	0x200000cc
 8000484:	3a83126f 	.word	0x3a83126f
 8000488:	42fb3333 	.word	0x42fb3333
 800048c:	200000c8 	.word	0x200000c8
 8000490:	200000cb 	.word	0x200000cb
 8000494:	200000a4 	.word	0x200000a4
 8000498:	200000b4 	.word	0x200000b4
 800049c:	4503e000 	.word	0x4503e000
 80004a0:	44fc6000 	.word	0x44fc6000
 80004a4:	45012000 	.word	0x45012000
 80004a8:	20000094 	.word	0x20000094
 80004ac:	43480000 	.word	0x43480000
 80004b0:	43960000 	.word	0x43960000
 80004b4:	20000100 	.word	0x20000100
 80004b8:	43160000 	.word	0x43160000
 80004bc:	437a0000 	.word	0x437a0000
 80004c0:	00000000 	.word	0x00000000
 80004c4:	41fb53d1 	.word	0x41fb53d1

080004c8 <Sequence_High_Freq>:
void Sequence_High_Freq(void){
 80004c8:	b530      	push	{r4, r5, lr}
 80004ca:	b09b      	sub	sp, #108	; 0x6c
	SPI_TransmitReceive_lap();
 80004cc:	f000 fbe4 	bl	8000c98 <SPI_TransmitReceive_lap>
	readCurrent(sSensData.Iuvw_AD, sSensData.Iuvw_AD_Offset, sSensData.Iuvw);
 80004d0:	4c35      	ldr	r4, [pc, #212]	; (80005a8 <Sequence_High_Freq+0xe0>)
 80004d2:	f104 0208 	add.w	r2, r4, #8
 80004d6:	f104 011c 	add.w	r1, r4, #28
 80004da:	f104 0014 	add.w	r0, r4, #20
 80004de:	f000 f907 	bl	80006f0 <readCurrent>
	sPosMode = POSMODE_ANGLESENS;//POSMODE_FREERUN;//
 80004e2:	4b32      	ldr	r3, [pc, #200]	; (80005ac <Sequence_High_Freq+0xe4>)
 80004e4:	2205      	movs	r2, #5
 80004e6:	701a      	strb	r2, [r3, #0]
	sDrvMode = DRVMODE_OPENLOOP;
 80004e8:	2502      	movs	r5, #2
 80004ea:	4b31      	ldr	r3, [pc, #196]	; (80005b0 <Sequence_High_Freq+0xe8>)
 80004ec:	701d      	strb	r5, [r3, #0]
	sElectAngVeloRefRateLimit = TWOPI * 10.0f;
 80004ee:	4b31      	ldr	r3, [pc, #196]	; (80005b4 <Sequence_High_Freq+0xec>)
 80004f0:	4a31      	ldr	r2, [pc, #196]	; (80005b8 <Sequence_High_Freq+0xf0>)
 80004f2:	601a      	str	r2, [r3, #0]
		sensData->electAngle = gTheta + PI*0.5f;
 80004f4:	4b31      	ldr	r3, [pc, #196]	; (80005bc <Sequence_High_Freq+0xf4>)
 80004f6:	edd3 7a00 	vldr	s15, [r3]
 80004fa:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80005c0 <Sequence_High_Freq+0xf8>
 80004fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000502:	edc4 7a00 	vstr	s15, [r4]
		sensData->electAngVelo = sElectAngleEstimateData.electAngVeloEstimate;
 8000506:	4b2f      	ldr	r3, [pc, #188]	; (80005c4 <Sequence_High_Freq+0xfc>)
 8000508:	68db      	ldr	r3, [r3, #12]
 800050a:	6063      	str	r3, [r4, #4]
	slctCntlFromDrvMode(sDrvMode, sSensData, &sVectorControlData, sDuty, &sOutputMode);
 800050c:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8000510:	46a4      	mov	ip, r4
 8000512:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000516:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800051a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800051e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8000522:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000526:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 800052a:	f8dc 3000 	ldr.w	r3, [ip]
 800052e:	f8ce 3000 	str.w	r3, [lr]
	vectorControlData->Idq_ref[0] = 0.0f;
 8000532:	4b25      	ldr	r3, [pc, #148]	; (80005c8 <Sequence_High_Freq+0x100>)
 8000534:	2100      	movs	r1, #0
 8000536:	6019      	str	r1, [r3, #0]
	vectorControlData->Idq_ref[1] = 3.0f;//IQREFMAX * gVolume;
 8000538:	4a24      	ldr	r2, [pc, #144]	; (80005cc <Sequence_High_Freq+0x104>)
 800053a:	605a      	str	r2, [r3, #4]
	vectorControlData->Idq_ref_LPF[0] = vectorControlData->Idq_ref[0];
 800053c:	6099      	str	r1, [r3, #8]
	vectorControlData->Idq_ref_LPF[1] = vectorControlData->Idq_ref[1];//IQREFMAX * gVolume;
 800053e:	60da      	str	r2, [r3, #12]
			VamRef = sSensData.Vdc * SQRT3DIV2_DIV2 * gPropoDuty * gButton1;//gVolume;
 8000540:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8000544:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80005d0 <Sequence_High_Freq+0x108>
 8000548:	ee67 7a80 	vmul.f32	s15, s15, s0
 800054c:	4b21      	ldr	r3, [pc, #132]	; (80005d4 <Sequence_High_Freq+0x10c>)
 800054e:	ed93 0a00 	vldr	s0, [r3]
 8000552:	ee67 7a80 	vmul.f32	s15, s15, s0
 8000556:	4b20      	ldr	r3, [pc, #128]	; (80005d8 <Sequence_High_Freq+0x110>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	ee00 3a10 	vmov	s0, r3
 800055e:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
			OpenLoopTasks(VamRef, sensData, vectorControlData, Duty, outputMode);
 8000562:	4b1e      	ldr	r3, [pc, #120]	; (80005dc <Sequence_High_Freq+0x114>)
 8000564:	930b      	str	r3, [sp, #44]	; 0x2c
 8000566:	4b1e      	ldr	r3, [pc, #120]	; (80005e0 <Sequence_High_Freq+0x118>)
 8000568:	930a      	str	r3, [sp, #40]	; 0x28
 800056a:	4b17      	ldr	r3, [pc, #92]	; (80005c8 <Sequence_High_Freq+0x100>)
 800056c:	9309      	str	r3, [sp, #36]	; 0x24
 800056e:	466c      	mov	r4, sp
 8000570:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 8000574:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000578:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800057a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800057e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000580:	f8dc 3000 	ldr.w	r3, [ip]
 8000584:	6023      	str	r3, [r4, #0]
 8000586:	ab0d      	add	r3, sp, #52	; 0x34
 8000588:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800058a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800058e:	f000 f92d 	bl	80007ec <OpenLoopTasks>
	writeOutputMode(sOutputMode);
 8000592:	4b12      	ldr	r3, [pc, #72]	; (80005dc <Sequence_High_Freq+0x114>)
 8000594:	f993 0000 	ldrsb.w	r0, [r3]
 8000598:	f000 f8e4 	bl	8000764 <writeOutputMode>
	writeDuty(sDuty);
 800059c:	4810      	ldr	r0, [pc, #64]	; (80005e0 <Sequence_High_Freq+0x118>)
 800059e:	f000 f8fd 	bl	800079c <writeDuty>
}
 80005a2:	b01b      	add	sp, #108	; 0x6c
 80005a4:	bd30      	pop	{r4, r5, pc}
 80005a6:	bf00      	nop
 80005a8:	200000cc 	.word	0x200000cc
 80005ac:	200000cb 	.word	0x200000cb
 80005b0:	200000a4 	.word	0x200000a4
 80005b4:	200000b4 	.word	0x200000b4
 80005b8:	427b53d2 	.word	0x427b53d2
 80005bc:	2000009c 	.word	0x2000009c
 80005c0:	3fc90fdb 	.word	0x3fc90fdb
 80005c4:	200000b8 	.word	0x200000b8
 80005c8:	20000100 	.word	0x20000100
 80005cc:	40400000 	.word	0x40400000
 80005d0:	3f1cc471 	.word	0x3f1cc471
 80005d4:	20000098 	.word	0x20000098
 80005d8:	20000000 	.word	0x20000000
 80005dc:	200000ca 	.word	0x200000ca
 80005e0:	200000a8 	.word	0x200000a8

080005e4 <readPropoInputCaptureCnt>:
	inputCaptureCnt = TIM2 -> CCR1;

	return inputCaptureCnt;
}

uint16_t readPropoInputCaptureCnt(void){
 80005e4:	b082      	sub	sp, #8
	// Read Input Capture Count of GPIO
	// CCR2:TIM3 Channel2 = Propo
	volatile uint16_t inputCaptureCnt;

	inputCaptureCnt = TIM8 -> CCR1;
 80005e6:	4b07      	ldr	r3, [pc, #28]	; (8000604 <readPropoInputCaptureCnt+0x20>)
 80005e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80005ea:	b29b      	uxth	r3, r3
 80005ec:	f8ad 3006 	strh.w	r3, [sp, #6]
	inputCaptureCnt8 = inputCaptureCnt;
 80005f0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80005f4:	4b04      	ldr	r3, [pc, #16]	; (8000608 <readPropoInputCaptureCnt+0x24>)
 80005f6:	801a      	strh	r2, [r3, #0]
	return inputCaptureCnt;
 80005f8:	f8bd 0006 	ldrh.w	r0, [sp, #6]
}
 80005fc:	b280      	uxth	r0, r0
 80005fe:	b002      	add	sp, #8
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40013400 	.word	0x40013400
 8000608:	2000014c 	.word	0x2000014c

0800060c <readPropoDuty>:

float readPropoDuty(void){
 800060c:	b510      	push	{r4, lr}

	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;
	float preScaler;

	sPropoState_pre = sPropoState;
 800060e:	4c2e      	ldr	r4, [pc, #184]	; (80006c8 <readPropoDuty+0xbc>)
 8000610:	7822      	ldrb	r2, [r4, #0]
 8000612:	4b2e      	ldr	r3, [pc, #184]	; (80006cc <readPropoDuty+0xc0>)
 8000614:	701a      	strb	r2, [r3, #0]
	sPropoState = HAL_GPIO_ReadPin(GPIOA, Propo_Pin) & 0b00000001;
 8000616:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800061a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800061e:	f002 fa43 	bl	8002aa8 <HAL_GPIO_ReadPin>
 8000622:	f000 0001 	and.w	r0, r0, #1
 8000626:	7020      	strb	r0, [r4, #0]

	if(sPropoState) // sPropoState = ON
 8000628:	b138      	cbz	r0, 800063a <readPropoDuty+0x2e>
		sPropoInputCaptureCntRise = readPropoInputCaptureCnt();
 800062a:	f7ff ffdb 	bl	80005e4 <readPropoInputCaptureCnt>
 800062e:	4b28      	ldr	r3, [pc, #160]	; (80006d0 <readPropoDuty+0xc4>)
 8000630:	8018      	strh	r0, [r3, #0]
	}

	propoDuty = sPropoDuty;
	return propoDuty;

}
 8000632:	4b28      	ldr	r3, [pc, #160]	; (80006d4 <readPropoDuty+0xc8>)
 8000634:	ed93 0a00 	vldr	s0, [r3]
 8000638:	bd10      	pop	{r4, pc}
		sPropoInputCaptureCntFall = readPropoInputCaptureCnt();
 800063a:	f7ff ffd3 	bl	80005e4 <readPropoInputCaptureCnt>
 800063e:	4b26      	ldr	r3, [pc, #152]	; (80006d8 <readPropoDuty+0xcc>)
 8000640:	8018      	strh	r0, [r3, #0]
		if(sPropoState == 0 && sPropoState_pre == 1)
 8000642:	4b21      	ldr	r3, [pc, #132]	; (80006c8 <readPropoDuty+0xbc>)
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d1f3      	bne.n	8000632 <readPropoDuty+0x26>
 800064a:	4b20      	ldr	r3, [pc, #128]	; (80006cc <readPropoDuty+0xc0>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	2b01      	cmp	r3, #1
 8000650:	d1ef      	bne.n	8000632 <readPropoDuty+0x26>
			inputCaptureCntMax = TIM8 -> ARR;
 8000652:	4922      	ldr	r1, [pc, #136]	; (80006dc <readPropoDuty+0xd0>)
 8000654:	6aca      	ldr	r2, [r1, #44]	; 0x2c
			inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 8000656:	1c53      	adds	r3, r2, #1
 8000658:	085b      	lsrs	r3, r3, #1
			preScaler = (float)(TIM8 -> PSC);
 800065a:	6a89      	ldr	r1, [r1, #40]	; 0x28
			propoInputCaptureCntDiff = (float)sPropoInputCaptureCntFall - (float)sPropoInputCaptureCntRise;
 800065c:	ee07 0a90 	vmov	s15, r0
 8000660:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000664:	491a      	ldr	r1, [pc, #104]	; (80006d0 <readPropoDuty+0xc4>)
 8000666:	8809      	ldrh	r1, [r1, #0]
 8000668:	ee07 1a90 	vmov	s15, r1
 800066c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000670:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000674:	491a      	ldr	r1, [pc, #104]	; (80006e0 <readPropoDuty+0xd4>)
 8000676:	edc1 7a00 	vstr	s15, [r1]
			if( propoInputCaptureCntDiff < - (float)inputCaptureCntHalf)
 800067a:	ee07 3a10 	vmov	s14, r3
 800067e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000682:	eeb1 7a47 	vneg.f32	s14, s14
 8000686:	eef4 7ac7 	vcmpe.f32	s15, s14
 800068a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800068e:	d507      	bpl.n	80006a0 <readPropoDuty+0x94>
				propoInputCaptureCntDiff += (float)inputCaptureCntMax;
 8000690:	ee07 2a10 	vmov	s14, r2
 8000694:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000698:	ee77 7a87 	vadd.f32	s15, s15, s14
 800069c:	edc1 7a00 	vstr	s15, [r1]
			sPropoDuty = 0.3f *(propoInputCaptureCntDiff - 1489.0f) * 0.0027f;
 80006a0:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <readPropoDuty+0xd4>)
 80006a2:	edd3 7a00 	vldr	s15, [r3]
 80006a6:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80006e4 <readPropoDuty+0xd8>
 80006aa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80006ae:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80006e8 <readPropoDuty+0xdc>
 80006b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006b6:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80006ec <readPropoDuty+0xe0>
 80006ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80006be:	4b05      	ldr	r3, [pc, #20]	; (80006d4 <readPropoDuty+0xc8>)
 80006c0:	edc3 7a00 	vstr	s15, [r3]
 80006c4:	e7b5      	b.n	8000632 <readPropoDuty+0x26>
 80006c6:	bf00      	nop
 80006c8:	2000015c 	.word	0x2000015c
 80006cc:	2000015d 	.word	0x2000015d
 80006d0:	2000015a 	.word	0x2000015a
 80006d4:	20000154 	.word	0x20000154
 80006d8:	20000158 	.word	0x20000158
 80006dc:	40013400 	.word	0x40013400
 80006e0:	20000150 	.word	0x20000150
 80006e4:	44ba2000 	.word	0x44ba2000
 80006e8:	3e99999a 	.word	0x3e99999a
 80006ec:	3b30f27c 	.word	0x3b30f27c

080006f0 <readCurrent>:
	uint16_t Vdc_ad = gAdcValue[0];
	Vdc = Vdc_ad * AD2VOLTAGE;
	return Vdc;
}

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw_AD_Offset, float* Iuvw){
 80006f0:	b410      	push	{r4}
	Iuvw_AD[0] = ADC1 -> JDR2; // Iu
 80006f2:	f04f 4ca0 	mov.w	ip, #1342177280	; 0x50000000
 80006f6:	f8dc 3084 	ldr.w	r3, [ip, #132]	; 0x84
 80006fa:	b29b      	uxth	r3, r3
 80006fc:	8003      	strh	r3, [r0, #0]
	Iuvw_AD[1] = ADC1 -> JDR3; // Iv
 80006fe:	f8dc 4088 	ldr.w	r4, [ip, #136]	; 0x88
 8000702:	8044      	strh	r4, [r0, #2]
	Iuvw_AD[2] = ADC1 -> JDR4; // Iw
 8000704:	f8dc 408c 	ldr.w	r4, [ip, #140]	; 0x8c
 8000708:	8084      	strh	r4, [r0, #4]

	Iuvw[0] = ((float)Iuvw_AD[0] - Iuvw_AD_Offset[0]) * AD2CURRENT;
 800070a:	ee07 3a90 	vmov	s15, r3
 800070e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000712:	ed91 7a00 	vldr	s14, [r1]
 8000716:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800071a:	eddf 6a11 	vldr	s13, [pc, #68]	; 8000760 <readCurrent+0x70>
 800071e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000722:	edc2 7a00 	vstr	s15, [r2]
	Iuvw[1] = ((float)Iuvw_AD[1] - Iuvw_AD_Offset[1]) * AD2CURRENT;
 8000726:	8843      	ldrh	r3, [r0, #2]
 8000728:	ee07 3a10 	vmov	s14, r3
 800072c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8000730:	edd1 7a01 	vldr	s15, [r1, #4]
 8000734:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000738:	ee27 7a26 	vmul.f32	s14, s14, s13
 800073c:	ed82 7a01 	vstr	s14, [r2, #4]
	Iuvw[2] = ((float)Iuvw_AD[2] - Iuvw_AD_Offset[2]) * AD2CURRENT;
 8000740:	8883      	ldrh	r3, [r0, #4]
 8000742:	ee07 3a90 	vmov	s15, r3
 8000746:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800074a:	ed91 7a02 	vldr	s14, [r1, #8]
 800074e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000752:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000756:	edc2 7a02 	vstr	s15, [r2, #8]
}
 800075a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	3b51b717 	.word	0x3b51b717

08000764 <writeOutputMode>:
	Iuvw[1] = ((float)Iuvw_AD[1] - IV2_ADOffSET) * AD2CURRENT;
	Iuvw[2] = ((float)Iuvw_AD[2] - IW2_ADOffSET) * AD2CURRENT;
}
*/

void writeOutputMode(int8_t outputMode){
 8000764:	b510      	push	{r4, lr}

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode == OUTPUTMODE_RESET )
 8000766:	b958      	cbnz	r0, 8000780 <writeOutputMode+0x1c>
	{
		HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_RESET);
 8000768:	4c0b      	ldr	r4, [pc, #44]	; (8000798 <writeOutputMode+0x34>)
 800076a:	2200      	movs	r2, #0
 800076c:	2102      	movs	r1, #2
 800076e:	4620      	mov	r0, r4
 8000770:	f002 f9a1 	bl	8002ab6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PWM_EN_GPIO_Port, PWM_EN_Pin, GPIO_PIN_RESET);
 8000774:	2200      	movs	r2, #0
 8000776:	2104      	movs	r1, #4
 8000778:	4620      	mov	r0, r4
 800077a:	f002 f99c 	bl	8002ab6 <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_SET);
		HAL_GPIO_WritePin(PWM_EN_GPIO_Port, PWM_EN_Pin, GPIO_PIN_SET);
	}

}
 800077e:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(DRV_EN_GPIO_Port, DRV_EN_Pin, GPIO_PIN_SET);
 8000780:	4c05      	ldr	r4, [pc, #20]	; (8000798 <writeOutputMode+0x34>)
 8000782:	2201      	movs	r2, #1
 8000784:	2102      	movs	r1, #2
 8000786:	4620      	mov	r0, r4
 8000788:	f002 f995 	bl	8002ab6 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PWM_EN_GPIO_Port, PWM_EN_Pin, GPIO_PIN_SET);
 800078c:	2201      	movs	r2, #1
 800078e:	2104      	movs	r1, #4
 8000790:	4620      	mov	r0, r4
 8000792:	f002 f990 	bl	8002ab6 <HAL_GPIO_WritePin>
}
 8000796:	e7f2      	b.n	800077e <writeOutputMode+0x1a>
 8000798:	48000400 	.word	0x48000400

0800079c <writeDuty>:


void writeDuty(float* Duty){
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[2] * (TIM1 -> ARR);
 800079c:	ed90 7a02 	vldr	s14, [r0, #8]
 80007a0:	4b11      	ldr	r3, [pc, #68]	; (80007e8 <writeDuty+0x4c>)
 80007a2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80007a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007b2:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 80007b6:	ed90 7a01 	vldr	s14, [r0, #4]
 80007ba:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80007be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007ca:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[0] * (TIM1 -> ARR);
 80007ce:	ed90 7a00 	vldr	s14, [r0]
 80007d2:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80007d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80007da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80007e2:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

}
 80007e6:	4770      	bx	lr
 80007e8:	40012c00 	.word	0x40012c00

080007ec <OpenLoopTasks>:
	ab2uvw(sVab, sVuvw);
	Vuvw2Duty(sensData.twoDivVdc, sVuvw, Duty);

}

void OpenLoopTasks(float VamRef, struct SensorData sensData, struct VectorControlData *vectorControlData, float* Duty, int8_t* outputMode){
 80007ec:	b084      	sub	sp, #16
 80007ee:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007f0:	ed2d 8b06 	vpush	{d8-d10}
 80007f4:	b08f      	sub	sp, #60	; 0x3c
 80007f6:	eef0 9a40 	vmov.f32	s19, s0
 80007fa:	ac1a      	add	r4, sp, #104	; 0x68
 80007fc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000800:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8000802:	9d28      	ldr	r5, [sp, #160]	; 0xa0
	*outputMode = OUTPUTMODE_SET;
 8000804:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8000806:	2201      	movs	r2, #1
 8000808:	701a      	strb	r2, [r3, #0]
	vectorControlData->Vdq_i[0] = vectorControlData->Vdq[0] - vectorControlData->Vdq_FF[0];
	vectorControlData->Vdq_i[1] = vectorControlData->Vdq[1] - vectorControlData->Vdq_FF[1];
}

static inline void uvw2ab(float* uvw, float* ab){
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 800080a:	eddd 7a1c 	vldr	s15, [sp, #112]	; 0x70
 800080e:	ed9d 6a1d 	vldr	s12, [sp, #116]	; 0x74
 8000812:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000816:	ee26 8a07 	vmul.f32	s16, s12, s14
 800081a:	ee37 8ac8 	vsub.f32	s16, s15, s16
 800081e:	eddd 6a1e 	vldr	s13, [sp, #120]	; 0x78
 8000822:	ee26 7a87 	vmul.f32	s14, s13, s14
 8000826:	ee38 8a47 	vsub.f32	s16, s16, s14
 800082a:	ed9f 9ab2 	vldr	s18, [pc, #712]	; 8000af4 <OpenLoopTasks+0x308>
 800082e:	ee28 8a09 	vmul.f32	s16, s16, s18
 8000832:	4eb1      	ldr	r6, [pc, #708]	; (8000af8 <OpenLoopTasks+0x30c>)
 8000834:	ed86 8a00 	vstr	s16, [r6]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV2 * uvw[1] - SQRT3_DIV2 * uvw[2] );
 8000838:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 8000afc <OpenLoopTasks+0x310>
 800083c:	ee66 8a07 	vmul.f32	s17, s12, s14
 8000840:	ee26 7a87 	vmul.f32	s14, s13, s14
 8000844:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8000848:	ee67 8a09 	vmul.f32	s17, s14, s18
 800084c:	edc6 8a01 	vstr	s17, [r6, #4]
	ab[2] = SQRT_1DIV3 * ( uvw[0] + uvw[1] + uvw[2] );
 8000850:	ee77 7a86 	vadd.f32	s15, s15, s12
 8000854:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8000858:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 8000b00 <OpenLoopTasks+0x314>
 800085c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000860:	edc6 7a02 	vstr	s15, [r6, #8]
	ab2dq(sensData.electAngle, sIab, vectorControlData->Idq);
 8000864:	eddd aa1a 	vldr	s21, [sp, #104]	; 0x68
}

static inline void ab2dq(float theta, float* ab, float* dq){
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8000868:	eeb0 0a6a 	vmov.f32	s0, s21
 800086c:	f003 fe3c 	bl	80044e8 <sinf>
 8000870:	eeb0 aa40 	vmov.f32	s20, s0
	cosTheta = cosf(theta);
 8000874:	eeb0 0a6a 	vmov.f32	s0, s21
 8000878:	f003 fdf2 	bl	8004460 <cosf>
 800087c:	eef0 7a40 	vmov.f32	s15, s0
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 8000880:	ee20 8a08 	vmul.f32	s16, s0, s16
 8000884:	ee6a 8a28 	vmul.f32	s17, s20, s17
 8000888:	ee38 8a28 	vadd.f32	s16, s16, s17
 800088c:	ed84 8a04 	vstr	s16, [r4, #16]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8000890:	ed96 7a00 	vldr	s14, [r6]
 8000894:	ee27 7a4a 	vnmul.f32	s14, s14, s20
 8000898:	ed96 0a01 	vldr	s0, [r6, #4]
 800089c:	ee67 7a80 	vmul.f32	s15, s15, s0
 80008a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008a4:	edc4 7a05 	vstr	s15, [r4, #20]
	gLPF(vectorControlData->Idq[0], ANGULARFREQ20Hz, CARRIERCYCLE, &vectorControlData->Idq_LPF[0]);
 80008a8:	eddf 8a96 	vldr	s17, [pc, #600]	; 8000b04 <OpenLoopTasks+0x318>
 80008ac:	ed9f 8a96 	vldr	s16, [pc, #600]	; 8000b08 <OpenLoopTasks+0x31c>
 80008b0:	f104 0018 	add.w	r0, r4, #24
 80008b4:	eeb0 1a68 	vmov.f32	s2, s17
 80008b8:	eef0 0a48 	vmov.f32	s1, s16
 80008bc:	ed94 0a04 	vldr	s0, [r4, #16]
 80008c0:	f7ff fcdc 	bl	800027c <gLPF>
	gLPF(vectorControlData->Idq[1], ANGULARFREQ20Hz, CARRIERCYCLE, &vectorControlData->Idq_LPF[1]);
 80008c4:	f104 001c 	add.w	r0, r4, #28
 80008c8:	eeb0 1a68 	vmov.f32	s2, s17
 80008cc:	eef0 0a48 	vmov.f32	s1, s16
 80008d0:	ed94 0a05 	vldr	s0, [r4, #20]
 80008d4:	f7ff fcd2 	bl	800027c <gLPF>
	vectorControlData->Vdq[0] = VamRef;//0.0f;
 80008d8:	edc4 9a08 	vstr	s19, [r4, #32]
	vectorControlData->Vdq[1] = 0.0f;//VamRef;
 80008dc:	ed9f 0a8b 	vldr	s0, [pc, #556]	; 8000b0c <OpenLoopTasks+0x320>
 80008e0:	ed84 0a09 	vstr	s0, [r4, #36]	; 0x24
	calcAmpPhaseModFromVoltVect(sensData, vectorControlData);
 80008e4:	f10d 0c04 	add.w	ip, sp, #4
 80008e8:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 80008ec:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80008f0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80008f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80008f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80008fc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000900:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000904:	f8de 3000 	ldr.w	r3, [lr]
 8000908:	f8cc 3000 	str.w	r3, [ip]
	mod = Vamp * twoDivVdc * SQRT_2DIV3;
	return mod;
}

static inline void calcAmpPhaseModFromVoltVect(struct SensorData sensData, struct VectorControlData *vectorControlData){
	vectorControlData->Vphase = atan2f(vectorControlData->Vdq[1], vectorControlData->Vdq[0]);
 800090c:	eef0 0a69 	vmov.f32	s1, s19
 8000910:	f003 fe30 	bl	8004574 <atan2f>
 8000914:	ed84 0a11 	vstr	s0, [r4, #68]	; 0x44
	sumOfSquares = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 8000918:	ed94 0a08 	vldr	s0, [r4, #32]
 800091c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8000920:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8000924:	ee67 7aa7 	vmul.f32	s15, s15, s15
	amp = sqrtf(sumOfSquares);
 8000928:	ee30 0a27 	vadd.f32	s0, s0, s15
 800092c:	f003 fe24 	bl	8004578 <sqrtf>
	vectorControlData->Vamp = calcAmpFromVect(vectorControlData->Vdq);
 8000930:	ed84 0a10 	vstr	s0, [r4, #64]	; 0x40
	vectorControlData->Mod = calcModFromVamp(vectorControlData->Vamp, sensData.twoDivVdc);
 8000934:	eddd 7a0d 	vldr	s15, [sp, #52]	; 0x34
	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 8000938:	ee27 0a80 	vmul.f32	s0, s15, s0
 800093c:	ee20 0a09 	vmul.f32	s0, s0, s18
	vectorControlData->Mod = calcModFromVamp(vectorControlData->Vamp, sensData.twoDivVdc);
 8000940:	ed84 0a12 	vstr	s0, [r4, #72]	; 0x48
	limitVoltVectAmp(sensData, vectorControlData);
 8000944:	f10d 0c04 	add.w	ip, sp, #4
 8000948:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 800094c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000950:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000954:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000958:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800095c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000960:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000964:	f8de 3000 	ldr.w	r3, [lr]
 8000968:	f8cc 3000 	str.w	r3, [ip]
}

static inline void limitVoltVectAmp(struct SensorData sensData, struct VectorControlData *vectorControlData){
	float VampLimit;

	if( vectorControlData->Mod > MODLIMIT ){
 800096c:	eddf 7a68 	vldr	s15, [pc, #416]	; 8000b10 <OpenLoopTasks+0x324>
 8000970:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000978:	dd31      	ble.n	80009de <OpenLoopTasks+0x1f2>
		VampLimit = sensData.Vdc * SQRT3DIV2_DIV2 * MODLIMIT;
 800097a:	ed9d 8a0b 	vldr	s16, [sp, #44]	; 0x2c
 800097e:	eddf 7a65 	vldr	s15, [pc, #404]	; 8000b14 <OpenLoopTasks+0x328>
 8000982:	ee28 8a27 	vmul.f32	s16, s16, s15
 8000986:	eddf 8a62 	vldr	s17, [pc, #392]	; 8000b10 <OpenLoopTasks+0x324>
 800098a:	ee28 8a28 	vmul.f32	s16, s16, s17
		vectorControlData->Vdq[0] = VampLimit * cosf(vectorControlData->Vphase);
 800098e:	ed94 9a11 	vldr	s18, [r4, #68]	; 0x44
 8000992:	eeb0 0a49 	vmov.f32	s0, s18
 8000996:	f003 fd63 	bl	8004460 <cosf>
 800099a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800099e:	ed84 0a08 	vstr	s0, [r4, #32]
		vectorControlData->Vdq_i[0] = vectorControlData->Vdq[0] - vectorControlData->Vdq_p[0] - vectorControlData->Vdq_FF[0];
 80009a2:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80009a6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80009aa:	edd4 7a0e 	vldr	s15, [r4, #56]	; 0x38
 80009ae:	ee30 0a67 	vsub.f32	s0, s0, s15
 80009b2:	ed84 0a0c 	vstr	s0, [r4, #48]	; 0x30
		vectorControlData->Vdq[1] = VampLimit * sinf(vectorControlData->Vphase);
 80009b6:	eeb0 0a49 	vmov.f32	s0, s18
 80009ba:	f003 fd95 	bl	80044e8 <sinf>
 80009be:	ee28 8a00 	vmul.f32	s16, s16, s0
 80009c2:	ed84 8a09 	vstr	s16, [r4, #36]	; 0x24
		vectorControlData->Vdq_i[1] = vectorControlData->Vdq[1] - vectorControlData->Vdq_p[1] - vectorControlData->Vdq_FF[1];
 80009c6:	ed94 0a0b 	vldr	s0, [r4, #44]	; 0x2c
 80009ca:	ee38 8a40 	vsub.f32	s16, s16, s0
 80009ce:	ed94 0a0f 	vldr	s0, [r4, #60]	; 0x3c
 80009d2:	ee38 8a40 	vsub.f32	s16, s16, s0
 80009d6:	ed84 8a0d 	vstr	s16, [r4, #52]	; 0x34
		vectorControlData->Mod = MODLIMIT;
 80009da:	edc4 8a12 	vstr	s17, [r4, #72]	; 0x48
	dq2ab(sensData.electAngle, vectorControlData->Vdq, sVab);
 80009de:	eddd 8a1a 	vldr	s17, [sp, #104]	; 0x68
}

static inline void dq2ab(float theta, float* dq, float* ab){
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 80009e2:	eeb0 0a68 	vmov.f32	s0, s17
 80009e6:	f003 fd7f 	bl	80044e8 <sinf>
 80009ea:	eeb0 8a40 	vmov.f32	s16, s0
	cosTheta = cosf(theta);
 80009ee:	eeb0 0a68 	vmov.f32	s0, s17
 80009f2:	f003 fd35 	bl	8004460 <cosf>
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 80009f6:	edd4 7a08 	vldr	s15, [r4, #32]
 80009fa:	ee60 7a27 	vmul.f32	s15, s0, s15
 80009fe:	ed94 7a09 	vldr	s14, [r4, #36]	; 0x24
 8000a02:	ee68 6a07 	vmul.f32	s13, s16, s14
 8000a06:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8000a0a:	4b43      	ldr	r3, [pc, #268]	; (8000b18 <OpenLoopTasks+0x32c>)
 8000a0c:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 8000a10:	edd4 6a08 	vldr	s13, [r4, #32]
 8000a14:	ee28 8a26 	vmul.f32	s16, s16, s13
 8000a18:	ee20 0a07 	vmul.f32	s0, s0, s14
 8000a1c:	ee38 8a00 	vadd.f32	s16, s16, s0
 8000a20:	ed83 8a01 	vstr	s16, [r3, #4]
	uvw[0] = SQRT_2DIV3 * ab[0];
 8000a24:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8000af4 <OpenLoopTasks+0x308>
 8000a28:	ee27 0a87 	vmul.f32	s0, s15, s14
 8000a2c:	4b3b      	ldr	r3, [pc, #236]	; (8000b1c <OpenLoopTasks+0x330>)
 8000a2e:	ed83 0a00 	vstr	s0, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV2 * ab[1] );
 8000a32:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 8000a36:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000a3a:	eddf 6a30 	vldr	s13, [pc, #192]	; 8000afc <OpenLoopTasks+0x310>
 8000a3e:	ee28 8a26 	vmul.f32	s16, s16, s13
 8000a42:	ee77 7a88 	vadd.f32	s15, s15, s16
 8000a46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a4a:	edc3 7a01 	vstr	s15, [r3, #4]
	uvw[2] = - uvw[0] - uvw[1];
 8000a4e:	eeb1 7a40 	vneg.f32	s14, s0
 8000a52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000a56:	edc3 7a02 	vstr	s15, [r3, #8]
	Vuvw2Duty(sensData.twoDivVdc, sVuvw, Duty);
 8000a5a:	eddd 7a26 	vldr	s15, [sp, #152]	; 0x98

	Vuvw[0] = Vuvw[0] - vo;
	Vuvw[1] = Vuvw[1] - vo;
	Vuvw[2] = Vuvw[2] - vo;

	Duty[0] = (Vuvw[0] * twoDivVdc);
 8000a5e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8000a62:	ed85 0a00 	vstr	s0, [r5]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 8000a66:	ed93 7a01 	vldr	s14, [r3, #4]
 8000a6a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000a6e:	ed85 7a01 	vstr	s14, [r5, #4]
	Duty[2] = (Vuvw[2] * twoDivVdc);//-Duty[0] - Duty[1];
 8000a72:	ed93 7a02 	vldr	s14, [r3, #8]
 8000a76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000a7a:	edc5 7a02 	vstr	s15, [r5, #8]

	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8000a7e:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000a82:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000a86:	f7ff fbe6 	bl	8000256 <gUpperLowerLimit>
 8000a8a:	ed85 0a00 	vstr	s0, [r5]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8000a8e:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000a92:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000a96:	ed95 0a01 	vldr	s0, [r5, #4]
 8000a9a:	f7ff fbdc 	bl	8000256 <gUpperLowerLimit>
 8000a9e:	ed85 0a01 	vstr	s0, [r5, #4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 8000aa2:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8000aa6:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000aaa:	ed95 0a02 	vldr	s0, [r5, #8]
 8000aae:	f7ff fbd2 	bl	8000256 <gUpperLowerLimit>
 8000ab2:	ed85 0a02 	vstr	s0, [r5, #8]

	//50% CENTER
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 8000ab6:	ed95 7a00 	vldr	s14, [r5]
 8000aba:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8000abe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ac2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ac6:	ed85 7a00 	vstr	s14, [r5]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 8000aca:	ed95 7a01 	vldr	s14, [r5, #4]
 8000ace:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ad2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000ad6:	ed85 7a01 	vstr	s14, [r5, #4]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 8000ada:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000ade:	ee30 0a27 	vadd.f32	s0, s0, s15
 8000ae2:	ed85 0a02 	vstr	s0, [r5, #8]
}
 8000ae6:	b00f      	add	sp, #60	; 0x3c
 8000ae8:	ecbd 8b06 	vpop	{d8-d10}
 8000aec:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr
 8000af4:	3f5105ec 	.word	0x3f5105ec
 8000af8:	20000160 	.word	0x20000160
 8000afc:	3f5db3d7 	.word	0x3f5db3d7
 8000b00:	3f13cd3a 	.word	0x3f13cd3a
 8000b04:	38aec33e 	.word	0x38aec33e
 8000b08:	42fb3333 	.word	0x42fb3333
 8000b0c:	00000000 	.word	0x00000000
 8000b10:	3f933333 	.word	0x3f933333
 8000b14:	3f1cc471 	.word	0x3f1cc471
 8000b18:	2000016c 	.word	0x2000016c
 8000b1c:	20000174 	.word	0x20000174

08000b20 <InitVectorControl>:
void InitVectorControl(struct SensorData sensData, struct VectorControlData *vectorControlData){
 8000b20:	b084      	sub	sp, #16
 8000b22:	b510      	push	{r4, lr}
 8000b24:	b08e      	sub	sp, #56	; 0x38
 8000b26:	ac10      	add	r4, sp, #64	; 0x40
 8000b28:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8000b2c:	9c1d      	ldr	r4, [sp, #116]	; 0x74
	calcVdqFeedForword(sensData, vectorControlData);
 8000b2e:	f10d 0c04 	add.w	ip, sp, #4
 8000b32:	f10d 0e40 	add.w	lr, sp, #64	; 0x40
 8000b36:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000b3a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000b3e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000b42:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000b46:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8000b4a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8000b4e:	f8de 3000 	ldr.w	r3, [lr]
 8000b52:	f8cc 3000 	str.w	r3, [ip]
	vectorControlData->Vdq[0] = Kp * Ierr[0] + vectorControlData->Vdq_i[0] + vectorControlData->Vdq_FF[0];
	vectorControlData->Vdq[1] = Kp * Ierr[1] + vectorControlData->Vdq_i[1] + vectorControlData->Vdq_FF[1];
}

static inline void calcVdqFeedForword(struct SensorData sensData, struct VectorControlData *vectorControlData){
	vectorControlData->Vdq_FF[0] = -1.0f *sensData.electAngVelo * La * vectorControlData->Idq[1];
 8000b56:	ed9d 7a02 	vldr	s14, [sp, #8]
 8000b5a:	eddf 7a16 	vldr	s15, [pc, #88]	; 8000bb4 <InitVectorControl+0x94>
 8000b5e:	ee67 7a67 	vnmul.f32	s15, s14, s15
 8000b62:	eddf 6a15 	vldr	s13, [pc, #84]	; 8000bb8 <InitVectorControl+0x98>
 8000b66:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000b6a:	edd4 6a05 	vldr	s13, [r4, #20]
 8000b6e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000b72:	edc4 7a0e 	vstr	s15, [r4, #56]	; 0x38
	vectorControlData->Vdq_FF[1] = sensData.electAngVelo * ( Ke + La * vectorControlData->Idq[0]);
 8000b76:	edd4 6a04 	vldr	s13, [r4, #16]
 8000b7a:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8000bbc <InitVectorControl+0x9c>
 8000b7e:	ee66 6a86 	vmul.f32	s13, s13, s12
 8000b82:	ed9f 6a0f 	vldr	s12, [pc, #60]	; 8000bc0 <InitVectorControl+0xa0>
 8000b86:	ee76 6a86 	vadd.f32	s13, s13, s12
 8000b8a:	ee27 7a26 	vmul.f32	s14, s14, s13
 8000b8e:	ed84 7a0f 	vstr	s14, [r4, #60]	; 0x3c
	vectorControlData->Vdq_i[0] = vectorControlData->Vdq[0] - vectorControlData->Vdq_FF[0];
 8000b92:	edd4 6a08 	vldr	s13, [r4, #32]
 8000b96:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000b9a:	edc4 7a0c 	vstr	s15, [r4, #48]	; 0x30
	vectorControlData->Vdq_i[1] = vectorControlData->Vdq[1] - vectorControlData->Vdq_FF[1];
 8000b9e:	edd4 7a09 	vldr	s15, [r4, #36]	; 0x24
 8000ba2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000ba6:	ed84 7a0d 	vstr	s14, [r4, #52]	; 0x34
}
 8000baa:	b00e      	add	sp, #56	; 0x38
 8000bac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000bb0:	b004      	add	sp, #16
 8000bb2:	4770      	bx	lr
 8000bb4:	39fba882 	.word	0x39fba882
 8000bb8:	3ecccccd 	.word	0x3ecccccd
 8000bbc:	3949539b 	.word	0x3949539b
 8000bc0:	3a870111 	.word	0x3a870111

08000bc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bc4:	b570      	push	{r4, r5, r6, lr}
 8000bc6:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bc8:	2400      	movs	r4, #0
 8000bca:	9403      	str	r4, [sp, #12]
 8000bcc:	9404      	str	r4, [sp, #16]
 8000bce:	9405      	str	r4, [sp, #20]
 8000bd0:	9406      	str	r4, [sp, #24]
 8000bd2:	9407      	str	r4, [sp, #28]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd4:	4b1e      	ldr	r3, [pc, #120]	; (8000c50 <MX_GPIO_Init+0x8c>)
 8000bd6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000bd8:	f042 0201 	orr.w	r2, r2, #1
 8000bdc:	64da      	str	r2, [r3, #76]	; 0x4c
 8000bde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000be0:	f002 0201 	and.w	r2, r2, #1
 8000be4:	9201      	str	r2, [sp, #4]
 8000be6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000bea:	f042 0202 	orr.w	r2, r2, #2
 8000bee:	64da      	str	r2, [r3, #76]	; 0x4c
 8000bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000bf2:	f003 0302 	and.w	r3, r3, #2
 8000bf6:	9302      	str	r3, [sp, #8]
 8000bf8:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI_CS_Pin|SYS_SW_Pin, GPIO_PIN_RESET);
 8000bfa:	4622      	mov	r2, r4
 8000bfc:	f241 0110 	movw	r1, #4112	; 0x1010
 8000c00:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c04:	f001 ff57 	bl	8002ab6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DRV_EN_Pin|PWM_EN_Pin|SYS_SW2_Pin, GPIO_PIN_RESET);
 8000c08:	4d12      	ldr	r5, [pc, #72]	; (8000c54 <MX_GPIO_Init+0x90>)
 8000c0a:	4622      	mov	r2, r4
 8000c0c:	2186      	movs	r1, #134	; 0x86
 8000c0e:	4628      	mov	r0, r5
 8000c10:	f001 ff51 	bl	8002ab6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SPI_CS_Pin SYS_SW_Pin */
  GPIO_InitStruct.Pin = SPI_CS_Pin|SYS_SW_Pin;
 8000c14:	f241 0310 	movw	r3, #4112	; 0x1010
 8000c18:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1a:	2601      	movs	r6, #1
 8000c1c:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1e:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c20:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c22:	a903      	add	r1, sp, #12
 8000c24:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c28:	f001 fe54 	bl	80028d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c2c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2e:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c32:	a903      	add	r1, sp, #12
 8000c34:	4628      	mov	r0, r5
 8000c36:	f001 fe4d 	bl	80028d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DRV_EN_Pin PWM_EN_Pin SYS_SW2_Pin */
  GPIO_InitStruct.Pin = DRV_EN_Pin|PWM_EN_Pin|SYS_SW2_Pin;
 8000c3a:	2386      	movs	r3, #134	; 0x86
 8000c3c:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c3e:	9604      	str	r6, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c42:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c44:	a903      	add	r1, sp, #12
 8000c46:	4628      	mov	r0, r5
 8000c48:	f001 fe44 	bl	80028d4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c4c:	b008      	add	sp, #32
 8000c4e:	bd70      	pop	{r4, r5, r6, pc}
 8000c50:	40021000 	.word	0x40021000
 8000c54:	48000400 	.word	0x48000400

08000c58 <SPI_TransmitReceive>:


}

uint8_t SPI_TransmitReceive(SPI_HandleTypeDef * hspi, uint16_t TxData, uint16_t *RxData)
{
 8000c58:	b410      	push	{r4}
 8000c5a:	b083      	sub	sp, #12
  volatile uint32_t cnt = 0;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	9301      	str	r3, [sp, #4]

   while ((hspi->Instance->SR & SPI_SR_TXE) == 0)
 8000c60:	6803      	ldr	r3, [r0, #0]
 8000c62:	689c      	ldr	r4, [r3, #8]
 8000c64:	f014 0f02 	tst.w	r4, #2
 8000c68:	d0fa      	beq.n	8000c60 <SPI_TransmitReceive+0x8>
   {
	;
   }
    hspi->Instance->DR = TxData;
 8000c6a:	60d9      	str	r1, [r3, #12]

    while ((hspi->Instance->SR & SPI_SR_RXNE)==0)
 8000c6c:	6803      	ldr	r3, [r0, #0]
 8000c6e:	6899      	ldr	r1, [r3, #8]
 8000c70:	f011 0f01 	tst.w	r1, #1
 8000c74:	d0fa      	beq.n	8000c6c <SPI_TransmitReceive+0x14>
     {
	;
   	}
        if((hspi->Instance->SR & SPI_SR_RXNE))
 8000c76:	6899      	ldr	r1, [r3, #8]
 8000c78:	f011 0f01 	tst.w	r1, #1
 8000c7c:	d107      	bne.n	8000c8e <SPI_TransmitReceive+0x36>
        {
            *RxData = hspi->Instance->DR;
            return 0;
        }
        cnt++;
 8000c7e:	9b01      	ldr	r3, [sp, #4]
 8000c80:	3301      	adds	r3, #1
 8000c82:	9301      	str	r3, [sp, #4]


    return 1;
 8000c84:	2001      	movs	r0, #1
	while ((hspi->Instance->SR & SPI_SR_TXE) == 0);
}
 8000c86:	b003      	add	sp, #12
 8000c88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000c8c:	4770      	bx	lr
            *RxData = hspi->Instance->DR;
 8000c8e:	68db      	ldr	r3, [r3, #12]
 8000c90:	8013      	strh	r3, [r2, #0]
            return 0;
 8000c92:	2000      	movs	r0, #0
 8000c94:	e7f7      	b.n	8000c86 <SPI_TransmitReceive+0x2e>
	...

08000c98 <SPI_TransmitReceive_lap>:
void SPI_TransmitReceive_lap(void){
 8000c98:	b570      	push	{r4, r5, r6, lr}
	data_t[0] = 0x8021;
 8000c9a:	4c34      	ldr	r4, [pc, #208]	; (8000d6c <SPI_TransmitReceive_lap+0xd4>)
 8000c9c:	f248 0321 	movw	r3, #32801	; 0x8021
 8000ca0:	8023      	strh	r3, [r4, #0]
	data_t[1] = 0xffff;
 8000ca2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ca6:	8063      	strh	r3, [r4, #2]
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	2110      	movs	r1, #16
 8000cac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb0:	f001 ff01 	bl	8002ab6 <HAL_GPIO_WritePin>
	__HAL_SPI_ENABLE(&hspi1);
 8000cb4:	4e2e      	ldr	r6, [pc, #184]	; (8000d70 <SPI_TransmitReceive_lap+0xd8>)
 8000cb6:	6832      	ldr	r2, [r6, #0]
 8000cb8:	6813      	ldr	r3, [r2, #0]
 8000cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000cbe:	6013      	str	r3, [r2, #0]
	SPI_TransmitReceive(&hspi1, data_t[0],&data_r[0]);
 8000cc0:	4d2c      	ldr	r5, [pc, #176]	; (8000d74 <SPI_TransmitReceive_lap+0xdc>)
 8000cc2:	462a      	mov	r2, r5
 8000cc4:	8821      	ldrh	r1, [r4, #0]
 8000cc6:	4630      	mov	r0, r6
 8000cc8:	f7ff ffc6 	bl	8000c58 <SPI_TransmitReceive>
	SPI_TransmitReceive(&hspi1, data_t[1],&data_r[1]);
 8000ccc:	1caa      	adds	r2, r5, #2
 8000cce:	8861      	ldrh	r1, [r4, #2]
 8000cd0:	4630      	mov	r0, r6
 8000cd2:	f7ff ffc1 	bl	8000c58 <SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	2110      	movs	r1, #16
 8000cda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cde:	f001 feea 	bl	8002ab6 <HAL_GPIO_WritePin>
	angle = (((data_r[1] & 0x7fff) << 1) >> 2);
 8000ce2:	886b      	ldrh	r3, [r5, #2]
 8000ce4:	f3c3 034d 	ubfx	r3, r3, #1, #14
 8000ce8:	ee07 3a90 	vmov	s15, r3
	angle_get = 16383.0f - angle;//(float)(~(16383 - angle));
 8000cec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cf0:	eddf 7a21 	vldr	s15, [pc, #132]	; 8000d78 <SPI_TransmitReceive_lap+0xe0>
 8000cf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000cf8:	4b20      	ldr	r3, [pc, #128]	; (8000d7c <SPI_TransmitReceive_lap+0xe4>)
 8000cfa:	edc3 7a00 	vstr	s15, [r3]
    if( angle_get > angle_offset )
 8000cfe:	4b20      	ldr	r3, [pc, #128]	; (8000d80 <SPI_TransmitReceive_lap+0xe8>)
 8000d00:	ed93 7a00 	vldr	s14, [r3]
 8000d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d0c:	dd23      	ble.n	8000d56 <SPI_TransmitReceive_lap+0xbe>
        angle_corrected = angle_get - angle_offset;
 8000d0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000d12:	4b1c      	ldr	r3, [pc, #112]	; (8000d84 <SPI_TransmitReceive_lap+0xec>)
 8000d14:	edc3 7a00 	vstr	s15, [r3]
    angle_corrected_16bit = (((uint16_t)angle_corrected) << 2 ) * 7;
 8000d18:	4b1a      	ldr	r3, [pc, #104]	; (8000d84 <SPI_TransmitReceive_lap+0xec>)
 8000d1a:	edd3 7a00 	vldr	s15, [r3]
 8000d1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000d22:	ee17 3a90 	vmov	r3, s15
 8000d26:	b29a      	uxth	r2, r3
 8000d28:	0153      	lsls	r3, r2, #5
 8000d2a:	eba3 0382 	sub.w	r3, r3, r2, lsl #2
 8000d2e:	b29b      	uxth	r3, r3
 8000d30:	ee07 3a90 	vmov	s15, r3
    eangle_get = angle_corrected_16bit * TWOPIDIVBITMAX16;
 8000d34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d38:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8000d88 <SPI_TransmitReceive_lap+0xf0>
 8000d3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d40:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8000d8c <SPI_TransmitReceive_lap+0xf4>
 8000d44:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d48:	4b11      	ldr	r3, [pc, #68]	; (8000d90 <SPI_TransmitReceive_lap+0xf8>)
 8000d4a:	edc3 7a00 	vstr	s15, [r3]
    gTheta = eangle_get;
 8000d4e:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <SPI_TransmitReceive_lap+0xfc>)
 8000d50:	edc3 7a00 	vstr	s15, [r3]
}
 8000d54:	bd70      	pop	{r4, r5, r6, pc}
        angle_corrected = 16383.0f - (angle_offset - angle_get);
 8000d56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d5a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000d78 <SPI_TransmitReceive_lap+0xe0>
 8000d5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d62:	4b08      	ldr	r3, [pc, #32]	; (8000d84 <SPI_TransmitReceive_lap+0xec>)
 8000d64:	edc3 7a00 	vstr	s15, [r3]
 8000d68:	e7d6      	b.n	8000d18 <SPI_TransmitReceive_lap+0x80>
 8000d6a:	bf00      	nop
 8000d6c:	2000018c 	.word	0x2000018c
 8000d70:	20000200 	.word	0x20000200
 8000d74:	20000188 	.word	0x20000188
 8000d78:	467ffc00 	.word	0x467ffc00
 8000d7c:	20000184 	.word	0x20000184
 8000d80:	20000004 	.word	0x20000004
 8000d84:	20000180 	.word	0x20000180
 8000d88:	40c90fdb 	.word	0x40c90fdb
 8000d8c:	37800000 	.word	0x37800000
 8000d90:	20000190 	.word	0x20000190
 8000d94:	2000009c 	.word	0x2000009c

08000d98 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d98:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d9a:	e7fe      	b.n	8000d9a <Error_Handler+0x2>

08000d9c <MX_TIM1_Init>:
{
 8000d9c:	b510      	push	{r4, lr}
 8000d9e:	b098      	sub	sp, #96	; 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000da0:	2400      	movs	r4, #0
 8000da2:	9415      	str	r4, [sp, #84]	; 0x54
 8000da4:	9416      	str	r4, [sp, #88]	; 0x58
 8000da6:	9417      	str	r4, [sp, #92]	; 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000da8:	940e      	str	r4, [sp, #56]	; 0x38
 8000daa:	940f      	str	r4, [sp, #60]	; 0x3c
 8000dac:	9410      	str	r4, [sp, #64]	; 0x40
 8000dae:	9411      	str	r4, [sp, #68]	; 0x44
 8000db0:	9412      	str	r4, [sp, #72]	; 0x48
 8000db2:	9413      	str	r4, [sp, #76]	; 0x4c
 8000db4:	9414      	str	r4, [sp, #80]	; 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000db6:	2234      	movs	r2, #52	; 0x34
 8000db8:	4621      	mov	r1, r4
 8000dba:	a801      	add	r0, sp, #4
 8000dbc:	f003 fb48 	bl	8004450 <memset>
  htim1.Instance = TIM1;
 8000dc0:	4834      	ldr	r0, [pc, #208]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000dc2:	4b35      	ldr	r3, [pc, #212]	; (8000e98 <MX_TIM1_Init+0xfc>)
 8000dc4:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000dc6:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000dc8:	2320      	movs	r3, #32
 8000dca:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 4000;
 8000dcc:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8000dd0:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd2:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000dd4:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dd6:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000dd8:	f002 ff0c 	bl	8003bf4 <HAL_TIM_PWM_Init>
 8000ddc:	2800      	cmp	r0, #0
 8000dde:	d14a      	bne.n	8000e76 <MX_TIM1_Init+0xda>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8000de0:	2370      	movs	r3, #112	; 0x70
 8000de2:	9315      	str	r3, [sp, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000de4:	2300      	movs	r3, #0
 8000de6:	9316      	str	r3, [sp, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000de8:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000dea:	a915      	add	r1, sp, #84	; 0x54
 8000dec:	4829      	ldr	r0, [pc, #164]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000dee:	f003 fa6b 	bl	80042c8 <HAL_TIMEx_MasterConfigSynchronization>
 8000df2:	2800      	cmp	r0, #0
 8000df4:	d141      	bne.n	8000e7a <MX_TIM1_Init+0xde>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000df6:	2360      	movs	r3, #96	; 0x60
 8000df8:	930e      	str	r3, [sp, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	920f      	str	r2, [sp, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dfe:	9210      	str	r2, [sp, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000e00:	9211      	str	r2, [sp, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000e02:	9212      	str	r2, [sp, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000e04:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000e06:	9214      	str	r2, [sp, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000e08:	a90e      	add	r1, sp, #56	; 0x38
 8000e0a:	4822      	ldr	r0, [pc, #136]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000e0c:	f002 ff98 	bl	8003d40 <HAL_TIM_PWM_ConfigChannel>
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d134      	bne.n	8000e7e <MX_TIM1_Init+0xe2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000e14:	2204      	movs	r2, #4
 8000e16:	a90e      	add	r1, sp, #56	; 0x38
 8000e18:	481e      	ldr	r0, [pc, #120]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000e1a:	f002 ff91 	bl	8003d40 <HAL_TIM_PWM_ConfigChannel>
 8000e1e:	2800      	cmp	r0, #0
 8000e20:	d12f      	bne.n	8000e82 <MX_TIM1_Init+0xe6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000e22:	2208      	movs	r2, #8
 8000e24:	a90e      	add	r1, sp, #56	; 0x38
 8000e26:	481b      	ldr	r0, [pc, #108]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000e28:	f002 ff8a 	bl	8003d40 <HAL_TIM_PWM_ConfigChannel>
 8000e2c:	bb58      	cbnz	r0, 8000e86 <MX_TIM1_Init+0xea>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000e2e:	2370      	movs	r3, #112	; 0x70
 8000e30:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000e32:	220c      	movs	r2, #12
 8000e34:	a90e      	add	r1, sp, #56	; 0x38
 8000e36:	4817      	ldr	r0, [pc, #92]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000e38:	f002 ff82 	bl	8003d40 <HAL_TIM_PWM_ConfigChannel>
 8000e3c:	bb28      	cbnz	r0, 8000e8a <MX_TIM1_Init+0xee>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000e42:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000e44:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000e46:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000e48:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000e4a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e4e:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000e50:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000e52:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000e54:	9309      	str	r3, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000e56:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000e5a:	920a      	str	r2, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000e5c:	930b      	str	r3, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000e5e:	930c      	str	r3, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000e60:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000e62:	a901      	add	r1, sp, #4
 8000e64:	480b      	ldr	r0, [pc, #44]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000e66:	f003 fa79 	bl	800435c <HAL_TIMEx_ConfigBreakDeadTime>
 8000e6a:	b980      	cbnz	r0, 8000e8e <MX_TIM1_Init+0xf2>
  HAL_TIM_MspPostInit(&htim1);
 8000e6c:	4809      	ldr	r0, [pc, #36]	; (8000e94 <MX_TIM1_Init+0xf8>)
 8000e6e:	f000 fa79 	bl	8001364 <HAL_TIM_MspPostInit>
}
 8000e72:	b018      	add	sp, #96	; 0x60
 8000e74:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000e76:	f7ff ff8f 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e7a:	f7ff ff8d 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e7e:	f7ff ff8b 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e82:	f7ff ff89 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e86:	f7ff ff87 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e8a:	f7ff ff85 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000e8e:	f7ff ff83 	bl	8000d98 <Error_Handler>
 8000e92:	bf00      	nop
 8000e94:	20000264 	.word	0x20000264
 8000e98:	40012c00 	.word	0x40012c00

08000e9c <MX_ADC1_Init>:
{
 8000e9c:	b510      	push	{r4, lr}
 8000e9e:	b09a      	sub	sp, #104	; 0x68
  ADC_MultiModeTypeDef multimode = {0};
 8000ea0:	2400      	movs	r4, #0
 8000ea2:	9417      	str	r4, [sp, #92]	; 0x5c
 8000ea4:	9418      	str	r4, [sp, #96]	; 0x60
 8000ea6:	9419      	str	r4, [sp, #100]	; 0x64
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea8:	2220      	movs	r2, #32
 8000eaa:	4621      	mov	r1, r4
 8000eac:	a80f      	add	r0, sp, #60	; 0x3c
 8000eae:	f003 facf 	bl	8004450 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8000eb2:	223c      	movs	r2, #60	; 0x3c
 8000eb4:	4621      	mov	r1, r4
 8000eb6:	4668      	mov	r0, sp
 8000eb8:	f003 faca 	bl	8004450 <memset>
  hadc1.Instance = ADC1;
 8000ebc:	4840      	ldr	r0, [pc, #256]	; (8000fc0 <MX_ADC1_Init+0x124>)
 8000ebe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8000ec2:	6003      	str	r3, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000ec4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000ec8:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eca:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ecc:	60c4      	str	r4, [r0, #12]
  hadc1.Init.GainCompensation = 0;
 8000ece:	6104      	str	r4, [r0, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	6143      	str	r3, [r0, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ed4:	2204      	movs	r2, #4
 8000ed6:	6182      	str	r2, [r0, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ed8:	7704      	strb	r4, [r0, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eda:	7744      	strb	r4, [r0, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000edc:	6203      	str	r3, [r0, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ede:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ee2:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee4:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ee6:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000eea:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000eec:	f880 4040 	strb.w	r4, [r0, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ef0:	f000 fb02 	bl	80014f8 <HAL_ADC_Init>
 8000ef4:	2800      	cmp	r0, #0
 8000ef6:	d154      	bne.n	8000fa2 <MX_ADC1_Init+0x106>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000efc:	a917      	add	r1, sp, #92	; 0x5c
 8000efe:	4830      	ldr	r0, [pc, #192]	; (8000fc0 <MX_ADC1_Init+0x124>)
 8000f00:	f001 fbf2 	bl	80026e8 <HAL_ADCEx_MultiModeConfigChannel>
 8000f04:	2800      	cmp	r0, #0
 8000f06:	d14e      	bne.n	8000fa6 <MX_ADC1_Init+0x10a>
  sConfig.Channel = ADC_CHANNEL_1;
 8000f08:	4b2e      	ldr	r3, [pc, #184]	; (8000fc4 <MX_ADC1_Init+0x128>)
 8000f0a:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f0c:	2306      	movs	r3, #6
 8000f0e:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f10:	2300      	movs	r3, #0
 8000f12:	9311      	str	r3, [sp, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f14:	227f      	movs	r2, #127	; 0x7f
 8000f16:	9212      	str	r2, [sp, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f18:	2204      	movs	r2, #4
 8000f1a:	9213      	str	r2, [sp, #76]	; 0x4c
  sConfig.Offset = 0;
 8000f1c:	9314      	str	r3, [sp, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f1e:	a90f      	add	r1, sp, #60	; 0x3c
 8000f20:	4827      	ldr	r0, [pc, #156]	; (8000fc0 <MX_ADC1_Init+0x124>)
 8000f22:	f000 fd51 	bl	80019c8 <HAL_ADC_ConfigChannel>
 8000f26:	2800      	cmp	r0, #0
 8000f28:	d13f      	bne.n	8000faa <MX_ADC1_Init+0x10e>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8000f2a:	4b26      	ldr	r3, [pc, #152]	; (8000fc4 <MX_ADC1_Init+0x128>)
 8000f2c:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8000f2e:	2309      	movs	r3, #9
 8000f30:	9301      	str	r3, [sp, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f32:	2300      	movs	r3, #0
 8000f34:	9302      	str	r3, [sp, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8000f36:	227f      	movs	r2, #127	; 0x7f
 8000f38:	9203      	str	r2, [sp, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8000f3a:	2204      	movs	r2, #4
 8000f3c:	9204      	str	r2, [sp, #16]
  sConfigInjected.InjectedOffset = 0;
 8000f3e:	9305      	str	r3, [sp, #20]
  sConfigInjected.InjectedNbrOfConversion = 4;
 8000f40:	9208      	str	r2, [sp, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8000f42:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 8000f46:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 8000f4a:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 8000f4e:	2280      	movs	r2, #128	; 0x80
 8000f50:	920a      	str	r2, [sp, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 8000f52:	920b      	str	r2, [sp, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 8000f54:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f58:	4669      	mov	r1, sp
 8000f5a:	4819      	ldr	r0, [pc, #100]	; (8000fc0 <MX_ADC1_Init+0x124>)
 8000f5c:	f001 f8b4 	bl	80020c8 <HAL_ADCEx_InjectedConfigChannel>
 8000f60:	bb28      	cbnz	r0, 8000fae <MX_ADC1_Init+0x112>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_2;
 8000f62:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <MX_ADC1_Init+0x12c>)
 8000f64:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8000f66:	f240 130f 	movw	r3, #271	; 0x10f
 8000f6a:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f6c:	4669      	mov	r1, sp
 8000f6e:	4814      	ldr	r0, [pc, #80]	; (8000fc0 <MX_ADC1_Init+0x124>)
 8000f70:	f001 f8aa 	bl	80020c8 <HAL_ADCEx_InjectedConfigChannel>
 8000f74:	b9e8      	cbnz	r0, 8000fb2 <MX_ADC1_Init+0x116>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8000f76:	4b15      	ldr	r3, [pc, #84]	; (8000fcc <MX_ADC1_Init+0x130>)
 8000f78:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 8000f7a:	f240 2315 	movw	r3, #533	; 0x215
 8000f7e:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f80:	4669      	mov	r1, sp
 8000f82:	480f      	ldr	r0, [pc, #60]	; (8000fc0 <MX_ADC1_Init+0x124>)
 8000f84:	f001 f8a0 	bl	80020c8 <HAL_ADCEx_InjectedConfigChannel>
 8000f88:	b9a8      	cbnz	r0, 8000fb6 <MX_ADC1_Init+0x11a>
  sConfigInjected.InjectedChannel = ADC_CHANNEL_4;
 8000f8a:	4b11      	ldr	r3, [pc, #68]	; (8000fd0 <MX_ADC1_Init+0x134>)
 8000f8c:	9300      	str	r3, [sp, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_4;
 8000f8e:	f240 331b 	movw	r3, #795	; 0x31b
 8000f92:	9301      	str	r3, [sp, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8000f94:	4669      	mov	r1, sp
 8000f96:	480a      	ldr	r0, [pc, #40]	; (8000fc0 <MX_ADC1_Init+0x124>)
 8000f98:	f001 f896 	bl	80020c8 <HAL_ADCEx_InjectedConfigChannel>
 8000f9c:	b968      	cbnz	r0, 8000fba <MX_ADC1_Init+0x11e>
}
 8000f9e:	b01a      	add	sp, #104	; 0x68
 8000fa0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000fa2:	f7ff fef9 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000fa6:	f7ff fef7 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000faa:	f7ff fef5 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000fae:	f7ff fef3 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000fb2:	f7ff fef1 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000fb6:	f7ff feef 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8000fba:	f7ff feed 	bl	8000d98 <Error_Handler>
 8000fbe:	bf00      	nop
 8000fc0:	20000194 	.word	0x20000194
 8000fc4:	04300002 	.word	0x04300002
 8000fc8:	08600004 	.word	0x08600004
 8000fcc:	0c900008 	.word	0x0c900008
 8000fd0:	10c00010 	.word	0x10c00010

08000fd4 <MX_SPI1_Init>:
{
 8000fd4:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 8000fd6:	4810      	ldr	r0, [pc, #64]	; (8001018 <MX_SPI1_Init+0x44>)
 8000fd8:	4b10      	ldr	r3, [pc, #64]	; (800101c <MX_SPI1_Init+0x48>)
 8000fda:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fdc:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000fe0:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000fe2:	2300      	movs	r3, #0
 8000fe4:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000fe6:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 8000fea:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000fec:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000fee:	2201      	movs	r2, #1
 8000ff0:	6142      	str	r2, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ff2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ff6:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000ff8:	2220      	movs	r2, #32
 8000ffa:	61c2      	str	r2, [r0, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ffc:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ffe:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001000:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001002:	2207      	movs	r2, #7
 8001004:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001006:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001008:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800100a:	f002 fb41 	bl	8003690 <HAL_SPI_Init>
 800100e:	b900      	cbnz	r0, 8001012 <MX_SPI1_Init+0x3e>
}
 8001010:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001012:	f7ff fec1 	bl	8000d98 <Error_Handler>
 8001016:	bf00      	nop
 8001018:	20000200 	.word	0x20000200
 800101c:	40013000 	.word	0x40013000

08001020 <MX_TIM8_Init>:
{
 8001020:	b500      	push	{lr}
 8001022:	b089      	sub	sp, #36	; 0x24
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001024:	2300      	movs	r3, #0
 8001026:	9305      	str	r3, [sp, #20]
 8001028:	9306      	str	r3, [sp, #24]
 800102a:	9307      	str	r3, [sp, #28]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800102c:	9301      	str	r3, [sp, #4]
 800102e:	9302      	str	r3, [sp, #8]
 8001030:	9303      	str	r3, [sp, #12]
 8001032:	9304      	str	r3, [sp, #16]
  htim8.Instance = TIM8;
 8001034:	4816      	ldr	r0, [pc, #88]	; (8001090 <MX_TIM8_Init+0x70>)
 8001036:	4a17      	ldr	r2, [pc, #92]	; (8001094 <MX_TIM8_Init+0x74>)
 8001038:	6002      	str	r2, [r0, #0]
  htim8.Init.Prescaler = 170;
 800103a:	22aa      	movs	r2, #170	; 0xaa
 800103c:	6042      	str	r2, [r0, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800103e:	6083      	str	r3, [r0, #8]
  htim8.Init.Period = 60000;
 8001040:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001044:	60c2      	str	r2, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001046:	6103      	str	r3, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 8001048:	6143      	str	r3, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800104a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 800104c:	f002 fe02 	bl	8003c54 <HAL_TIM_IC_Init>
 8001050:	b9b8      	cbnz	r0, 8001082 <MX_TIM8_Init+0x62>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001052:	2300      	movs	r3, #0
 8001054:	9305      	str	r3, [sp, #20]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001056:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001058:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800105a:	a905      	add	r1, sp, #20
 800105c:	480c      	ldr	r0, [pc, #48]	; (8001090 <MX_TIM8_Init+0x70>)
 800105e:	f003 f933 	bl	80042c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001062:	b980      	cbnz	r0, 8001086 <MX_TIM8_Init+0x66>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001064:	230a      	movs	r3, #10
 8001066:	9301      	str	r3, [sp, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001068:	2301      	movs	r3, #1
 800106a:	9302      	str	r3, [sp, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800106c:	2200      	movs	r2, #0
 800106e:	9203      	str	r2, [sp, #12]
  sConfigIC.ICFilter = 0;
 8001070:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001072:	a901      	add	r1, sp, #4
 8001074:	4806      	ldr	r0, [pc, #24]	; (8001090 <MX_TIM8_Init+0x70>)
 8001076:	f002 ff35 	bl	8003ee4 <HAL_TIM_IC_ConfigChannel>
 800107a:	b930      	cbnz	r0, 800108a <MX_TIM8_Init+0x6a>
}
 800107c:	b009      	add	sp, #36	; 0x24
 800107e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001082:	f7ff fe89 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001086:	f7ff fe87 	bl	8000d98 <Error_Handler>
    Error_Handler();
 800108a:	f7ff fe85 	bl	8000d98 <Error_Handler>
 800108e:	bf00      	nop
 8001090:	200002b0 	.word	0x200002b0
 8001094:	40013400 	.word	0x40013400

08001098 <SystemClock_Config>:
{
 8001098:	b500      	push	{lr}
 800109a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800109c:	2238      	movs	r2, #56	; 0x38
 800109e:	2100      	movs	r1, #0
 80010a0:	a806      	add	r0, sp, #24
 80010a2:	f003 f9d5 	bl	8004450 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010a6:	2000      	movs	r0, #0
 80010a8:	9001      	str	r0, [sp, #4]
 80010aa:	9002      	str	r0, [sp, #8]
 80010ac:	9003      	str	r0, [sp, #12]
 80010ae:	9004      	str	r0, [sp, #16]
 80010b0:	9005      	str	r0, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80010b2:	f001 fd0f 	bl	8002ad4 <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80010b6:	2302      	movs	r3, #2
 80010b8:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80010ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010be:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80010c0:	2240      	movs	r2, #64	; 0x40
 80010c2:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010c4:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010c6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80010c8:	2201      	movs	r2, #1
 80010ca:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 21;
 80010cc:	2215      	movs	r2, #21
 80010ce:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010d0:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010d2:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010d4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d6:	a806      	add	r0, sp, #24
 80010d8:	f001 fdb6 	bl	8002c48 <HAL_RCC_OscConfig>
 80010dc:	b980      	cbnz	r0, 8001100 <SystemClock_Config+0x68>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010de:	230f      	movs	r3, #15
 80010e0:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e2:	2303      	movs	r3, #3
 80010e4:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010e6:	2300      	movs	r3, #0
 80010e8:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ea:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ec:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80010ee:	2104      	movs	r1, #4
 80010f0:	eb0d 0001 	add.w	r0, sp, r1
 80010f4:	f002 f85e 	bl	80031b4 <HAL_RCC_ClockConfig>
 80010f8:	b920      	cbnz	r0, 8001104 <SystemClock_Config+0x6c>
}
 80010fa:	b015      	add	sp, #84	; 0x54
 80010fc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8001100:	f7ff fe4a 	bl	8000d98 <Error_Handler>
    Error_Handler();
 8001104:	f7ff fe48 	bl	8000d98 <Error_Handler>

08001108 <main>:
{
 8001108:	b508      	push	{r3, lr}
  HAL_Init();
 800110a:	f000 f9d3 	bl	80014b4 <HAL_Init>
  SystemClock_Config();
 800110e:	f7ff ffc3 	bl	8001098 <SystemClock_Config>
  MX_GPIO_Init();
 8001112:	f7ff fd57 	bl	8000bc4 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001116:	f7ff fe41 	bl	8000d9c <MX_TIM1_Init>
  MX_ADC1_Init();
 800111a:	f7ff febf 	bl	8000e9c <MX_ADC1_Init>
  MX_SPI1_Init();
 800111e:	f7ff ff59 	bl	8000fd4 <MX_SPI1_Init>
  MX_TIM8_Init();
 8001122:	f7ff ff7d 	bl	8001020 <MX_TIM8_Init>
  HAL_TIM_Base_Start_IT(&htim1);
 8001126:	4c1b      	ldr	r4, [pc, #108]	; (8001194 <main+0x8c>)
 8001128:	4620      	mov	r0, r4
 800112a:	f002 fcbd 	bl	8003aa8 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 800112e:	481a      	ldr	r0, [pc, #104]	; (8001198 <main+0x90>)
 8001130:	f000 ff2a 	bl	8001f88 <HAL_ADCEx_InjectedStart_IT>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001134:	2100      	movs	r1, #0
 8001136:	4620      	mov	r0, r4
 8001138:	f002 ff46 	bl	8003fc8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800113c:	2104      	movs	r1, #4
 800113e:	4620      	mov	r0, r4
 8001140:	f002 ff42 	bl	8003fc8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001144:	2108      	movs	r1, #8
 8001146:	4620      	mov	r0, r4
 8001148:	f002 ff3e 	bl	8003fc8 <HAL_TIM_PWM_Start>
  TIM1 -> RCR = 1;
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <main+0x94>)
 800114e:	2201      	movs	r2, #1
 8001150:	631a      	str	r2, [r3, #48]	; 0x30
  TIM1 -> EGR  |= TIM_EGR_UG;
 8001152:	695a      	ldr	r2, [r3, #20]
 8001154:	f042 0201 	orr.w	r2, r2, #1
 8001158:	615a      	str	r2, [r3, #20]
  TIM1 -> CNT = TIM1 -> ARR;
 800115a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800115c:	625a      	str	r2, [r3, #36]	; 0x24
  TIM1 -> CR1 &= ~(TIM_CR1_CMS);
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8001164:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_DIR;
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	f042 0210 	orr.w	r2, r2, #16
 800116c:	601a      	str	r2, [r3, #0]
  TIM1 -> CR1 |= TIM_CR1_CMS;
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8001174:	601a      	str	r2, [r3, #0]
  TIM1 -> ARR = COUNTERPERIOD;
 8001176:	f641 3257 	movw	r2, #6999	; 0x1b57
 800117a:	62da      	str	r2, [r3, #44]	; 0x2c
  TIM1 -> CCR4 = (TIM1 -> ARR) - 40;//for Carrier Top
 800117c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800117e:	3a28      	subs	r2, #40	; 0x28
 8001180:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_TIM_Base_Start_IT(&htim8);
 8001182:	4c07      	ldr	r4, [pc, #28]	; (80011a0 <main+0x98>)
 8001184:	4620      	mov	r0, r4
 8001186:	f002 fc8f 	bl	8003aa8 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim8,TIM_CHANNEL_1);
 800118a:	2100      	movs	r1, #0
 800118c:	4620      	mov	r0, r4
 800118e:	f002 ffc7 	bl	8004120 <HAL_TIM_IC_Start_IT>
  while (1)
 8001192:	e7fe      	b.n	8001192 <main+0x8a>
 8001194:	20000264 	.word	0x20000264
 8001198:	20000194 	.word	0x20000194
 800119c:	40012c00 	.word	0x40012c00
 80011a0:	200002b0 	.word	0x200002b0

080011a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011a4:	b500      	push	{lr}
 80011a6:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011a8:	4b0b      	ldr	r3, [pc, #44]	; (80011d8 <HAL_MspInit+0x34>)
 80011aa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011ac:	f042 0201 	orr.w	r2, r2, #1
 80011b0:	661a      	str	r2, [r3, #96]	; 0x60
 80011b2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80011b4:	f002 0201 	and.w	r2, r2, #1
 80011b8:	9200      	str	r2, [sp, #0]
 80011ba:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011bc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80011be:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011c2:	659a      	str	r2, [r3, #88]	; 0x58
 80011c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80011c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ca:	9301      	str	r3, [sp, #4]
 80011cc:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80011ce:	f001 fd07 	bl	8002be0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011d2:	b003      	add	sp, #12
 80011d4:	f85d fb04 	ldr.w	pc, [sp], #4
 80011d8:	40021000 	.word	0x40021000

080011dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80011dc:	b510      	push	{r4, lr}
 80011de:	b098      	sub	sp, #96	; 0x60
 80011e0:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e2:	2100      	movs	r1, #0
 80011e4:	9113      	str	r1, [sp, #76]	; 0x4c
 80011e6:	9114      	str	r1, [sp, #80]	; 0x50
 80011e8:	9115      	str	r1, [sp, #84]	; 0x54
 80011ea:	9116      	str	r1, [sp, #88]	; 0x58
 80011ec:	9117      	str	r1, [sp, #92]	; 0x5c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011ee:	2244      	movs	r2, #68	; 0x44
 80011f0:	a802      	add	r0, sp, #8
 80011f2:	f003 f92d 	bl	8004450 <memset>
  if(hadc->Instance==ADC1)
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80011fc:	d001      	beq.n	8001202 <HAL_ADC_MspInit+0x26>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80011fe:	b018      	add	sp, #96	; 0x60
 8001200:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001206:	9302      	str	r3, [sp, #8]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001208:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800120c:	9311      	str	r3, [sp, #68]	; 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800120e:	a802      	add	r0, sp, #8
 8001210:	f002 f8cc 	bl	80033ac <HAL_RCCEx_PeriphCLKConfig>
 8001214:	bb30      	cbnz	r0, 8001264 <HAL_ADC_MspInit+0x88>
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001216:	4b15      	ldr	r3, [pc, #84]	; (800126c <HAL_ADC_MspInit+0x90>)
 8001218:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800121a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800121e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001220:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001222:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001226:	9200      	str	r2, [sp, #0]
 8001228:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800122a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800122c:	f042 0201 	orr.w	r2, r2, #1
 8001230:	64da      	str	r2, [r3, #76]	; 0x4c
 8001232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800123c:	230f      	movs	r3, #15
 800123e:	9313      	str	r3, [sp, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001240:	2303      	movs	r3, #3
 8001242:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2400      	movs	r4, #0
 8001246:	9415      	str	r4, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	a913      	add	r1, sp, #76	; 0x4c
 800124a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800124e:	f001 fb41 	bl	80028d4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001252:	4622      	mov	r2, r4
 8001254:	4621      	mov	r1, r4
 8001256:	2012      	movs	r0, #18
 8001258:	f001 fae2 	bl	8002820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800125c:	2012      	movs	r0, #18
 800125e:	f001 fb17 	bl	8002890 <HAL_NVIC_EnableIRQ>
}
 8001262:	e7cc      	b.n	80011fe <HAL_ADC_MspInit+0x22>
      Error_Handler();
 8001264:	f7ff fd98 	bl	8000d98 <Error_Handler>
 8001268:	e7d5      	b.n	8001216 <HAL_ADC_MspInit+0x3a>
 800126a:	bf00      	nop
 800126c:	40021000 	.word	0x40021000

08001270 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001270:	b500      	push	{lr}
 8001272:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	2300      	movs	r3, #0
 8001276:	9303      	str	r3, [sp, #12]
 8001278:	9304      	str	r3, [sp, #16]
 800127a:	9305      	str	r3, [sp, #20]
 800127c:	9306      	str	r3, [sp, #24]
 800127e:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 8001280:	6802      	ldr	r2, [r0, #0]
 8001282:	4b13      	ldr	r3, [pc, #76]	; (80012d0 <HAL_SPI_MspInit+0x60>)
 8001284:	429a      	cmp	r2, r3
 8001286:	d002      	beq.n	800128e <HAL_SPI_MspInit+0x1e>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001288:	b009      	add	sp, #36	; 0x24
 800128a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800128e:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 8001292:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001294:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8001298:	661a      	str	r2, [r3, #96]	; 0x60
 800129a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800129c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80012a0:	9201      	str	r2, [sp, #4]
 80012a2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80012a6:	f042 0201 	orr.w	r2, r2, #1
 80012aa:	64da      	str	r2, [r3, #76]	; 0x4c
 80012ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	9302      	str	r3, [sp, #8]
 80012b4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80012b6:	23e0      	movs	r3, #224	; 0xe0
 80012b8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012ba:	2302      	movs	r3, #2
 80012bc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80012be:	2305      	movs	r3, #5
 80012c0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012c2:	a903      	add	r1, sp, #12
 80012c4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012c8:	f001 fb04 	bl	80028d4 <HAL_GPIO_Init>
}
 80012cc:	e7dc      	b.n	8001288 <HAL_SPI_MspInit+0x18>
 80012ce:	bf00      	nop
 80012d0:	40013000 	.word	0x40013000

080012d4 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM1)
 80012d4:	6802      	ldr	r2, [r0, #0]
 80012d6:	4b09      	ldr	r3, [pc, #36]	; (80012fc <HAL_TIM_PWM_MspInit+0x28>)
 80012d8:	429a      	cmp	r2, r3
 80012da:	d000      	beq.n	80012de <HAL_TIM_PWM_MspInit+0xa>
 80012dc:	4770      	bx	lr
{
 80012de:	b082      	sub	sp, #8
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80012e0:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 80012e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80012e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012ea:	661a      	str	r2, [r3, #96]	; 0x60
 80012ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80012f2:	9301      	str	r3, [sp, #4]
 80012f4:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80012f6:	b002      	add	sp, #8
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40012c00 	.word	0x40012c00

08001300 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001300:	b500      	push	{lr}
 8001302:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001304:	2300      	movs	r3, #0
 8001306:	9303      	str	r3, [sp, #12]
 8001308:	9304      	str	r3, [sp, #16]
 800130a:	9305      	str	r3, [sp, #20]
 800130c:	9306      	str	r3, [sp, #24]
 800130e:	9307      	str	r3, [sp, #28]
  if(htim_ic->Instance==TIM8)
 8001310:	6802      	ldr	r2, [r0, #0]
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <HAL_TIM_IC_MspInit+0x60>)
 8001314:	429a      	cmp	r2, r3
 8001316:	d002      	beq.n	800131e <HAL_TIM_IC_MspInit+0x1e>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001318:	b009      	add	sp, #36	; 0x24
 800131a:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM8_CLK_ENABLE();
 800131e:	f503 435c 	add.w	r3, r3, #56320	; 0xdc00
 8001322:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001324:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001328:	661a      	str	r2, [r3, #96]	; 0x60
 800132a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800132c:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001330:	9201      	str	r2, [sp, #4]
 8001332:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001334:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001336:	f042 0201 	orr.w	r2, r2, #1
 800133a:	64da      	str	r2, [r3, #76]	; 0x4c
 800133c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	9302      	str	r3, [sp, #8]
 8001344:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = Propo_Pin;
 8001346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800134a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800134c:	2302      	movs	r3, #2
 800134e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM8;
 8001350:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(Propo_GPIO_Port, &GPIO_InitStruct);
 8001352:	a903      	add	r1, sp, #12
 8001354:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001358:	f001 fabc 	bl	80028d4 <HAL_GPIO_Init>
}
 800135c:	e7dc      	b.n	8001318 <HAL_TIM_IC_MspInit+0x18>
 800135e:	bf00      	nop
 8001360:	40013400 	.word	0x40013400

08001364 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001364:	b500      	push	{lr}
 8001366:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001368:	2300      	movs	r3, #0
 800136a:	9301      	str	r3, [sp, #4]
 800136c:	9302      	str	r3, [sp, #8]
 800136e:	9303      	str	r3, [sp, #12]
 8001370:	9304      	str	r3, [sp, #16]
 8001372:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM1)
 8001374:	6802      	ldr	r2, [r0, #0]
 8001376:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <HAL_TIM_MspPostInit+0x50>)
 8001378:	429a      	cmp	r2, r3
 800137a:	d002      	beq.n	8001382 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800137c:	b007      	add	sp, #28
 800137e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001382:	f503 4364 	add.w	r3, r3, #58368	; 0xe400
 8001386:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001388:	f042 0201 	orr.w	r2, r2, #1
 800138c:	64da      	str	r2, [r3, #76]	; 0x4c
 800138e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001390:	f003 0301 	and.w	r3, r3, #1
 8001394:	9300      	str	r3, [sp, #0]
 8001396:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001398:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800139c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800139e:	2302      	movs	r3, #2
 80013a0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80013a2:	2306      	movs	r3, #6
 80013a4:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013a6:	a901      	add	r1, sp, #4
 80013a8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013ac:	f001 fa92 	bl	80028d4 <HAL_GPIO_Init>
}
 80013b0:	e7e4      	b.n	800137c <HAL_TIM_MspPostInit+0x18>
 80013b2:	bf00      	nop
 80013b4:	40012c00 	.word	0x40012c00

080013b8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80013b8:	e7fe      	b.n	80013b8 <NMI_Handler>

080013ba <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013ba:	e7fe      	b.n	80013ba <HardFault_Handler>

080013bc <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013bc:	e7fe      	b.n	80013bc <MemManage_Handler>

080013be <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013be:	e7fe      	b.n	80013be <BusFault_Handler>

080013c0 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c0:	e7fe      	b.n	80013c0 <UsageFault_Handler>

080013c2 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013c2:	4770      	bx	lr

080013c4 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c4:	4770      	bx	lr

080013c6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013c6:	4770      	bx	lr

080013c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80013c8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80013ca:	f000 f883 	bl	80014d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013ce:	bd08      	pop	{r3, pc}

080013d0 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80013d0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80013d2:	4808      	ldr	r0, [pc, #32]	; (80013f4 <ADC1_2_IRQHandler+0x24>)
 80013d4:	f000 f9ae 	bl	8001734 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  HAL_GPIO_TogglePin(SYS_SW2_GPIO_Port, SYS_SW2_Pin);
 80013d8:	4c07      	ldr	r4, [pc, #28]	; (80013f8 <ADC1_2_IRQHandler+0x28>)
 80013da:	2180      	movs	r1, #128	; 0x80
 80013dc:	4620      	mov	r0, r4
 80013de:	f001 fb6f 	bl	8002ac0 <HAL_GPIO_TogglePin>

	// Sequence Control
	Sequence_Low_Freq();
 80013e2:	f7fe ff5d 	bl	80002a0 <Sequence_Low_Freq>
	Sequence_High_Freq();
 80013e6:	f7ff f86f 	bl	80004c8 <Sequence_High_Freq>

	HAL_GPIO_TogglePin(SYS_SW2_GPIO_Port, SYS_SW2_Pin);
 80013ea:	2180      	movs	r1, #128	; 0x80
 80013ec:	4620      	mov	r0, r4
 80013ee:	f001 fb67 	bl	8002ac0 <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80013f2:	bd10      	pop	{r4, pc}
 80013f4:	20000194 	.word	0x20000194
 80013f8:	48000400 	.word	0x48000400

080013fc <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80013fc:	4a03      	ldr	r2, [pc, #12]	; (800140c <SystemInit+0x10>)
 80013fe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001402:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001406:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001410:	480d      	ldr	r0, [pc, #52]	; (8001448 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001412:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001414:	f7ff fff2 	bl	80013fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001418:	480c      	ldr	r0, [pc, #48]	; (800144c <LoopForever+0x6>)
  ldr r1, =_edata
 800141a:	490d      	ldr	r1, [pc, #52]	; (8001450 <LoopForever+0xa>)
  ldr r2, =_sidata
 800141c:	4a0d      	ldr	r2, [pc, #52]	; (8001454 <LoopForever+0xe>)
  movs r3, #0
 800141e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001420:	e002      	b.n	8001428 <LoopCopyDataInit>

08001422 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001422:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001424:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001426:	3304      	adds	r3, #4

08001428 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001428:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800142a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800142c:	d3f9      	bcc.n	8001422 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800142e:	4a0a      	ldr	r2, [pc, #40]	; (8001458 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001430:	4c0a      	ldr	r4, [pc, #40]	; (800145c <LoopForever+0x16>)
  movs r3, #0
 8001432:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001434:	e001      	b.n	800143a <LoopFillZerobss>

08001436 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001436:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001438:	3204      	adds	r2, #4

0800143a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800143a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800143c:	d3fb      	bcc.n	8001436 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800143e:	f002 ffe3 	bl	8004408 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001442:	f7ff fe61 	bl	8001108 <main>

08001446 <LoopForever>:

LoopForever:
    b LoopForever
 8001446:	e7fe      	b.n	8001446 <LoopForever>
  ldr   r0, =_estack
 8001448:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800144c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001450:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001454:	08005708 	.word	0x08005708
  ldr r2, =_sbss
 8001458:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800145c:	20000300 	.word	0x20000300

08001460 <COMP1_2_3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001460:	e7fe      	b.n	8001460 <COMP1_2_3_IRQHandler>
	...

08001464 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8001464:	4b10      	ldr	r3, [pc, #64]	; (80014a8 <HAL_InitTick+0x44>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	b90b      	cbnz	r3, 800146e <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800146a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 800146c:	4770      	bx	lr
{
 800146e:	b510      	push	{r4, lr}
 8001470:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001472:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001476:	fbb0 f3f3 	udiv	r3, r0, r3
 800147a:	4a0c      	ldr	r2, [pc, #48]	; (80014ac <HAL_InitTick+0x48>)
 800147c:	6810      	ldr	r0, [r2, #0]
 800147e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001482:	f001 fa13 	bl	80028ac <HAL_SYSTICK_Config>
 8001486:	b968      	cbnz	r0, 80014a4 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001488:	2c0f      	cmp	r4, #15
 800148a:	d901      	bls.n	8001490 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 800148c:	2001      	movs	r0, #1
 800148e:	e00a      	b.n	80014a6 <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001490:	2200      	movs	r2, #0
 8001492:	4621      	mov	r1, r4
 8001494:	f04f 30ff 	mov.w	r0, #4294967295
 8001498:	f001 f9c2 	bl	8002820 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800149c:	4b04      	ldr	r3, [pc, #16]	; (80014b0 <HAL_InitTick+0x4c>)
 800149e:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80014a0:	2000      	movs	r0, #0
 80014a2:	e000      	b.n	80014a6 <HAL_InitTick+0x42>
      status = HAL_ERROR;
 80014a4:	2001      	movs	r0, #1
}
 80014a6:	bd10      	pop	{r4, pc}
 80014a8:	2000000c 	.word	0x2000000c
 80014ac:	20000008 	.word	0x20000008
 80014b0:	20000010 	.word	0x20000010

080014b4 <HAL_Init>:
{
 80014b4:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014b6:	2003      	movs	r0, #3
 80014b8:	f001 f9a0 	bl	80027fc <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014bc:	200f      	movs	r0, #15
 80014be:	f7ff ffd1 	bl	8001464 <HAL_InitTick>
 80014c2:	b110      	cbz	r0, 80014ca <HAL_Init+0x16>
    status = HAL_ERROR;
 80014c4:	2401      	movs	r4, #1
}
 80014c6:	4620      	mov	r0, r4
 80014c8:	bd10      	pop	{r4, pc}
 80014ca:	4604      	mov	r4, r0
    HAL_MspInit();
 80014cc:	f7ff fe6a 	bl	80011a4 <HAL_MspInit>
 80014d0:	e7f9      	b.n	80014c6 <HAL_Init+0x12>
	...

080014d4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80014d4:	4a03      	ldr	r2, [pc, #12]	; (80014e4 <HAL_IncTick+0x10>)
 80014d6:	6813      	ldr	r3, [r2, #0]
 80014d8:	4903      	ldr	r1, [pc, #12]	; (80014e8 <HAL_IncTick+0x14>)
 80014da:	6809      	ldr	r1, [r1, #0]
 80014dc:	440b      	add	r3, r1
 80014de:	6013      	str	r3, [r2, #0]
}
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	200002fc 	.word	0x200002fc
 80014e8:	2000000c 	.word	0x2000000c

080014ec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80014ec:	4b01      	ldr	r3, [pc, #4]	; (80014f4 <HAL_GetTick+0x8>)
 80014ee:	6818      	ldr	r0, [r3, #0]
}
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	200002fc 	.word	0x200002fc

080014f8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014f8:	b530      	push	{r4, r5, lr}
 80014fa:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80014fc:	2300      	movs	r3, #0
 80014fe:	9301      	str	r3, [sp, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001500:	2800      	cmp	r0, #0
 8001502:	f000 8107 	beq.w	8001714 <HAL_ADC_Init+0x21c>
 8001506:	4604      	mov	r4, r0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001508:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800150a:	b313      	cbz	r3, 8001552 <HAL_ADC_Init+0x5a>
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800150c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800150e:	689a      	ldr	r2, [r3, #8]
 8001510:	f012 5f00 	tst.w	r2, #536870912	; 0x20000000
 8001514:	d005      	beq.n	8001522 <HAL_ADC_Init+0x2a>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001516:	689a      	ldr	r2, [r3, #8]
 8001518:	f022 4220 	bic.w	r2, r2, #2684354560	; 0xa0000000
 800151c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001520:	609a      	str	r2, [r3, #8]
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001522:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001524:	6893      	ldr	r3, [r2, #8]
 8001526:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800152a:	d11f      	bne.n	800156c <HAL_ADC_Init+0x74>
  MODIFY_REG(ADCx->CR,
 800152c:	6893      	ldr	r3, [r2, #8]
 800152e:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001532:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001536:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800153a:	6093      	str	r3, [r2, #8]
    LL_ADC_EnableInternalRegulator(hadc->Instance);

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800153c:	4b76      	ldr	r3, [pc, #472]	; (8001718 <HAL_ADC_Init+0x220>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	099b      	lsrs	r3, r3, #6
 8001542:	4a76      	ldr	r2, [pc, #472]	; (800171c <HAL_ADC_Init+0x224>)
 8001544:	fba2 2303 	umull	r2, r3, r2, r3
 8001548:	099b      	lsrs	r3, r3, #6
 800154a:	3301      	adds	r3, #1
 800154c:	005b      	lsls	r3, r3, #1
 800154e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001550:	e009      	b.n	8001566 <HAL_ADC_Init+0x6e>
    HAL_ADC_MspInit(hadc);
 8001552:	f7ff fe43 	bl	80011dc <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001556:	2300      	movs	r3, #0
 8001558:	6623      	str	r3, [r4, #96]	; 0x60
    hadc->Lock = HAL_UNLOCKED;
 800155a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 800155e:	e7d5      	b.n	800150c <HAL_ADC_Init+0x14>
    {
      wait_loop_index--;
 8001560:	9b01      	ldr	r3, [sp, #4]
 8001562:	3b01      	subs	r3, #1
 8001564:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8001566:	9b01      	ldr	r3, [sp, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1f9      	bne.n	8001560 <HAL_ADC_Init+0x68>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800156c:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800156e:	6893      	ldr	r3, [r2, #8]
 8001570:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001574:	f040 8096 	bne.w	80016a4 <HAL_ADC_Init+0x1ac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001578:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001580:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001582:	f043 0301 	orr.w	r3, r3, #1
 8001586:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001588:	2001      	movs	r0, #1
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800158a:	6893      	ldr	r3, [r2, #8]
 800158c:	f013 0304 	ands.w	r3, r3, #4
 8001590:	d000      	beq.n	8001594 <HAL_ADC_Init+0x9c>
 8001592:	2301      	movs	r3, #1
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001594:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8001596:	f011 0f10 	tst.w	r1, #16
 800159a:	f040 80b4 	bne.w	8001706 <HAL_ADC_Init+0x20e>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800159e:	2b00      	cmp	r3, #0
 80015a0:	f040 80b1 	bne.w	8001706 <HAL_ADC_Init+0x20e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015a4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80015a6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80015aa:	f043 0302 	orr.w	r3, r3, #2
 80015ae:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80015b0:	6893      	ldr	r3, [r2, #8]
 80015b2:	f013 0f01 	tst.w	r3, #1
 80015b6:	d115      	bne.n	80015e4 <HAL_ADC_Init+0xec>
 80015b8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f013 0301 	ands.w	r3, r3, #1
 80015c2:	d000      	beq.n	80015c6 <HAL_ADC_Init+0xce>
 80015c4:	2301      	movs	r3, #1
 80015c6:	4a56      	ldr	r2, [pc, #344]	; (8001720 <HAL_ADC_Init+0x228>)
 80015c8:	6892      	ldr	r2, [r2, #8]
 80015ca:	f012 0201 	ands.w	r2, r2, #1
 80015ce:	d000      	beq.n	80015d2 <HAL_ADC_Init+0xda>
 80015d0:	2201      	movs	r2, #1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80015d2:	4313      	orrs	r3, r2
 80015d4:	d106      	bne.n	80015e4 <HAL_ADC_Init+0xec>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80015d6:	6863      	ldr	r3, [r4, #4]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80015d8:	4952      	ldr	r1, [pc, #328]	; (8001724 <HAL_ADC_Init+0x22c>)
 80015da:	688a      	ldr	r2, [r1, #8]
 80015dc:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 80015e0:	4313      	orrs	r3, r2
 80015e2:	608b      	str	r3, [r1, #8]
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015e4:	7f62      	ldrb	r2, [r4, #29]
                 hadc->Init.Overrun                                                     |
 80015e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015e8:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
                 hadc->Init.DataAlign                                                   |
 80015ec:	68e2      	ldr	r2, [r4, #12]
                 hadc->Init.Overrun                                                     |
 80015ee:	4313      	orrs	r3, r2
                 hadc->Init.Resolution                                                  |
 80015f0:	68a2      	ldr	r2, [r4, #8]
                 hadc->Init.DataAlign                                                   |
 80015f2:	4313      	orrs	r3, r2
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80015f4:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80015fc:	2a01      	cmp	r2, #1
 80015fe:	d053      	beq.n	80016a8 <HAL_ADC_Init+0x1b0>
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001600:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001602:	b122      	cbz	r2, 800160e <HAL_ADC_Init+0x116>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001604:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001608:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800160a:	430a      	orrs	r2, r1
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800160c:	4313      	orrs	r3, r2
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800160e:	6821      	ldr	r1, [r4, #0]
 8001610:	68cd      	ldr	r5, [r1, #12]
 8001612:	4a45      	ldr	r2, [pc, #276]	; (8001728 <HAL_ADC_Init+0x230>)
 8001614:	402a      	ands	r2, r5
 8001616:	4313      	orrs	r3, r2
 8001618:	60cb      	str	r3, [r1, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800161a:	6822      	ldr	r2, [r4, #0]
 800161c:	6913      	ldr	r3, [r2, #16]
 800161e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001622:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001624:	430b      	orrs	r3, r1
 8001626:	6113      	str	r3, [r2, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001628:	6822      	ldr	r2, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800162a:	6893      	ldr	r3, [r2, #8]
 800162c:	f013 0308 	ands.w	r3, r3, #8
 8001630:	d000      	beq.n	8001634 <HAL_ADC_Init+0x13c>
 8001632:	2301      	movs	r3, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001634:	bb3b      	cbnz	r3, 8001686 <HAL_ADC_Init+0x18e>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001636:	7f21      	ldrb	r1, [r4, #28]
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001638:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 800163c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800163e:	ea43 3181 	orr.w	r1, r3, r1, lsl #14

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001642:	68d3      	ldr	r3, [r2, #12]
 8001644:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001648:	f023 0302 	bic.w	r3, r3, #2
 800164c:	430b      	orrs	r3, r1
 800164e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001650:	6923      	ldr	r3, [r4, #16]
 8001652:	b373      	cbz	r3, 80016b2 <HAL_ADC_Init+0x1ba>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001654:	6822      	ldr	r2, [r4, #0]
 8001656:	6913      	ldr	r3, [r2, #16]
 8001658:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800165c:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800165e:	6822      	ldr	r2, [r4, #0]
 8001660:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8001664:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001668:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800166c:	6921      	ldr	r1, [r4, #16]
 800166e:	430b      	orrs	r3, r1
 8001670:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001674:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8001678:	2b01      	cmp	r3, #1
 800167a:	d029      	beq.n	80016d0 <HAL_ADC_Init+0x1d8>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800167c:	6822      	ldr	r2, [r4, #0]
 800167e:	6913      	ldr	r3, [r2, #16]
 8001680:	f023 0301 	bic.w	r3, r3, #1
 8001684:	6113      	str	r3, [r2, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001686:	6963      	ldr	r3, [r4, #20]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d033      	beq.n	80016f4 <HAL_ADC_Init+0x1fc>
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800168c:	6822      	ldr	r2, [r4, #0]
 800168e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001690:	f023 030f 	bic.w	r3, r3, #15
 8001694:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001696:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001698:	f023 0303 	bic.w	r3, r3, #3
 800169c:	f043 0301 	orr.w	r3, r3, #1
 80016a0:	65e3      	str	r3, [r4, #92]	; 0x5c
 80016a2:	e035      	b.n	8001710 <HAL_ADC_Init+0x218>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016a4:	2000      	movs	r0, #0
 80016a6:	e770      	b.n	800158a <HAL_ADC_Init+0x92>
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80016a8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80016aa:	3a01      	subs	r2, #1
 80016ac:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80016b0:	e7a6      	b.n	8001600 <HAL_ADC_Init+0x108>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80016b2:	6822      	ldr	r2, [r4, #0]
 80016b4:	6913      	ldr	r3, [r2, #16]
 80016b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016ba:	6113      	str	r3, [r2, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80016bc:	6822      	ldr	r2, [r4, #0]
 80016be:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 80016c2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80016c6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80016ca:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 80016ce:	e7d1      	b.n	8001674 <HAL_ADC_Init+0x17c>
        MODIFY_REG(hadc->Instance->CFGR2,
 80016d0:	6821      	ldr	r1, [r4, #0]
 80016d2:	690b      	ldr	r3, [r1, #16]
 80016d4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80016d8:	f023 0304 	bic.w	r3, r3, #4
 80016dc:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80016de:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80016e0:	432a      	orrs	r2, r5
 80016e2:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 80016e4:	432a      	orrs	r2, r5
 80016e6:	6d25      	ldr	r5, [r4, #80]	; 0x50
 80016e8:	432a      	orrs	r2, r5
 80016ea:	4313      	orrs	r3, r2
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	610b      	str	r3, [r1, #16]
 80016f2:	e7c8      	b.n	8001686 <HAL_ADC_Init+0x18e>
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80016f4:	6821      	ldr	r1, [r4, #0]
 80016f6:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 80016f8:	f023 030f 	bic.w	r3, r3, #15
 80016fc:	6a22      	ldr	r2, [r4, #32]
 80016fe:	3a01      	subs	r2, #1
 8001700:	4313      	orrs	r3, r2
 8001702:	630b      	str	r3, [r1, #48]	; 0x30
 8001704:	e7c7      	b.n	8001696 <HAL_ADC_Init+0x19e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001706:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001708:	f043 0310 	orr.w	r3, r3, #16
 800170c:	65e3      	str	r3, [r4, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800170e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001710:	b003      	add	sp, #12
 8001712:	bd30      	pop	{r4, r5, pc}
    return HAL_ERROR;
 8001714:	2001      	movs	r0, #1
 8001716:	e7fb      	b.n	8001710 <HAL_ADC_Init+0x218>
 8001718:	20000008 	.word	0x20000008
 800171c:	053e2d63 	.word	0x053e2d63
 8001720:	50000100 	.word	0x50000100
 8001724:	50000300 	.word	0x50000300
 8001728:	fff04007 	.word	0xfff04007

0800172c <HAL_ADC_ConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800172c:	4770      	bx	lr

0800172e <HAL_ADC_LevelOutOfWindowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800172e:	4770      	bx	lr

08001730 <HAL_ADC_ErrorCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001730:	4770      	bx	lr
	...

08001734 <HAL_ADC_IRQHandler>:
{
 8001734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001736:	4604      	mov	r4, r0
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001738:	6803      	ldr	r3, [r0, #0]
 800173a:	681f      	ldr	r7, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 800173c:	685d      	ldr	r5, [r3, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800173e:	4b98      	ldr	r3, [pc, #608]	; (80019a0 <HAL_ADC_IRQHandler+0x26c>)
 8001740:	689e      	ldr	r6, [r3, #8]
 8001742:	f006 061f 	and.w	r6, r6, #31
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001746:	f017 0f02 	tst.w	r7, #2
 800174a:	d010      	beq.n	800176e <HAL_ADC_IRQHandler+0x3a>
 800174c:	f015 0f02 	tst.w	r5, #2
 8001750:	d00d      	beq.n	800176e <HAL_ADC_IRQHandler+0x3a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001752:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8001754:	f013 0f10 	tst.w	r3, #16
 8001758:	d103      	bne.n	8001762 <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800175a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800175c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001760:	65c3      	str	r3, [r0, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001762:	4620      	mov	r0, r4
 8001764:	f000 fcae 	bl	80020c4 <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001768:	6823      	ldr	r3, [r4, #0]
 800176a:	2202      	movs	r2, #2
 800176c:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800176e:	f017 0f04 	tst.w	r7, #4
 8001772:	d002      	beq.n	800177a <HAL_ADC_IRQHandler+0x46>
 8001774:	f015 0f04 	tst.w	r5, #4
 8001778:	d105      	bne.n	8001786 <HAL_ADC_IRQHandler+0x52>
 800177a:	f017 0f08 	tst.w	r7, #8
 800177e:	d04a      	beq.n	8001816 <HAL_ADC_IRQHandler+0xe2>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001780:	f015 0f08 	tst.w	r5, #8
 8001784:	d047      	beq.n	8001816 <HAL_ADC_IRQHandler+0xe2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001786:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001788:	f013 0f10 	tst.w	r3, #16
 800178c:	d103      	bne.n	8001796 <HAL_ADC_IRQHandler+0x62>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800178e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001790:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001794:	65e3      	str	r3, [r4, #92]	; 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001796:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001798:	68da      	ldr	r2, [r3, #12]
 800179a:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 800179e:	d134      	bne.n	800180a <HAL_ADC_IRQHandler+0xd6>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017a0:	4a80      	ldr	r2, [pc, #512]	; (80019a4 <HAL_ADC_IRQHandler+0x270>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d009      	beq.n	80017ba <HAL_ADC_IRQHandler+0x86>
 80017a6:	461a      	mov	r2, r3
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d009      	beq.n	80017c0 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017ac:	b146      	cbz	r6, 80017c0 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017ae:	2e05      	cmp	r6, #5
 80017b0:	d006      	beq.n	80017c0 <HAL_ADC_IRQHandler+0x8c>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017b2:	2e09      	cmp	r6, #9
 80017b4:	d004      	beq.n	80017c0 <HAL_ADC_IRQHandler+0x8c>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80017b6:	68d2      	ldr	r2, [r2, #12]
 80017b8:	e003      	b.n	80017c2 <HAL_ADC_IRQHandler+0x8e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80017ba:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80017be:	e7f3      	b.n	80017a8 <HAL_ADC_IRQHandler+0x74>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80017c0:	68da      	ldr	r2, [r3, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80017c2:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 80017c6:	d120      	bne.n	800180a <HAL_ADC_IRQHandler+0xd6>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	f012 0f08 	tst.w	r2, #8
 80017ce:	d01c      	beq.n	800180a <HAL_ADC_IRQHandler+0xd6>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80017d0:	689a      	ldr	r2, [r3, #8]
 80017d2:	f012 0f04 	tst.w	r2, #4
 80017d6:	d110      	bne.n	80017fa <HAL_ADC_IRQHandler+0xc6>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80017d8:	685a      	ldr	r2, [r3, #4]
 80017da:	f022 020c 	bic.w	r2, r2, #12
 80017de:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80017e0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80017e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017e6:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80017e8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80017ea:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80017ee:	d10c      	bne.n	800180a <HAL_ADC_IRQHandler+0xd6>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80017f0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80017f2:	f043 0301 	orr.w	r3, r3, #1
 80017f6:	65e3      	str	r3, [r4, #92]	; 0x5c
 80017f8:	e007      	b.n	800180a <HAL_ADC_IRQHandler+0xd6>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017fa:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80017fc:	f043 0310 	orr.w	r3, r3, #16
 8001800:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001802:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADC_ConvCpltCallback(hadc);
 800180a:	4620      	mov	r0, r4
 800180c:	f7ff ff8e 	bl	800172c <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001810:	6823      	ldr	r3, [r4, #0]
 8001812:	220c      	movs	r2, #12
 8001814:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001816:	f017 0f20 	tst.w	r7, #32
 800181a:	d002      	beq.n	8001822 <HAL_ADC_IRQHandler+0xee>
 800181c:	f015 0f20 	tst.w	r5, #32
 8001820:	d105      	bne.n	800182e <HAL_ADC_IRQHandler+0xfa>
 8001822:	f017 0f40 	tst.w	r7, #64	; 0x40
 8001826:	d05c      	beq.n	80018e2 <HAL_ADC_IRQHandler+0x1ae>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001828:	f015 0f40 	tst.w	r5, #64	; 0x40
 800182c:	d059      	beq.n	80018e2 <HAL_ADC_IRQHandler+0x1ae>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800182e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001830:	f013 0f10 	tst.w	r3, #16
 8001834:	d103      	bne.n	800183e <HAL_ADC_IRQHandler+0x10a>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001836:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001838:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800183c:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 800183e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8001840:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001842:	f412 7fc0 	tst.w	r2, #384	; 0x180
 8001846:	d112      	bne.n	800186e <HAL_ADC_IRQHandler+0x13a>
 8001848:	2101      	movs	r1, #1
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800184a:	68da      	ldr	r2, [r3, #12]
 800184c:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8001850:	d10f      	bne.n	8001872 <HAL_ADC_IRQHandler+0x13e>
 8001852:	2001      	movs	r0, #1
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001854:	4a53      	ldr	r2, [pc, #332]	; (80019a4 <HAL_ADC_IRQHandler+0x270>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d00d      	beq.n	8001876 <HAL_ADC_IRQHandler+0x142>
 800185a:	461a      	mov	r2, r3
 800185c:	4293      	cmp	r3, r2
 800185e:	d00d      	beq.n	800187c <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001860:	b166      	cbz	r6, 800187c <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8001862:	2e06      	cmp	r6, #6
 8001864:	d00a      	beq.n	800187c <HAL_ADC_IRQHandler+0x148>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8001866:	2e07      	cmp	r6, #7
 8001868:	d008      	beq.n	800187c <HAL_ADC_IRQHandler+0x148>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800186a:	68d2      	ldr	r2, [r2, #12]
 800186c:	e007      	b.n	800187e <HAL_ADC_IRQHandler+0x14a>
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800186e:	2100      	movs	r1, #0
 8001870:	e7eb      	b.n	800184a <HAL_ADC_IRQHandler+0x116>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001872:	2000      	movs	r0, #0
 8001874:	e7ee      	b.n	8001854 <HAL_ADC_IRQHandler+0x120>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001876:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800187a:	e7ef      	b.n	800185c <HAL_ADC_IRQHandler+0x128>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800187c:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800187e:	b351      	cbz	r1, 80018d6 <HAL_ADC_IRQHandler+0x1a2>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001880:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001884:	d003      	beq.n	800188e <HAL_ADC_IRQHandler+0x15a>
 8001886:	b330      	cbz	r0, 80018d6 <HAL_ADC_IRQHandler+0x1a2>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001888:	f412 5f00 	tst.w	r2, #8192	; 0x2000
 800188c:	d123      	bne.n	80018d6 <HAL_ADC_IRQHandler+0x1a2>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800188e:	6819      	ldr	r1, [r3, #0]
 8001890:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001894:	d01f      	beq.n	80018d6 <HAL_ADC_IRQHandler+0x1a2>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001896:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 800189a:	d11c      	bne.n	80018d6 <HAL_ADC_IRQHandler+0x1a2>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	f012 0f08 	tst.w	r2, #8
 80018a2:	d110      	bne.n	80018c6 <HAL_ADC_IRQHandler+0x192>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80018a4:	685a      	ldr	r2, [r3, #4]
 80018a6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80018aa:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80018ac:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80018ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018b2:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 80018b4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80018b6:	f413 7f80 	tst.w	r3, #256	; 0x100
 80018ba:	d10c      	bne.n	80018d6 <HAL_ADC_IRQHandler+0x1a2>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018bc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80018be:	f043 0301 	orr.w	r3, r3, #1
 80018c2:	65e3      	str	r3, [r4, #92]	; 0x5c
 80018c4:	e007      	b.n	80018d6 <HAL_ADC_IRQHandler+0x1a2>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018c6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80018c8:	f043 0310 	orr.w	r3, r3, #16
 80018cc:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018ce:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80018d0:	f043 0301 	orr.w	r3, r3, #1
 80018d4:	6623      	str	r3, [r4, #96]	; 0x60
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80018d6:	4620      	mov	r0, r4
 80018d8:	f000 fbf0 	bl	80020bc <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80018dc:	6823      	ldr	r3, [r4, #0]
 80018de:	2260      	movs	r2, #96	; 0x60
 80018e0:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80018e2:	f017 0f80 	tst.w	r7, #128	; 0x80
 80018e6:	d002      	beq.n	80018ee <HAL_ADC_IRQHandler+0x1ba>
 80018e8:	f015 0f80 	tst.w	r5, #128	; 0x80
 80018ec:	d12f      	bne.n	800194e <HAL_ADC_IRQHandler+0x21a>
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80018ee:	f417 7f80 	tst.w	r7, #256	; 0x100
 80018f2:	d002      	beq.n	80018fa <HAL_ADC_IRQHandler+0x1c6>
 80018f4:	f415 7f80 	tst.w	r5, #256	; 0x100
 80018f8:	d134      	bne.n	8001964 <HAL_ADC_IRQHandler+0x230>
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80018fa:	f417 7f00 	tst.w	r7, #512	; 0x200
 80018fe:	d002      	beq.n	8001906 <HAL_ADC_IRQHandler+0x1d2>
 8001900:	f415 7f00 	tst.w	r5, #512	; 0x200
 8001904:	d13a      	bne.n	800197c <HAL_ADC_IRQHandler+0x248>
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001906:	f017 0f10 	tst.w	r7, #16
 800190a:	d019      	beq.n	8001940 <HAL_ADC_IRQHandler+0x20c>
 800190c:	f015 0f10 	tst.w	r5, #16
 8001910:	d016      	beq.n	8001940 <HAL_ADC_IRQHandler+0x20c>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001912:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001914:	b133      	cbz	r3, 8001924 <HAL_ADC_IRQHandler+0x1f0>
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8001916:	2e00      	cmp	r6, #0
 8001918:	d03c      	beq.n	8001994 <HAL_ADC_IRQHandler+0x260>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800191a:	4b21      	ldr	r3, [pc, #132]	; (80019a0 <HAL_ADC_IRQHandler+0x26c>)
 800191c:	689b      	ldr	r3, [r3, #8]
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800191e:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8001922:	d00a      	beq.n	800193a <HAL_ADC_IRQHandler+0x206>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001924:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001926:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800192a:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800192c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800192e:	f043 0302 	orr.w	r3, r3, #2
 8001932:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8001934:	4620      	mov	r0, r4
 8001936:	f7ff fefb 	bl	8001730 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800193a:	6823      	ldr	r3, [r4, #0]
 800193c:	2210      	movs	r2, #16
 800193e:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001940:	f417 6f80 	tst.w	r7, #1024	; 0x400
 8001944:	d002      	beq.n	800194c <HAL_ADC_IRQHandler+0x218>
 8001946:	f415 6f80 	tst.w	r5, #1024	; 0x400
 800194a:	d12d      	bne.n	80019a8 <HAL_ADC_IRQHandler+0x274>
}
 800194c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800194e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001950:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001954:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001956:	4620      	mov	r0, r4
 8001958:	f7ff fee9 	bl	800172e <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800195c:	6823      	ldr	r3, [r4, #0]
 800195e:	2280      	movs	r2, #128	; 0x80
 8001960:	601a      	str	r2, [r3, #0]
 8001962:	e7c4      	b.n	80018ee <HAL_ADC_IRQHandler+0x1ba>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001964:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001966:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800196a:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800196c:	4620      	mov	r0, r4
 800196e:	f000 fba7 	bl	80020c0 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	e7be      	b.n	80018fa <HAL_ADC_IRQHandler+0x1c6>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800197c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800197e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001982:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001984:	4620      	mov	r0, r4
 8001986:	f000 fb9c 	bl	80020c2 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800198a:	6823      	ldr	r3, [r4, #0]
 800198c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	e7b8      	b.n	8001906 <HAL_ADC_IRQHandler+0x1d2>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001994:	6823      	ldr	r3, [r4, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	f013 0f01 	tst.w	r3, #1
 800199c:	d0cd      	beq.n	800193a <HAL_ADC_IRQHandler+0x206>
 800199e:	e7c1      	b.n	8001924 <HAL_ADC_IRQHandler+0x1f0>
 80019a0:	50000300 	.word	0x50000300
 80019a4:	50000100 	.word	0x50000100
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80019a8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80019aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ae:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80019b0:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80019b2:	f043 0308 	orr.w	r3, r3, #8
 80019b6:	6623      	str	r3, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80019b8:	6823      	ldr	r3, [r4, #0]
 80019ba:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019be:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80019c0:	4620      	mov	r0, r4
 80019c2:	f000 fb7c 	bl	80020be <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80019c6:	e7c1      	b.n	800194c <HAL_ADC_IRQHandler+0x218>

080019c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80019c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ca:	b083      	sub	sp, #12
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80019cc:	2200      	movs	r2, #0
 80019ce:	9201      	str	r2, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80019d0:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 80019d4:	2a01      	cmp	r2, #1
 80019d6:	f000 825e 	beq.w	8001e96 <HAL_ADC_ConfigChannel+0x4ce>
 80019da:	4603      	mov	r3, r0
 80019dc:	2201      	movs	r2, #1
 80019de:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80019e2:	6805      	ldr	r5, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80019e4:	68a8      	ldr	r0, [r5, #8]
 80019e6:	f010 0f04 	tst.w	r0, #4
 80019ea:	d009      	beq.n	8001a00 <HAL_ADC_ConfigChannel+0x38>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80019ec:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80019ee:	f042 0220 	orr.w	r2, r2, #32
 80019f2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80019f4:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80019f6:	2200      	movs	r2, #0
 80019f8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80019fc:	b003      	add	sp, #12
 80019fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a00:	684c      	ldr	r4, [r1, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001a02:	3530      	adds	r5, #48	; 0x30
 8001a04:	0a22      	lsrs	r2, r4, #8
 8001a06:	0092      	lsls	r2, r2, #2
 8001a08:	f002 020c 	and.w	r2, r2, #12
  MODIFY_REG(*preg,
 8001a0c:	58a8      	ldr	r0, [r5, r2]
 8001a0e:	f004 0e1f 	and.w	lr, r4, #31
 8001a12:	241f      	movs	r4, #31
 8001a14:	fa04 f40e 	lsl.w	r4, r4, lr
 8001a18:	ea20 0004 	bic.w	r0, r0, r4
 8001a1c:	680c      	ldr	r4, [r1, #0]
 8001a1e:	f3c4 6c84 	ubfx	ip, r4, #26, #5
 8001a22:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001a26:	ea40 000c 	orr.w	r0, r0, ip
 8001a2a:	50a8      	str	r0, [r5, r2]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a2c:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a2e:	6882      	ldr	r2, [r0, #8]
 8001a30:	f012 0204 	ands.w	r2, r2, #4
 8001a34:	d000      	beq.n	8001a38 <HAL_ADC_ConfigChannel+0x70>
 8001a36:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a38:	6884      	ldr	r4, [r0, #8]
 8001a3a:	f014 0408 	ands.w	r4, r4, #8
 8001a3e:	d000      	beq.n	8001a42 <HAL_ADC_ConfigChannel+0x7a>
 8001a40:	2401      	movs	r4, #1
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a42:	2a00      	cmp	r2, #0
 8001a44:	d150      	bne.n	8001ae8 <HAL_ADC_ConfigChannel+0x120>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a46:	2c00      	cmp	r4, #0
 8001a48:	d14e      	bne.n	8001ae8 <HAL_ADC_ConfigChannel+0x120>
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001a4a:	688d      	ldr	r5, [r1, #8]
 8001a4c:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8001a50:	f000 8082 	beq.w	8001b58 <HAL_ADC_ConfigChannel+0x190>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a54:	680f      	ldr	r7, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001a56:	3014      	adds	r0, #20
 8001a58:	0e7a      	lsrs	r2, r7, #25
 8001a5a:	0092      	lsls	r2, r2, #2
 8001a5c:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8001a60:	5886      	ldr	r6, [r0, r2]
 8001a62:	f3c7 5e04 	ubfx	lr, r7, #20, #5
 8001a66:	f04f 0c07 	mov.w	ip, #7
 8001a6a:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001a6e:	ea26 0c0c 	bic.w	ip, r6, ip
 8001a72:	fa05 f50e 	lsl.w	r5, r5, lr
 8001a76:	ea4c 0505 	orr.w	r5, ip, r5
 8001a7a:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001a7c:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001a7e:	6942      	ldr	r2, [r0, #20]
 8001a80:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001a84:	6142      	str	r2, [r0, #20]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001a86:	694d      	ldr	r5, [r1, #20]
 8001a88:	6818      	ldr	r0, [r3, #0]
 8001a8a:	68c2      	ldr	r2, [r0, #12]
 8001a8c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8001a90:	0052      	lsls	r2, r2, #1
 8001a92:	fa05 f202 	lsl.w	r2, r5, r2
      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a96:	690e      	ldr	r6, [r1, #16]
 8001a98:	2e04      	cmp	r6, #4
 8001a9a:	d075      	beq.n	8001b88 <HAL_ADC_ConfigChannel+0x1c0>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001a9c:	3060      	adds	r0, #96	; 0x60
  MODIFY_REG(*preg,
 8001a9e:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 8001aa2:	4da8      	ldr	r5, [pc, #672]	; (8001d44 <HAL_ADC_ConfigChannel+0x37c>)
 8001aa4:	403d      	ands	r5, r7
 8001aa6:	680f      	ldr	r7, [r1, #0]
 8001aa8:	f007 47f8 	and.w	r7, r7, #2080374784	; 0x7c000000
 8001aac:	433a      	orrs	r2, r7
 8001aae:	4315      	orrs	r5, r2
 8001ab0:	f045 4500 	orr.w	r5, r5, #2147483648	; 0x80000000
 8001ab4:	f840 5026 	str.w	r5, [r0, r6, lsl #2]
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001ab8:	681a      	ldr	r2, [r3, #0]
 8001aba:	690e      	ldr	r6, [r1, #16]
 8001abc:	6988      	ldr	r0, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001abe:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8001ac0:	f852 5026 	ldr.w	r5, [r2, r6, lsl #2]
 8001ac4:	f025 7580 	bic.w	r5, r5, #16777216	; 0x1000000
 8001ac8:	4328      	orrs	r0, r5
 8001aca:	f842 0026 	str.w	r0, [r2, r6, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001ace:	681a      	ldr	r2, [r3, #0]
 8001ad0:	690d      	ldr	r5, [r1, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001ad2:	7f08      	ldrb	r0, [r1, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001ad4:	2801      	cmp	r0, #1
 8001ad6:	d054      	beq.n	8001b82 <HAL_ADC_ConfigChannel+0x1ba>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ad8:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8001ada:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8001ade:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8001ae2:	4304      	orrs	r4, r0
 8001ae4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001ae8:	6818      	ldr	r0, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001aea:	6882      	ldr	r2, [r0, #8]
 8001aec:	f012 0f01 	tst.w	r2, #1
 8001af0:	d117      	bne.n	8001b22 <HAL_ADC_ConfigChannel+0x15a>
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001af2:	680a      	ldr	r2, [r1, #0]
 8001af4:	68cd      	ldr	r5, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8001af6:	f8d0 40b0 	ldr.w	r4, [r0, #176]	; 0xb0
 8001afa:	f3c2 0c12 	ubfx	ip, r2, #0, #19
 8001afe:	ea24 040c 	bic.w	r4, r4, ip
 8001b02:	f005 0c18 	and.w	ip, r5, #24
 8001b06:	4d90      	ldr	r5, [pc, #576]	; (8001d48 <HAL_ADC_ConfigChannel+0x380>)
 8001b08:	fa25 f50c 	lsr.w	r5, r5, ip
 8001b0c:	402a      	ands	r2, r5
 8001b0e:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8001b12:	4322      	orrs	r2, r4
 8001b14:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001b18:	68c8      	ldr	r0, [r1, #12]
 8001b1a:	4a8c      	ldr	r2, [pc, #560]	; (8001d4c <HAL_ADC_ConfigChannel+0x384>)
 8001b1c:	4290      	cmp	r0, r2
 8001b1e:	f000 809b 	beq.w	8001c58 <HAL_ADC_ConfigChannel+0x290>
    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b22:	680a      	ldr	r2, [r1, #0]
 8001b24:	498a      	ldr	r1, [pc, #552]	; (8001d50 <HAL_ADC_ConfigChannel+0x388>)
 8001b26:	420a      	tst	r2, r1
 8001b28:	f000 81ad 	beq.w	8001e86 <HAL_ADC_ConfigChannel+0x4be>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001b2c:	4989      	ldr	r1, [pc, #548]	; (8001d54 <HAL_ADC_ConfigChannel+0x38c>)
 8001b2e:	6889      	ldr	r1, [r1, #8]
 8001b30:	f001 70e0 	and.w	r0, r1, #29360128	; 0x1c00000
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8001b34:	4c88      	ldr	r4, [pc, #544]	; (8001d58 <HAL_ADC_ConfigChannel+0x390>)
 8001b36:	42a2      	cmp	r2, r4
 8001b38:	f000 815c 	beq.w	8001df4 <HAL_ADC_ConfigChannel+0x42c>
 8001b3c:	4c87      	ldr	r4, [pc, #540]	; (8001d5c <HAL_ADC_ConfigChannel+0x394>)
 8001b3e:	42a2      	cmp	r2, r4
 8001b40:	f000 8158 	beq.w	8001df4 <HAL_ADC_ConfigChannel+0x42c>
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b44:	4c86      	ldr	r4, [pc, #536]	; (8001d60 <HAL_ADC_ConfigChannel+0x398>)
 8001b46:	42a2      	cmp	r2, r4
 8001b48:	f000 817a 	beq.w	8001e40 <HAL_ADC_ConfigChannel+0x478>
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b4c:	4c85      	ldr	r4, [pc, #532]	; (8001d64 <HAL_ADC_ConfigChannel+0x39c>)
 8001b4e:	42a2      	cmp	r2, r4
 8001b50:	f000 8188 	beq.w	8001e64 <HAL_ADC_ConfigChannel+0x49c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b54:	2000      	movs	r0, #0
 8001b56:	e74e      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001b58:	680d      	ldr	r5, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001b5a:	3014      	adds	r0, #20
 8001b5c:	0e6a      	lsrs	r2, r5, #25
 8001b5e:	0092      	lsls	r2, r2, #2
 8001b60:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8001b64:	5886      	ldr	r6, [r0, r2]
 8001b66:	f3c5 5504 	ubfx	r5, r5, #20, #5
 8001b6a:	2707      	movs	r7, #7
 8001b6c:	fa07 f505 	lsl.w	r5, r7, r5
 8001b70:	ea26 0505 	bic.w	r5, r6, r5
 8001b74:	5085      	str	r5, [r0, r2]
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001b76:	6818      	ldr	r0, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001b78:	6942      	ldr	r2, [r0, #20]
 8001b7a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001b7e:	6142      	str	r2, [r0, #20]
}
 8001b80:	e781      	b.n	8001a86 <HAL_ADC_ConfigChannel+0xbe>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001b82:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8001b86:	e7a7      	b.n	8001ad8 <HAL_ADC_ConfigChannel+0x110>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b88:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001b8a:	6e04      	ldr	r4, [r0, #96]	; 0x60
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b8c:	f3c4 6484 	ubfx	r4, r4, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b90:	680a      	ldr	r2, [r1, #0]
 8001b92:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8001b96:	bb85      	cbnz	r5, 8001bfa <HAL_ADC_ConfigChannel+0x232>
 8001b98:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b9c:	4294      	cmp	r4, r2
 8001b9e:	d034      	beq.n	8001c0a <HAL_ADC_ConfigChannel+0x242>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ba0:	681c      	ldr	r4, [r3, #0]
 8001ba2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001ba4:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8001ba6:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001baa:	680a      	ldr	r2, [r1, #0]
 8001bac:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8001bb0:	bb85      	cbnz	r5, 8001c14 <HAL_ADC_ConfigChannel+0x24c>
 8001bb2:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001bb6:	4290      	cmp	r0, r2
 8001bb8:	d034      	beq.n	8001c24 <HAL_ADC_ConfigChannel+0x25c>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bba:	681c      	ldr	r4, [r3, #0]
 8001bbc:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8001bbe:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8001bc0:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bc4:	680a      	ldr	r2, [r1, #0]
 8001bc6:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8001bca:	bb85      	cbnz	r5, 8001c2e <HAL_ADC_ConfigChannel+0x266>
 8001bcc:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001bd0:	4290      	cmp	r0, r2
 8001bd2:	d034      	beq.n	8001c3e <HAL_ADC_ConfigChannel+0x276>
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bd4:	681c      	ldr	r4, [r3, #0]
 8001bd6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001bd8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8001bda:	f3c0 6084 	ubfx	r0, r0, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bde:	680a      	ldr	r2, [r1, #0]
 8001be0:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8001be4:	bb85      	cbnz	r5, 8001c48 <HAL_ADC_ConfigChannel+0x280>
 8001be6:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001bea:	4290      	cmp	r0, r2
 8001bec:	f47f af7c 	bne.w	8001ae8 <HAL_ADC_ConfigChannel+0x120>
  MODIFY_REG(*preg,
 8001bf0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8001bf2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001bf6:	66e2      	str	r2, [r4, #108]	; 0x6c
}
 8001bf8:	e776      	b.n	8001ae8 <HAL_ADC_ConfigChannel+0x120>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfa:	fa92 f2a2 	rbit	r2, r2
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001bfe:	b112      	cbz	r2, 8001c06 <HAL_ADC_ConfigChannel+0x23e>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8001c00:	fab2 f282 	clz	r2, r2
 8001c04:	e7ca      	b.n	8001b9c <HAL_ADC_ConfigChannel+0x1d4>
    return 32U;
 8001c06:	2220      	movs	r2, #32
 8001c08:	e7c8      	b.n	8001b9c <HAL_ADC_ConfigChannel+0x1d4>
  MODIFY_REG(*preg,
 8001c0a:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8001c0c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c10:	6602      	str	r2, [r0, #96]	; 0x60
}
 8001c12:	e7c5      	b.n	8001ba0 <HAL_ADC_ConfigChannel+0x1d8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001c18:	b112      	cbz	r2, 8001c20 <HAL_ADC_ConfigChannel+0x258>
  return __builtin_clz(value);
 8001c1a:	fab2 f282 	clz	r2, r2
 8001c1e:	e7ca      	b.n	8001bb6 <HAL_ADC_ConfigChannel+0x1ee>
    return 32U;
 8001c20:	2220      	movs	r2, #32
 8001c22:	e7c8      	b.n	8001bb6 <HAL_ADC_ConfigChannel+0x1ee>
  MODIFY_REG(*preg,
 8001c24:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8001c26:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c2a:	6662      	str	r2, [r4, #100]	; 0x64
}
 8001c2c:	e7c5      	b.n	8001bba <HAL_ADC_ConfigChannel+0x1f2>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c2e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001c32:	b112      	cbz	r2, 8001c3a <HAL_ADC_ConfigChannel+0x272>
  return __builtin_clz(value);
 8001c34:	fab2 f282 	clz	r2, r2
 8001c38:	e7ca      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x208>
    return 32U;
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	e7c8      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x208>
  MODIFY_REG(*preg,
 8001c3e:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8001c40:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001c44:	66a2      	str	r2, [r4, #104]	; 0x68
}
 8001c46:	e7c5      	b.n	8001bd4 <HAL_ADC_ConfigChannel+0x20c>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c48:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001c4c:	b112      	cbz	r2, 8001c54 <HAL_ADC_ConfigChannel+0x28c>
  return __builtin_clz(value);
 8001c4e:	fab2 f282 	clz	r2, r2
 8001c52:	e7ca      	b.n	8001bea <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 8001c54:	2220      	movs	r2, #32
 8001c56:	e7c8      	b.n	8001bea <HAL_ADC_ConfigChannel+0x222>
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c58:	681c      	ldr	r4, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c5a:	680a      	ldr	r2, [r1, #0]
 8001c5c:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8001c60:	2d00      	cmp	r5, #0
 8001c62:	d138      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x30e>
 8001c64:	0e90      	lsrs	r0, r2, #26
 8001c66:	3001      	adds	r0, #1
 8001c68:	f000 001f 	and.w	r0, r0, #31
 8001c6c:	2809      	cmp	r0, #9
 8001c6e:	bf8c      	ite	hi
 8001c70:	2000      	movhi	r0, #0
 8001c72:	2001      	movls	r0, #1
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001c74:	2800      	cmp	r0, #0
 8001c76:	d077      	beq.n	8001d68 <HAL_ADC_ConfigChannel+0x3a0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001c78:	2d00      	cmp	r5, #0
 8001c7a:	d13b      	bne.n	8001cf4 <HAL_ADC_ConfigChannel+0x32c>
 8001c7c:	0e90      	lsrs	r0, r2, #26
 8001c7e:	3001      	adds	r0, #1
 8001c80:	0680      	lsls	r0, r0, #26
 8001c82:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001c86:	2d00      	cmp	r5, #0
 8001c88:	d140      	bne.n	8001d0c <HAL_ADC_ConfigChannel+0x344>
 8001c8a:	0e96      	lsrs	r6, r2, #26
 8001c8c:	3601      	adds	r6, #1
 8001c8e:	f006 071f 	and.w	r7, r6, #31
 8001c92:	2601      	movs	r6, #1
 8001c94:	40be      	lsls	r6, r7
 8001c96:	4330      	orrs	r0, r6
 8001c98:	2d00      	cmp	r5, #0
 8001c9a:	d145      	bne.n	8001d28 <HAL_ADC_ConfigChannel+0x360>
 8001c9c:	0e92      	lsrs	r2, r2, #26
 8001c9e:	3201      	adds	r2, #1
 8001ca0:	f002 021f 	and.w	r2, r2, #31
 8001ca4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001ca8:	0512      	lsls	r2, r2, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001caa:	4302      	orrs	r2, r0
 8001cac:	6888      	ldr	r0, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001cae:	f104 0614 	add.w	r6, r4, #20
 8001cb2:	0e55      	lsrs	r5, r2, #25
 8001cb4:	00ad      	lsls	r5, r5, #2
 8001cb6:	f005 0504 	and.w	r5, r5, #4
  MODIFY_REG(*preg,
 8001cba:	5974      	ldr	r4, [r6, r5]
 8001cbc:	f3c2 5204 	ubfx	r2, r2, #20, #5
 8001cc0:	f04f 0c07 	mov.w	ip, #7
 8001cc4:	fa0c fc02 	lsl.w	ip, ip, r2
 8001cc8:	ea24 0c0c 	bic.w	ip, r4, ip
 8001ccc:	4090      	lsls	r0, r2
 8001cce:	ea4c 0000 	orr.w	r0, ip, r0
 8001cd2:	5170      	str	r0, [r6, r5]
}
 8001cd4:	e725      	b.n	8001b22 <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd6:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001cda:	b148      	cbz	r0, 8001cf0 <HAL_ADC_ConfigChannel+0x328>
  return __builtin_clz(value);
 8001cdc:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001ce0:	3001      	adds	r0, #1
 8001ce2:	f000 001f 	and.w	r0, r0, #31
 8001ce6:	2809      	cmp	r0, #9
 8001ce8:	bf8c      	ite	hi
 8001cea:	2000      	movhi	r0, #0
 8001cec:	2001      	movls	r0, #1
 8001cee:	e7c1      	b.n	8001c74 <HAL_ADC_ConfigChannel+0x2ac>
    return 32U;
 8001cf0:	2020      	movs	r0, #32
 8001cf2:	e7f5      	b.n	8001ce0 <HAL_ADC_ConfigChannel+0x318>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf4:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001cf8:	b130      	cbz	r0, 8001d08 <HAL_ADC_ConfigChannel+0x340>
  return __builtin_clz(value);
 8001cfa:	fab0 f080 	clz	r0, r0
 8001cfe:	3001      	adds	r0, #1
 8001d00:	0680      	lsls	r0, r0, #26
 8001d02:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001d06:	e7be      	b.n	8001c86 <HAL_ADC_ConfigChannel+0x2be>
    return 32U;
 8001d08:	2020      	movs	r0, #32
 8001d0a:	e7f8      	b.n	8001cfe <HAL_ADC_ConfigChannel+0x336>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d0c:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8001d10:	b146      	cbz	r6, 8001d24 <HAL_ADC_ConfigChannel+0x35c>
  return __builtin_clz(value);
 8001d12:	fab6 f686 	clz	r6, r6
 8001d16:	3601      	adds	r6, #1
 8001d18:	f006 061f 	and.w	r6, r6, #31
 8001d1c:	2701      	movs	r7, #1
 8001d1e:	fa07 f606 	lsl.w	r6, r7, r6
 8001d22:	e7b8      	b.n	8001c96 <HAL_ADC_ConfigChannel+0x2ce>
    return 32U;
 8001d24:	2620      	movs	r6, #32
 8001d26:	e7f6      	b.n	8001d16 <HAL_ADC_ConfigChannel+0x34e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d28:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001d2c:	b142      	cbz	r2, 8001d40 <HAL_ADC_ConfigChannel+0x378>
  return __builtin_clz(value);
 8001d2e:	fab2 f282 	clz	r2, r2
 8001d32:	3201      	adds	r2, #1
 8001d34:	f002 021f 	and.w	r2, r2, #31
 8001d38:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001d3c:	0512      	lsls	r2, r2, #20
 8001d3e:	e7b4      	b.n	8001caa <HAL_ADC_ConfigChannel+0x2e2>
    return 32U;
 8001d40:	2220      	movs	r2, #32
 8001d42:	e7f6      	b.n	8001d32 <HAL_ADC_ConfigChannel+0x36a>
 8001d44:	03fff000 	.word	0x03fff000
 8001d48:	0007ffff 	.word	0x0007ffff
 8001d4c:	407f0000 	.word	0x407f0000
 8001d50:	80080000 	.word	0x80080000
 8001d54:	50000300 	.word	0x50000300
 8001d58:	c3210000 	.word	0xc3210000
 8001d5c:	90c00010 	.word	0x90c00010
 8001d60:	c7520000 	.word	0xc7520000
 8001d64:	cb840000 	.word	0xcb840000
 8001d68:	b9cd      	cbnz	r5, 8001d9e <HAL_ADC_ConfigChannel+0x3d6>
 8001d6a:	0e90      	lsrs	r0, r2, #26
 8001d6c:	3001      	adds	r0, #1
 8001d6e:	0680      	lsls	r0, r0, #26
 8001d70:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001d74:	b9fd      	cbnz	r5, 8001db6 <HAL_ADC_ConfigChannel+0x3ee>
 8001d76:	0e96      	lsrs	r6, r2, #26
 8001d78:	3601      	adds	r6, #1
 8001d7a:	f006 071f 	and.w	r7, r6, #31
 8001d7e:	2601      	movs	r6, #1
 8001d80:	40be      	lsls	r6, r7
 8001d82:	4330      	orrs	r0, r6
 8001d84:	bb2d      	cbnz	r5, 8001dd2 <HAL_ADC_ConfigChannel+0x40a>
 8001d86:	0e92      	lsrs	r2, r2, #26
 8001d88:	3201      	adds	r2, #1
 8001d8a:	f002 021f 	and.w	r2, r2, #31
 8001d8e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001d92:	3a1e      	subs	r2, #30
 8001d94:	0512      	lsls	r2, r2, #20
 8001d96:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d9a:	4302      	orrs	r2, r0
 8001d9c:	e786      	b.n	8001cac <HAL_ADC_ConfigChannel+0x2e4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	fa92 f0a2 	rbit	r0, r2
  if (value == 0U)
 8001da2:	b130      	cbz	r0, 8001db2 <HAL_ADC_ConfigChannel+0x3ea>
  return __builtin_clz(value);
 8001da4:	fab0 f080 	clz	r0, r0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001da8:	3001      	adds	r0, #1
 8001daa:	0680      	lsls	r0, r0, #26
 8001dac:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001db0:	e7e0      	b.n	8001d74 <HAL_ADC_ConfigChannel+0x3ac>
    return 32U;
 8001db2:	2020      	movs	r0, #32
 8001db4:	e7f8      	b.n	8001da8 <HAL_ADC_ConfigChannel+0x3e0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001db6:	fa92 f6a2 	rbit	r6, r2
  if (value == 0U)
 8001dba:	b146      	cbz	r6, 8001dce <HAL_ADC_ConfigChannel+0x406>
  return __builtin_clz(value);
 8001dbc:	fab6 f686 	clz	r6, r6
 8001dc0:	3601      	adds	r6, #1
 8001dc2:	f006 061f 	and.w	r6, r6, #31
 8001dc6:	2701      	movs	r7, #1
 8001dc8:	fa07 f606 	lsl.w	r6, r7, r6
 8001dcc:	e7d9      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x3ba>
    return 32U;
 8001dce:	2620      	movs	r6, #32
 8001dd0:	e7f6      	b.n	8001dc0 <HAL_ADC_ConfigChannel+0x3f8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dd2:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8001dd6:	b15a      	cbz	r2, 8001df0 <HAL_ADC_ConfigChannel+0x428>
  return __builtin_clz(value);
 8001dd8:	fab2 f282 	clz	r2, r2
 8001ddc:	3201      	adds	r2, #1
 8001dde:	f002 021f 	and.w	r2, r2, #31
 8001de2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001de6:	3a1e      	subs	r2, #30
 8001de8:	0512      	lsls	r2, r2, #20
 8001dea:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001dee:	e7d4      	b.n	8001d9a <HAL_ADC_ConfigChannel+0x3d2>
    return 32U;
 8001df0:	2220      	movs	r2, #32
 8001df2:	e7f3      	b.n	8001ddc <HAL_ADC_ConfigChannel+0x414>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001df4:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 8001df8:	f47f aea4 	bne.w	8001b44 <HAL_ADC_ConfigChannel+0x17c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001dfc:	681a      	ldr	r2, [r3, #0]
 8001dfe:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001e02:	d001      	beq.n	8001e08 <HAL_ADC_ConfigChannel+0x440>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e04:	2000      	movs	r0, #0
 8001e06:	e5f6      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e08:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e0c:	4923      	ldr	r1, [pc, #140]	; (8001e9c <HAL_ADC_ConfigChannel+0x4d4>)
 8001e0e:	688a      	ldr	r2, [r1, #8]
 8001e10:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8001e14:	4310      	orrs	r0, r2
 8001e16:	6088      	str	r0, [r1, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001e18:	4a21      	ldr	r2, [pc, #132]	; (8001ea0 <HAL_ADC_ConfigChannel+0x4d8>)
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	0992      	lsrs	r2, r2, #6
 8001e1e:	4921      	ldr	r1, [pc, #132]	; (8001ea4 <HAL_ADC_ConfigChannel+0x4dc>)
 8001e20:	fba1 1202 	umull	r1, r2, r1, r2
 8001e24:	0992      	lsrs	r2, r2, #6
 8001e26:	3201      	adds	r2, #1
 8001e28:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001e2c:	0092      	lsls	r2, r2, #2
 8001e2e:	9201      	str	r2, [sp, #4]
          while (wait_loop_index != 0UL)
 8001e30:	9a01      	ldr	r2, [sp, #4]
 8001e32:	b11a      	cbz	r2, 8001e3c <HAL_ADC_ConfigChannel+0x474>
            wait_loop_index--;
 8001e34:	9a01      	ldr	r2, [sp, #4]
 8001e36:	3a01      	subs	r2, #1
 8001e38:	9201      	str	r2, [sp, #4]
 8001e3a:	e7f9      	b.n	8001e30 <HAL_ADC_ConfigChannel+0x468>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e3c:	2000      	movs	r0, #0
 8001e3e:	e5da      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001e40:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 8001e44:	f47f ae82 	bne.w	8001b4c <HAL_ADC_ConfigChannel+0x184>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001e48:	6819      	ldr	r1, [r3, #0]
 8001e4a:	4a17      	ldr	r2, [pc, #92]	; (8001ea8 <HAL_ADC_ConfigChannel+0x4e0>)
 8001e4c:	4291      	cmp	r1, r2
 8001e4e:	d01c      	beq.n	8001e8a <HAL_ADC_ConfigChannel+0x4c2>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e50:	f040 7080 	orr.w	r0, r0, #16777216	; 0x1000000
 8001e54:	4911      	ldr	r1, [pc, #68]	; (8001e9c <HAL_ADC_ConfigChannel+0x4d4>)
 8001e56:	688a      	ldr	r2, [r1, #8]
 8001e58:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 8001e5c:	4310      	orrs	r0, r2
 8001e5e:	6088      	str	r0, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e60:	2000      	movs	r0, #0
}
 8001e62:	e5c8      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001e64:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 8001e68:	d111      	bne.n	8001e8e <HAL_ADC_ConfigChannel+0x4c6>
        if (ADC_VREFINT_INSTANCE(hadc))
 8001e6a:	6819      	ldr	r1, [r3, #0]
 8001e6c:	4a0e      	ldr	r2, [pc, #56]	; (8001ea8 <HAL_ADC_ConfigChannel+0x4e0>)
 8001e6e:	4291      	cmp	r1, r2
 8001e70:	d00f      	beq.n	8001e92 <HAL_ADC_ConfigChannel+0x4ca>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001e72:	f440 0280 	orr.w	r2, r0, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001e76:	4809      	ldr	r0, [pc, #36]	; (8001e9c <HAL_ADC_ConfigChannel+0x4d4>)
 8001e78:	6881      	ldr	r1, [r0, #8]
 8001e7a:	f021 71e0 	bic.w	r1, r1, #29360128	; 0x1c00000
 8001e7e:	430a      	orrs	r2, r1
 8001e80:	6082      	str	r2, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e82:	2000      	movs	r0, #0
}
 8001e84:	e5b7      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
 8001e86:	2000      	movs	r0, #0
 8001e88:	e5b5      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
 8001e8a:	2000      	movs	r0, #0
 8001e8c:	e5b3      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
 8001e8e:	2000      	movs	r0, #0
 8001e90:	e5b1      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
 8001e92:	2000      	movs	r0, #0
 8001e94:	e5af      	b.n	80019f6 <HAL_ADC_ConfigChannel+0x2e>
  __HAL_LOCK(hadc);
 8001e96:	2002      	movs	r0, #2
 8001e98:	e5b0      	b.n	80019fc <HAL_ADC_ConfigChannel+0x34>
 8001e9a:	bf00      	nop
 8001e9c:	50000300 	.word	0x50000300
 8001ea0:	20000008 	.word	0x20000008
 8001ea4:	053e2d63 	.word	0x053e2d63
 8001ea8:	50000100 	.word	0x50000100

08001eac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001eac:	b530      	push	{r4, r5, lr}
 8001eae:	b083      	sub	sp, #12
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	9301      	str	r3, [sp, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001eb4:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	f012 0f01 	tst.w	r2, #1
 8001ebc:	d158      	bne.n	8001f70 <ADC_Enable+0xc4>
 8001ebe:	4604      	mov	r4, r0
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001ec0:	6899      	ldr	r1, [r3, #8]
 8001ec2:	4a2d      	ldr	r2, [pc, #180]	; (8001f78 <ADC_Enable+0xcc>)
 8001ec4:	4211      	tst	r1, r2
 8001ec6:	d119      	bne.n	8001efc <ADC_Enable+0x50>
  MODIFY_REG(ADCx->CR,
 8001ec8:	689a      	ldr	r2, [r3, #8]
 8001eca:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ece:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ed8:	4b28      	ldr	r3, [pc, #160]	; (8001f7c <ADC_Enable+0xd0>)
 8001eda:	689b      	ldr	r3, [r3, #8]
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001edc:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8001ee0:	d01c      	beq.n	8001f1c <ADC_Enable+0x70>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ee2:	4b27      	ldr	r3, [pc, #156]	; (8001f80 <ADC_Enable+0xd4>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	099b      	lsrs	r3, r3, #6
 8001ee8:	4a26      	ldr	r2, [pc, #152]	; (8001f84 <ADC_Enable+0xd8>)
 8001eea:	fba2 2303 	umull	r2, r3, r2, r3
 8001eee:	099b      	lsrs	r3, r3, #6
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001ef6:	009b      	lsls	r3, r3, #2
 8001ef8:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001efa:	e00c      	b.n	8001f16 <ADC_Enable+0x6a>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001efc:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8001efe:	f043 0310 	orr.w	r3, r3, #16
 8001f02:	65c3      	str	r3, [r0, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f04:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	6603      	str	r3, [r0, #96]	; 0x60
      return HAL_ERROR;
 8001f0c:	2001      	movs	r0, #1
 8001f0e:	e030      	b.n	8001f72 <ADC_Enable+0xc6>
      {
        wait_loop_index--;
 8001f10:	9b01      	ldr	r3, [sp, #4]
 8001f12:	3b01      	subs	r3, #1
 8001f14:	9301      	str	r3, [sp, #4]
      while (wait_loop_index != 0UL)
 8001f16:	9b01      	ldr	r3, [sp, #4]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1f9      	bne.n	8001f10 <ADC_Enable+0x64>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001f1c:	f7ff fae6 	bl	80014ec <HAL_GetTick>
 8001f20:	4605      	mov	r5, r0

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f22:	6823      	ldr	r3, [r4, #0]
 8001f24:	681a      	ldr	r2, [r3, #0]
 8001f26:	f012 0f01 	tst.w	r2, #1
 8001f2a:	d11f      	bne.n	8001f6c <ADC_Enable+0xc0>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001f2c:	689a      	ldr	r2, [r3, #8]
 8001f2e:	f012 0f01 	tst.w	r2, #1
 8001f32:	d107      	bne.n	8001f44 <ADC_Enable+0x98>
  MODIFY_REG(ADCx->CR,
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f3a:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8001f3e:	f042 0201 	orr.w	r2, r2, #1
 8001f42:	609a      	str	r2, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
      {
        LL_ADC_Enable(hadc->Instance);
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001f44:	f7ff fad2 	bl	80014ec <HAL_GetTick>
 8001f48:	1b43      	subs	r3, r0, r5
 8001f4a:	2b02      	cmp	r3, #2
 8001f4c:	d9e9      	bls.n	8001f22 <ADC_Enable+0x76>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001f4e:	6823      	ldr	r3, [r4, #0]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f013 0f01 	tst.w	r3, #1
 8001f56:	d1e4      	bne.n	8001f22 <ADC_Enable+0x76>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f58:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001f5a:	f043 0310 	orr.w	r3, r3, #16
 8001f5e:	65e3      	str	r3, [r4, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f60:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001f62:	f043 0301 	orr.w	r3, r3, #1
 8001f66:	6623      	str	r3, [r4, #96]	; 0x60

          return HAL_ERROR;
 8001f68:	2001      	movs	r0, #1
 8001f6a:	e002      	b.n	8001f72 <ADC_Enable+0xc6>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	e000      	b.n	8001f72 <ADC_Enable+0xc6>
 8001f70:	2000      	movs	r0, #0
}
 8001f72:	b003      	add	sp, #12
 8001f74:	bd30      	pop	{r4, r5, pc}
 8001f76:	bf00      	nop
 8001f78:	8000003f 	.word	0x8000003f
 8001f7c:	50000300 	.word	0x50000300
 8001f80:	20000008 	.word	0x20000008
 8001f84:	053e2d63 	.word	0x053e2d63

08001f88 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8001f88:	b538      	push	{r3, r4, r5, lr}
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001f8a:	4b4a      	ldr	r3, [pc, #296]	; (80020b4 <HAL_ADCEx_InjectedStart_IT+0x12c>)
 8001f8c:	689d      	ldr	r5, [r3, #8]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8001f8e:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001f90:	689a      	ldr	r2, [r3, #8]
 8001f92:	f012 0f08 	tst.w	r2, #8
 8001f96:	f040 8089 	bne.w	80020ac <HAL_ADCEx_InjectedStart_IT+0x124>
 8001f9a:	4604      	mov	r4, r0
 8001f9c:	f005 051f 	and.w	r5, r5, #31
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8001fa0:	68da      	ldr	r2, [r3, #12]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8001fa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa4:	f413 7fc0 	tst.w	r3, #384	; 0x180
 8001fa8:	d101      	bne.n	8001fae <HAL_ADCEx_InjectedStart_IT+0x26>
        && (tmp_config_injected_queue == 0UL)
 8001faa:	2a00      	cmp	r2, #0
 8001fac:	da53      	bge.n	8002056 <HAL_ADCEx_InjectedStart_IT+0xce>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
      return HAL_ERROR;
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8001fae:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d07c      	beq.n	80020b0 <HAL_ADCEx_InjectedStart_IT+0x128>
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fbc:	4620      	mov	r0, r4
 8001fbe:	f7ff ff75 	bl	8001eac <ADC_Enable>

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fc2:	2800      	cmp	r0, #0
 8001fc4:	d16e      	bne.n	80020a4 <HAL_ADCEx_InjectedStart_IT+0x11c>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8001fc6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001fc8:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001fcc:	d049      	beq.n	8002062 <HAL_ADCEx_InjectedStart_IT+0xda>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001fce:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8001fd0:	f023 0308 	bic.w	r3, r3, #8
 8001fd4:	6623      	str	r3, [r4, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8001fd6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001fd8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fdc:	f023 0301 	bic.w	r3, r3, #1
 8001fe0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001fe4:	65e3      	str	r3, [r4, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	4a33      	ldr	r2, [pc, #204]	; (80020b8 <HAL_ADCEx_InjectedStart_IT+0x130>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d03c      	beq.n	8002068 <HAL_ADCEx_InjectedStart_IT+0xe0>
 8001fee:	461a      	mov	r2, r3
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d000      	beq.n	8001ff6 <HAL_ADCEx_InjectedStart_IT+0x6e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001ff4:	b91d      	cbnz	r5, 8001ffe <HAL_ADCEx_InjectedStart_IT+0x76>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001ff6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001ff8:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001ffc:	65e2      	str	r2, [r4, #92]	; 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8001ffe:	2260      	movs	r2, #96	; 0x60
 8002000:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002002:	2300      	movs	r3, #0
 8002004:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 8002008:	6823      	ldr	r3, [r4, #0]
 800200a:	68da      	ldr	r2, [r3, #12]
 800200c:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 8002010:	d003      	beq.n	800201a <HAL_ADCEx_InjectedStart_IT+0x92>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8002012:	685a      	ldr	r2, [r3, #4]
 8002014:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002018:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800201a:	69a3      	ldr	r3, [r4, #24]
 800201c:	2b08      	cmp	r3, #8
 800201e:	d026      	beq.n	800206e <HAL_ADCEx_InjectedStart_IT+0xe6>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
          break;
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002020:	6822      	ldr	r2, [r4, #0]
 8002022:	6853      	ldr	r3, [r2, #4]
 8002024:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002028:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800202a:	6822      	ldr	r2, [r4, #0]
 800202c:	6853      	ldr	r3, [r2, #4]
 800202e:	f043 0320 	orr.w	r3, r3, #32
 8002032:	6053      	str	r3, [r2, #4]
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002034:	6823      	ldr	r3, [r4, #0]
 8002036:	4a20      	ldr	r2, [pc, #128]	; (80020b8 <HAL_ADCEx_InjectedStart_IT+0x130>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d023      	beq.n	8002084 <HAL_ADCEx_InjectedStart_IT+0xfc>
 800203c:	461a      	mov	r2, r3
 800203e:	4293      	cmp	r3, r2
 8002040:	d023      	beq.n	800208a <HAL_ADCEx_InjectedStart_IT+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002042:	b315      	cbz	r5, 800208a <HAL_ADCEx_InjectedStart_IT+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002044:	2d06      	cmp	r5, #6
 8002046:	d020      	beq.n	800208a <HAL_ADCEx_InjectedStart_IT+0x102>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002048:	2d07      	cmp	r5, #7
 800204a:	d01e      	beq.n	800208a <HAL_ADCEx_InjectedStart_IT+0x102>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800204c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800204e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002052:	65e3      	str	r3, [r4, #92]	; 0x5c
 8002054:	e02b      	b.n	80020ae <HAL_ADCEx_InjectedStart_IT+0x126>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002056:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002058:	f043 0320 	orr.w	r3, r3, #32
 800205c:	65c3      	str	r3, [r0, #92]	; 0x5c
      return HAL_ERROR;
 800205e:	2001      	movs	r0, #1
 8002060:	e025      	b.n	80020ae <HAL_ADCEx_InjectedStart_IT+0x126>
        ADC_CLEAR_ERRORCODE(hadc);
 8002062:	2300      	movs	r3, #0
 8002064:	6623      	str	r3, [r4, #96]	; 0x60
 8002066:	e7b6      	b.n	8001fd6 <HAL_ADCEx_InjectedStart_IT+0x4e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002068:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800206c:	e7c0      	b.n	8001ff0 <HAL_ADCEx_InjectedStart_IT+0x68>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800206e:	6822      	ldr	r2, [r4, #0]
 8002070:	6853      	ldr	r3, [r2, #4]
 8002072:	f023 0320 	bic.w	r3, r3, #32
 8002076:	6053      	str	r3, [r2, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002078:	6822      	ldr	r2, [r4, #0]
 800207a:	6853      	ldr	r3, [r2, #4]
 800207c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002080:	6053      	str	r3, [r2, #4]
          break;
 8002082:	e7d7      	b.n	8002034 <HAL_ADCEx_InjectedStart_IT+0xac>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002084:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002088:	e7d9      	b.n	800203e <HAL_ADCEx_InjectedStart_IT+0xb6>
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 800208a:	68da      	ldr	r2, [r3, #12]
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 800208c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002090:	d10d      	bne.n	80020ae <HAL_ADCEx_InjectedStart_IT+0x126>
  MODIFY_REG(ADCx->CR,
 8002092:	689a      	ldr	r2, [r3, #8]
 8002094:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002098:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 800209c:	f042 0208 	orr.w	r2, r2, #8
 80020a0:	609a      	str	r2, [r3, #8]
}
 80020a2:	e004      	b.n	80020ae <HAL_ADCEx_InjectedStart_IT+0x126>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020a4:	2300      	movs	r3, #0
 80020a6:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80020aa:	e000      	b.n	80020ae <HAL_ADCEx_InjectedStart_IT+0x126>
    return HAL_BUSY;
 80020ac:	2002      	movs	r0, #2
  }
}
 80020ae:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_LOCK(hadc);
 80020b0:	2002      	movs	r0, #2
 80020b2:	e7fc      	b.n	80020ae <HAL_ADCEx_InjectedStart_IT+0x126>
 80020b4:	50000300 	.word	0x50000300
 80020b8:	50000100 	.word	0x50000100

080020bc <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80020bc:	4770      	bx	lr

080020be <HAL_ADCEx_InjectedQueueOverflowCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80020be:	4770      	bx	lr

080020c0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80020c0:	4770      	bx	lr

080020c2 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80020c2:	4770      	bx	lr

080020c4 <HAL_ADCEx_EndOfSamplingCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80020c4:	4770      	bx	lr
	...

080020c8 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 80020c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020ca:	b083      	sub	sp, #12
 80020cc:	4603      	mov	r3, r0
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 80020ce:	2200      	movs	r2, #0
 80020d0:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pConfigInjected->InjectedOffset));
  assert_param(IS_ADC_OFFSET_SIGN(pConfigInjected->InjectedOffsetSign));
  assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->InjectedOffsetSaturation));
  assert_param(IS_FUNCTIONAL_STATE(pConfigInjected->InjecOversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80020d2:	6940      	ldr	r0, [r0, #20]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80020d4:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 80020d8:	2a01      	cmp	r2, #1
 80020da:	f000 82fa 	beq.w	80026d2 <HAL_ADCEx_InjectedConfigChannel+0x60a>
 80020de:	2201      	movs	r2, #1
 80020e0:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80020e4:	b1a8      	cbz	r0, 8002112 <HAL_ADCEx_InjectedConfigChannel+0x4a>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 80020e6:	6a0a      	ldr	r2, [r1, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80020e8:	2a01      	cmp	r2, #1
 80020ea:	d012      	beq.n	8002112 <HAL_ADCEx_InjectedConfigChannel+0x4a>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80020ec:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80020ee:	2800      	cmp	r0, #0
 80020f0:	f040 80cd 	bne.w	800228e <HAL_ADCEx_InjectedConfigChannel+0x1c6>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80020f4:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80020f6:	2200      	movs	r2, #0
 80020f8:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80020fa:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80020fc:	2c00      	cmp	r4, #0
 80020fe:	f000 80c3 	beq.w	8002288 <HAL_ADCEx_InjectedConfigChannel+0x1c0>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 8002102:	6a0a      	ldr	r2, [r1, #32]
 8002104:	3a01      	subs	r2, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002106:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 800210a:	4322      	orrs	r2, r4
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800210c:	6acc      	ldr	r4, [r1, #44]	; 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 800210e:	4314      	orrs	r4, r2
 8002110:	e0be      	b.n	8002290 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8002112:	684a      	ldr	r2, [r1, #4]
 8002114:	2a09      	cmp	r2, #9
 8002116:	f000 8097 	beq.w	8002248 <HAL_ADCEx_InjectedConfigChannel+0x180>
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800211a:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800211c:	6890      	ldr	r0, [r2, #8]
 800211e:	f010 0f08 	tst.w	r0, #8
 8002122:	d110      	bne.n	8002146 <HAL_ADCEx_InjectedConfigChannel+0x7e>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 8002124:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 8002128:	2800      	cmp	r0, #0
 800212a:	f040 80d0 	bne.w	80022ce <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 800212e:	68d0      	ldr	r0, [r2, #12]
 8002130:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8002134:	f891 5026 	ldrb.w	r5, [r1, #38]	; 0x26
 8002138:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
 800213c:	0524      	lsls	r4, r4, #20
 800213e:	ea44 5445 	orr.w	r4, r4, r5, lsl #21
 8002142:	4320      	orrs	r0, r4
 8002144:	60d0      	str	r0, [r2, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002146:	681c      	ldr	r4, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002148:	68a2      	ldr	r2, [r4, #8]
 800214a:	f012 0204 	ands.w	r2, r2, #4
 800214e:	d000      	beq.n	8002152 <HAL_ADCEx_InjectedConfigChannel+0x8a>
 8002150:	2201      	movs	r2, #1
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002152:	68a5      	ldr	r5, [r4, #8]
 8002154:	f015 0508 	ands.w	r5, r5, #8
 8002158:	d000      	beq.n	800215c <HAL_ADCEx_InjectedConfigChannel+0x94>
 800215a:	2501      	movs	r5, #1
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800215c:	2a00      	cmp	r2, #0
 800215e:	f040 8161 	bne.w	8002424 <HAL_ADCEx_InjectedConfigChannel+0x35c>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002162:	2d00      	cmp	r5, #0
 8002164:	f040 8199 	bne.w	800249a <HAL_ADCEx_InjectedConfigChannel+0x3d2>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8002168:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 800216a:	b11a      	cbz	r2, 8002174 <HAL_ADCEx_InjectedConfigChannel+0xac>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800216c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800216e:	2a00      	cmp	r2, #0
 8002170:	f040 80bc 	bne.w	80022ec <HAL_ADCEx_InjectedConfigChannel+0x224>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8002174:	f891 2025 	ldrb.w	r2, [r1, #37]	; 0x25
 8002178:	2a01      	cmp	r2, #1
 800217a:	f000 80b1 	beq.w	80022e0 <HAL_ADCEx_InjectedConfigChannel+0x218>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 800217e:	68e2      	ldr	r2, [r4, #12]
 8002180:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8002184:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002186:	2000      	movs	r0, #0
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8002188:	f891 2030 	ldrb.w	r2, [r1, #48]	; 0x30
 800218c:	2a01      	cmp	r2, #1
 800218e:	f000 80bc 	beq.w	800230a <HAL_ADCEx_InjectedConfigChannel+0x242>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 8002192:	681c      	ldr	r4, [r3, #0]
 8002194:	6922      	ldr	r2, [r4, #16]
 8002196:	f022 0202 	bic.w	r2, r2, #2
 800219a:	6122      	str	r2, [r4, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800219c:	688c      	ldr	r4, [r1, #8]
 800219e:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 80021a2:	f000 80be 	beq.w	8002322 <HAL_ADCEx_InjectedConfigChannel+0x25a>
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	680f      	ldr	r7, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80021aa:	f102 0c14 	add.w	ip, r2, #20
 80021ae:	0e7a      	lsrs	r2, r7, #25
 80021b0:	0092      	lsls	r2, r2, #2
 80021b2:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 80021b6:	f85c 6002 	ldr.w	r6, [ip, r2]
 80021ba:	f3c7 5704 	ubfx	r7, r7, #20, #5
 80021be:	f04f 0e07 	mov.w	lr, #7
 80021c2:	fa0e fe07 	lsl.w	lr, lr, r7
 80021c6:	ea26 060e 	bic.w	r6, r6, lr
 80021ca:	40bc      	lsls	r4, r7
 80021cc:	4334      	orrs	r4, r6
 80021ce:	f84c 4002 	str.w	r4, [ip, r2]
                                    pConfigInjected->InjectedSamplingTime);

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80021d2:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80021d4:	6962      	ldr	r2, [r4, #20]
 80021d6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80021da:	6162      	str	r2, [r4, #20]

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 80021dc:	694c      	ldr	r4, [r1, #20]
 80021de:	681e      	ldr	r6, [r3, #0]
 80021e0:	68f2      	ldr	r2, [r6, #12]
 80021e2:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80021e6:	0052      	lsls	r2, r2, #1
 80021e8:	fa04 f202 	lsl.w	r2, r4, r2

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 80021ec:	f8d1 c010 	ldr.w	ip, [r1, #16]
 80021f0:	f1bc 0f04 	cmp.w	ip, #4
 80021f4:	f000 80af 	beq.w	8002356 <HAL_ADCEx_InjectedConfigChannel+0x28e>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021f8:	3660      	adds	r6, #96	; 0x60
  MODIFY_REG(*preg,
 80021fa:	f856 402c 	ldr.w	r4, [r6, ip, lsl #2]
 80021fe:	4fa8      	ldr	r7, [pc, #672]	; (80024a0 <HAL_ADCEx_InjectedConfigChannel+0x3d8>)
 8002200:	4027      	ands	r7, r4
 8002202:	680c      	ldr	r4, [r1, #0]
 8002204:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8002208:	4322      	orrs	r2, r4
 800220a:	4317      	orrs	r7, r2
 800220c:	f047 4700 	orr.w	r7, r7, #2147483648	; 0x80000000
 8002210:	f846 702c 	str.w	r7, [r6, ip, lsl #2]
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	690f      	ldr	r7, [r1, #16]
 8002218:	698c      	ldr	r4, [r1, #24]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800221a:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 800221c:	f852 6027 	ldr.w	r6, [r2, r7, lsl #2]
 8002220:	f026 7680 	bic.w	r6, r6, #16777216	; 0x1000000
 8002224:	4334      	orrs	r4, r6
 8002226:	f842 4027 	str.w	r4, [r2, r7, lsl #2]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	690e      	ldr	r6, [r1, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 800222e:	7f0c      	ldrb	r4, [r1, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8002230:	2c01      	cmp	r4, #1
 8002232:	f000 808d 	beq.w	8002350 <HAL_ADCEx_InjectedConfigChannel+0x288>
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002236:	3260      	adds	r2, #96	; 0x60
  MODIFY_REG(*preg,
 8002238:	f852 4026 	ldr.w	r4, [r2, r6, lsl #2]
 800223c:	f024 7400 	bic.w	r4, r4, #33554432	; 0x2000000
 8002240:	4325      	orrs	r5, r4
 8002242:	f842 5026 	str.w	r5, [r2, r6, lsl #2]
}
 8002246:	e0ee      	b.n	8002426 <HAL_ADCEx_InjectedConfigChannel+0x35e>
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8002248:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800224a:	b1bc      	cbz	r4, 800227c <HAL_ADCEx_InjectedConfigChannel+0x1b4>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800224c:	6808      	ldr	r0, [r1, #0]
 800224e:	0e82      	lsrs	r2, r0, #26
 8002250:	0252      	lsls	r2, r2, #9
 8002252:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8002256:	f004 047c 	and.w	r4, r4, #124	; 0x7c
 800225a:	4322      	orrs	r2, r4
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 800225c:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800225e:	4302      	orrs	r2, r0
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 8002260:	681c      	ldr	r4, [r3, #0]
 8002262:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002264:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 8002268:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 800226c:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 8002270:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8002274:	4310      	orrs	r0, r2
 8002276:	64e0      	str	r0, [r4, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 8002278:	665a      	str	r2, [r3, #100]	; 0x64
 800227a:	e74e      	b.n	800211a <HAL_ADCEx_InjectedConfigChannel+0x52>
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800227c:	680a      	ldr	r2, [r1, #0]
 800227e:	0e92      	lsrs	r2, r2, #26
 8002280:	0252      	lsls	r2, r2, #9
 8002282:	f402 5278 	and.w	r2, r2, #15872	; 0x3e00
 8002286:	e7eb      	b.n	8002260 <HAL_ADCEx_InjectedConfigChannel+0x198>
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8002288:	6a0a      	ldr	r2, [r1, #32]
 800228a:	1e54      	subs	r4, r2, #1
 800228c:	e000      	b.n	8002290 <HAL_ADCEx_InjectedConfigChannel+0x1c8>
  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 800228e:	2400      	movs	r4, #0
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8002290:	6808      	ldr	r0, [r1, #0]
 8002292:	f3c0 6084 	ubfx	r0, r0, #26, #5
 8002296:	684a      	ldr	r2, [r1, #4]
 8002298:	f002 021f 	and.w	r2, r2, #31
 800229c:	fa00 f202 	lsl.w	r2, r0, r2
 80022a0:	4322      	orrs	r2, r4
    hadc->InjectionConfig.ChannelCount--;
 80022a2:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80022a4:	3801      	subs	r0, #1
 80022a6:	6698      	str	r0, [r3, #104]	; 0x68
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 80022a8:	6e5c      	ldr	r4, [r3, #100]	; 0x64
 80022aa:	4322      	orrs	r2, r4
 80022ac:	665a      	str	r2, [r3, #100]	; 0x64
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80022ae:	2800      	cmp	r0, #0
 80022b0:	f47f af33 	bne.w	800211a <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 80022b4:	681c      	ldr	r4, [r3, #0]
 80022b6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80022b8:	f020 407b 	bic.w	r0, r0, #4211081216	; 0xfb000000
 80022bc:	f420 006f 	bic.w	r0, r0, #15663104	; 0xef0000
 80022c0:	f420 403f 	bic.w	r0, r0, #48896	; 0xbf00
 80022c4:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 80022c8:	4302      	orrs	r2, r0
 80022ca:	64e2      	str	r2, [r4, #76]	; 0x4c
 80022cc:	e725      	b.n	800211a <HAL_ADCEx_InjectedConfigChannel+0x52>
      MODIFY_REG(hadc->Instance->CFGR,
 80022ce:	68d0      	ldr	r0, [r2, #12]
 80022d0:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 80022d4:	f891 4026 	ldrb.w	r4, [r1, #38]	; 0x26
 80022d8:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 80022dc:	60d0      	str	r0, [r2, #12]
 80022de:	e732      	b.n	8002146 <HAL_ADCEx_InjectedConfigChannel+0x7e>
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80022e0:	68e2      	ldr	r2, [r4, #12]
 80022e2:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80022e6:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022e8:	2000      	movs	r0, #0
 80022ea:	e74d      	b.n	8002188 <HAL_ADCEx_InjectedConfigChannel+0xc0>
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 80022ec:	f891 0025 	ldrb.w	r0, [r1, #37]	; 0x25
 80022f0:	2801      	cmp	r0, #1
 80022f2:	d005      	beq.n	8002300 <HAL_ADCEx_InjectedConfigChannel+0x238>
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 80022f4:	68e2      	ldr	r2, [r4, #12]
 80022f6:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80022fa:	60e2      	str	r2, [r4, #12]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022fc:	2000      	movs	r0, #0
 80022fe:	e743      	b.n	8002188 <HAL_ADCEx_InjectedConfigChannel+0xc0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002300:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002302:	f042 0220 	orr.w	r2, r2, #32
 8002306:	65da      	str	r2, [r3, #92]	; 0x5c
        tmp_hal_status = HAL_ERROR;
 8002308:	e73e      	b.n	8002188 <HAL_ADCEx_InjectedConfigChannel+0xc0>
      MODIFY_REG(hadc->Instance->CFGR2,
 800230a:	681e      	ldr	r6, [r3, #0]
 800230c:	6932      	ldr	r2, [r6, #16]
 800230e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002312:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8002314:	6b8f      	ldr	r7, [r1, #56]	; 0x38
 8002316:	433c      	orrs	r4, r7
 8002318:	4322      	orrs	r2, r4
 800231a:	f042 0202 	orr.w	r2, r2, #2
 800231e:	6132      	str	r2, [r6, #16]
 8002320:	e73c      	b.n	800219c <HAL_ADCEx_InjectedConfigChannel+0xd4>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002322:	681c      	ldr	r4, [r3, #0]
 8002324:	680e      	ldr	r6, [r1, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002326:	3414      	adds	r4, #20
 8002328:	0e72      	lsrs	r2, r6, #25
 800232a:	0092      	lsls	r2, r2, #2
 800232c:	f002 0204 	and.w	r2, r2, #4
  MODIFY_REG(*preg,
 8002330:	58a7      	ldr	r7, [r4, r2]
 8002332:	f3c6 5604 	ubfx	r6, r6, #20, #5
 8002336:	f04f 0c07 	mov.w	ip, #7
 800233a:	fa0c f606 	lsl.w	r6, ip, r6
 800233e:	ea27 0606 	bic.w	r6, r7, r6
 8002342:	50a6      	str	r6, [r4, r2]
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002344:	681c      	ldr	r4, [r3, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002346:	6962      	ldr	r2, [r4, #20]
 8002348:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800234c:	6162      	str	r2, [r4, #20]
}
 800234e:	e745      	b.n	80021dc <HAL_ADCEx_InjectedConfigChannel+0x114>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8002350:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002354:	e76f      	b.n	8002236 <HAL_ADCEx_InjectedConfigChannel+0x16e>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002356:	6e32      	ldr	r2, [r6, #96]	; 0x60
 8002358:	6e34      	ldr	r4, [r6, #96]	; 0x60
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800235a:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 800235e:	680a      	ldr	r2, [r1, #0]
 8002360:	f3c2 0512 	ubfx	r5, r2, #0, #19
 8002364:	bb7d      	cbnz	r5, 80023c6 <HAL_ADCEx_InjectedConfigChannel+0x2fe>
 8002366:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800236a:	4294      	cmp	r4, r2
 800236c:	d033      	beq.n	80023d6 <HAL_ADCEx_InjectedConfigChannel+0x30e>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800236e:	681d      	ldr	r5, [r3, #0]
 8002370:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 8002372:	6e6c      	ldr	r4, [r5, #100]	; 0x64
 8002374:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002378:	680a      	ldr	r2, [r1, #0]
 800237a:	f3c2 0612 	ubfx	r6, r2, #0, #19
 800237e:	bb7e      	cbnz	r6, 80023e0 <HAL_ADCEx_InjectedConfigChannel+0x318>
 8002380:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002384:	4294      	cmp	r4, r2
 8002386:	d033      	beq.n	80023f0 <HAL_ADCEx_InjectedConfigChannel+0x328>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002388:	681d      	ldr	r5, [r3, #0]
 800238a:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 800238c:	6eac      	ldr	r4, [r5, #104]	; 0x68
 800238e:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8002392:	680a      	ldr	r2, [r1, #0]
 8002394:	f3c2 0612 	ubfx	r6, r2, #0, #19
 8002398:	bb7e      	cbnz	r6, 80023fa <HAL_ADCEx_InjectedConfigChannel+0x332>
 800239a:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800239e:	4294      	cmp	r4, r2
 80023a0:	d033      	beq.n	800240a <HAL_ADCEx_InjectedConfigChannel+0x342>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023a2:	681d      	ldr	r5, [r3, #0]
 80023a4:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 80023a6:	6eec      	ldr	r4, [r5, #108]	; 0x6c
 80023a8:	f3c4 6484 	ubfx	r4, r4, #26, #5
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80023ac:	680a      	ldr	r2, [r1, #0]
 80023ae:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80023b2:	bb7e      	cbnz	r6, 8002414 <HAL_ADCEx_InjectedConfigChannel+0x34c>
 80023b4:	f3c2 6284 	ubfx	r2, r2, #26, #5
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023b8:	4294      	cmp	r4, r2
 80023ba:	d134      	bne.n	8002426 <HAL_ADCEx_InjectedConfigChannel+0x35e>
  MODIFY_REG(*preg,
 80023bc:	6eea      	ldr	r2, [r5, #108]	; 0x6c
 80023be:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023c2:	66ea      	str	r2, [r5, #108]	; 0x6c
}
 80023c4:	e02f      	b.n	8002426 <HAL_ADCEx_InjectedConfigChannel+0x35e>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c6:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80023ca:	b112      	cbz	r2, 80023d2 <HAL_ADCEx_InjectedConfigChannel+0x30a>
  return __builtin_clz(value);
 80023cc:	fab2 f282 	clz	r2, r2
 80023d0:	e7cb      	b.n	800236a <HAL_ADCEx_InjectedConfigChannel+0x2a2>
    return 32U;
 80023d2:	2220      	movs	r2, #32
 80023d4:	e7c9      	b.n	800236a <HAL_ADCEx_InjectedConfigChannel+0x2a2>
  MODIFY_REG(*preg,
 80023d6:	6e32      	ldr	r2, [r6, #96]	; 0x60
 80023d8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023dc:	6632      	str	r2, [r6, #96]	; 0x60
}
 80023de:	e7c6      	b.n	800236e <HAL_ADCEx_InjectedConfigChannel+0x2a6>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023e0:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80023e4:	b112      	cbz	r2, 80023ec <HAL_ADCEx_InjectedConfigChannel+0x324>
  return __builtin_clz(value);
 80023e6:	fab2 f282 	clz	r2, r2
 80023ea:	e7cb      	b.n	8002384 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
    return 32U;
 80023ec:	2220      	movs	r2, #32
 80023ee:	e7c9      	b.n	8002384 <HAL_ADCEx_InjectedConfigChannel+0x2bc>
  MODIFY_REG(*preg,
 80023f0:	6e6a      	ldr	r2, [r5, #100]	; 0x64
 80023f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80023f6:	666a      	str	r2, [r5, #100]	; 0x64
}
 80023f8:	e7c6      	b.n	8002388 <HAL_ADCEx_InjectedConfigChannel+0x2c0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023fa:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 80023fe:	b112      	cbz	r2, 8002406 <HAL_ADCEx_InjectedConfigChannel+0x33e>
  return __builtin_clz(value);
 8002400:	fab2 f282 	clz	r2, r2
 8002404:	e7cb      	b.n	800239e <HAL_ADCEx_InjectedConfigChannel+0x2d6>
    return 32U;
 8002406:	2220      	movs	r2, #32
 8002408:	e7c9      	b.n	800239e <HAL_ADCEx_InjectedConfigChannel+0x2d6>
  MODIFY_REG(*preg,
 800240a:	6eaa      	ldr	r2, [r5, #104]	; 0x68
 800240c:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002410:	66aa      	str	r2, [r5, #104]	; 0x68
}
 8002412:	e7c6      	b.n	80023a2 <HAL_ADCEx_InjectedConfigChannel+0x2da>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002414:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002418:	b112      	cbz	r2, 8002420 <HAL_ADCEx_InjectedConfigChannel+0x358>
  return __builtin_clz(value);
 800241a:	fab2 f282 	clz	r2, r2
 800241e:	e7cb      	b.n	80023b8 <HAL_ADCEx_InjectedConfigChannel+0x2f0>
    return 32U;
 8002420:	2220      	movs	r2, #32
 8002422:	e7c9      	b.n	80023b8 <HAL_ADCEx_InjectedConfigChannel+0x2f0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002424:	2000      	movs	r0, #0
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002426:	681d      	ldr	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002428:	68aa      	ldr	r2, [r5, #8]
 800242a:	f012 0f01 	tst.w	r2, #1
 800242e:	d117      	bne.n	8002460 <HAL_ADCEx_InjectedConfigChannel+0x398>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8002430:	680a      	ldr	r2, [r1, #0]
 8002432:	68ce      	ldr	r6, [r1, #12]
  MODIFY_REG(ADCx->DIFSEL,
 8002434:	f8d5 40b0 	ldr.w	r4, [r5, #176]	; 0xb0
 8002438:	f3c2 0712 	ubfx	r7, r2, #0, #19
 800243c:	ea24 0407 	bic.w	r4, r4, r7
 8002440:	f006 0c18 	and.w	ip, r6, #24
 8002444:	4e17      	ldr	r6, [pc, #92]	; (80024a4 <HAL_ADCEx_InjectedConfigChannel+0x3dc>)
 8002446:	fa26 fc0c 	lsr.w	ip, r6, ip
 800244a:	ea02 020c 	and.w	r2, r2, ip
 800244e:	f3c2 0212 	ubfx	r2, r2, #0, #19
 8002452:	4322      	orrs	r2, r4
 8002454:	f8c5 20b0 	str.w	r2, [r5, #176]	; 0xb0

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002458:	68cc      	ldr	r4, [r1, #12]
 800245a:	4a13      	ldr	r2, [pc, #76]	; (80024a8 <HAL_ADCEx_InjectedConfigChannel+0x3e0>)
 800245c:	4294      	cmp	r4, r2
 800245e:	d031      	beq.n	80024c4 <HAL_ADCEx_InjectedConfigChannel+0x3fc>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8002460:	680a      	ldr	r2, [r1, #0]
 8002462:	4912      	ldr	r1, [pc, #72]	; (80024ac <HAL_ADCEx_InjectedConfigChannel+0x3e4>)
 8002464:	420a      	tst	r2, r1
 8002466:	d013      	beq.n	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8002468:	4911      	ldr	r1, [pc, #68]	; (80024b0 <HAL_ADCEx_InjectedConfigChannel+0x3e8>)
 800246a:	6889      	ldr	r1, [r1, #8]
 800246c:	f001 74e0 	and.w	r4, r1, #29360128	; 0x1c00000
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 8002470:	4d10      	ldr	r5, [pc, #64]	; (80024b4 <HAL_ADCEx_InjectedConfigChannel+0x3ec>)
 8002472:	42aa      	cmp	r2, r5
 8002474:	f000 80e4 	beq.w	8002640 <HAL_ADCEx_InjectedConfigChannel+0x578>
         || (pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002478:	4d0f      	ldr	r5, [pc, #60]	; (80024b8 <HAL_ADCEx_InjectedConfigChannel+0x3f0>)
 800247a:	42aa      	cmp	r2, r5
 800247c:	f000 80e0 	beq.w	8002640 <HAL_ADCEx_InjectedConfigChannel+0x578>
        {
          wait_loop_index--;
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8002480:	4d0e      	ldr	r5, [pc, #56]	; (80024bc <HAL_ADCEx_InjectedConfigChannel+0x3f4>)
 8002482:	42aa      	cmp	r2, r5
 8002484:	f000 8101 	beq.w	800268a <HAL_ADCEx_InjectedConfigChannel+0x5c2>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8002488:	4d0d      	ldr	r5, [pc, #52]	; (80024c0 <HAL_ADCEx_InjectedConfigChannel+0x3f8>)
 800248a:	42aa      	cmp	r2, r5
 800248c:	f000 810f 	beq.w	80026ae <HAL_ADCEx_InjectedConfigChannel+0x5e6>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 8002496:	b003      	add	sp, #12
 8002498:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800249a:	2000      	movs	r0, #0
 800249c:	e7c3      	b.n	8002426 <HAL_ADCEx_InjectedConfigChannel+0x35e>
 800249e:	bf00      	nop
 80024a0:	03fff000 	.word	0x03fff000
 80024a4:	0007ffff 	.word	0x0007ffff
 80024a8:	407f0000 	.word	0x407f0000
 80024ac:	80080000 	.word	0x80080000
 80024b0:	50000300 	.word	0x50000300
 80024b4:	c3210000 	.word	0xc3210000
 80024b8:	90c00010 	.word	0x90c00010
 80024bc:	c7520000 	.word	0xc7520000
 80024c0:	cb840000 	.word	0xcb840000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024c4:	681d      	ldr	r5, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80024c6:	680a      	ldr	r2, [r1, #0]
 80024c8:	f3c2 0612 	ubfx	r6, r2, #0, #19
 80024cc:	2e00      	cmp	r6, #0
 80024ce:	d137      	bne.n	8002540 <HAL_ADCEx_InjectedConfigChannel+0x478>
 80024d0:	0e94      	lsrs	r4, r2, #26
 80024d2:	3401      	adds	r4, #1
 80024d4:	f004 041f 	and.w	r4, r4, #31
 80024d8:	2c09      	cmp	r4, #9
 80024da:	bf8c      	ite	hi
 80024dc:	2400      	movhi	r4, #0
 80024de:	2401      	movls	r4, #1
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80024e0:	2c00      	cmp	r4, #0
 80024e2:	d065      	beq.n	80025b0 <HAL_ADCEx_InjectedConfigChannel+0x4e8>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80024e4:	2e00      	cmp	r6, #0
 80024e6:	d13a      	bne.n	800255e <HAL_ADCEx_InjectedConfigChannel+0x496>
 80024e8:	0e94      	lsrs	r4, r2, #26
 80024ea:	3401      	adds	r4, #1
 80024ec:	06a4      	lsls	r4, r4, #26
 80024ee:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80024f2:	2e00      	cmp	r6, #0
 80024f4:	d13f      	bne.n	8002576 <HAL_ADCEx_InjectedConfigChannel+0x4ae>
 80024f6:	0e97      	lsrs	r7, r2, #26
 80024f8:	3701      	adds	r7, #1
 80024fa:	f007 0c1f 	and.w	ip, r7, #31
 80024fe:	2701      	movs	r7, #1
 8002500:	fa07 f70c 	lsl.w	r7, r7, ip
 8002504:	433c      	orrs	r4, r7
 8002506:	2e00      	cmp	r6, #0
 8002508:	d144      	bne.n	8002594 <HAL_ADCEx_InjectedConfigChannel+0x4cc>
 800250a:	0e92      	lsrs	r2, r2, #26
 800250c:	3201      	adds	r2, #1
 800250e:	f002 021f 	and.w	r2, r2, #31
 8002512:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002516:	0512      	lsls	r2, r2, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002518:	4322      	orrs	r2, r4
 800251a:	688c      	ldr	r4, [r1, #8]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800251c:	3514      	adds	r5, #20
 800251e:	0e56      	lsrs	r6, r2, #25
 8002520:	00b6      	lsls	r6, r6, #2
 8002522:	f006 0604 	and.w	r6, r6, #4
  MODIFY_REG(*preg,
 8002526:	59af      	ldr	r7, [r5, r6]
 8002528:	f3c2 5204 	ubfx	r2, r2, #20, #5
 800252c:	f04f 0c07 	mov.w	ip, #7
 8002530:	fa0c fc02 	lsl.w	ip, ip, r2
 8002534:	ea27 070c 	bic.w	r7, r7, ip
 8002538:	4094      	lsls	r4, r2
 800253a:	433c      	orrs	r4, r7
 800253c:	51ac      	str	r4, [r5, r6]
}
 800253e:	e78f      	b.n	8002460 <HAL_ADCEx_InjectedConfigChannel+0x398>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002540:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 8002544:	b14c      	cbz	r4, 800255a <HAL_ADCEx_InjectedConfigChannel+0x492>
  return __builtin_clz(value);
 8002546:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800254a:	3401      	adds	r4, #1
 800254c:	f004 041f 	and.w	r4, r4, #31
 8002550:	2c09      	cmp	r4, #9
 8002552:	bf8c      	ite	hi
 8002554:	2400      	movhi	r4, #0
 8002556:	2401      	movls	r4, #1
 8002558:	e7c2      	b.n	80024e0 <HAL_ADCEx_InjectedConfigChannel+0x418>
    return 32U;
 800255a:	2420      	movs	r4, #32
 800255c:	e7f5      	b.n	800254a <HAL_ADCEx_InjectedConfigChannel+0x482>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800255e:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 8002562:	b134      	cbz	r4, 8002572 <HAL_ADCEx_InjectedConfigChannel+0x4aa>
  return __builtin_clz(value);
 8002564:	fab4 f484 	clz	r4, r4
 8002568:	3401      	adds	r4, #1
 800256a:	06a4      	lsls	r4, r4, #26
 800256c:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 8002570:	e7bf      	b.n	80024f2 <HAL_ADCEx_InjectedConfigChannel+0x42a>
    return 32U;
 8002572:	2420      	movs	r4, #32
 8002574:	e7f8      	b.n	8002568 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002576:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 800257a:	b14f      	cbz	r7, 8002590 <HAL_ADCEx_InjectedConfigChannel+0x4c8>
  return __builtin_clz(value);
 800257c:	fab7 f787 	clz	r7, r7
 8002580:	3701      	adds	r7, #1
 8002582:	f007 071f 	and.w	r7, r7, #31
 8002586:	f04f 0c01 	mov.w	ip, #1
 800258a:	fa0c f707 	lsl.w	r7, ip, r7
 800258e:	e7b9      	b.n	8002504 <HAL_ADCEx_InjectedConfigChannel+0x43c>
    return 32U;
 8002590:	2720      	movs	r7, #32
 8002592:	e7f5      	b.n	8002580 <HAL_ADCEx_InjectedConfigChannel+0x4b8>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002594:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002598:	b142      	cbz	r2, 80025ac <HAL_ADCEx_InjectedConfigChannel+0x4e4>
  return __builtin_clz(value);
 800259a:	fab2 f282 	clz	r2, r2
 800259e:	3201      	adds	r2, #1
 80025a0:	f002 021f 	and.w	r2, r2, #31
 80025a4:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80025a8:	0512      	lsls	r2, r2, #20
 80025aa:	e7b5      	b.n	8002518 <HAL_ADCEx_InjectedConfigChannel+0x450>
    return 32U;
 80025ac:	2220      	movs	r2, #32
 80025ae:	e7f6      	b.n	800259e <HAL_ADCEx_InjectedConfigChannel+0x4d6>
 80025b0:	b9d6      	cbnz	r6, 80025e8 <HAL_ADCEx_InjectedConfigChannel+0x520>
 80025b2:	0e94      	lsrs	r4, r2, #26
 80025b4:	3401      	adds	r4, #1
 80025b6:	06a4      	lsls	r4, r4, #26
 80025b8:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80025bc:	bb06      	cbnz	r6, 8002600 <HAL_ADCEx_InjectedConfigChannel+0x538>
 80025be:	0e97      	lsrs	r7, r2, #26
 80025c0:	3701      	adds	r7, #1
 80025c2:	f007 0c1f 	and.w	ip, r7, #31
 80025c6:	2701      	movs	r7, #1
 80025c8:	fa07 f70c 	lsl.w	r7, r7, ip
 80025cc:	433c      	orrs	r4, r7
 80025ce:	bb36      	cbnz	r6, 800261e <HAL_ADCEx_InjectedConfigChannel+0x556>
 80025d0:	0e92      	lsrs	r2, r2, #26
 80025d2:	3201      	adds	r2, #1
 80025d4:	f002 021f 	and.w	r2, r2, #31
 80025d8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80025dc:	3a1e      	subs	r2, #30
 80025de:	0512      	lsls	r2, r2, #20
 80025e0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80025e4:	4322      	orrs	r2, r4
 80025e6:	e798      	b.n	800251a <HAL_ADCEx_InjectedConfigChannel+0x452>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e8:	fa92 f4a2 	rbit	r4, r2
  if (value == 0U)
 80025ec:	b134      	cbz	r4, 80025fc <HAL_ADCEx_InjectedConfigChannel+0x534>
  return __builtin_clz(value);
 80025ee:	fab4 f484 	clz	r4, r4
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80025f2:	3401      	adds	r4, #1
 80025f4:	06a4      	lsls	r4, r4, #26
 80025f6:	f004 44f8 	and.w	r4, r4, #2080374784	; 0x7c000000
 80025fa:	e7df      	b.n	80025bc <HAL_ADCEx_InjectedConfigChannel+0x4f4>
    return 32U;
 80025fc:	2420      	movs	r4, #32
 80025fe:	e7f8      	b.n	80025f2 <HAL_ADCEx_InjectedConfigChannel+0x52a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002600:	fa92 f7a2 	rbit	r7, r2
  if (value == 0U)
 8002604:	b14f      	cbz	r7, 800261a <HAL_ADCEx_InjectedConfigChannel+0x552>
  return __builtin_clz(value);
 8002606:	fab7 f787 	clz	r7, r7
 800260a:	3701      	adds	r7, #1
 800260c:	f007 071f 	and.w	r7, r7, #31
 8002610:	f04f 0c01 	mov.w	ip, #1
 8002614:	fa0c f707 	lsl.w	r7, ip, r7
 8002618:	e7d8      	b.n	80025cc <HAL_ADCEx_InjectedConfigChannel+0x504>
    return 32U;
 800261a:	2720      	movs	r7, #32
 800261c:	e7f5      	b.n	800260a <HAL_ADCEx_InjectedConfigChannel+0x542>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261e:	fa92 f2a2 	rbit	r2, r2
  if (value == 0U)
 8002622:	b15a      	cbz	r2, 800263c <HAL_ADCEx_InjectedConfigChannel+0x574>
  return __builtin_clz(value);
 8002624:	fab2 f282 	clz	r2, r2
 8002628:	3201      	adds	r2, #1
 800262a:	f002 021f 	and.w	r2, r2, #31
 800262e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002632:	3a1e      	subs	r2, #30
 8002634:	0512      	lsls	r2, r2, #20
 8002636:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800263a:	e7d3      	b.n	80025e4 <HAL_ADCEx_InjectedConfigChannel+0x51c>
    return 32U;
 800263c:	2220      	movs	r2, #32
 800263e:	e7f3      	b.n	8002628 <HAL_ADCEx_InjectedConfigChannel+0x560>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002640:	f411 0f00 	tst.w	r1, #8388608	; 0x800000
 8002644:	f47f af1c 	bne.w	8002480 <HAL_ADCEx_InjectedConfigChannel+0x3b8>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002648:	681a      	ldr	r2, [r3, #0]
 800264a:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 800264e:	f47f af1f 	bne.w	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002652:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002656:	4920      	ldr	r1, [pc, #128]	; (80026d8 <HAL_ADCEx_InjectedConfigChannel+0x610>)
 8002658:	688a      	ldr	r2, [r1, #8]
 800265a:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 800265e:	4314      	orrs	r4, r2
 8002660:	608c      	str	r4, [r1, #8]
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8002662:	4a1e      	ldr	r2, [pc, #120]	; (80026dc <HAL_ADCEx_InjectedConfigChannel+0x614>)
 8002664:	6812      	ldr	r2, [r2, #0]
 8002666:	0992      	lsrs	r2, r2, #6
 8002668:	491d      	ldr	r1, [pc, #116]	; (80026e0 <HAL_ADCEx_InjectedConfigChannel+0x618>)
 800266a:	fba1 1202 	umull	r1, r2, r1, r2
 800266e:	0992      	lsrs	r2, r2, #6
 8002670:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002674:	0092      	lsls	r2, r2, #2
 8002676:	3218      	adds	r2, #24
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8002678:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 800267a:	e002      	b.n	8002682 <HAL_ADCEx_InjectedConfigChannel+0x5ba>
          wait_loop_index--;
 800267c:	9a01      	ldr	r2, [sp, #4]
 800267e:	3a01      	subs	r2, #1
 8002680:	9201      	str	r2, [sp, #4]
        while (wait_loop_index != 0UL)
 8002682:	9a01      	ldr	r2, [sp, #4]
 8002684:	2a00      	cmp	r2, #0
 8002686:	d1f9      	bne.n	800267c <HAL_ADCEx_InjectedConfigChannel+0x5b4>
 8002688:	e702      	b.n	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800268a:	f011 7f80 	tst.w	r1, #16777216	; 0x1000000
 800268e:	f47f aefb 	bne.w	8002488 <HAL_ADCEx_InjectedConfigChannel+0x3c0>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002692:	6819      	ldr	r1, [r3, #0]
 8002694:	4a13      	ldr	r2, [pc, #76]	; (80026e4 <HAL_ADCEx_InjectedConfigChannel+0x61c>)
 8002696:	4291      	cmp	r1, r2
 8002698:	f43f aefa 	beq.w	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800269c:	f044 7480 	orr.w	r4, r4, #16777216	; 0x1000000
 80026a0:	490d      	ldr	r1, [pc, #52]	; (80026d8 <HAL_ADCEx_InjectedConfigChannel+0x610>)
 80026a2:	688a      	ldr	r2, [r1, #8]
 80026a4:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80026a8:	4314      	orrs	r4, r2
 80026aa:	608c      	str	r4, [r1, #8]
}
 80026ac:	e6f0      	b.n	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80026ae:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
 80026b2:	f47f aeed 	bne.w	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
      if (ADC_VREFINT_INSTANCE(hadc))
 80026b6:	6819      	ldr	r1, [r3, #0]
 80026b8:	4a0a      	ldr	r2, [pc, #40]	; (80026e4 <HAL_ADCEx_InjectedConfigChannel+0x61c>)
 80026ba:	4291      	cmp	r1, r2
 80026bc:	f43f aee8 	beq.w	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026c0:	f444 0480 	orr.w	r4, r4, #4194304	; 0x400000
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80026c4:	4904      	ldr	r1, [pc, #16]	; (80026d8 <HAL_ADCEx_InjectedConfigChannel+0x610>)
 80026c6:	688a      	ldr	r2, [r1, #8]
 80026c8:	f022 72e0 	bic.w	r2, r2, #29360128	; 0x1c00000
 80026cc:	4314      	orrs	r4, r2
 80026ce:	608c      	str	r4, [r1, #8]
}
 80026d0:	e6de      	b.n	8002490 <HAL_ADCEx_InjectedConfigChannel+0x3c8>
  __HAL_LOCK(hadc);
 80026d2:	2002      	movs	r0, #2
 80026d4:	e6df      	b.n	8002496 <HAL_ADCEx_InjectedConfigChannel+0x3ce>
 80026d6:	bf00      	nop
 80026d8:	50000300 	.word	0x50000300
 80026dc:	20000008 	.word	0x20000008
 80026e0:	053e2d63 	.word	0x053e2d63
 80026e4:	50000100 	.word	0x50000100

080026e8 <HAL_ADCEx_MultiModeConfigChannel>:
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80026e8:	f890 2058 	ldrb.w	r2, [r0, #88]	; 0x58
 80026ec:	2a01      	cmp	r2, #1
 80026ee:	d07f      	beq.n	80027f0 <HAL_ADCEx_MultiModeConfigChannel+0x108>
{
 80026f0:	b410      	push	{r4}
 80026f2:	b09d      	sub	sp, #116	; 0x74
 80026f4:	4603      	mov	r3, r0
  __HAL_LOCK(hadc);
 80026f6:	2201      	movs	r2, #1
 80026f8:	f880 2058 	strb.w	r2, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80026fc:	2200      	movs	r2, #0
 80026fe:	9218      	str	r2, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002700:	9219      	str	r2, [sp, #100]	; 0x64

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002702:	6800      	ldr	r0, [r0, #0]
 8002704:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8002708:	d039      	beq.n	800277e <HAL_ADCEx_MultiModeConfigChannel+0x96>
 800270a:	2200      	movs	r2, #0
 800270c:	9201      	str	r2, [sp, #4]

  if (tmp_hadc_slave.Instance == NULL)
 800270e:	9a01      	ldr	r2, [sp, #4]
 8002710:	2a00      	cmp	r2, #0
 8002712:	d037      	beq.n	8002784 <HAL_ADCEx_MultiModeConfigChannel+0x9c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002714:	6892      	ldr	r2, [r2, #8]
 8002716:	f012 0204 	ands.w	r2, r2, #4
 800271a:	d000      	beq.n	800271e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 800271c:	2201      	movs	r2, #1
 800271e:	6880      	ldr	r0, [r0, #8]
 8002720:	f010 0f04 	tst.w	r0, #4
 8002724:	d154      	bne.n	80027d0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002726:	2a00      	cmp	r2, #0
 8002728:	d152      	bne.n	80027d0 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800272a:	680a      	ldr	r2, [r1, #0]
 800272c:	2a00      	cmp	r2, #0
 800272e:	d032      	beq.n	8002796 <HAL_ADCEx_MultiModeConfigChannel+0xae>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002730:	4c30      	ldr	r4, [pc, #192]	; (80027f4 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8002732:	68a2      	ldr	r2, [r4, #8]
 8002734:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002738:	6848      	ldr	r0, [r1, #4]
 800273a:	f893 c038 	ldrb.w	ip, [r3, #56]	; 0x38
 800273e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
 8002742:	4302      	orrs	r2, r0
 8002744:	60a2      	str	r2, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002746:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800274a:	6892      	ldr	r2, [r2, #8]
 800274c:	f012 0201 	ands.w	r2, r2, #1
 8002750:	d000      	beq.n	8002754 <HAL_ADCEx_MultiModeConfigChannel+0x6c>
 8002752:	2201      	movs	r2, #1
 8002754:	4828      	ldr	r0, [pc, #160]	; (80027f8 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002756:	6880      	ldr	r0, [r0, #8]
 8002758:	f010 0001 	ands.w	r0, r0, #1
 800275c:	d000      	beq.n	8002760 <HAL_ADCEx_MultiModeConfigChannel+0x78>
 800275e:	2001      	movs	r0, #1
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002760:	4302      	orrs	r2, r0
 8002762:	d141      	bne.n	80027e8 <HAL_ADCEx_MultiModeConfigChannel+0x100>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002764:	4c23      	ldr	r4, [pc, #140]	; (80027f4 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8002766:	68a2      	ldr	r2, [r4, #8]
 8002768:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 800276c:	f022 020f 	bic.w	r2, r2, #15
 8002770:	6808      	ldr	r0, [r1, #0]
 8002772:	6889      	ldr	r1, [r1, #8]
 8002774:	4301      	orrs	r1, r0
 8002776:	430a      	orrs	r2, r1
 8002778:	60a2      	str	r2, [r4, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800277a:	2000      	movs	r0, #0
 800277c:	e02d      	b.n	80027da <HAL_ADCEx_MultiModeConfigChannel+0xf2>
  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800277e:	4a1e      	ldr	r2, [pc, #120]	; (80027f8 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 8002780:	9201      	str	r2, [sp, #4]
 8002782:	e7c4      	b.n	800270e <HAL_ADCEx_MultiModeConfigChannel+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002784:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002786:	f042 0220 	orr.w	r2, r2, #32
 800278a:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_UNLOCK(hadc);
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    return HAL_ERROR;
 8002792:	2001      	movs	r0, #1
 8002794:	e024      	b.n	80027e0 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002796:	4917      	ldr	r1, [pc, #92]	; (80027f4 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8002798:	688a      	ldr	r2, [r1, #8]
 800279a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800279e:	608a      	str	r2, [r1, #8]
 80027a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80027a4:	6892      	ldr	r2, [r2, #8]
 80027a6:	f012 0201 	ands.w	r2, r2, #1
 80027aa:	d000      	beq.n	80027ae <HAL_ADCEx_MultiModeConfigChannel+0xc6>
 80027ac:	2201      	movs	r2, #1
 80027ae:	4912      	ldr	r1, [pc, #72]	; (80027f8 <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 80027b0:	6889      	ldr	r1, [r1, #8]
 80027b2:	f011 0101 	ands.w	r1, r1, #1
 80027b6:	d000      	beq.n	80027ba <HAL_ADCEx_MultiModeConfigChannel+0xd2>
 80027b8:	2101      	movs	r1, #1

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80027ba:	430a      	orrs	r2, r1
 80027bc:	d116      	bne.n	80027ec <HAL_ADCEx_MultiModeConfigChannel+0x104>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80027be:	490d      	ldr	r1, [pc, #52]	; (80027f4 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 80027c0:	688a      	ldr	r2, [r1, #8]
 80027c2:	f422 6271 	bic.w	r2, r2, #3856	; 0xf10
 80027c6:	f022 020f 	bic.w	r2, r2, #15
 80027ca:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027cc:	2000      	movs	r0, #0
 80027ce:	e004      	b.n	80027da <HAL_ADCEx_MultiModeConfigChannel+0xf2>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027d0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80027d2:	f042 0220 	orr.w	r2, r2, #32
 80027d6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80027d8:	2001      	movs	r0, #1
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027da:	2200      	movs	r2, #0
 80027dc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
}
 80027e0:	b01d      	add	sp, #116	; 0x74
 80027e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027e6:	4770      	bx	lr
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027e8:	2000      	movs	r0, #0
 80027ea:	e7f6      	b.n	80027da <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 80027ec:	2000      	movs	r0, #0
 80027ee:	e7f4      	b.n	80027da <HAL_ADCEx_MultiModeConfigChannel+0xf2>
  __HAL_LOCK(hadc);
 80027f0:	2002      	movs	r0, #2
}
 80027f2:	4770      	bx	lr
 80027f4:	50000300 	.word	0x50000300
 80027f8:	50000100 	.word	0x50000100

080027fc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027fc:	4a07      	ldr	r2, [pc, #28]	; (800281c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80027fe:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002800:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002804:	041b      	lsls	r3, r3, #16
 8002806:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002808:	0200      	lsls	r0, r0, #8
 800280a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800280e:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8002810:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8002818:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800281a:	4770      	bx	lr
 800281c:	e000ed00 	.word	0xe000ed00

08002820 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002820:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002822:	4b19      	ldr	r3, [pc, #100]	; (8002888 <HAL_NVIC_SetPriority+0x68>)
 8002824:	68db      	ldr	r3, [r3, #12]
 8002826:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800282a:	f1c3 0c07 	rsb	ip, r3, #7
 800282e:	f1bc 0f04 	cmp.w	ip, #4
 8002832:	bf28      	it	cs
 8002834:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002838:	f103 0e04 	add.w	lr, r3, #4
 800283c:	f1be 0f06 	cmp.w	lr, #6
 8002840:	d918      	bls.n	8002874 <HAL_NVIC_SetPriority+0x54>
 8002842:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002844:	f04f 3eff 	mov.w	lr, #4294967295
 8002848:	fa0e fc0c 	lsl.w	ip, lr, ip
 800284c:	ea21 010c 	bic.w	r1, r1, ip
 8002850:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002852:	fa0e f303 	lsl.w	r3, lr, r3
 8002856:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800285a:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 800285c:	2800      	cmp	r0, #0
 800285e:	db0b      	blt.n	8002878 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002860:	0109      	lsls	r1, r1, #4
 8002862:	b2c9      	uxtb	r1, r1
 8002864:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8002868:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 800286c:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002870:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002874:	2300      	movs	r3, #0
 8002876:	e7e5      	b.n	8002844 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002878:	f000 000f 	and.w	r0, r0, #15
 800287c:	0109      	lsls	r1, r1, #4
 800287e:	b2c9      	uxtb	r1, r1
 8002880:	4b02      	ldr	r3, [pc, #8]	; (800288c <HAL_NVIC_SetPriority+0x6c>)
 8002882:	5419      	strb	r1, [r3, r0]
 8002884:	e7f4      	b.n	8002870 <HAL_NVIC_SetPriority+0x50>
 8002886:	bf00      	nop
 8002888:	e000ed00 	.word	0xe000ed00
 800288c:	e000ed14 	.word	0xe000ed14

08002890 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002890:	2800      	cmp	r0, #0
 8002892:	db07      	blt.n	80028a4 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002894:	f000 021f 	and.w	r2, r0, #31
 8002898:	0940      	lsrs	r0, r0, #5
 800289a:	2301      	movs	r3, #1
 800289c:	4093      	lsls	r3, r2
 800289e:	4a02      	ldr	r2, [pc, #8]	; (80028a8 <HAL_NVIC_EnableIRQ+0x18>)
 80028a0:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	e000e100 	.word	0xe000e100

080028ac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028ac:	3801      	subs	r0, #1
 80028ae:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80028b2:	d20b      	bcs.n	80028cc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028b4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 80028b8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ba:	4a05      	ldr	r2, [pc, #20]	; (80028d0 <HAL_SYSTICK_Config+0x24>)
 80028bc:	21f0      	movs	r1, #240	; 0xf0
 80028be:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028c2:	2000      	movs	r0, #0
 80028c4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028c6:	2207      	movs	r2, #7
 80028c8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028ca:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80028cc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80028ce:	4770      	bx	lr
 80028d0:	e000ed00 	.word	0xe000ed00

080028d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028d6:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 80028d8:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80028da:	e062      	b.n	80029a2 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028dc:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80028de:	005e      	lsls	r6, r3, #1
 80028e0:	2403      	movs	r4, #3
 80028e2:	40b4      	lsls	r4, r6
 80028e4:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80028e8:	68cc      	ldr	r4, [r1, #12]
 80028ea:	40b4      	lsls	r4, r6
 80028ec:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80028ee:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80028f0:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80028f2:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80028f6:	684c      	ldr	r4, [r1, #4]
 80028f8:	f3c4 1400 	ubfx	r4, r4, #4, #1
 80028fc:	409c      	lsls	r4, r3
 80028fe:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OTYPER = temp;
 8002902:	6044      	str	r4, [r0, #4]
 8002904:	e05e      	b.n	80029c4 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002906:	08dd      	lsrs	r5, r3, #3
 8002908:	3508      	adds	r5, #8
 800290a:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800290e:	f003 0407 	and.w	r4, r3, #7
 8002912:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8002916:	240f      	movs	r4, #15
 8002918:	fa04 f40c 	lsl.w	r4, r4, ip
 800291c:	ea26 0e04 	bic.w	lr, r6, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002920:	690c      	ldr	r4, [r1, #16]
 8002922:	fa04 f40c 	lsl.w	r4, r4, ip
 8002926:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 800292a:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 800292e:	e060      	b.n	80029f2 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002930:	2405      	movs	r4, #5
 8002932:	e000      	b.n	8002936 <HAL_GPIO_Init+0x62>
 8002934:	2400      	movs	r4, #0
 8002936:	fa04 f40e 	lsl.w	r4, r4, lr
 800293a:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 800293c:	f10c 0c02 	add.w	ip, ip, #2
 8002940:	4d55      	ldr	r5, [pc, #340]	; (8002a98 <HAL_GPIO_Init+0x1c4>)
 8002942:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002946:	4c55      	ldr	r4, [pc, #340]	; (8002a9c <HAL_GPIO_Init+0x1c8>)
 8002948:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800294a:	43d4      	mvns	r4, r2
 800294c:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002950:	684f      	ldr	r7, [r1, #4]
 8002952:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8002956:	d001      	beq.n	800295c <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8002958:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 800295c:	4d4f      	ldr	r5, [pc, #316]	; (8002a9c <HAL_GPIO_Init+0x1c8>)
 800295e:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8002960:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8002962:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002966:	684f      	ldr	r7, [r1, #4]
 8002968:	f417 1f00 	tst.w	r7, #2097152	; 0x200000
 800296c:	d001      	beq.n	8002972 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 800296e:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8002972:	4d4a      	ldr	r5, [pc, #296]	; (8002a9c <HAL_GPIO_Init+0x1c8>)
 8002974:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8002976:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8002978:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800297c:	684f      	ldr	r7, [r1, #4]
 800297e:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8002982:	d001      	beq.n	8002988 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8002984:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8002988:	4d44      	ldr	r5, [pc, #272]	; (8002a9c <HAL_GPIO_Init+0x1c8>)
 800298a:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800298c:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 800298e:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002990:	684e      	ldr	r6, [r1, #4]
 8002992:	f416 3f80 	tst.w	r6, #65536	; 0x10000
 8002996:	d001      	beq.n	800299c <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8002998:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 800299c:	4a3f      	ldr	r2, [pc, #252]	; (8002a9c <HAL_GPIO_Init+0x1c8>)
 800299e:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 80029a0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 80029a2:	680a      	ldr	r2, [r1, #0]
 80029a4:	fa32 f403 	lsrs.w	r4, r2, r3
 80029a8:	d074      	beq.n	8002a94 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80029aa:	f04f 0c01 	mov.w	ip, #1
 80029ae:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 80029b2:	ea1c 0202 	ands.w	r2, ip, r2
 80029b6:	d0f3      	beq.n	80029a0 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80029b8:	684c      	ldr	r4, [r1, #4]
 80029ba:	f004 0403 	and.w	r4, r4, #3
 80029be:	3c01      	subs	r4, #1
 80029c0:	2c01      	cmp	r4, #1
 80029c2:	d98b      	bls.n	80028dc <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029c4:	684c      	ldr	r4, [r1, #4]
 80029c6:	f004 0403 	and.w	r4, r4, #3
 80029ca:	2c03      	cmp	r4, #3
 80029cc:	d00c      	beq.n	80029e8 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 80029ce:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029d0:	005d      	lsls	r5, r3, #1
 80029d2:	f04f 0c03 	mov.w	ip, #3
 80029d6:	fa0c fc05 	lsl.w	ip, ip, r5
 80029da:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029de:	688c      	ldr	r4, [r1, #8]
 80029e0:	40ac      	lsls	r4, r5
 80029e2:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80029e6:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029e8:	684c      	ldr	r4, [r1, #4]
 80029ea:	f004 0403 	and.w	r4, r4, #3
 80029ee:	2c02      	cmp	r4, #2
 80029f0:	d089      	beq.n	8002906 <HAL_GPIO_Init+0x32>
      temp = GPIOx->MODER;
 80029f2:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80029f4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80029f8:	f04f 0c03 	mov.w	ip, #3
 80029fc:	fa0c fc0e 	lsl.w	ip, ip, lr
 8002a00:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a04:	684c      	ldr	r4, [r1, #4]
 8002a06:	f004 0403 	and.w	r4, r4, #3
 8002a0a:	fa04 f40e 	lsl.w	r4, r4, lr
 8002a0e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8002a12:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a14:	684c      	ldr	r4, [r1, #4]
 8002a16:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 8002a1a:	d0c1      	beq.n	80029a0 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a1c:	4c20      	ldr	r4, [pc, #128]	; (8002aa0 <HAL_GPIO_Init+0x1cc>)
 8002a1e:	6e25      	ldr	r5, [r4, #96]	; 0x60
 8002a20:	f045 0501 	orr.w	r5, r5, #1
 8002a24:	6625      	str	r5, [r4, #96]	; 0x60
 8002a26:	6e24      	ldr	r4, [r4, #96]	; 0x60
 8002a28:	f004 0401 	and.w	r4, r4, #1
 8002a2c:	9401      	str	r4, [sp, #4]
 8002a2e:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002a30:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8002a34:	f10c 0502 	add.w	r5, ip, #2
 8002a38:	4c17      	ldr	r4, [pc, #92]	; (8002a98 <HAL_GPIO_Init+0x1c4>)
 8002a3a:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002a3e:	f003 0403 	and.w	r4, r3, #3
 8002a42:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8002a46:	240f      	movs	r4, #15
 8002a48:	fa04 f40e 	lsl.w	r4, r4, lr
 8002a4c:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002a50:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8002a54:	f43f af6e 	beq.w	8002934 <HAL_GPIO_Init+0x60>
 8002a58:	4c12      	ldr	r4, [pc, #72]	; (8002aa4 <HAL_GPIO_Init+0x1d0>)
 8002a5a:	42a0      	cmp	r0, r4
 8002a5c:	d012      	beq.n	8002a84 <HAL_GPIO_Init+0x1b0>
 8002a5e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002a62:	42a0      	cmp	r0, r4
 8002a64:	d010      	beq.n	8002a88 <HAL_GPIO_Init+0x1b4>
 8002a66:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002a6a:	42a0      	cmp	r0, r4
 8002a6c:	d00e      	beq.n	8002a8c <HAL_GPIO_Init+0x1b8>
 8002a6e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002a72:	42a0      	cmp	r0, r4
 8002a74:	d00c      	beq.n	8002a90 <HAL_GPIO_Init+0x1bc>
 8002a76:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002a7a:	42a0      	cmp	r0, r4
 8002a7c:	f43f af58 	beq.w	8002930 <HAL_GPIO_Init+0x5c>
 8002a80:	2406      	movs	r4, #6
 8002a82:	e758      	b.n	8002936 <HAL_GPIO_Init+0x62>
 8002a84:	2401      	movs	r4, #1
 8002a86:	e756      	b.n	8002936 <HAL_GPIO_Init+0x62>
 8002a88:	2402      	movs	r4, #2
 8002a8a:	e754      	b.n	8002936 <HAL_GPIO_Init+0x62>
 8002a8c:	2403      	movs	r4, #3
 8002a8e:	e752      	b.n	8002936 <HAL_GPIO_Init+0x62>
 8002a90:	2404      	movs	r4, #4
 8002a92:	e750      	b.n	8002936 <HAL_GPIO_Init+0x62>
  }
}
 8002a94:	b003      	add	sp, #12
 8002a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002a98:	40010000 	.word	0x40010000
 8002a9c:	40010400 	.word	0x40010400
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	48000400 	.word	0x48000400

08002aa8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002aa8:	6903      	ldr	r3, [r0, #16]
 8002aaa:	4219      	tst	r1, r3
 8002aac:	d001      	beq.n	8002ab2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8002aae:	2001      	movs	r0, #1
 8002ab0:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002ab2:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8002ab4:	4770      	bx	lr

08002ab6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ab6:	b10a      	cbz	r2, 8002abc <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002ab8:	6181      	str	r1, [r0, #24]
 8002aba:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002abc:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ac0:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ac2:	ea01 0203 	and.w	r2, r1, r3
 8002ac6:	ea21 0103 	bic.w	r1, r1, r3
 8002aca:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002ace:	6181      	str	r1, [r0, #24]
}
 8002ad0:	4770      	bx	lr
	...

08002ad4 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002ad4:	2800      	cmp	r0, #0
 8002ad6:	d136      	bne.n	8002b46 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ad8:	4b3e      	ldr	r3, [pc, #248]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ae0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ae4:	d008      	beq.n	8002af8 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ae6:	4a3b      	ldr	r2, [pc, #236]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002ae8:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8002aec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002af0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002af4:	2000      	movs	r0, #0
 8002af6:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002af8:	4a36      	ldr	r2, [pc, #216]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002afa:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8002afe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b02:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b06:	6813      	ldr	r3, [r2, #0]
 8002b08:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b0c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b10:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b12:	4b31      	ldr	r3, [pc, #196]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	2232      	movs	r2, #50	; 0x32
 8002b18:	fb02 f303 	mul.w	r3, r2, r3
 8002b1c:	4a2f      	ldr	r2, [pc, #188]	; (8002bdc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	0c9b      	lsrs	r3, r3, #18
 8002b24:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b26:	e000      	b.n	8002b2a <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8002b28:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b2a:	4a2a      	ldr	r2, [pc, #168]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002b2c:	6952      	ldr	r2, [r2, #20]
 8002b2e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002b32:	d001      	beq.n	8002b38 <HAL_PWREx_ControlVoltageScaling+0x64>
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d1f7      	bne.n	8002b28 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b38:	4b26      	ldr	r3, [pc, #152]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002b3a:	695b      	ldr	r3, [r3, #20]
 8002b3c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002b40:	d144      	bne.n	8002bcc <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 8002b42:	2000      	movs	r0, #0
 8002b44:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b46:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002b4a:	d008      	beq.n	8002b5e <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b4c:	4a21      	ldr	r2, [pc, #132]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002b4e:	6813      	ldr	r3, [r2, #0]
 8002b50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b54:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b58:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8002b5a:	2000      	movs	r0, #0
 8002b5c:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b5e:	4b1d      	ldr	r3, [pc, #116]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b6a:	d008      	beq.n	8002b7e <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b6c:	4a19      	ldr	r2, [pc, #100]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002b6e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8002b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b76:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  return HAL_OK;
 8002b7a:	2000      	movs	r0, #0
 8002b7c:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b7e:	4a15      	ldr	r2, [pc, #84]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002b80:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8002b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b88:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b8c:	6813      	ldr	r3, [r2, #0]
 8002b8e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b96:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b98:	4b0f      	ldr	r3, [pc, #60]	; (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x104>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2232      	movs	r2, #50	; 0x32
 8002b9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ba2:	4a0e      	ldr	r2, [pc, #56]	; (8002bdc <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002ba4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba8:	0c9b      	lsrs	r3, r3, #18
 8002baa:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bac:	e000      	b.n	8002bb0 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8002bae:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bb0:	4a08      	ldr	r2, [pc, #32]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002bb2:	6952      	ldr	r2, [r2, #20]
 8002bb4:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002bb8:	d001      	beq.n	8002bbe <HAL_PWREx_ControlVoltageScaling+0xea>
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d1f7      	bne.n	8002bae <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bbe:	4b05      	ldr	r3, [pc, #20]	; (8002bd4 <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002bc0:	695b      	ldr	r3, [r3, #20]
 8002bc2:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002bc6:	d103      	bne.n	8002bd0 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8002bc8:	2000      	movs	r0, #0
 8002bca:	4770      	bx	lr
        return HAL_TIMEOUT;
 8002bcc:	2003      	movs	r0, #3
 8002bce:	4770      	bx	lr
        return HAL_TIMEOUT;
 8002bd0:	2003      	movs	r0, #3
}
 8002bd2:	4770      	bx	lr
 8002bd4:	40007000 	.word	0x40007000
 8002bd8:	20000008 	.word	0x20000008
 8002bdc:	431bde83 	.word	0x431bde83

08002be0 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002be0:	4a02      	ldr	r2, [pc, #8]	; (8002bec <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 8002be2:	6893      	ldr	r3, [r2, #8]
 8002be4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002be8:	6093      	str	r3, [r2, #8]
}
 8002bea:	4770      	bx	lr
 8002bec:	40007000 	.word	0x40007000

08002bf0 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002bf0:	4b12      	ldr	r3, [pc, #72]	; (8002c3c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8002bf2:	68da      	ldr	r2, [r3, #12]
 8002bf4:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002bf8:	68d8      	ldr	r0, [r3, #12]
 8002bfa:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8002bfe:	1c43      	adds	r3, r0, #1

  switch (pllsource)
 8002c00:	2a03      	cmp	r2, #3
 8002c02:	d011      	beq.n	8002c28 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c04:	480e      	ldr	r0, [pc, #56]	; (8002c40 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 8002c06:	fbb0 f0f3 	udiv	r0, r0, r3
 8002c0a:	4b0c      	ldr	r3, [pc, #48]	; (8002c3c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8002c12:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002c16:	4b09      	ldr	r3, [pc, #36]	; (8002c3c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8002c1e:	3301      	adds	r3, #1
 8002c20:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 8002c22:	fbb0 f0f3 	udiv	r0, r0, r3
 8002c26:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002c28:	4806      	ldr	r0, [pc, #24]	; (8002c44 <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8002c2a:	fbb0 f0f3 	udiv	r0, r0, r3
 8002c2e:	4b03      	ldr	r3, [pc, #12]	; (8002c3c <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8002c36:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8002c3a:	e7ec      	b.n	8002c16 <RCC_GetSysClockFreqFromPLLSource+0x26>
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	00f42400 	.word	0x00f42400
 8002c44:	007a1200 	.word	0x007a1200

08002c48 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002c48:	2800      	cmp	r0, #0
 8002c4a:	f000 824f 	beq.w	80030ec <HAL_RCC_OscConfig+0x4a4>
{
 8002c4e:	b570      	push	{r4, r5, r6, lr}
 8002c50:	b082      	sub	sp, #8
 8002c52:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c54:	6803      	ldr	r3, [r0, #0]
 8002c56:	f013 0f01 	tst.w	r3, #1
 8002c5a:	d037      	beq.n	8002ccc <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c5c:	4aa4      	ldr	r2, [pc, #656]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002c5e:	6893      	ldr	r3, [r2, #8]
 8002c60:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c64:	68d2      	ldr	r2, [r2, #12]
 8002c66:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002c6a:	2b0c      	cmp	r3, #12
 8002c6c:	d023      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x6e>
 8002c6e:	2b08      	cmp	r3, #8
 8002c70:	d023      	beq.n	8002cba <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c72:	6863      	ldr	r3, [r4, #4]
 8002c74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c78:	d04e      	beq.n	8002d18 <HAL_RCC_OscConfig+0xd0>
 8002c7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c7e:	d051      	beq.n	8002d24 <HAL_RCC_OscConfig+0xdc>
 8002c80:	4b9b      	ldr	r3, [pc, #620]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002c88:	601a      	str	r2, [r3, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c90:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c92:	6863      	ldr	r3, [r4, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d052      	beq.n	8002d3e <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 8002c98:	f7fe fc28 	bl	80014ec <HAL_GetTick>
 8002c9c:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c9e:	4b94      	ldr	r3, [pc, #592]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002ca6:	d111      	bne.n	8002ccc <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ca8:	f7fe fc20 	bl	80014ec <HAL_GetTick>
 8002cac:	1b40      	subs	r0, r0, r5
 8002cae:	2864      	cmp	r0, #100	; 0x64
 8002cb0:	d9f5      	bls.n	8002c9e <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8002cb2:	2003      	movs	r0, #3
 8002cb4:	e223      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002cb6:	2a03      	cmp	r2, #3
 8002cb8:	d1d9      	bne.n	8002c6e <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cba:	4b8d      	ldr	r3, [pc, #564]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002cc2:	d003      	beq.n	8002ccc <HAL_RCC_OscConfig+0x84>
 8002cc4:	6863      	ldr	r3, [r4, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	f000 8212 	beq.w	80030f0 <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ccc:	6823      	ldr	r3, [r4, #0]
 8002cce:	f013 0f02 	tst.w	r3, #2
 8002cd2:	d05d      	beq.n	8002d90 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cd4:	4a86      	ldr	r2, [pc, #536]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002cd6:	6893      	ldr	r3, [r2, #8]
 8002cd8:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cdc:	68d2      	ldr	r2, [r2, #12]
 8002cde:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002ce2:	2b0c      	cmp	r3, #12
 8002ce4:	d03a      	beq.n	8002d5c <HAL_RCC_OscConfig+0x114>
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d03a      	beq.n	8002d60 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cea:	68e3      	ldr	r3, [r4, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d075      	beq.n	8002ddc <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8002cf0:	4a7f      	ldr	r2, [pc, #508]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002cf2:	6813      	ldr	r3, [r2, #0]
 8002cf4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002cfa:	f7fe fbf7 	bl	80014ec <HAL_GetTick>
 8002cfe:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d00:	4b7b      	ldr	r3, [pc, #492]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002d08:	d15f      	bne.n	8002dca <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d0a:	f7fe fbef 	bl	80014ec <HAL_GetTick>
 8002d0e:	1b40      	subs	r0, r0, r5
 8002d10:	2802      	cmp	r0, #2
 8002d12:	d9f5      	bls.n	8002d00 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 8002d14:	2003      	movs	r0, #3
 8002d16:	e1f2      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d18:	4a75      	ldr	r2, [pc, #468]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002d1a:	6813      	ldr	r3, [r2, #0]
 8002d1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d20:	6013      	str	r3, [r2, #0]
 8002d22:	e7b6      	b.n	8002c92 <HAL_RCC_OscConfig+0x4a>
 8002d24:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d28:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002d2c:	681a      	ldr	r2, [r3, #0]
 8002d2e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	e7a9      	b.n	8002c92 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8002d3e:	f7fe fbd5 	bl	80014ec <HAL_GetTick>
 8002d42:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d44:	4b6a      	ldr	r3, [pc, #424]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d4c:	d0be      	beq.n	8002ccc <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d4e:	f7fe fbcd 	bl	80014ec <HAL_GetTick>
 8002d52:	1b40      	subs	r0, r0, r5
 8002d54:	2864      	cmp	r0, #100	; 0x64
 8002d56:	d9f5      	bls.n	8002d44 <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 8002d58:	2003      	movs	r0, #3
 8002d5a:	e1d0      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002d5c:	2a02      	cmp	r2, #2
 8002d5e:	d1c2      	bne.n	8002ce6 <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d60:	4b63      	ldr	r3, [pc, #396]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002d68:	d003      	beq.n	8002d72 <HAL_RCC_OscConfig+0x12a>
 8002d6a:	68e3      	ldr	r3, [r4, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 81c1 	beq.w	80030f4 <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d72:	4a5f      	ldr	r2, [pc, #380]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002d74:	6853      	ldr	r3, [r2, #4]
 8002d76:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002d7a:	6921      	ldr	r1, [r4, #16]
 8002d7c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002d80:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002d82:	4b5c      	ldr	r3, [pc, #368]	; (8002ef4 <HAL_RCC_OscConfig+0x2ac>)
 8002d84:	6818      	ldr	r0, [r3, #0]
 8002d86:	f7fe fb6d 	bl	8001464 <HAL_InitTick>
 8002d8a:	2800      	cmp	r0, #0
 8002d8c:	f040 81b4 	bne.w	80030f8 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d90:	6823      	ldr	r3, [r4, #0]
 8002d92:	f013 0f08 	tst.w	r3, #8
 8002d96:	d04c      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002d98:	6963      	ldr	r3, [r4, #20]
 8002d9a:	b39b      	cbz	r3, 8002e04 <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 8002d9c:	4a54      	ldr	r2, [pc, #336]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002d9e:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002da2:	f043 0301 	orr.w	r3, r3, #1
 8002da6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002daa:	f7fe fb9f 	bl	80014ec <HAL_GetTick>
 8002dae:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002db0:	4b4f      	ldr	r3, [pc, #316]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002db2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002db6:	f013 0f02 	tst.w	r3, #2
 8002dba:	d13a      	bne.n	8002e32 <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dbc:	f7fe fb96 	bl	80014ec <HAL_GetTick>
 8002dc0:	1b40      	subs	r0, r0, r5
 8002dc2:	2802      	cmp	r0, #2
 8002dc4:	d9f4      	bls.n	8002db0 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 8002dc6:	2003      	movs	r0, #3
 8002dc8:	e199      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dca:	4a49      	ldr	r2, [pc, #292]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002dcc:	6853      	ldr	r3, [r2, #4]
 8002dce:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002dd2:	6921      	ldr	r1, [r4, #16]
 8002dd4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002dd8:	6053      	str	r3, [r2, #4]
 8002dda:	e7d9      	b.n	8002d90 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8002ddc:	4a44      	ldr	r2, [pc, #272]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002dde:	6813      	ldr	r3, [r2, #0]
 8002de0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002de4:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002de6:	f7fe fb81 	bl	80014ec <HAL_GetTick>
 8002dea:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002dec:	4b40      	ldr	r3, [pc, #256]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002df4:	d0cc      	beq.n	8002d90 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002df6:	f7fe fb79 	bl	80014ec <HAL_GetTick>
 8002dfa:	1b40      	subs	r0, r0, r5
 8002dfc:	2802      	cmp	r0, #2
 8002dfe:	d9f5      	bls.n	8002dec <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8002e00:	2003      	movs	r0, #3
 8002e02:	e17c      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 8002e04:	4a3a      	ldr	r2, [pc, #232]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002e06:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002e0a:	f023 0301 	bic.w	r3, r3, #1
 8002e0e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002e12:	f7fe fb6b 	bl	80014ec <HAL_GetTick>
 8002e16:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002e18:	4b35      	ldr	r3, [pc, #212]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002e1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002e1e:	f013 0f02 	tst.w	r3, #2
 8002e22:	d006      	beq.n	8002e32 <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e24:	f7fe fb62 	bl	80014ec <HAL_GetTick>
 8002e28:	1b40      	subs	r0, r0, r5
 8002e2a:	2802      	cmp	r0, #2
 8002e2c:	d9f4      	bls.n	8002e18 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8002e2e:	2003      	movs	r0, #3
 8002e30:	e165      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e32:	6823      	ldr	r3, [r4, #0]
 8002e34:	f013 0f04 	tst.w	r3, #4
 8002e38:	f000 8081 	beq.w	8002f3e <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002e3c:	4b2c      	ldr	r3, [pc, #176]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002e3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e40:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8002e44:	d136      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e46:	4b2a      	ldr	r3, [pc, #168]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002e48:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002e4a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002e4e:	659a      	str	r2, [r3, #88]	; 0x58
 8002e50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e56:	9301      	str	r3, [sp, #4]
 8002e58:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002e5a:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002e5c:	4b26      	ldr	r3, [pc, #152]	; (8002ef8 <HAL_RCC_OscConfig+0x2b0>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002e64:	d028      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e66:	68a3      	ldr	r3, [r4, #8]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d039      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x298>
 8002e6c:	2b05      	cmp	r3, #5
 8002e6e:	d045      	beq.n	8002efc <HAL_RCC_OscConfig+0x2b4>
 8002e70:	4b1f      	ldr	r3, [pc, #124]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002e72:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002e76:	f022 0201 	bic.w	r2, r2, #1
 8002e7a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002e7e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002e82:	f022 0204 	bic.w	r2, r2, #4
 8002e86:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e8a:	68a3      	ldr	r3, [r4, #8]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d043      	beq.n	8002f18 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 8002e90:	f7fe fb2c 	bl	80014ec <HAL_GetTick>
 8002e94:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e96:	4b16      	ldr	r3, [pc, #88]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e9c:	f013 0f02 	tst.w	r3, #2
 8002ea0:	d14c      	bne.n	8002f3c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea2:	f7fe fb23 	bl	80014ec <HAL_GetTick>
 8002ea6:	1b80      	subs	r0, r0, r6
 8002ea8:	f241 3388 	movw	r3, #5000	; 0x1388
 8002eac:	4298      	cmp	r0, r3
 8002eae:	d9f2      	bls.n	8002e96 <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8002eb0:	2003      	movs	r0, #3
 8002eb2:	e124      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 8002eb4:	2500      	movs	r5, #0
 8002eb6:	e7d1      	b.n	8002e5c <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002eb8:	4a0f      	ldr	r2, [pc, #60]	; (8002ef8 <HAL_RCC_OscConfig+0x2b0>)
 8002eba:	6813      	ldr	r3, [r2, #0]
 8002ebc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ec0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8002ec2:	f7fe fb13 	bl	80014ec <HAL_GetTick>
 8002ec6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	; (8002ef8 <HAL_RCC_OscConfig+0x2b0>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ed0:	d1c9      	bne.n	8002e66 <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ed2:	f7fe fb0b 	bl	80014ec <HAL_GetTick>
 8002ed6:	1b80      	subs	r0, r0, r6
 8002ed8:	2802      	cmp	r0, #2
 8002eda:	d9f5      	bls.n	8002ec8 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8002edc:	2003      	movs	r0, #3
 8002ede:	e10e      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ee0:	4a03      	ldr	r2, [pc, #12]	; (8002ef0 <HAL_RCC_OscConfig+0x2a8>)
 8002ee2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002ee6:	f043 0301 	orr.w	r3, r3, #1
 8002eea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002eee:	e7cc      	b.n	8002e8a <HAL_RCC_OscConfig+0x242>
 8002ef0:	40021000 	.word	0x40021000
 8002ef4:	20000010 	.word	0x20000010
 8002ef8:	40007000 	.word	0x40007000
 8002efc:	4b88      	ldr	r3, [pc, #544]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002efe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f02:	f042 0204 	orr.w	r2, r2, #4
 8002f06:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002f0a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002f0e:	f042 0201 	orr.w	r2, r2, #1
 8002f12:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8002f16:	e7b8      	b.n	8002e8a <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8002f18:	f7fe fae8 	bl	80014ec <HAL_GetTick>
 8002f1c:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002f1e:	4b80      	ldr	r3, [pc, #512]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002f20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f24:	f013 0f02 	tst.w	r3, #2
 8002f28:	d008      	beq.n	8002f3c <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f2a:	f7fe fadf 	bl	80014ec <HAL_GetTick>
 8002f2e:	1b80      	subs	r0, r0, r6
 8002f30:	f241 3388 	movw	r3, #5000	; 0x1388
 8002f34:	4298      	cmp	r0, r3
 8002f36:	d9f2      	bls.n	8002f1e <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8002f38:	2003      	movs	r0, #3
 8002f3a:	e0e0      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
    if (pwrclkchanged == SET)
 8002f3c:	b9e5      	cbnz	r5, 8002f78 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002f3e:	6823      	ldr	r3, [r4, #0]
 8002f40:	f013 0f20 	tst.w	r3, #32
 8002f44:	d035      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002f46:	69a3      	ldr	r3, [r4, #24]
 8002f48:	b1e3      	cbz	r3, 8002f84 <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 8002f4a:	4a75      	ldr	r2, [pc, #468]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002f4c:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8002f58:	f7fe fac8 	bl	80014ec <HAL_GetTick>
 8002f5c:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002f5e:	4b70      	ldr	r3, [pc, #448]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002f60:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f64:	f013 0f02 	tst.w	r3, #2
 8002f68:	d123      	bne.n	8002fb2 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f6a:	f7fe fabf 	bl	80014ec <HAL_GetTick>
 8002f6e:	1b40      	subs	r0, r0, r5
 8002f70:	2802      	cmp	r0, #2
 8002f72:	d9f4      	bls.n	8002f5e <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8002f74:	2003      	movs	r0, #3
 8002f76:	e0c2      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f78:	4a69      	ldr	r2, [pc, #420]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002f7a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8002f7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f80:	6593      	str	r3, [r2, #88]	; 0x58
 8002f82:	e7dc      	b.n	8002f3e <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 8002f84:	4a66      	ldr	r2, [pc, #408]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002f86:	f8d2 3098 	ldr.w	r3, [r2, #152]	; 0x98
 8002f8a:	f023 0301 	bic.w	r3, r3, #1
 8002f8e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
      tickstart = HAL_GetTick();
 8002f92:	f7fe faab 	bl	80014ec <HAL_GetTick>
 8002f96:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f98:	4b61      	ldr	r3, [pc, #388]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002f9a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002f9e:	f013 0f02 	tst.w	r3, #2
 8002fa2:	d006      	beq.n	8002fb2 <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002fa4:	f7fe faa2 	bl	80014ec <HAL_GetTick>
 8002fa8:	1b40      	subs	r0, r0, r5
 8002faa:	2802      	cmp	r0, #2
 8002fac:	d9f4      	bls.n	8002f98 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8002fae:	2003      	movs	r0, #3
 8002fb0:	e0a5      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002fb2:	69e3      	ldr	r3, [r4, #28]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	f000 80a1 	beq.w	80030fc <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fba:	4a59      	ldr	r2, [pc, #356]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002fbc:	6892      	ldr	r2, [r2, #8]
 8002fbe:	f002 020c 	and.w	r2, r2, #12
 8002fc2:	2a0c      	cmp	r2, #12
 8002fc4:	d064      	beq.n	8003090 <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d013      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8002fca:	4a55      	ldr	r2, [pc, #340]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002fcc:	6813      	ldr	r3, [r2, #0]
 8002fce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002fd2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002fd4:	f7fe fa8a 	bl	80014ec <HAL_GetTick>
 8002fd8:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fda:	4b51      	ldr	r3, [pc, #324]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002fe2:	d04e      	beq.n	8003082 <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fe4:	f7fe fa82 	bl	80014ec <HAL_GetTick>
 8002fe8:	1b00      	subs	r0, r0, r4
 8002fea:	2802      	cmp	r0, #2
 8002fec:	d9f5      	bls.n	8002fda <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8002fee:	2003      	movs	r0, #3
 8002ff0:	e085      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 8002ff2:	4a4b      	ldr	r2, [pc, #300]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8002ff4:	6813      	ldr	r3, [r2, #0]
 8002ff6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ffa:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002ffc:	f7fe fa76 	bl	80014ec <HAL_GetTick>
 8003000:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003002:	4b47      	ldr	r3, [pc, #284]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800300a:	d006      	beq.n	800301a <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800300c:	f7fe fa6e 	bl	80014ec <HAL_GetTick>
 8003010:	1b40      	subs	r0, r0, r5
 8003012:	2802      	cmp	r0, #2
 8003014:	d9f5      	bls.n	8003002 <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 8003016:	2003      	movs	r0, #3
 8003018:	e071      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800301a:	4a41      	ldr	r2, [pc, #260]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 800301c:	68d3      	ldr	r3, [r2, #12]
 800301e:	4941      	ldr	r1, [pc, #260]	; (8003124 <HAL_RCC_OscConfig+0x4dc>)
 8003020:	4019      	ands	r1, r3
 8003022:	6a23      	ldr	r3, [r4, #32]
 8003024:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003026:	3801      	subs	r0, #1
 8003028:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 800302c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800302e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8003032:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003034:	0840      	lsrs	r0, r0, #1
 8003036:	3801      	subs	r0, #1
 8003038:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 800303c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800303e:	0840      	lsrs	r0, r0, #1
 8003040:	3801      	subs	r0, #1
 8003042:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8003046:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003048:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 800304c:	430b      	orrs	r3, r1
 800304e:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 8003050:	6813      	ldr	r3, [r2, #0]
 8003052:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003056:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003058:	68d3      	ldr	r3, [r2, #12]
 800305a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800305e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8003060:	f7fe fa44 	bl	80014ec <HAL_GetTick>
 8003064:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003066:	4b2e      	ldr	r3, [pc, #184]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800306e:	d106      	bne.n	800307e <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003070:	f7fe fa3c 	bl	80014ec <HAL_GetTick>
 8003074:	1b00      	subs	r0, r0, r4
 8003076:	2802      	cmp	r0, #2
 8003078:	d9f5      	bls.n	8003066 <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 800307a:	2003      	movs	r0, #3
 800307c:	e03f      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 800307e:	2000      	movs	r0, #0
 8003080:	e03d      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003082:	4a27      	ldr	r2, [pc, #156]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8003084:	68d1      	ldr	r1, [r2, #12]
 8003086:	4b28      	ldr	r3, [pc, #160]	; (8003128 <HAL_RCC_OscConfig+0x4e0>)
 8003088:	400b      	ands	r3, r1
 800308a:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 800308c:	2000      	movs	r0, #0
 800308e:	e036      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003090:	2b01      	cmp	r3, #1
 8003092:	d036      	beq.n	8003102 <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 8003094:	4b22      	ldr	r3, [pc, #136]	; (8003120 <HAL_RCC_OscConfig+0x4d8>)
 8003096:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003098:	f003 0103 	and.w	r1, r3, #3
 800309c:	6a22      	ldr	r2, [r4, #32]
 800309e:	4291      	cmp	r1, r2
 80030a0:	d131      	bne.n	8003106 <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030a2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80030a6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80030a8:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030aa:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80030ae:	d12c      	bne.n	800310a <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80030b0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80030b4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030b6:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80030ba:	d128      	bne.n	800310e <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030bc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80030c0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80030c2:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80030c6:	d124      	bne.n	8003112 <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030c8:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80030cc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80030ce:	0852      	lsrs	r2, r2, #1
 80030d0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030d2:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80030d6:	d11e      	bne.n	8003116 <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030d8:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80030dc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80030de:	0852      	lsrs	r2, r2, #1
 80030e0:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030e2:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80030e6:	d118      	bne.n	800311a <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 80030e8:	2000      	movs	r0, #0
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 80030ec:	2001      	movs	r0, #1
}
 80030ee:	4770      	bx	lr
        return HAL_ERROR;
 80030f0:	2001      	movs	r0, #1
 80030f2:	e004      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 80030f4:	2001      	movs	r0, #1
 80030f6:	e002      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 80030f8:	2001      	movs	r0, #1
 80030fa:	e000      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 80030fc:	2000      	movs	r0, #0
}
 80030fe:	b002      	add	sp, #8
 8003100:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8003102:	2001      	movs	r0, #1
 8003104:	e7fb      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 8003106:	2001      	movs	r0, #1
 8003108:	e7f9      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
 800310a:	2001      	movs	r0, #1
 800310c:	e7f7      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
 800310e:	2001      	movs	r0, #1
 8003110:	e7f5      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
 8003112:	2001      	movs	r0, #1
 8003114:	e7f3      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
 8003116:	2001      	movs	r0, #1
 8003118:	e7f1      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
 800311a:	2001      	movs	r0, #1
 800311c:	e7ef      	b.n	80030fe <HAL_RCC_OscConfig+0x4b6>
 800311e:	bf00      	nop
 8003120:	40021000 	.word	0x40021000
 8003124:	019f800c 	.word	0x019f800c
 8003128:	feeefffc 	.word	0xfeeefffc

0800312c <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800312c:	4b1e      	ldr	r3, [pc, #120]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x7c>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 030c 	and.w	r3, r3, #12
 8003134:	2b04      	cmp	r3, #4
 8003136:	d033      	beq.n	80031a0 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003138:	4b1b      	ldr	r3, [pc, #108]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x7c>)
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f003 030c 	and.w	r3, r3, #12
 8003140:	2b08      	cmp	r3, #8
 8003142:	d02f      	beq.n	80031a4 <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003144:	4b18      	ldr	r3, [pc, #96]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f003 030c 	and.w	r3, r3, #12
 800314c:	2b0c      	cmp	r3, #12
 800314e:	d001      	beq.n	8003154 <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 8003150:	2000      	movs	r0, #0
}
 8003152:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003154:	4b14      	ldr	r3, [pc, #80]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003156:	68da      	ldr	r2, [r3, #12]
 8003158:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800315c:	68d8      	ldr	r0, [r3, #12]
 800315e:	f3c0 1003 	ubfx	r0, r0, #4, #4
 8003162:	1c43      	adds	r3, r0, #1
    switch (pllsource)
 8003164:	2a03      	cmp	r2, #3
 8003166:	d011      	beq.n	800318c <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003168:	4810      	ldr	r0, [pc, #64]	; (80031ac <HAL_RCC_GetSysClockFreq+0x80>)
 800316a:	fbb0 f0f3 	udiv	r0, r0, r3
 800316e:	4b0e      	ldr	r3, [pc, #56]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003170:	68db      	ldr	r3, [r3, #12]
 8003172:	f3c3 2306 	ubfx	r3, r3, #8, #7
 8003176:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800317a:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x7c>)
 800317c:	68db      	ldr	r3, [r3, #12]
 800317e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8003182:	3301      	adds	r3, #1
 8003184:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8003186:	fbb0 f0f3 	udiv	r0, r0, r3
 800318a:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800318c:	4808      	ldr	r0, [pc, #32]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x84>)
 800318e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003192:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003194:	68db      	ldr	r3, [r3, #12]
 8003196:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800319a:	fb03 f000 	mul.w	r0, r3, r0
      break;
 800319e:	e7ec      	b.n	800317a <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 80031a0:	4802      	ldr	r0, [pc, #8]	; (80031ac <HAL_RCC_GetSysClockFreq+0x80>)
 80031a2:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80031a4:	4802      	ldr	r0, [pc, #8]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x84>)
 80031a6:	4770      	bx	lr
 80031a8:	40021000 	.word	0x40021000
 80031ac:	00f42400 	.word	0x00f42400
 80031b0:	007a1200 	.word	0x007a1200

080031b4 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 80031b4:	2800      	cmp	r0, #0
 80031b6:	f000 80e6 	beq.w	8003386 <HAL_RCC_ClockConfig+0x1d2>
{
 80031ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031bc:	460c      	mov	r4, r1
 80031be:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80031c0:	4b74      	ldr	r3, [pc, #464]	; (8003394 <HAL_RCC_ClockConfig+0x1e0>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 030f 	and.w	r3, r3, #15
 80031c8:	428b      	cmp	r3, r1
 80031ca:	d20b      	bcs.n	80031e4 <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031cc:	4a71      	ldr	r2, [pc, #452]	; (8003394 <HAL_RCC_ClockConfig+0x1e0>)
 80031ce:	6813      	ldr	r3, [r2, #0]
 80031d0:	f023 030f 	bic.w	r3, r3, #15
 80031d4:	430b      	orrs	r3, r1
 80031d6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80031d8:	6813      	ldr	r3, [r2, #0]
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	428b      	cmp	r3, r1
 80031e0:	f040 80d3 	bne.w	800338a <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031e4:	682e      	ldr	r6, [r5, #0]
 80031e6:	f016 0601 	ands.w	r6, r6, #1
 80031ea:	d05f      	beq.n	80032ac <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80031ec:	686b      	ldr	r3, [r5, #4]
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d02f      	beq.n	8003252 <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031f2:	2b02      	cmp	r3, #2
 80031f4:	d04d      	beq.n	8003292 <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031f6:	4b68      	ldr	r3, [pc, #416]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80031fe:	f000 80c6 	beq.w	800338e <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003202:	f7ff ff93 	bl	800312c <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 8003206:	4b65      	ldr	r3, [pc, #404]	; (800339c <HAL_RCC_ClockConfig+0x1e8>)
 8003208:	4298      	cmp	r0, r3
 800320a:	d94d      	bls.n	80032a8 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800320c:	4a62      	ldr	r2, [pc, #392]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 800320e:	6893      	ldr	r3, [r2, #8]
 8003210:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003218:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800321a:	2680      	movs	r6, #128	; 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800321c:	4a5e      	ldr	r2, [pc, #376]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 800321e:	6893      	ldr	r3, [r2, #8]
 8003220:	f023 0303 	bic.w	r3, r3, #3
 8003224:	6869      	ldr	r1, [r5, #4]
 8003226:	430b      	orrs	r3, r1
 8003228:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800322a:	f7fe f95f 	bl	80014ec <HAL_GetTick>
 800322e:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003230:	4b59      	ldr	r3, [pc, #356]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f003 030c 	and.w	r3, r3, #12
 8003238:	686a      	ldr	r2, [r5, #4]
 800323a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800323e:	d035      	beq.n	80032ac <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003240:	f7fe f954 	bl	80014ec <HAL_GetTick>
 8003244:	1bc0      	subs	r0, r0, r7
 8003246:	f241 3388 	movw	r3, #5000	; 0x1388
 800324a:	4298      	cmp	r0, r3
 800324c:	d9f0      	bls.n	8003230 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 800324e:	2003      	movs	r0, #3
 8003250:	e078      	b.n	8003344 <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003252:	4b51      	ldr	r3, [pc, #324]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800325a:	d101      	bne.n	8003260 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 800325c:	2001      	movs	r0, #1
 800325e:	e071      	b.n	8003344 <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003260:	f7ff fcc6 	bl	8002bf0 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 8003264:	4b4d      	ldr	r3, [pc, #308]	; (800339c <HAL_RCC_ClockConfig+0x1e8>)
 8003266:	4298      	cmp	r0, r3
 8003268:	d91a      	bls.n	80032a0 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800326a:	4b4b      	ldr	r3, [pc, #300]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 8003272:	d005      	beq.n	8003280 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003274:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003276:	f016 0602 	ands.w	r6, r6, #2
 800327a:	d0cf      	beq.n	800321c <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800327c:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800327e:	b98b      	cbnz	r3, 80032a4 <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003280:	4a45      	ldr	r2, [pc, #276]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 8003282:	6893      	ldr	r3, [r2, #8]
 8003284:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003288:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800328c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800328e:	2680      	movs	r6, #128	; 0x80
 8003290:	e7c4      	b.n	800321c <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003292:	4b41      	ldr	r3, [pc, #260]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800329a:	d1b2      	bne.n	8003202 <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 800329c:	2001      	movs	r0, #1
 800329e:	e051      	b.n	8003344 <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80032a0:	2600      	movs	r6, #0
 80032a2:	e7bb      	b.n	800321c <HAL_RCC_ClockConfig+0x68>
 80032a4:	2600      	movs	r6, #0
 80032a6:	e7b9      	b.n	800321c <HAL_RCC_ClockConfig+0x68>
 80032a8:	2600      	movs	r6, #0
 80032aa:	e7b7      	b.n	800321c <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032ac:	682b      	ldr	r3, [r5, #0]
 80032ae:	f013 0f02 	tst.w	r3, #2
 80032b2:	d048      	beq.n	8003346 <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032b4:	f013 0f04 	tst.w	r3, #4
 80032b8:	d004      	beq.n	80032c4 <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80032ba:	4a37      	ldr	r2, [pc, #220]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 80032bc:	6893      	ldr	r3, [r2, #8]
 80032be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80032c2:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032c4:	682b      	ldr	r3, [r5, #0]
 80032c6:	f013 0f08 	tst.w	r3, #8
 80032ca:	d006      	beq.n	80032da <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80032cc:	4a32      	ldr	r2, [pc, #200]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 80032ce:	6893      	ldr	r3, [r2, #8]
 80032d0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80032d4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80032d8:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032da:	4a2f      	ldr	r2, [pc, #188]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 80032dc:	6893      	ldr	r3, [r2, #8]
 80032de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80032e2:	68a9      	ldr	r1, [r5, #8]
 80032e4:	430b      	orrs	r3, r1
 80032e6:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032e8:	4b2a      	ldr	r3, [pc, #168]	; (8003394 <HAL_RCC_ClockConfig+0x1e0>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 030f 	and.w	r3, r3, #15
 80032f0:	42a3      	cmp	r3, r4
 80032f2:	d830      	bhi.n	8003356 <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f4:	682b      	ldr	r3, [r5, #0]
 80032f6:	f013 0f04 	tst.w	r3, #4
 80032fa:	d006      	beq.n	800330a <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032fc:	4a26      	ldr	r2, [pc, #152]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 80032fe:	6893      	ldr	r3, [r2, #8]
 8003300:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003304:	68e9      	ldr	r1, [r5, #12]
 8003306:	430b      	orrs	r3, r1
 8003308:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800330a:	682b      	ldr	r3, [r5, #0]
 800330c:	f013 0f08 	tst.w	r3, #8
 8003310:	d007      	beq.n	8003322 <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003312:	4a21      	ldr	r2, [pc, #132]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 8003314:	6893      	ldr	r3, [r2, #8]
 8003316:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 800331a:	6929      	ldr	r1, [r5, #16]
 800331c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003320:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003322:	f7ff ff03 	bl	800312c <HAL_RCC_GetSysClockFreq>
 8003326:	4b1c      	ldr	r3, [pc, #112]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800332e:	4a1c      	ldr	r2, [pc, #112]	; (80033a0 <HAL_RCC_ClockConfig+0x1ec>)
 8003330:	5cd3      	ldrb	r3, [r2, r3]
 8003332:	f003 031f 	and.w	r3, r3, #31
 8003336:	40d8      	lsrs	r0, r3
 8003338:	4b1a      	ldr	r3, [pc, #104]	; (80033a4 <HAL_RCC_ClockConfig+0x1f0>)
 800333a:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 800333c:	4b1a      	ldr	r3, [pc, #104]	; (80033a8 <HAL_RCC_ClockConfig+0x1f4>)
 800333e:	6818      	ldr	r0, [r3, #0]
 8003340:	f7fe f890 	bl	8001464 <HAL_InitTick>
}
 8003344:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 8003346:	2e80      	cmp	r6, #128	; 0x80
 8003348:	d1ce      	bne.n	80032e8 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800334a:	4a13      	ldr	r2, [pc, #76]	; (8003398 <HAL_RCC_ClockConfig+0x1e4>)
 800334c:	6893      	ldr	r3, [r2, #8]
 800334e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003352:	6093      	str	r3, [r2, #8]
 8003354:	e7c8      	b.n	80032e8 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003356:	4a0f      	ldr	r2, [pc, #60]	; (8003394 <HAL_RCC_ClockConfig+0x1e0>)
 8003358:	6813      	ldr	r3, [r2, #0]
 800335a:	f023 030f 	bic.w	r3, r3, #15
 800335e:	4323      	orrs	r3, r4
 8003360:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003362:	f7fe f8c3 	bl	80014ec <HAL_GetTick>
 8003366:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003368:	4b0a      	ldr	r3, [pc, #40]	; (8003394 <HAL_RCC_ClockConfig+0x1e0>)
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 030f 	and.w	r3, r3, #15
 8003370:	42a3      	cmp	r3, r4
 8003372:	d0bf      	beq.n	80032f4 <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003374:	f7fe f8ba 	bl	80014ec <HAL_GetTick>
 8003378:	1b80      	subs	r0, r0, r6
 800337a:	f241 3388 	movw	r3, #5000	; 0x1388
 800337e:	4298      	cmp	r0, r3
 8003380:	d9f2      	bls.n	8003368 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8003382:	2003      	movs	r0, #3
 8003384:	e7de      	b.n	8003344 <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8003386:	2001      	movs	r0, #1
}
 8003388:	4770      	bx	lr
      return HAL_ERROR;
 800338a:	2001      	movs	r0, #1
 800338c:	e7da      	b.n	8003344 <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 800338e:	2001      	movs	r0, #1
 8003390:	e7d8      	b.n	8003344 <HAL_RCC_ClockConfig+0x190>
 8003392:	bf00      	nop
 8003394:	40022000 	.word	0x40022000
 8003398:	40021000 	.word	0x40021000
 800339c:	04c4b400 	.word	0x04c4b400
 80033a0:	080052e8 	.word	0x080052e8
 80033a4:	20000008 	.word	0x20000008
 80033a8:	20000010 	.word	0x20000010

080033ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80033ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033ae:	b083      	sub	sp, #12
 80033b0:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80033b2:	6803      	ldr	r3, [r0, #0]
 80033b4:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 80033b8:	d069      	beq.n	800348e <HAL_RCCEx_PeriphCLKConfig+0xe2>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033ba:	4bae      	ldr	r3, [pc, #696]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80033bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033be:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80033c2:	d11e      	bne.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033c4:	4bab      	ldr	r3, [pc, #684]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80033c6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80033c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80033cc:	659a      	str	r2, [r3, #88]	; 0x58
 80033ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033d4:	9301      	str	r3, [sp, #4]
 80033d6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80033d8:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033da:	4aa7      	ldr	r2, [pc, #668]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80033dc:	6813      	ldr	r3, [r2, #0]
 80033de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033e4:	f7fe f882 	bl	80014ec <HAL_GetTick>
 80033e8:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ea:	4ba3      	ldr	r3, [pc, #652]	; (8003678 <HAL_RCCEx_PeriphCLKConfig+0x2cc>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f413 7f80 	tst.w	r3, #256	; 0x100
 80033f2:	d108      	bne.n	8003406 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f4:	f7fe f87a 	bl	80014ec <HAL_GetTick>
 80033f8:	1b40      	subs	r0, r0, r5
 80033fa:	2802      	cmp	r0, #2
 80033fc:	d9f5      	bls.n	80033ea <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 80033fe:	2503      	movs	r5, #3
 8003400:	e002      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8003402:	2600      	movs	r6, #0
 8003404:	e7e9      	b.n	80033da <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003406:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8003408:	bb45      	cbnz	r5, 800345c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800340a:	4b9a      	ldr	r3, [pc, #616]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800340c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003410:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003414:	d015      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x96>
 8003416:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8003418:	429a      	cmp	r2, r3
 800341a:	d012      	beq.n	8003442 <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800341c:	4a95      	ldr	r2, [pc, #596]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800341e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003422:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003426:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 800342a:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800342e:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003432:	f8d2 1090 	ldr.w	r1, [r2, #144]	; 0x90
 8003436:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800343a:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800343e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003442:	f013 0f01 	tst.w	r3, #1
 8003446:	d110      	bne.n	800346a <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8003448:	b945      	cbnz	r5, 800345c <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800344a:	4a8a      	ldr	r2, [pc, #552]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800344c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003450:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003454:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8003456:	430b      	orrs	r3, r1
 8003458:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800345c:	b1c6      	cbz	r6, 8003490 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800345e:	4a85      	ldr	r2, [pc, #532]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003460:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8003462:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003466:	6593      	str	r3, [r2, #88]	; 0x58
 8003468:	e012      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0xe4>
        tickstart = HAL_GetTick();
 800346a:	f7fe f83f 	bl	80014ec <HAL_GetTick>
 800346e:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003470:	4b80      	ldr	r3, [pc, #512]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003472:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003476:	f013 0f02 	tst.w	r3, #2
 800347a:	d1e5      	bne.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800347c:	f7fe f836 	bl	80014ec <HAL_GetTick>
 8003480:	1bc0      	subs	r0, r0, r7
 8003482:	f241 3388 	movw	r3, #5000	; 0x1388
 8003486:	4298      	cmp	r0, r3
 8003488:	d9f2      	bls.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 800348a:	2503      	movs	r5, #3
 800348c:	e7dc      	b.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800348e:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003490:	6823      	ldr	r3, [r4, #0]
 8003492:	f013 0f01 	tst.w	r3, #1
 8003496:	d008      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003498:	4a76      	ldr	r2, [pc, #472]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800349a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800349e:	f023 0303 	bic.w	r3, r3, #3
 80034a2:	6861      	ldr	r1, [r4, #4]
 80034a4:	430b      	orrs	r3, r1
 80034a6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034aa:	6823      	ldr	r3, [r4, #0]
 80034ac:	f013 0f02 	tst.w	r3, #2
 80034b0:	d008      	beq.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034b2:	4a70      	ldr	r2, [pc, #448]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80034b4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80034b8:	f023 030c 	bic.w	r3, r3, #12
 80034bc:	68a1      	ldr	r1, [r4, #8]
 80034be:	430b      	orrs	r3, r1
 80034c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80034c4:	6823      	ldr	r3, [r4, #0]
 80034c6:	f013 0f04 	tst.w	r3, #4
 80034ca:	d008      	beq.n	80034de <HAL_RCCEx_PeriphCLKConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80034cc:	4a69      	ldr	r2, [pc, #420]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80034ce:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80034d2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80034d6:	68e1      	ldr	r1, [r4, #12]
 80034d8:	430b      	orrs	r3, r1
 80034da:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	f013 0f08 	tst.w	r3, #8
 80034e4:	d008      	beq.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80034e6:	4a63      	ldr	r2, [pc, #396]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80034e8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80034ec:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80034f0:	6921      	ldr	r1, [r4, #16]
 80034f2:	430b      	orrs	r3, r1
 80034f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80034f8:	6823      	ldr	r3, [r4, #0]
 80034fa:	f013 0f20 	tst.w	r3, #32
 80034fe:	d008      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003500:	4a5c      	ldr	r2, [pc, #368]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003502:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003506:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800350a:	6961      	ldr	r1, [r4, #20]
 800350c:	430b      	orrs	r3, r1
 800350e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003512:	6823      	ldr	r3, [r4, #0]
 8003514:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003518:	d008      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800351a:	4a56      	ldr	r2, [pc, #344]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800351c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003520:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003524:	69a1      	ldr	r1, [r4, #24]
 8003526:	430b      	orrs	r3, r1
 8003528:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800352c:	6823      	ldr	r3, [r4, #0]
 800352e:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003532:	d008      	beq.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003534:	4a4f      	ldr	r2, [pc, #316]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003536:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800353a:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800353e:	69e1      	ldr	r1, [r4, #28]
 8003540:	430b      	orrs	r3, r1
 8003542:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003546:	6823      	ldr	r3, [r4, #0]
 8003548:	f413 7f80 	tst.w	r3, #256	; 0x100
 800354c:	d008      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800354e:	4a49      	ldr	r2, [pc, #292]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003550:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003554:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003558:	6a21      	ldr	r1, [r4, #32]
 800355a:	430b      	orrs	r3, r1
 800355c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003560:	6823      	ldr	r3, [r4, #0]
 8003562:	f413 7f00 	tst.w	r3, #512	; 0x200
 8003566:	d008      	beq.n	800357a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003568:	4a42      	ldr	r2, [pc, #264]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800356a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800356e:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8003572:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003574:	430b      	orrs	r3, r1
 8003576:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800357a:	6823      	ldr	r3, [r4, #0]
 800357c:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8003580:	d00c      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003582:	4a3c      	ldr	r2, [pc, #240]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 8003584:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003588:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800358c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800358e:	430b      	orrs	r3, r1
 8003590:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003594:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003596:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800359a:	d057      	beq.n	800364c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800359c:	6823      	ldr	r3, [r4, #0]
 800359e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80035a2:	d00c      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x212>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80035a4:	4a33      	ldr	r2, [pc, #204]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035a6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80035aa:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80035ae:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80035b0:	430b      	orrs	r3, r1
 80035b2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80035b6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80035b8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035bc:	d04b      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80035be:	6823      	ldr	r3, [r4, #0]
 80035c0:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80035c4:	d00c      	beq.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80035c6:	4a2b      	ldr	r2, [pc, #172]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035c8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80035cc:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80035d0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80035d2:	430b      	orrs	r3, r1
 80035d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80035d8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80035da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035de:	d03f      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80035e0:	6823      	ldr	r3, [r4, #0]
 80035e2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80035e6:	d00c      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80035e8:	4a22      	ldr	r2, [pc, #136]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 80035ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80035ee:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 80035f2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80035f4:	430b      	orrs	r3, r1
 80035f6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80035fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003600:	d033      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0x2be>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003608:	d00c      	beq.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800360a:	4a1a      	ldr	r2, [pc, #104]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800360c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003610:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8003614:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8003616:	430b      	orrs	r3, r1
 8003618:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800361c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800361e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003622:	d02b      	beq.n	800367c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003624:	6823      	ldr	r3, [r4, #0]
 8003626:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800362a:	d00c      	beq.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800362c:	4a11      	ldr	r2, [pc, #68]	; (8003674 <HAL_RCCEx_PeriphCLKConfig+0x2c8>)
 800362e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8003632:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8003636:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003638:	430b      	orrs	r3, r1
 800363a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800363e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003640:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003644:	d01f      	beq.n	8003686 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  }

#endif /* QUADSPI */

  return status;
}
 8003646:	4628      	mov	r0, r5
 8003648:	b003      	add	sp, #12
 800364a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800364c:	68d3      	ldr	r3, [r2, #12]
 800364e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003652:	60d3      	str	r3, [r2, #12]
 8003654:	e7a2      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x1f0>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003656:	68d3      	ldr	r3, [r2, #12]
 8003658:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800365c:	60d3      	str	r3, [r2, #12]
 800365e:	e7ae      	b.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x212>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003660:	68d3      	ldr	r3, [r2, #12]
 8003662:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003666:	60d3      	str	r3, [r2, #12]
 8003668:	e7ba      	b.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0x234>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800366a:	68d3      	ldr	r3, [r2, #12]
 800366c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003670:	60d3      	str	r3, [r2, #12]
 8003672:	e7c6      	b.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x256>
 8003674:	40021000 	.word	0x40021000
 8003678:	40007000 	.word	0x40007000
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800367c:	68d3      	ldr	r3, [r2, #12]
 800367e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003682:	60d3      	str	r3, [r2, #12]
 8003684:	e7ce      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x278>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003686:	68d3      	ldr	r3, [r2, #12]
 8003688:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800368c:	60d3      	str	r3, [r2, #12]
 800368e:	e7da      	b.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x29a>

08003690 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003690:	2800      	cmp	r0, #0
 8003692:	d06f      	beq.n	8003774 <HAL_SPI_Init+0xe4>
{
 8003694:	b510      	push	{r4, lr}
 8003696:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003698:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800369a:	b933      	cbnz	r3, 80036aa <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800369c:	6843      	ldr	r3, [r0, #4]
 800369e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036a2:	d005      	beq.n	80036b0 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80036a4:	2300      	movs	r3, #0
 80036a6:	61c3      	str	r3, [r0, #28]
 80036a8:	e002      	b.n	80036b0 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80036aa:	2300      	movs	r3, #0
 80036ac:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80036ae:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036b0:	2300      	movs	r3, #0
 80036b2:	62a3      	str	r3, [r4, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80036b4:	f894 305d 	ldrb.w	r3, [r4, #93]	; 0x5d
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d052      	beq.n	8003762 <HAL_SPI_Init+0xd2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80036bc:	2302      	movs	r3, #2
 80036be:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80036c2:	6822      	ldr	r2, [r4, #0]
 80036c4:	6813      	ldr	r3, [r2, #0]
 80036c6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036ca:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80036cc:	68e3      	ldr	r3, [r4, #12]
 80036ce:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80036d2:	d94c      	bls.n	800376e <HAL_SPI_Init+0xde>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80036d4:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80036d6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80036da:	d004      	beq.n	80036e6 <HAL_SPI_Init+0x56>
 80036dc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80036e0:	d001      	beq.n	80036e6 <HAL_SPI_Init+0x56>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80036e2:	2300      	movs	r3, #0
 80036e4:	62a3      	str	r3, [r4, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036e6:	6863      	ldr	r3, [r4, #4]
 80036e8:	f403 7382 	and.w	r3, r3, #260	; 0x104
 80036ec:	68a1      	ldr	r1, [r4, #8]
 80036ee:	f401 4104 	and.w	r1, r1, #33792	; 0x8400
 80036f2:	430b      	orrs	r3, r1
 80036f4:	6921      	ldr	r1, [r4, #16]
 80036f6:	f001 0102 	and.w	r1, r1, #2
 80036fa:	430b      	orrs	r3, r1
 80036fc:	6961      	ldr	r1, [r4, #20]
 80036fe:	f001 0101 	and.w	r1, r1, #1
 8003702:	430b      	orrs	r3, r1
 8003704:	69a1      	ldr	r1, [r4, #24]
 8003706:	f401 7100 	and.w	r1, r1, #512	; 0x200
 800370a:	430b      	orrs	r3, r1
 800370c:	69e1      	ldr	r1, [r4, #28]
 800370e:	f001 0138 	and.w	r1, r1, #56	; 0x38
 8003712:	430b      	orrs	r3, r1
 8003714:	6a21      	ldr	r1, [r4, #32]
 8003716:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800371a:	430b      	orrs	r3, r1
 800371c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800371e:	f401 5100 	and.w	r1, r1, #8192	; 0x2000
 8003722:	6820      	ldr	r0, [r4, #0]
 8003724:	430b      	orrs	r3, r1
 8003726:	6003      	str	r3, [r0, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003728:	8b63      	ldrh	r3, [r4, #26]
 800372a:	f003 0304 	and.w	r3, r3, #4
 800372e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003730:	f001 0110 	and.w	r1, r1, #16
 8003734:	430b      	orrs	r3, r1
 8003736:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003738:	f001 0108 	and.w	r1, r1, #8
 800373c:	430b      	orrs	r3, r1
 800373e:	68e1      	ldr	r1, [r4, #12]
 8003740:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8003744:	430b      	orrs	r3, r1
 8003746:	6821      	ldr	r1, [r4, #0]
 8003748:	4313      	orrs	r3, r2
 800374a:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800374c:	6822      	ldr	r2, [r4, #0]
 800374e:	69d3      	ldr	r3, [r2, #28]
 8003750:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003754:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003756:	2000      	movs	r0, #0
 8003758:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800375a:	2301      	movs	r3, #1
 800375c:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d

  return HAL_OK;
}
 8003760:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8003762:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
    HAL_SPI_MspInit(hspi);
 8003766:	4620      	mov	r0, r4
 8003768:	f7fd fd82 	bl	8001270 <HAL_SPI_MspInit>
 800376c:	e7a6      	b.n	80036bc <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800376e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003772:	e7b0      	b.n	80036d6 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8003774:	2001      	movs	r0, #1
}
 8003776:	4770      	bx	lr

08003778 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003778:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800377a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800377c:	6a02      	ldr	r2, [r0, #32]
 800377e:	f022 0201 	bic.w	r2, r2, #1
 8003782:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003784:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003786:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003788:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800378c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003790:	680c      	ldr	r4, [r1, #0]
 8003792:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003794:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003798:	688c      	ldr	r4, [r1, #8]
 800379a:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800379c:	4c1d      	ldr	r4, [pc, #116]	; (8003814 <TIM_OC1_SetConfig+0x9c>)
 800379e:	42a0      	cmp	r0, r4
 80037a0:	d00f      	beq.n	80037c2 <TIM_OC1_SetConfig+0x4a>
 80037a2:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80037a6:	42a0      	cmp	r0, r4
 80037a8:	d00b      	beq.n	80037c2 <TIM_OC1_SetConfig+0x4a>
 80037aa:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80037ae:	42a0      	cmp	r0, r4
 80037b0:	d007      	beq.n	80037c2 <TIM_OC1_SetConfig+0x4a>
 80037b2:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037b6:	42a0      	cmp	r0, r4
 80037b8:	d003      	beq.n	80037c2 <TIM_OC1_SetConfig+0x4a>
 80037ba:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037be:	42a0      	cmp	r0, r4
 80037c0:	d105      	bne.n	80037ce <TIM_OC1_SetConfig+0x56>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80037c2:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80037c6:	68cc      	ldr	r4, [r1, #12]
 80037c8:	4323      	orrs	r3, r4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80037ca:	f023 0304 	bic.w	r3, r3, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80037ce:	4c11      	ldr	r4, [pc, #68]	; (8003814 <TIM_OC1_SetConfig+0x9c>)
 80037d0:	42a0      	cmp	r0, r4
 80037d2:	d00f      	beq.n	80037f4 <TIM_OC1_SetConfig+0x7c>
 80037d4:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80037d8:	42a0      	cmp	r0, r4
 80037da:	d00b      	beq.n	80037f4 <TIM_OC1_SetConfig+0x7c>
 80037dc:	f504 6440 	add.w	r4, r4, #3072	; 0xc00
 80037e0:	42a0      	cmp	r0, r4
 80037e2:	d007      	beq.n	80037f4 <TIM_OC1_SetConfig+0x7c>
 80037e4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037e8:	42a0      	cmp	r0, r4
 80037ea:	d003      	beq.n	80037f4 <TIM_OC1_SetConfig+0x7c>
 80037ec:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037f0:	42a0      	cmp	r0, r4
 80037f2:	d107      	bne.n	8003804 <TIM_OC1_SetConfig+0x8c>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80037f4:	f425 7c40 	bic.w	ip, r5, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80037f8:	694c      	ldr	r4, [r1, #20]
 80037fa:	ea44 0c0c 	orr.w	ip, r4, ip
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80037fe:	698d      	ldr	r5, [r1, #24]
 8003800:	ea45 050c 	orr.w	r5, r5, ip
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003804:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003806:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003808:	684a      	ldr	r2, [r1, #4]
 800380a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800380c:	6203      	str	r3, [r0, #32]
}
 800380e:	bc30      	pop	{r4, r5}
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40012c00 	.word	0x40012c00

08003818 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003818:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800381a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800381c:	6a02      	ldr	r2, [r0, #32]
 800381e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003822:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003824:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003826:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003828:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800382c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003830:	680d      	ldr	r5, [r1, #0]
 8003832:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003834:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003838:	688d      	ldr	r5, [r1, #8]
 800383a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800383e:	4d18      	ldr	r5, [pc, #96]	; (80038a0 <TIM_OC3_SetConfig+0x88>)
 8003840:	42a8      	cmp	r0, r5
 8003842:	d003      	beq.n	800384c <TIM_OC3_SetConfig+0x34>
 8003844:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003848:	42a8      	cmp	r0, r5
 800384a:	d106      	bne.n	800385a <TIM_OC3_SetConfig+0x42>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800384c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003850:	68cd      	ldr	r5, [r1, #12]
 8003852:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003856:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800385a:	4d11      	ldr	r5, [pc, #68]	; (80038a0 <TIM_OC3_SetConfig+0x88>)
 800385c:	42a8      	cmp	r0, r5
 800385e:	d00f      	beq.n	8003880 <TIM_OC3_SetConfig+0x68>
 8003860:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003864:	42a8      	cmp	r0, r5
 8003866:	d00b      	beq.n	8003880 <TIM_OC3_SetConfig+0x68>
 8003868:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800386c:	42a8      	cmp	r0, r5
 800386e:	d007      	beq.n	8003880 <TIM_OC3_SetConfig+0x68>
 8003870:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003874:	42a8      	cmp	r0, r5
 8003876:	d003      	beq.n	8003880 <TIM_OC3_SetConfig+0x68>
 8003878:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800387c:	42a8      	cmp	r0, r5
 800387e:	d107      	bne.n	8003890 <TIM_OC3_SetConfig+0x78>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003880:	f424 5c40 	bic.w	ip, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003884:	694c      	ldr	r4, [r1, #20]
 8003886:	ea4c 1c04 	orr.w	ip, ip, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800388a:	698c      	ldr	r4, [r1, #24]
 800388c:	ea4c 1404 	orr.w	r4, ip, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003890:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003892:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003894:	684a      	ldr	r2, [r1, #4]
 8003896:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003898:	6203      	str	r3, [r0, #32]
}
 800389a:	bc30      	pop	{r4, r5}
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	40012c00 	.word	0x40012c00

080038a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80038a4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038a6:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80038a8:	6a02      	ldr	r2, [r0, #32]
 80038aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80038ae:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80038b2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80038b4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80038b8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038bc:	680d      	ldr	r5, [r1, #0]
 80038be:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80038c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80038c6:	688d      	ldr	r5, [r1, #8]
 80038c8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80038cc:	4d17      	ldr	r5, [pc, #92]	; (800392c <TIM_OC4_SetConfig+0x88>)
 80038ce:	42a8      	cmp	r0, r5
 80038d0:	d003      	beq.n	80038da <TIM_OC4_SetConfig+0x36>
 80038d2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80038d6:	42a8      	cmp	r0, r5
 80038d8:	d106      	bne.n	80038e8 <TIM_OC4_SetConfig+0x44>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80038da:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 80038de:	68cd      	ldr	r5, [r1, #12]
 80038e0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 80038e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038e8:	4d10      	ldr	r5, [pc, #64]	; (800392c <TIM_OC4_SetConfig+0x88>)
 80038ea:	42a8      	cmp	r0, r5
 80038ec:	d00f      	beq.n	800390e <TIM_OC4_SetConfig+0x6a>
 80038ee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80038f2:	42a8      	cmp	r0, r5
 80038f4:	d00b      	beq.n	800390e <TIM_OC4_SetConfig+0x6a>
 80038f6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80038fa:	42a8      	cmp	r0, r5
 80038fc:	d007      	beq.n	800390e <TIM_OC4_SetConfig+0x6a>
 80038fe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003902:	42a8      	cmp	r0, r5
 8003904:	d003      	beq.n	800390e <TIM_OC4_SetConfig+0x6a>
 8003906:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800390a:	42a8      	cmp	r0, r5
 800390c:	d107      	bne.n	800391e <TIM_OC4_SetConfig+0x7a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800390e:	f424 4c40 	bic.w	ip, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003912:	694c      	ldr	r4, [r1, #20]
 8003914:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003918:	698c      	ldr	r4, [r1, #24]
 800391a:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800391e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003920:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003922:	684a      	ldr	r2, [r1, #4]
 8003924:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003926:	6203      	str	r3, [r0, #32]
}
 8003928:	bc30      	pop	{r4, r5}
 800392a:	4770      	bx	lr
 800392c:	40012c00 	.word	0x40012c00

08003930 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003930:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003932:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003934:	6a02      	ldr	r2, [r0, #32]
 8003936:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800393a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800393c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800393e:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003940:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003944:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003948:	680d      	ldr	r5, [r1, #0]
 800394a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800394c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003950:	688d      	ldr	r5, [r1, #8]
 8003952:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003956:	4d0f      	ldr	r5, [pc, #60]	; (8003994 <TIM_OC5_SetConfig+0x64>)
 8003958:	42a8      	cmp	r0, r5
 800395a:	d00f      	beq.n	800397c <TIM_OC5_SetConfig+0x4c>
 800395c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003960:	42a8      	cmp	r0, r5
 8003962:	d00b      	beq.n	800397c <TIM_OC5_SetConfig+0x4c>
 8003964:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003968:	42a8      	cmp	r0, r5
 800396a:	d007      	beq.n	800397c <TIM_OC5_SetConfig+0x4c>
 800396c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003970:	42a8      	cmp	r0, r5
 8003972:	d003      	beq.n	800397c <TIM_OC5_SetConfig+0x4c>
 8003974:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003978:	42a8      	cmp	r0, r5
 800397a:	d104      	bne.n	8003986 <TIM_OC5_SetConfig+0x56>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800397c:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003980:	694d      	ldr	r5, [r1, #20]
 8003982:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003986:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003988:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800398a:	684a      	ldr	r2, [r1, #4]
 800398c:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800398e:	6203      	str	r3, [r0, #32]
}
 8003990:	bc30      	pop	{r4, r5}
 8003992:	4770      	bx	lr
 8003994:	40012c00 	.word	0x40012c00

08003998 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003998:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800399a:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800399c:	6a02      	ldr	r2, [r0, #32]
 800399e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80039a2:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80039a4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80039a6:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80039a8:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80039ac:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80039b0:	680d      	ldr	r5, [r1, #0]
 80039b2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80039b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80039ba:	688d      	ldr	r5, [r1, #8]
 80039bc:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c0:	4d0f      	ldr	r5, [pc, #60]	; (8003a00 <TIM_OC6_SetConfig+0x68>)
 80039c2:	42a8      	cmp	r0, r5
 80039c4:	d00f      	beq.n	80039e6 <TIM_OC6_SetConfig+0x4e>
 80039c6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80039ca:	42a8      	cmp	r0, r5
 80039cc:	d00b      	beq.n	80039e6 <TIM_OC6_SetConfig+0x4e>
 80039ce:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80039d2:	42a8      	cmp	r0, r5
 80039d4:	d007      	beq.n	80039e6 <TIM_OC6_SetConfig+0x4e>
 80039d6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80039da:	42a8      	cmp	r0, r5
 80039dc:	d003      	beq.n	80039e6 <TIM_OC6_SetConfig+0x4e>
 80039de:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80039e2:	42a8      	cmp	r0, r5
 80039e4:	d104      	bne.n	80039f0 <TIM_OC6_SetConfig+0x58>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80039e6:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80039ea:	694d      	ldr	r5, [r1, #20]
 80039ec:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039f0:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80039f2:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80039f4:	684a      	ldr	r2, [r1, #4]
 80039f6:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039f8:	6203      	str	r3, [r0, #32]
}
 80039fa:	bc30      	pop	{r4, r5}
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	40012c00 	.word	0x40012c00

08003a04 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a04:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a06:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a08:	6a04      	ldr	r4, [r0, #32]
 8003a0a:	f024 0410 	bic.w	r4, r4, #16
 8003a0e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a10:	6984      	ldr	r4, [r0, #24]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8003a12:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8003a16:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a1a:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8003a1e:	031b      	lsls	r3, r3, #12
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a26:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8003a2a:	0109      	lsls	r1, r1, #4
 8003a2c:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 8003a30:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a32:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003a34:	6201      	str	r1, [r0, #32]
}
 8003a36:	bc30      	pop	{r4, r5}
 8003a38:	4770      	bx	lr

08003a3a <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a3a:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8003a3c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003a3e:	6a04      	ldr	r4, [r0, #32]
 8003a40:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 8003a44:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a46:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003a48:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 8003a4c:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003a50:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003a54:	011b      	lsls	r3, r3, #4
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003a5c:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003a60:	0209      	lsls	r1, r1, #8
 8003a62:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 8003a66:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a68:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 8003a6a:	6201      	str	r1, [r0, #32]
}
 8003a6c:	bc30      	pop	{r4, r5}
 8003a6e:	4770      	bx	lr

08003a70 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8003a70:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8003a72:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003a74:	6a04      	ldr	r4, [r0, #32]
 8003a76:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8003a7a:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003a7c:	69c4      	ldr	r4, [r0, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003a7e:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003a82:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003a86:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003a8a:	031b      	lsls	r3, r3, #12
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003a92:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003a96:	0309      	lsls	r1, r1, #12
 8003a98:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 8003a9c:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8003a9e:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8003aa0:	6201      	str	r1, [r0, #32]
}
 8003aa2:	bc30      	pop	{r4, r5}
 8003aa4:	4770      	bx	lr
	...

08003aa8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8003aa8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d132      	bne.n	8003b18 <HAL_TIM_Base_Start_IT+0x70>
  htim->State = HAL_TIM_STATE_BUSY;
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003ab8:	6802      	ldr	r2, [r0, #0]
 8003aba:	68d3      	ldr	r3, [r2, #12]
 8003abc:	f043 0301 	orr.w	r3, r3, #1
 8003ac0:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ac2:	6803      	ldr	r3, [r0, #0]
 8003ac4:	4a17      	ldr	r2, [pc, #92]	; (8003b24 <HAL_TIM_Base_Start_IT+0x7c>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d018      	beq.n	8003afc <HAL_TIM_Base_Start_IT+0x54>
 8003aca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ace:	d015      	beq.n	8003afc <HAL_TIM_Base_Start_IT+0x54>
 8003ad0:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003ad4:	4293      	cmp	r3, r2
 8003ad6:	d011      	beq.n	8003afc <HAL_TIM_Base_Start_IT+0x54>
 8003ad8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d00d      	beq.n	8003afc <HAL_TIM_Base_Start_IT+0x54>
 8003ae0:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d009      	beq.n	8003afc <HAL_TIM_Base_Start_IT+0x54>
 8003ae8:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d005      	beq.n	8003afc <HAL_TIM_Base_Start_IT+0x54>
    __HAL_TIM_ENABLE(htim);
 8003af0:	681a      	ldr	r2, [r3, #0]
 8003af2:	f042 0201 	orr.w	r2, r2, #1
 8003af6:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003af8:	2000      	movs	r0, #0
 8003afa:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003afc:	6899      	ldr	r1, [r3, #8]
 8003afe:	4a0a      	ldr	r2, [pc, #40]	; (8003b28 <HAL_TIM_Base_Start_IT+0x80>)
 8003b00:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b02:	2a06      	cmp	r2, #6
 8003b04:	d00a      	beq.n	8003b1c <HAL_TIM_Base_Start_IT+0x74>
 8003b06:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003b0a:	d009      	beq.n	8003b20 <HAL_TIM_Base_Start_IT+0x78>
      __HAL_TIM_ENABLE(htim);
 8003b0c:	681a      	ldr	r2, [r3, #0]
 8003b0e:	f042 0201 	orr.w	r2, r2, #1
 8003b12:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8003b14:	2000      	movs	r0, #0
 8003b16:	4770      	bx	lr
    return HAL_ERROR;
 8003b18:	2001      	movs	r0, #1
 8003b1a:	4770      	bx	lr
  return HAL_OK;
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	4770      	bx	lr
 8003b20:	2000      	movs	r0, #0
}
 8003b22:	4770      	bx	lr
 8003b24:	40012c00 	.word	0x40012c00
 8003b28:	00010007 	.word	0x00010007

08003b2c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003b2c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b2e:	4a30      	ldr	r2, [pc, #192]	; (8003bf0 <TIM_Base_SetConfig+0xc4>)
 8003b30:	4290      	cmp	r0, r2
 8003b32:	d00e      	beq.n	8003b52 <TIM_Base_SetConfig+0x26>
 8003b34:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003b38:	d00b      	beq.n	8003b52 <TIM_Base_SetConfig+0x26>
 8003b3a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003b3e:	4290      	cmp	r0, r2
 8003b40:	d007      	beq.n	8003b52 <TIM_Base_SetConfig+0x26>
 8003b42:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b46:	4290      	cmp	r0, r2
 8003b48:	d003      	beq.n	8003b52 <TIM_Base_SetConfig+0x26>
 8003b4a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003b4e:	4290      	cmp	r0, r2
 8003b50:	d103      	bne.n	8003b5a <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003b52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003b56:	684a      	ldr	r2, [r1, #4]
 8003b58:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003b5a:	4a25      	ldr	r2, [pc, #148]	; (8003bf0 <TIM_Base_SetConfig+0xc4>)
 8003b5c:	4290      	cmp	r0, r2
 8003b5e:	d01a      	beq.n	8003b96 <TIM_Base_SetConfig+0x6a>
 8003b60:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003b64:	d017      	beq.n	8003b96 <TIM_Base_SetConfig+0x6a>
 8003b66:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003b6a:	4290      	cmp	r0, r2
 8003b6c:	d013      	beq.n	8003b96 <TIM_Base_SetConfig+0x6a>
 8003b6e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b72:	4290      	cmp	r0, r2
 8003b74:	d00f      	beq.n	8003b96 <TIM_Base_SetConfig+0x6a>
 8003b76:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003b7a:	4290      	cmp	r0, r2
 8003b7c:	d00b      	beq.n	8003b96 <TIM_Base_SetConfig+0x6a>
 8003b7e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003b82:	4290      	cmp	r0, r2
 8003b84:	d007      	beq.n	8003b96 <TIM_Base_SetConfig+0x6a>
 8003b86:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b8a:	4290      	cmp	r0, r2
 8003b8c:	d003      	beq.n	8003b96 <TIM_Base_SetConfig+0x6a>
 8003b8e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003b92:	4290      	cmp	r0, r2
 8003b94:	d103      	bne.n	8003b9e <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b9a:	68ca      	ldr	r2, [r1, #12]
 8003b9c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b9e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003ba2:	694a      	ldr	r2, [r1, #20]
 8003ba4:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003ba6:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003ba8:	688b      	ldr	r3, [r1, #8]
 8003baa:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003bac:	680b      	ldr	r3, [r1, #0]
 8003bae:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003bb0:	4b0f      	ldr	r3, [pc, #60]	; (8003bf0 <TIM_Base_SetConfig+0xc4>)
 8003bb2:	4298      	cmp	r0, r3
 8003bb4:	d00f      	beq.n	8003bd6 <TIM_Base_SetConfig+0xaa>
 8003bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bba:	4298      	cmp	r0, r3
 8003bbc:	d00b      	beq.n	8003bd6 <TIM_Base_SetConfig+0xaa>
 8003bbe:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8003bc2:	4298      	cmp	r0, r3
 8003bc4:	d007      	beq.n	8003bd6 <TIM_Base_SetConfig+0xaa>
 8003bc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bca:	4298      	cmp	r0, r3
 8003bcc:	d003      	beq.n	8003bd6 <TIM_Base_SetConfig+0xaa>
 8003bce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003bd2:	4298      	cmp	r0, r3
 8003bd4:	d101      	bne.n	8003bda <TIM_Base_SetConfig+0xae>
    TIMx->RCR = Structure->RepetitionCounter;
 8003bd6:	690b      	ldr	r3, [r1, #16]
 8003bd8:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003bde:	6903      	ldr	r3, [r0, #16]
 8003be0:	f013 0f01 	tst.w	r3, #1
 8003be4:	d003      	beq.n	8003bee <TIM_Base_SetConfig+0xc2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003be6:	6903      	ldr	r3, [r0, #16]
 8003be8:	f023 0301 	bic.w	r3, r3, #1
 8003bec:	6103      	str	r3, [r0, #16]
}
 8003bee:	4770      	bx	lr
 8003bf0:	40012c00 	.word	0x40012c00

08003bf4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003bf4:	b360      	cbz	r0, 8003c50 <HAL_TIM_PWM_Init+0x5c>
{
 8003bf6:	b510      	push	{r4, lr}
 8003bf8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003bfa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003bfe:	b313      	cbz	r3, 8003c46 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c00:	2302      	movs	r3, #2
 8003c02:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c06:	4621      	mov	r1, r4
 8003c08:	f851 0b04 	ldr.w	r0, [r1], #4
 8003c0c:	f7ff ff8e 	bl	8003b2c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c10:	2301      	movs	r3, #1
 8003c12:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c16:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003c1a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003c1e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003c22:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003c26:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c2e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003c32:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c36:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003c3a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003c3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003c42:	2000      	movs	r0, #0
}
 8003c44:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003c46:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003c4a:	f7fd fb43 	bl	80012d4 <HAL_TIM_PWM_MspInit>
 8003c4e:	e7d7      	b.n	8003c00 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003c50:	2001      	movs	r0, #1
}
 8003c52:	4770      	bx	lr

08003c54 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 8003c54:	b360      	cbz	r0, 8003cb0 <HAL_TIM_IC_Init+0x5c>
{
 8003c56:	b510      	push	{r4, lr}
 8003c58:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003c5a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003c5e:	b313      	cbz	r3, 8003ca6 <HAL_TIM_IC_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 8003c60:	2302      	movs	r3, #2
 8003c62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c66:	4621      	mov	r1, r4
 8003c68:	f851 0b04 	ldr.w	r0, [r1], #4
 8003c6c:	f7ff ff5e 	bl	8003b2c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c70:	2301      	movs	r3, #1
 8003c72:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c76:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8003c7a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8003c7e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003c82:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8003c86:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c8a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c8e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003c92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c96:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 8003c9a:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8003c9e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003ca2:	2000      	movs	r0, #0
}
 8003ca4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003ca6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8003caa:	f7fd fb29 	bl	8001300 <HAL_TIM_IC_MspInit>
 8003cae:	e7d7      	b.n	8003c60 <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8003cb0:	2001      	movs	r0, #1
}
 8003cb2:	4770      	bx	lr

08003cb4 <TIM_OC2_SetConfig>:
{
 8003cb4:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 8003cb6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cb8:	6a02      	ldr	r2, [r0, #32]
 8003cba:	f022 0210 	bic.w	r2, r2, #16
 8003cbe:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003cc0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003cc2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003cc4:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003cc8:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ccc:	680d      	ldr	r5, [r1, #0]
 8003cce:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003cd2:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003cd6:	688d      	ldr	r5, [r1, #8]
 8003cd8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003cdc:	4d17      	ldr	r5, [pc, #92]	; (8003d3c <TIM_OC2_SetConfig+0x88>)
 8003cde:	42a8      	cmp	r0, r5
 8003ce0:	d003      	beq.n	8003cea <TIM_OC2_SetConfig+0x36>
 8003ce2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003ce6:	42a8      	cmp	r0, r5
 8003ce8:	d106      	bne.n	8003cf8 <TIM_OC2_SetConfig+0x44>
    tmpccer &= ~TIM_CCER_CC2NP;
 8003cea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003cee:	68cd      	ldr	r5, [r1, #12]
 8003cf0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cf8:	4d10      	ldr	r5, [pc, #64]	; (8003d3c <TIM_OC2_SetConfig+0x88>)
 8003cfa:	42a8      	cmp	r0, r5
 8003cfc:	d00f      	beq.n	8003d1e <TIM_OC2_SetConfig+0x6a>
 8003cfe:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003d02:	42a8      	cmp	r0, r5
 8003d04:	d00b      	beq.n	8003d1e <TIM_OC2_SetConfig+0x6a>
 8003d06:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003d0a:	42a8      	cmp	r0, r5
 8003d0c:	d007      	beq.n	8003d1e <TIM_OC2_SetConfig+0x6a>
 8003d0e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003d12:	42a8      	cmp	r0, r5
 8003d14:	d003      	beq.n	8003d1e <TIM_OC2_SetConfig+0x6a>
 8003d16:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003d1a:	42a8      	cmp	r0, r5
 8003d1c:	d107      	bne.n	8003d2e <TIM_OC2_SetConfig+0x7a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003d1e:	f424 6c40 	bic.w	ip, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003d22:	694c      	ldr	r4, [r1, #20]
 8003d24:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003d28:	698c      	ldr	r4, [r1, #24]
 8003d2a:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8003d2e:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003d30:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003d32:	684a      	ldr	r2, [r1, #4]
 8003d34:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003d36:	6203      	str	r3, [r0, #32]
}
 8003d38:	bc30      	pop	{r4, r5}
 8003d3a:	4770      	bx	lr
 8003d3c:	40012c00 	.word	0x40012c00

08003d40 <HAL_TIM_PWM_ConfigChannel>:
{
 8003d40:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003d42:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	f000 8095 	beq.w	8003e76 <HAL_TIM_PWM_ConfigChannel+0x136>
 8003d4c:	4604      	mov	r4, r0
 8003d4e:	460d      	mov	r5, r1
 8003d50:	2301      	movs	r3, #1
 8003d52:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8003d56:	2a14      	cmp	r2, #20
 8003d58:	f200 8088 	bhi.w	8003e6c <HAL_TIM_PWM_ConfigChannel+0x12c>
 8003d5c:	e8df f002 	tbb	[pc, r2]
 8003d60:	8686860b 	.word	0x8686860b
 8003d64:	8686861f 	.word	0x8686861f
 8003d68:	86868634 	.word	0x86868634
 8003d6c:	86868648 	.word	0x86868648
 8003d70:	8686865d 	.word	0x8686865d
 8003d74:	71          	.byte	0x71
 8003d75:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003d76:	6800      	ldr	r0, [r0, #0]
 8003d78:	f7ff fcfe 	bl	8003778 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003d7c:	6822      	ldr	r2, [r4, #0]
 8003d7e:	6993      	ldr	r3, [r2, #24]
 8003d80:	f043 0308 	orr.w	r3, r3, #8
 8003d84:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003d86:	6822      	ldr	r2, [r4, #0]
 8003d88:	6993      	ldr	r3, [r2, #24]
 8003d8a:	f023 0304 	bic.w	r3, r3, #4
 8003d8e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003d90:	6822      	ldr	r2, [r4, #0]
 8003d92:	6993      	ldr	r3, [r2, #24]
 8003d94:	6929      	ldr	r1, [r5, #16]
 8003d96:	430b      	orrs	r3, r1
 8003d98:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003d9a:	2000      	movs	r0, #0
      break;
 8003d9c:	e067      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d9e:	6800      	ldr	r0, [r0, #0]
 8003da0:	f7ff ff88 	bl	8003cb4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003da4:	6822      	ldr	r2, [r4, #0]
 8003da6:	6993      	ldr	r3, [r2, #24]
 8003da8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003dac:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003dae:	6822      	ldr	r2, [r4, #0]
 8003db0:	6993      	ldr	r3, [r2, #24]
 8003db2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003db6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003db8:	6822      	ldr	r2, [r4, #0]
 8003dba:	6993      	ldr	r3, [r2, #24]
 8003dbc:	6929      	ldr	r1, [r5, #16]
 8003dbe:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003dc2:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003dc4:	2000      	movs	r0, #0
      break;
 8003dc6:	e052      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003dc8:	6800      	ldr	r0, [r0, #0]
 8003dca:	f7ff fd25 	bl	8003818 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003dce:	6822      	ldr	r2, [r4, #0]
 8003dd0:	69d3      	ldr	r3, [r2, #28]
 8003dd2:	f043 0308 	orr.w	r3, r3, #8
 8003dd6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003dd8:	6822      	ldr	r2, [r4, #0]
 8003dda:	69d3      	ldr	r3, [r2, #28]
 8003ddc:	f023 0304 	bic.w	r3, r3, #4
 8003de0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003de2:	6822      	ldr	r2, [r4, #0]
 8003de4:	69d3      	ldr	r3, [r2, #28]
 8003de6:	6929      	ldr	r1, [r5, #16]
 8003de8:	430b      	orrs	r3, r1
 8003dea:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003dec:	2000      	movs	r0, #0
      break;
 8003dee:	e03e      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003df0:	6800      	ldr	r0, [r0, #0]
 8003df2:	f7ff fd57 	bl	80038a4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003df6:	6822      	ldr	r2, [r4, #0]
 8003df8:	69d3      	ldr	r3, [r2, #28]
 8003dfa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003dfe:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003e00:	6822      	ldr	r2, [r4, #0]
 8003e02:	69d3      	ldr	r3, [r2, #28]
 8003e04:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e08:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003e0a:	6822      	ldr	r2, [r4, #0]
 8003e0c:	69d3      	ldr	r3, [r2, #28]
 8003e0e:	6929      	ldr	r1, [r5, #16]
 8003e10:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003e14:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003e16:	2000      	movs	r0, #0
      break;
 8003e18:	e029      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003e1a:	6800      	ldr	r0, [r0, #0]
 8003e1c:	f7ff fd88 	bl	8003930 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003e20:	6822      	ldr	r2, [r4, #0]
 8003e22:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e24:	f043 0308 	orr.w	r3, r3, #8
 8003e28:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003e2a:	6822      	ldr	r2, [r4, #0]
 8003e2c:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e2e:	f023 0304 	bic.w	r3, r3, #4
 8003e32:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003e34:	6822      	ldr	r2, [r4, #0]
 8003e36:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e38:	6929      	ldr	r1, [r5, #16]
 8003e3a:	430b      	orrs	r3, r1
 8003e3c:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8003e3e:	2000      	movs	r0, #0
      break;
 8003e40:	e015      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003e42:	6800      	ldr	r0, [r0, #0]
 8003e44:	f7ff fda8 	bl	8003998 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003e48:	6822      	ldr	r2, [r4, #0]
 8003e4a:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e4c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003e50:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003e52:	6822      	ldr	r2, [r4, #0]
 8003e54:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003e5a:	6513      	str	r3, [r2, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003e5c:	6822      	ldr	r2, [r4, #0]
 8003e5e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8003e60:	6929      	ldr	r1, [r5, #16]
 8003e62:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003e66:	6513      	str	r3, [r2, #80]	; 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8003e68:	2000      	movs	r0, #0
      break;
 8003e6a:	e000      	b.n	8003e6e <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8003e6c:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003e6e:	2300      	movs	r3, #0
 8003e70:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003e74:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8003e76:	2002      	movs	r0, #2
 8003e78:	e7fc      	b.n	8003e74 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

08003e7c <TIM_TI1_SetConfig>:
{
 8003e7c:	b470      	push	{r4, r5, r6}
  tmpccer = TIMx->CCER;
 8003e7e:	6a06      	ldr	r6, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e80:	6a04      	ldr	r4, [r0, #32]
 8003e82:	f024 0401 	bic.w	r4, r4, #1
 8003e86:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e88:	6984      	ldr	r4, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8003e8a:	4d15      	ldr	r5, [pc, #84]	; (8003ee0 <TIM_TI1_SetConfig+0x64>)
 8003e8c:	42a8      	cmp	r0, r5
 8003e8e:	d015      	beq.n	8003ebc <TIM_TI1_SetConfig+0x40>
 8003e90:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003e94:	d012      	beq.n	8003ebc <TIM_TI1_SetConfig+0x40>
 8003e96:	f5a5 3594 	sub.w	r5, r5, #75776	; 0x12800
 8003e9a:	42a8      	cmp	r0, r5
 8003e9c:	d00e      	beq.n	8003ebc <TIM_TI1_SetConfig+0x40>
 8003e9e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ea2:	42a8      	cmp	r0, r5
 8003ea4:	d00a      	beq.n	8003ebc <TIM_TI1_SetConfig+0x40>
 8003ea6:	f505 3596 	add.w	r5, r5, #76800	; 0x12c00
 8003eaa:	42a8      	cmp	r0, r5
 8003eac:	d006      	beq.n	8003ebc <TIM_TI1_SetConfig+0x40>
 8003eae:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8003eb2:	42a8      	cmp	r0, r5
 8003eb4:	d002      	beq.n	8003ebc <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8003eb6:	f044 0201 	orr.w	r2, r4, #1
 8003eba:	e002      	b.n	8003ec2 <TIM_TI1_SetConfig+0x46>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8003ebc:	f024 0403 	bic.w	r4, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 8003ec0:	4322      	orrs	r2, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003ec2:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8003ec6:	011b      	lsls	r3, r3, #4
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003ecc:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8003ed0:	f001 010a 	and.w	r1, r1, #10
 8003ed4:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 8003ed6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003ed8:	6201      	str	r1, [r0, #32]
}
 8003eda:	bc70      	pop	{r4, r5, r6}
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40012c00 	.word	0x40012c00

08003ee4 <HAL_TIM_IC_ConfigChannel>:
{
 8003ee4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8003ee6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d05a      	beq.n	8003fa4 <HAL_TIM_IC_ConfigChannel+0xc0>
 8003eee:	4604      	mov	r4, r0
 8003ef0:	460d      	mov	r5, r1
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 8003ef8:	b152      	cbz	r2, 8003f10 <HAL_TIM_IC_ConfigChannel+0x2c>
  else if (Channel == TIM_CHANNEL_2)
 8003efa:	2a04      	cmp	r2, #4
 8003efc:	d01a      	beq.n	8003f34 <HAL_TIM_IC_ConfigChannel+0x50>
  else if (Channel == TIM_CHANNEL_3)
 8003efe:	2a08      	cmp	r2, #8
 8003f00:	d02b      	beq.n	8003f5a <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_4)
 8003f02:	2a0c      	cmp	r2, #12
 8003f04:	d03b      	beq.n	8003f7e <HAL_TIM_IC_ConfigChannel+0x9a>
    status = HAL_ERROR;
 8003f06:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8003f08:	2300      	movs	r3, #0
 8003f0a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003f0e:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8003f10:	68cb      	ldr	r3, [r1, #12]
 8003f12:	684a      	ldr	r2, [r1, #4]
 8003f14:	6809      	ldr	r1, [r1, #0]
 8003f16:	6800      	ldr	r0, [r0, #0]
 8003f18:	f7ff ffb0 	bl	8003e7c <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003f1c:	6822      	ldr	r2, [r4, #0]
 8003f1e:	6993      	ldr	r3, [r2, #24]
 8003f20:	f023 030c 	bic.w	r3, r3, #12
 8003f24:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003f26:	6822      	ldr	r2, [r4, #0]
 8003f28:	6993      	ldr	r3, [r2, #24]
 8003f2a:	68a9      	ldr	r1, [r5, #8]
 8003f2c:	430b      	orrs	r3, r1
 8003f2e:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003f30:	2000      	movs	r0, #0
 8003f32:	e7e9      	b.n	8003f08 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI2_SetConfig(htim->Instance,
 8003f34:	68cb      	ldr	r3, [r1, #12]
 8003f36:	684a      	ldr	r2, [r1, #4]
 8003f38:	6809      	ldr	r1, [r1, #0]
 8003f3a:	6800      	ldr	r0, [r0, #0]
 8003f3c:	f7ff fd62 	bl	8003a04 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003f40:	6822      	ldr	r2, [r4, #0]
 8003f42:	6993      	ldr	r3, [r2, #24]
 8003f44:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003f48:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8003f4a:	6822      	ldr	r2, [r4, #0]
 8003f4c:	6993      	ldr	r3, [r2, #24]
 8003f4e:	68a9      	ldr	r1, [r5, #8]
 8003f50:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003f54:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8003f56:	2000      	movs	r0, #0
 8003f58:	e7d6      	b.n	8003f08 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 8003f5a:	68cb      	ldr	r3, [r1, #12]
 8003f5c:	684a      	ldr	r2, [r1, #4]
 8003f5e:	6809      	ldr	r1, [r1, #0]
 8003f60:	6800      	ldr	r0, [r0, #0]
 8003f62:	f7ff fd6a 	bl	8003a3a <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003f66:	6822      	ldr	r2, [r4, #0]
 8003f68:	69d3      	ldr	r3, [r2, #28]
 8003f6a:	f023 030c 	bic.w	r3, r3, #12
 8003f6e:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003f70:	6822      	ldr	r2, [r4, #0]
 8003f72:	69d3      	ldr	r3, [r2, #28]
 8003f74:	68a9      	ldr	r1, [r5, #8]
 8003f76:	430b      	orrs	r3, r1
 8003f78:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	e7c4      	b.n	8003f08 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 8003f7e:	68cb      	ldr	r3, [r1, #12]
 8003f80:	684a      	ldr	r2, [r1, #4]
 8003f82:	6809      	ldr	r1, [r1, #0]
 8003f84:	6800      	ldr	r0, [r0, #0]
 8003f86:	f7ff fd73 	bl	8003a70 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003f8a:	6822      	ldr	r2, [r4, #0]
 8003f8c:	69d3      	ldr	r3, [r2, #28]
 8003f8e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003f92:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003f94:	6822      	ldr	r2, [r4, #0]
 8003f96:	69d3      	ldr	r3, [r2, #28]
 8003f98:	68a9      	ldr	r1, [r5, #8]
 8003f9a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003f9e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa0:	2000      	movs	r0, #0
 8003fa2:	e7b1      	b.n	8003f08 <HAL_TIM_IC_ConfigChannel+0x24>
  __HAL_LOCK(htim);
 8003fa4:	2002      	movs	r0, #2
 8003fa6:	e7b2      	b.n	8003f0e <HAL_TIM_IC_ConfigChannel+0x2a>

08003fa8 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003fa8:	f001 011f 	and.w	r1, r1, #31
 8003fac:	2301      	movs	r3, #1
 8003fae:	fa03 fc01 	lsl.w	ip, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003fb2:	6a03      	ldr	r3, [r0, #32]
 8003fb4:	ea23 030c 	bic.w	r3, r3, ip
 8003fb8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003fba:	6a03      	ldr	r3, [r0, #32]
 8003fbc:	fa02 f101 	lsl.w	r1, r2, r1
 8003fc0:	430b      	orrs	r3, r1
 8003fc2:	6203      	str	r3, [r0, #32]
}
 8003fc4:	4770      	bx	lr
	...

08003fc8 <HAL_TIM_PWM_Start>:
{
 8003fc8:	b510      	push	{r4, lr}
 8003fca:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003fcc:	4608      	mov	r0, r1
 8003fce:	2900      	cmp	r1, #0
 8003fd0:	d147      	bne.n	8004062 <HAL_TIM_PWM_Start+0x9a>
 8003fd2:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	3b01      	subs	r3, #1
 8003fda:	bf18      	it	ne
 8003fdc:	2301      	movne	r3, #1
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f040 8094 	bne.w	800410c <HAL_TIM_PWM_Start+0x144>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fe4:	2800      	cmp	r0, #0
 8003fe6:	d167      	bne.n	80040b8 <HAL_TIM_PWM_Start+0xf0>
 8003fe8:	2302      	movs	r3, #2
 8003fea:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003fee:	2201      	movs	r2, #1
 8003ff0:	4601      	mov	r1, r0
 8003ff2:	6820      	ldr	r0, [r4, #0]
 8003ff4:	f7ff ffd8 	bl	8003fa8 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003ff8:	6823      	ldr	r3, [r4, #0]
 8003ffa:	4a47      	ldr	r2, [pc, #284]	; (8004118 <HAL_TIM_PWM_Start+0x150>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d00f      	beq.n	8004020 <HAL_TIM_PWM_Start+0x58>
 8004000:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004004:	4293      	cmp	r3, r2
 8004006:	d00b      	beq.n	8004020 <HAL_TIM_PWM_Start+0x58>
 8004008:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800400c:	4293      	cmp	r3, r2
 800400e:	d007      	beq.n	8004020 <HAL_TIM_PWM_Start+0x58>
 8004010:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004014:	4293      	cmp	r3, r2
 8004016:	d003      	beq.n	8004020 <HAL_TIM_PWM_Start+0x58>
 8004018:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800401c:	4293      	cmp	r3, r2
 800401e:	d103      	bne.n	8004028 <HAL_TIM_PWM_Start+0x60>
    __HAL_TIM_MOE_ENABLE(htim);
 8004020:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004022:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004026:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004028:	6823      	ldr	r3, [r4, #0]
 800402a:	4a3b      	ldr	r2, [pc, #236]	; (8004118 <HAL_TIM_PWM_Start+0x150>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d05f      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x128>
 8004030:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004034:	d05c      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x128>
 8004036:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800403a:	4293      	cmp	r3, r2
 800403c:	d058      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x128>
 800403e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004042:	4293      	cmp	r3, r2
 8004044:	d054      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x128>
 8004046:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800404a:	4293      	cmp	r3, r2
 800404c:	d050      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x128>
 800404e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8004052:	4293      	cmp	r3, r2
 8004054:	d04c      	beq.n	80040f0 <HAL_TIM_PWM_Start+0x128>
    __HAL_TIM_ENABLE(htim);
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	f042 0201 	orr.w	r2, r2, #1
 800405c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800405e:	2000      	movs	r0, #0
 8004060:	e055      	b.n	800410e <HAL_TIM_PWM_Start+0x146>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004062:	2904      	cmp	r1, #4
 8004064:	d00c      	beq.n	8004080 <HAL_TIM_PWM_Start+0xb8>
 8004066:	2908      	cmp	r1, #8
 8004068:	d011      	beq.n	800408e <HAL_TIM_PWM_Start+0xc6>
 800406a:	290c      	cmp	r1, #12
 800406c:	d016      	beq.n	800409c <HAL_TIM_PWM_Start+0xd4>
 800406e:	2910      	cmp	r1, #16
 8004070:	d01b      	beq.n	80040aa <HAL_TIM_PWM_Start+0xe2>
 8004072:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004076:	b2db      	uxtb	r3, r3
 8004078:	3b01      	subs	r3, #1
 800407a:	bf18      	it	ne
 800407c:	2301      	movne	r3, #1
 800407e:	e7ae      	b.n	8003fde <HAL_TIM_PWM_Start+0x16>
 8004080:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8004084:	b2db      	uxtb	r3, r3
 8004086:	3b01      	subs	r3, #1
 8004088:	bf18      	it	ne
 800408a:	2301      	movne	r3, #1
 800408c:	e7a7      	b.n	8003fde <HAL_TIM_PWM_Start+0x16>
 800408e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8004092:	b2db      	uxtb	r3, r3
 8004094:	3b01      	subs	r3, #1
 8004096:	bf18      	it	ne
 8004098:	2301      	movne	r3, #1
 800409a:	e7a0      	b.n	8003fde <HAL_TIM_PWM_Start+0x16>
 800409c:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80040a0:	b2db      	uxtb	r3, r3
 80040a2:	3b01      	subs	r3, #1
 80040a4:	bf18      	it	ne
 80040a6:	2301      	movne	r3, #1
 80040a8:	e799      	b.n	8003fde <HAL_TIM_PWM_Start+0x16>
 80040aa:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	3b01      	subs	r3, #1
 80040b2:	bf18      	it	ne
 80040b4:	2301      	movne	r3, #1
 80040b6:	e792      	b.n	8003fde <HAL_TIM_PWM_Start+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040b8:	2804      	cmp	r0, #4
 80040ba:	d009      	beq.n	80040d0 <HAL_TIM_PWM_Start+0x108>
 80040bc:	2808      	cmp	r0, #8
 80040be:	d00b      	beq.n	80040d8 <HAL_TIM_PWM_Start+0x110>
 80040c0:	280c      	cmp	r0, #12
 80040c2:	d00d      	beq.n	80040e0 <HAL_TIM_PWM_Start+0x118>
 80040c4:	2810      	cmp	r0, #16
 80040c6:	d00f      	beq.n	80040e8 <HAL_TIM_PWM_Start+0x120>
 80040c8:	2302      	movs	r3, #2
 80040ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80040ce:	e78e      	b.n	8003fee <HAL_TIM_PWM_Start+0x26>
 80040d0:	2302      	movs	r3, #2
 80040d2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80040d6:	e78a      	b.n	8003fee <HAL_TIM_PWM_Start+0x26>
 80040d8:	2302      	movs	r3, #2
 80040da:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80040de:	e786      	b.n	8003fee <HAL_TIM_PWM_Start+0x26>
 80040e0:	2302      	movs	r3, #2
 80040e2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80040e6:	e782      	b.n	8003fee <HAL_TIM_PWM_Start+0x26>
 80040e8:	2302      	movs	r3, #2
 80040ea:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040ee:	e77e      	b.n	8003fee <HAL_TIM_PWM_Start+0x26>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80040f0:	6899      	ldr	r1, [r3, #8]
 80040f2:	4a0a      	ldr	r2, [pc, #40]	; (800411c <HAL_TIM_PWM_Start+0x154>)
 80040f4:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80040f6:	2a06      	cmp	r2, #6
 80040f8:	d00a      	beq.n	8004110 <HAL_TIM_PWM_Start+0x148>
 80040fa:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80040fe:	d009      	beq.n	8004114 <HAL_TIM_PWM_Start+0x14c>
      __HAL_TIM_ENABLE(htim);
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	f042 0201 	orr.w	r2, r2, #1
 8004106:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004108:	2000      	movs	r0, #0
 800410a:	e000      	b.n	800410e <HAL_TIM_PWM_Start+0x146>
    return HAL_ERROR;
 800410c:	2001      	movs	r0, #1
}
 800410e:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8004110:	2000      	movs	r0, #0
 8004112:	e7fc      	b.n	800410e <HAL_TIM_PWM_Start+0x146>
 8004114:	2000      	movs	r0, #0
 8004116:	e7fa      	b.n	800410e <HAL_TIM_PWM_Start+0x146>
 8004118:	40012c00 	.word	0x40012c00
 800411c:	00010007 	.word	0x00010007

08004120 <HAL_TIM_IC_Start_IT>:
{
 8004120:	b510      	push	{r4, lr}
 8004122:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004124:	460b      	mov	r3, r1
 8004126:	bb19      	cbnz	r1, 8004170 <HAL_TIM_IC_Start_IT+0x50>
 8004128:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 800412c:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800412e:	2b00      	cmp	r3, #0
 8004130:	d13a      	bne.n	80041a8 <HAL_TIM_IC_Start_IT+0x88>
 8004132:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8004136:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004138:	2801      	cmp	r0, #1
 800413a:	f040 80b8 	bne.w	80042ae <HAL_TIM_IC_Start_IT+0x18e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800413e:	2a01      	cmp	r2, #1
 8004140:	f040 80b6 	bne.w	80042b0 <HAL_TIM_IC_Start_IT+0x190>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004144:	2b00      	cmp	r3, #0
 8004146:	d13f      	bne.n	80041c8 <HAL_TIM_IC_Start_IT+0xa8>
 8004148:	2102      	movs	r1, #2
 800414a:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800414e:	2b00      	cmp	r3, #0
 8004150:	d156      	bne.n	8004200 <HAL_TIM_IC_Start_IT+0xe0>
 8004152:	2102      	movs	r1, #2
 8004154:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
  switch (Channel)
 8004158:	2b0c      	cmp	r3, #12
 800415a:	f200 80aa 	bhi.w	80042b2 <HAL_TIM_IC_Start_IT+0x192>
 800415e:	e8df f003 	tbb	[pc, r3]
 8004162:	a85f      	.short	0xa85f
 8004164:	a886a8a8 	.word	0xa886a8a8
 8004168:	a88ca8a8 	.word	0xa88ca8a8
 800416c:	a8a8      	.short	0xa8a8
 800416e:	92          	.byte	0x92
 800416f:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004170:	2904      	cmp	r1, #4
 8004172:	d009      	beq.n	8004188 <HAL_TIM_IC_Start_IT+0x68>
 8004174:	2908      	cmp	r1, #8
 8004176:	d00b      	beq.n	8004190 <HAL_TIM_IC_Start_IT+0x70>
 8004178:	290c      	cmp	r1, #12
 800417a:	d00d      	beq.n	8004198 <HAL_TIM_IC_Start_IT+0x78>
 800417c:	2910      	cmp	r1, #16
 800417e:	d00f      	beq.n	80041a0 <HAL_TIM_IC_Start_IT+0x80>
 8004180:	f890 0043 	ldrb.w	r0, [r0, #67]	; 0x43
 8004184:	b2c0      	uxtb	r0, r0
 8004186:	e7d2      	b.n	800412e <HAL_TIM_IC_Start_IT+0xe>
 8004188:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 800418c:	b2c0      	uxtb	r0, r0
 800418e:	e7ce      	b.n	800412e <HAL_TIM_IC_Start_IT+0xe>
 8004190:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8004194:	b2c0      	uxtb	r0, r0
 8004196:	e7ca      	b.n	800412e <HAL_TIM_IC_Start_IT+0xe>
 8004198:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 800419c:	b2c0      	uxtb	r0, r0
 800419e:	e7c6      	b.n	800412e <HAL_TIM_IC_Start_IT+0xe>
 80041a0:	f890 0042 	ldrb.w	r0, [r0, #66]	; 0x42
 80041a4:	b2c0      	uxtb	r0, r0
 80041a6:	e7c2      	b.n	800412e <HAL_TIM_IC_Start_IT+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80041a8:	2b04      	cmp	r3, #4
 80041aa:	d005      	beq.n	80041b8 <HAL_TIM_IC_Start_IT+0x98>
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d007      	beq.n	80041c0 <HAL_TIM_IC_Start_IT+0xa0>
 80041b0:	f894 2047 	ldrb.w	r2, [r4, #71]	; 0x47
 80041b4:	b2d2      	uxtb	r2, r2
 80041b6:	e7bf      	b.n	8004138 <HAL_TIM_IC_Start_IT+0x18>
 80041b8:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 80041bc:	b2d2      	uxtb	r2, r2
 80041be:	e7bb      	b.n	8004138 <HAL_TIM_IC_Start_IT+0x18>
 80041c0:	f894 2046 	ldrb.w	r2, [r4, #70]	; 0x46
 80041c4:	b2d2      	uxtb	r2, r2
 80041c6:	e7b7      	b.n	8004138 <HAL_TIM_IC_Start_IT+0x18>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80041c8:	2b04      	cmp	r3, #4
 80041ca:	d009      	beq.n	80041e0 <HAL_TIM_IC_Start_IT+0xc0>
 80041cc:	2b08      	cmp	r3, #8
 80041ce:	d00b      	beq.n	80041e8 <HAL_TIM_IC_Start_IT+0xc8>
 80041d0:	2b0c      	cmp	r3, #12
 80041d2:	d00d      	beq.n	80041f0 <HAL_TIM_IC_Start_IT+0xd0>
 80041d4:	2b10      	cmp	r3, #16
 80041d6:	d00f      	beq.n	80041f8 <HAL_TIM_IC_Start_IT+0xd8>
 80041d8:	2102      	movs	r1, #2
 80041da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041de:	e7b6      	b.n	800414e <HAL_TIM_IC_Start_IT+0x2e>
 80041e0:	2102      	movs	r1, #2
 80041e2:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
 80041e6:	e7b2      	b.n	800414e <HAL_TIM_IC_Start_IT+0x2e>
 80041e8:	2102      	movs	r1, #2
 80041ea:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
 80041ee:	e7ae      	b.n	800414e <HAL_TIM_IC_Start_IT+0x2e>
 80041f0:	2102      	movs	r1, #2
 80041f2:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
 80041f6:	e7aa      	b.n	800414e <HAL_TIM_IC_Start_IT+0x2e>
 80041f8:	2102      	movs	r1, #2
 80041fa:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80041fe:	e7a6      	b.n	800414e <HAL_TIM_IC_Start_IT+0x2e>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004200:	2b04      	cmp	r3, #4
 8004202:	d005      	beq.n	8004210 <HAL_TIM_IC_Start_IT+0xf0>
 8004204:	2b08      	cmp	r3, #8
 8004206:	d007      	beq.n	8004218 <HAL_TIM_IC_Start_IT+0xf8>
 8004208:	2102      	movs	r1, #2
 800420a:	f884 1047 	strb.w	r1, [r4, #71]	; 0x47
 800420e:	e7a3      	b.n	8004158 <HAL_TIM_IC_Start_IT+0x38>
 8004210:	2102      	movs	r1, #2
 8004212:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004216:	e79f      	b.n	8004158 <HAL_TIM_IC_Start_IT+0x38>
 8004218:	2102      	movs	r1, #2
 800421a:	f884 1046 	strb.w	r1, [r4, #70]	; 0x46
 800421e:	e79b      	b.n	8004158 <HAL_TIM_IC_Start_IT+0x38>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004220:	6821      	ldr	r1, [r4, #0]
 8004222:	68ca      	ldr	r2, [r1, #12]
 8004224:	f042 0202 	orr.w	r2, r2, #2
 8004228:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800422a:	2201      	movs	r2, #1
 800422c:	4619      	mov	r1, r3
 800422e:	6820      	ldr	r0, [r4, #0]
 8004230:	f7ff feba 	bl	8003fa8 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	4a22      	ldr	r2, [pc, #136]	; (80042c0 <HAL_TIM_IC_Start_IT+0x1a0>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d02a      	beq.n	8004292 <HAL_TIM_IC_Start_IT+0x172>
 800423c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004240:	d027      	beq.n	8004292 <HAL_TIM_IC_Start_IT+0x172>
 8004242:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8004246:	4293      	cmp	r3, r2
 8004248:	d023      	beq.n	8004292 <HAL_TIM_IC_Start_IT+0x172>
 800424a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800424e:	4293      	cmp	r3, r2
 8004250:	d01f      	beq.n	8004292 <HAL_TIM_IC_Start_IT+0x172>
 8004252:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8004256:	4293      	cmp	r3, r2
 8004258:	d01b      	beq.n	8004292 <HAL_TIM_IC_Start_IT+0x172>
 800425a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800425e:	4293      	cmp	r3, r2
 8004260:	d017      	beq.n	8004292 <HAL_TIM_IC_Start_IT+0x172>
      __HAL_TIM_ENABLE(htim);
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	f042 0201 	orr.w	r2, r2, #1
 8004268:	601a      	str	r2, [r3, #0]
 800426a:	2000      	movs	r0, #0
 800426c:	e020      	b.n	80042b0 <HAL_TIM_IC_Start_IT+0x190>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800426e:	6821      	ldr	r1, [r4, #0]
 8004270:	68ca      	ldr	r2, [r1, #12]
 8004272:	f042 0204 	orr.w	r2, r2, #4
 8004276:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8004278:	e7d7      	b.n	800422a <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800427a:	6821      	ldr	r1, [r4, #0]
 800427c:	68ca      	ldr	r2, [r1, #12]
 800427e:	f042 0208 	orr.w	r2, r2, #8
 8004282:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8004284:	e7d1      	b.n	800422a <HAL_TIM_IC_Start_IT+0x10a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004286:	6821      	ldr	r1, [r4, #0]
 8004288:	68ca      	ldr	r2, [r1, #12]
 800428a:	f042 0210 	orr.w	r2, r2, #16
 800428e:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8004290:	e7cb      	b.n	800422a <HAL_TIM_IC_Start_IT+0x10a>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004292:	6899      	ldr	r1, [r3, #8]
 8004294:	4a0b      	ldr	r2, [pc, #44]	; (80042c4 <HAL_TIM_IC_Start_IT+0x1a4>)
 8004296:	400a      	ands	r2, r1
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004298:	2a06      	cmp	r2, #6
 800429a:	d00c      	beq.n	80042b6 <HAL_TIM_IC_Start_IT+0x196>
 800429c:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80042a0:	d00b      	beq.n	80042ba <HAL_TIM_IC_Start_IT+0x19a>
        __HAL_TIM_ENABLE(htim);
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	f042 0201 	orr.w	r2, r2, #1
 80042a8:	601a      	str	r2, [r3, #0]
 80042aa:	2000      	movs	r0, #0
 80042ac:	e000      	b.n	80042b0 <HAL_TIM_IC_Start_IT+0x190>
    return HAL_ERROR;
 80042ae:	2001      	movs	r0, #1
}
 80042b0:	bd10      	pop	{r4, pc}
  switch (Channel)
 80042b2:	4610      	mov	r0, r2
 80042b4:	e7fc      	b.n	80042b0 <HAL_TIM_IC_Start_IT+0x190>
 80042b6:	2000      	movs	r0, #0
 80042b8:	e7fa      	b.n	80042b0 <HAL_TIM_IC_Start_IT+0x190>
 80042ba:	2000      	movs	r0, #0
 80042bc:	e7f8      	b.n	80042b0 <HAL_TIM_IC_Start_IT+0x190>
 80042be:	bf00      	nop
 80042c0:	40012c00 	.word	0x40012c00
 80042c4:	00010007 	.word	0x00010007

080042c8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80042c8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d040      	beq.n	8004352 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
{
 80042d0:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80042d2:	2301      	movs	r3, #1
 80042d4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042d8:	2302      	movs	r3, #2
 80042da:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80042de:	6802      	ldr	r2, [r0, #0]
 80042e0:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042e2:	6894      	ldr	r4, [r2, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80042e4:	4d1c      	ldr	r5, [pc, #112]	; (8004358 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 80042e6:	42aa      	cmp	r2, r5
 80042e8:	d003      	beq.n	80042f2 <HAL_TIMEx_MasterConfigSynchronization+0x2a>
 80042ea:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80042ee:	42aa      	cmp	r2, r5
 80042f0:	d103      	bne.n	80042fa <HAL_TIMEx_MasterConfigSynchronization+0x32>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80042f2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80042f6:	684d      	ldr	r5, [r1, #4]
 80042f8:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042fa:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80042fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004302:	680d      	ldr	r5, [r1, #0]
 8004304:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004306:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004308:	6803      	ldr	r3, [r0, #0]
 800430a:	4a13      	ldr	r2, [pc, #76]	; (8004358 <HAL_TIMEx_MasterConfigSynchronization+0x90>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d012      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8004310:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004314:	d00f      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8004316:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800431a:	4293      	cmp	r3, r2
 800431c:	d00b      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800431e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004322:	4293      	cmp	r3, r2
 8004324:	d007      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 8004326:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800432a:	4293      	cmp	r3, r2
 800432c:	d003      	beq.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x6e>
 800432e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8004332:	4293      	cmp	r3, r2
 8004334:	d104      	bne.n	8004340 <HAL_TIMEx_MasterConfigSynchronization+0x78>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004336:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800433a:	688a      	ldr	r2, [r1, #8]
 800433c:	4314      	orrs	r4, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800433e:	609c      	str	r4, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004340:	2301      	movs	r3, #1
 8004342:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004346:	2300      	movs	r3, #0
 8004348:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 800434c:	4618      	mov	r0, r3
}
 800434e:	bc30      	pop	{r4, r5}
 8004350:	4770      	bx	lr
  __HAL_LOCK(htim);
 8004352:	2002      	movs	r0, #2
}
 8004354:	4770      	bx	lr
 8004356:	bf00      	nop
 8004358:	40012c00 	.word	0x40012c00

0800435c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800435c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004360:	2b01      	cmp	r3, #1
 8004362:	d046      	beq.n	80043f2 <HAL_TIMEx_ConfigBreakDeadTime+0x96>
{
 8004364:	b410      	push	{r4}
  __HAL_LOCK(htim);
 8004366:	2301      	movs	r3, #1
 8004368:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800436c:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800436e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004372:	688a      	ldr	r2, [r1, #8]
 8004374:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004376:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800437a:	684a      	ldr	r2, [r1, #4]
 800437c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800437e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004382:	680a      	ldr	r2, [r1, #0]
 8004384:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004386:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800438a:	690a      	ldr	r2, [r1, #16]
 800438c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800438e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004392:	694a      	ldr	r2, [r1, #20]
 8004394:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004396:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800439a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800439c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800439e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 80043a2:	698a      	ldr	r2, [r1, #24]
 80043a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80043a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043ac:	69ca      	ldr	r2, [r1, #28]
 80043ae:	4313      	orrs	r3, r2

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80043b0:	6802      	ldr	r2, [r0, #0]
 80043b2:	4c11      	ldr	r4, [pc, #68]	; (80043f8 <HAL_TIMEx_ConfigBreakDeadTime+0x9c>)
 80043b4:	42a2      	cmp	r2, r4
 80043b6:	d003      	beq.n	80043c0 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 80043b8:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80043bc:	42a2      	cmp	r2, r4
 80043be:	d110      	bne.n	80043e2 <HAL_TIMEx_ConfigBreakDeadTime+0x86>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80043c0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80043c4:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80043c6:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80043ca:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80043ce:	6a0c      	ldr	r4, [r1, #32]
 80043d0:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80043d2:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80043d6:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 80043d8:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80043da:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80043de:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80043e0:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80043e2:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80043e4:	2300      	movs	r3, #0
 80043e6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80043ea:	4618      	mov	r0, r3
}
 80043ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80043f0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80043f2:	2002      	movs	r0, #2
}
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	40012c00 	.word	0x40012c00

080043fc <__errno>:
 80043fc:	4b01      	ldr	r3, [pc, #4]	; (8004404 <__errno+0x8>)
 80043fe:	6818      	ldr	r0, [r3, #0]
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	20000014 	.word	0x20000014

08004408 <__libc_init_array>:
 8004408:	b570      	push	{r4, r5, r6, lr}
 800440a:	4d0d      	ldr	r5, [pc, #52]	; (8004440 <__libc_init_array+0x38>)
 800440c:	4c0d      	ldr	r4, [pc, #52]	; (8004444 <__libc_init_array+0x3c>)
 800440e:	1b64      	subs	r4, r4, r5
 8004410:	10a4      	asrs	r4, r4, #2
 8004412:	2600      	movs	r6, #0
 8004414:	42a6      	cmp	r6, r4
 8004416:	d109      	bne.n	800442c <__libc_init_array+0x24>
 8004418:	4d0b      	ldr	r5, [pc, #44]	; (8004448 <__libc_init_array+0x40>)
 800441a:	4c0c      	ldr	r4, [pc, #48]	; (800444c <__libc_init_array+0x44>)
 800441c:	f000 ff58 	bl	80052d0 <_init>
 8004420:	1b64      	subs	r4, r4, r5
 8004422:	10a4      	asrs	r4, r4, #2
 8004424:	2600      	movs	r6, #0
 8004426:	42a6      	cmp	r6, r4
 8004428:	d105      	bne.n	8004436 <__libc_init_array+0x2e>
 800442a:	bd70      	pop	{r4, r5, r6, pc}
 800442c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004430:	4798      	blx	r3
 8004432:	3601      	adds	r6, #1
 8004434:	e7ee      	b.n	8004414 <__libc_init_array+0xc>
 8004436:	f855 3b04 	ldr.w	r3, [r5], #4
 800443a:	4798      	blx	r3
 800443c:	3601      	adds	r6, #1
 800443e:	e7f2      	b.n	8004426 <__libc_init_array+0x1e>
 8004440:	08005700 	.word	0x08005700
 8004444:	08005700 	.word	0x08005700
 8004448:	08005700 	.word	0x08005700
 800444c:	08005704 	.word	0x08005704

08004450 <memset>:
 8004450:	4402      	add	r2, r0
 8004452:	4603      	mov	r3, r0
 8004454:	4293      	cmp	r3, r2
 8004456:	d100      	bne.n	800445a <memset+0xa>
 8004458:	4770      	bx	lr
 800445a:	f803 1b01 	strb.w	r1, [r3], #1
 800445e:	e7f9      	b.n	8004454 <memset+0x4>

08004460 <cosf>:
 8004460:	ee10 3a10 	vmov	r3, s0
 8004464:	b507      	push	{r0, r1, r2, lr}
 8004466:	4a1e      	ldr	r2, [pc, #120]	; (80044e0 <cosf+0x80>)
 8004468:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800446c:	4293      	cmp	r3, r2
 800446e:	dc06      	bgt.n	800447e <cosf+0x1e>
 8004470:	eddf 0a1c 	vldr	s1, [pc, #112]	; 80044e4 <cosf+0x84>
 8004474:	b003      	add	sp, #12
 8004476:	f85d eb04 	ldr.w	lr, [sp], #4
 800447a:	f000 ba7b 	b.w	8004974 <__kernel_cosf>
 800447e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8004482:	db04      	blt.n	800448e <cosf+0x2e>
 8004484:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004488:	b003      	add	sp, #12
 800448a:	f85d fb04 	ldr.w	pc, [sp], #4
 800448e:	4668      	mov	r0, sp
 8004490:	f000 f930 	bl	80046f4 <__ieee754_rem_pio2f>
 8004494:	f000 0003 	and.w	r0, r0, #3
 8004498:	2801      	cmp	r0, #1
 800449a:	d009      	beq.n	80044b0 <cosf+0x50>
 800449c:	2802      	cmp	r0, #2
 800449e:	d010      	beq.n	80044c2 <cosf+0x62>
 80044a0:	b9b0      	cbnz	r0, 80044d0 <cosf+0x70>
 80044a2:	eddd 0a01 	vldr	s1, [sp, #4]
 80044a6:	ed9d 0a00 	vldr	s0, [sp]
 80044aa:	f000 fa63 	bl	8004974 <__kernel_cosf>
 80044ae:	e7eb      	b.n	8004488 <cosf+0x28>
 80044b0:	eddd 0a01 	vldr	s1, [sp, #4]
 80044b4:	ed9d 0a00 	vldr	s0, [sp]
 80044b8:	f000 fd32 	bl	8004f20 <__kernel_sinf>
 80044bc:	eeb1 0a40 	vneg.f32	s0, s0
 80044c0:	e7e2      	b.n	8004488 <cosf+0x28>
 80044c2:	eddd 0a01 	vldr	s1, [sp, #4]
 80044c6:	ed9d 0a00 	vldr	s0, [sp]
 80044ca:	f000 fa53 	bl	8004974 <__kernel_cosf>
 80044ce:	e7f5      	b.n	80044bc <cosf+0x5c>
 80044d0:	eddd 0a01 	vldr	s1, [sp, #4]
 80044d4:	ed9d 0a00 	vldr	s0, [sp]
 80044d8:	2001      	movs	r0, #1
 80044da:	f000 fd21 	bl	8004f20 <__kernel_sinf>
 80044de:	e7d3      	b.n	8004488 <cosf+0x28>
 80044e0:	3f490fd8 	.word	0x3f490fd8
 80044e4:	00000000 	.word	0x00000000

080044e8 <sinf>:
 80044e8:	ee10 3a10 	vmov	r3, s0
 80044ec:	b507      	push	{r0, r1, r2, lr}
 80044ee:	4a1f      	ldr	r2, [pc, #124]	; (800456c <sinf+0x84>)
 80044f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044f4:	4293      	cmp	r3, r2
 80044f6:	dc07      	bgt.n	8004508 <sinf+0x20>
 80044f8:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8004570 <sinf+0x88>
 80044fc:	2000      	movs	r0, #0
 80044fe:	b003      	add	sp, #12
 8004500:	f85d eb04 	ldr.w	lr, [sp], #4
 8004504:	f000 bd0c 	b.w	8004f20 <__kernel_sinf>
 8004508:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800450c:	db04      	blt.n	8004518 <sinf+0x30>
 800450e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8004512:	b003      	add	sp, #12
 8004514:	f85d fb04 	ldr.w	pc, [sp], #4
 8004518:	4668      	mov	r0, sp
 800451a:	f000 f8eb 	bl	80046f4 <__ieee754_rem_pio2f>
 800451e:	f000 0003 	and.w	r0, r0, #3
 8004522:	2801      	cmp	r0, #1
 8004524:	d00a      	beq.n	800453c <sinf+0x54>
 8004526:	2802      	cmp	r0, #2
 8004528:	d00f      	beq.n	800454a <sinf+0x62>
 800452a:	b9c0      	cbnz	r0, 800455e <sinf+0x76>
 800452c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004530:	ed9d 0a00 	vldr	s0, [sp]
 8004534:	2001      	movs	r0, #1
 8004536:	f000 fcf3 	bl	8004f20 <__kernel_sinf>
 800453a:	e7ea      	b.n	8004512 <sinf+0x2a>
 800453c:	eddd 0a01 	vldr	s1, [sp, #4]
 8004540:	ed9d 0a00 	vldr	s0, [sp]
 8004544:	f000 fa16 	bl	8004974 <__kernel_cosf>
 8004548:	e7e3      	b.n	8004512 <sinf+0x2a>
 800454a:	eddd 0a01 	vldr	s1, [sp, #4]
 800454e:	ed9d 0a00 	vldr	s0, [sp]
 8004552:	2001      	movs	r0, #1
 8004554:	f000 fce4 	bl	8004f20 <__kernel_sinf>
 8004558:	eeb1 0a40 	vneg.f32	s0, s0
 800455c:	e7d9      	b.n	8004512 <sinf+0x2a>
 800455e:	eddd 0a01 	vldr	s1, [sp, #4]
 8004562:	ed9d 0a00 	vldr	s0, [sp]
 8004566:	f000 fa05 	bl	8004974 <__kernel_cosf>
 800456a:	e7f5      	b.n	8004558 <sinf+0x70>
 800456c:	3f490fd8 	.word	0x3f490fd8
 8004570:	00000000 	.word	0x00000000

08004574 <atan2f>:
 8004574:	f000 b81e 	b.w	80045b4 <__ieee754_atan2f>

08004578 <sqrtf>:
 8004578:	b508      	push	{r3, lr}
 800457a:	ed2d 8b02 	vpush	{d8}
 800457e:	eeb0 8a40 	vmov.f32	s16, s0
 8004582:	f000 f9f3 	bl	800496c <__ieee754_sqrtf>
 8004586:	eeb4 8a48 	vcmp.f32	s16, s16
 800458a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800458e:	d60c      	bvs.n	80045aa <sqrtf+0x32>
 8004590:	eddf 8a07 	vldr	s17, [pc, #28]	; 80045b0 <sqrtf+0x38>
 8004594:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8004598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800459c:	d505      	bpl.n	80045aa <sqrtf+0x32>
 800459e:	f7ff ff2d 	bl	80043fc <__errno>
 80045a2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 80045a6:	2321      	movs	r3, #33	; 0x21
 80045a8:	6003      	str	r3, [r0, #0]
 80045aa:	ecbd 8b02 	vpop	{d8}
 80045ae:	bd08      	pop	{r3, pc}
 80045b0:	00000000 	.word	0x00000000

080045b4 <__ieee754_atan2f>:
 80045b4:	ee10 2a90 	vmov	r2, s1
 80045b8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 80045bc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80045c0:	b510      	push	{r4, lr}
 80045c2:	eef0 7a40 	vmov.f32	s15, s0
 80045c6:	dc06      	bgt.n	80045d6 <__ieee754_atan2f+0x22>
 80045c8:	ee10 0a10 	vmov	r0, s0
 80045cc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80045d0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80045d4:	dd04      	ble.n	80045e0 <__ieee754_atan2f+0x2c>
 80045d6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80045da:	eeb0 0a67 	vmov.f32	s0, s15
 80045de:	bd10      	pop	{r4, pc}
 80045e0:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 80045e4:	d103      	bne.n	80045ee <__ieee754_atan2f+0x3a>
 80045e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045ea:	f000 bce1 	b.w	8004fb0 <atanf>
 80045ee:	1794      	asrs	r4, r2, #30
 80045f0:	f004 0402 	and.w	r4, r4, #2
 80045f4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80045f8:	b943      	cbnz	r3, 800460c <__ieee754_atan2f+0x58>
 80045fa:	2c02      	cmp	r4, #2
 80045fc:	d05e      	beq.n	80046bc <__ieee754_atan2f+0x108>
 80045fe:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80046d0 <__ieee754_atan2f+0x11c>
 8004602:	2c03      	cmp	r4, #3
 8004604:	bf08      	it	eq
 8004606:	eef0 7a47 	vmoveq.f32	s15, s14
 800460a:	e7e6      	b.n	80045da <__ieee754_atan2f+0x26>
 800460c:	b941      	cbnz	r1, 8004620 <__ieee754_atan2f+0x6c>
 800460e:	eddf 7a31 	vldr	s15, [pc, #196]	; 80046d4 <__ieee754_atan2f+0x120>
 8004612:	ed9f 0a31 	vldr	s0, [pc, #196]	; 80046d8 <__ieee754_atan2f+0x124>
 8004616:	2800      	cmp	r0, #0
 8004618:	bfb8      	it	lt
 800461a:	eef0 7a40 	vmovlt.f32	s15, s0
 800461e:	e7dc      	b.n	80045da <__ieee754_atan2f+0x26>
 8004620:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8004624:	d110      	bne.n	8004648 <__ieee754_atan2f+0x94>
 8004626:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800462a:	f104 34ff 	add.w	r4, r4, #4294967295
 800462e:	d107      	bne.n	8004640 <__ieee754_atan2f+0x8c>
 8004630:	2c02      	cmp	r4, #2
 8004632:	d846      	bhi.n	80046c2 <__ieee754_atan2f+0x10e>
 8004634:	4b29      	ldr	r3, [pc, #164]	; (80046dc <__ieee754_atan2f+0x128>)
 8004636:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800463a:	edd4 7a00 	vldr	s15, [r4]
 800463e:	e7cc      	b.n	80045da <__ieee754_atan2f+0x26>
 8004640:	2c02      	cmp	r4, #2
 8004642:	d841      	bhi.n	80046c8 <__ieee754_atan2f+0x114>
 8004644:	4b26      	ldr	r3, [pc, #152]	; (80046e0 <__ieee754_atan2f+0x12c>)
 8004646:	e7f6      	b.n	8004636 <__ieee754_atan2f+0x82>
 8004648:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800464c:	d0df      	beq.n	800460e <__ieee754_atan2f+0x5a>
 800464e:	1a5b      	subs	r3, r3, r1
 8004650:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8004654:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8004658:	da1a      	bge.n	8004690 <__ieee754_atan2f+0xdc>
 800465a:	2a00      	cmp	r2, #0
 800465c:	da01      	bge.n	8004662 <__ieee754_atan2f+0xae>
 800465e:	313c      	adds	r1, #60	; 0x3c
 8004660:	db19      	blt.n	8004696 <__ieee754_atan2f+0xe2>
 8004662:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8004666:	f000 fd77 	bl	8005158 <fabsf>
 800466a:	f000 fca1 	bl	8004fb0 <atanf>
 800466e:	eef0 7a40 	vmov.f32	s15, s0
 8004672:	2c01      	cmp	r4, #1
 8004674:	d012      	beq.n	800469c <__ieee754_atan2f+0xe8>
 8004676:	2c02      	cmp	r4, #2
 8004678:	d017      	beq.n	80046aa <__ieee754_atan2f+0xf6>
 800467a:	2c00      	cmp	r4, #0
 800467c:	d0ad      	beq.n	80045da <__ieee754_atan2f+0x26>
 800467e:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80046e4 <__ieee754_atan2f+0x130>
 8004682:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004686:	ed9f 0a18 	vldr	s0, [pc, #96]	; 80046e8 <__ieee754_atan2f+0x134>
 800468a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800468e:	e7a4      	b.n	80045da <__ieee754_atan2f+0x26>
 8004690:	eddf 7a10 	vldr	s15, [pc, #64]	; 80046d4 <__ieee754_atan2f+0x120>
 8004694:	e7ed      	b.n	8004672 <__ieee754_atan2f+0xbe>
 8004696:	eddf 7a15 	vldr	s15, [pc, #84]	; 80046ec <__ieee754_atan2f+0x138>
 800469a:	e7ea      	b.n	8004672 <__ieee754_atan2f+0xbe>
 800469c:	ee17 3a90 	vmov	r3, s15
 80046a0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80046a4:	ee07 3a90 	vmov	s15, r3
 80046a8:	e797      	b.n	80045da <__ieee754_atan2f+0x26>
 80046aa:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80046e4 <__ieee754_atan2f+0x130>
 80046ae:	ee77 7a80 	vadd.f32	s15, s15, s0
 80046b2:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 80046e8 <__ieee754_atan2f+0x134>
 80046b6:	ee70 7a67 	vsub.f32	s15, s0, s15
 80046ba:	e78e      	b.n	80045da <__ieee754_atan2f+0x26>
 80046bc:	eddf 7a0a 	vldr	s15, [pc, #40]	; 80046e8 <__ieee754_atan2f+0x134>
 80046c0:	e78b      	b.n	80045da <__ieee754_atan2f+0x26>
 80046c2:	eddf 7a0b 	vldr	s15, [pc, #44]	; 80046f0 <__ieee754_atan2f+0x13c>
 80046c6:	e788      	b.n	80045da <__ieee754_atan2f+0x26>
 80046c8:	eddf 7a08 	vldr	s15, [pc, #32]	; 80046ec <__ieee754_atan2f+0x138>
 80046cc:	e785      	b.n	80045da <__ieee754_atan2f+0x26>
 80046ce:	bf00      	nop
 80046d0:	c0490fdb 	.word	0xc0490fdb
 80046d4:	3fc90fdb 	.word	0x3fc90fdb
 80046d8:	bfc90fdb 	.word	0xbfc90fdb
 80046dc:	080052f8 	.word	0x080052f8
 80046e0:	08005304 	.word	0x08005304
 80046e4:	33bbbd2e 	.word	0x33bbbd2e
 80046e8:	40490fdb 	.word	0x40490fdb
 80046ec:	00000000 	.word	0x00000000
 80046f0:	3f490fdb 	.word	0x3f490fdb

080046f4 <__ieee754_rem_pio2f>:
 80046f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046f6:	ee10 6a10 	vmov	r6, s0
 80046fa:	4b8e      	ldr	r3, [pc, #568]	; (8004934 <__ieee754_rem_pio2f+0x240>)
 80046fc:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8004700:	429d      	cmp	r5, r3
 8004702:	b087      	sub	sp, #28
 8004704:	eef0 7a40 	vmov.f32	s15, s0
 8004708:	4604      	mov	r4, r0
 800470a:	dc05      	bgt.n	8004718 <__ieee754_rem_pio2f+0x24>
 800470c:	2300      	movs	r3, #0
 800470e:	ed80 0a00 	vstr	s0, [r0]
 8004712:	6043      	str	r3, [r0, #4]
 8004714:	2000      	movs	r0, #0
 8004716:	e01a      	b.n	800474e <__ieee754_rem_pio2f+0x5a>
 8004718:	4b87      	ldr	r3, [pc, #540]	; (8004938 <__ieee754_rem_pio2f+0x244>)
 800471a:	429d      	cmp	r5, r3
 800471c:	dc46      	bgt.n	80047ac <__ieee754_rem_pio2f+0xb8>
 800471e:	2e00      	cmp	r6, #0
 8004720:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800493c <__ieee754_rem_pio2f+0x248>
 8004724:	4b86      	ldr	r3, [pc, #536]	; (8004940 <__ieee754_rem_pio2f+0x24c>)
 8004726:	f025 050f 	bic.w	r5, r5, #15
 800472a:	dd1f      	ble.n	800476c <__ieee754_rem_pio2f+0x78>
 800472c:	429d      	cmp	r5, r3
 800472e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004732:	d00e      	beq.n	8004752 <__ieee754_rem_pio2f+0x5e>
 8004734:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8004944 <__ieee754_rem_pio2f+0x250>
 8004738:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800473c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004740:	ed80 0a00 	vstr	s0, [r0]
 8004744:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004748:	2001      	movs	r0, #1
 800474a:	edc4 7a01 	vstr	s15, [r4, #4]
 800474e:	b007      	add	sp, #28
 8004750:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004752:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8004948 <__ieee754_rem_pio2f+0x254>
 8004756:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800494c <__ieee754_rem_pio2f+0x258>
 800475a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800475e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8004762:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004766:	edc0 6a00 	vstr	s13, [r0]
 800476a:	e7eb      	b.n	8004744 <__ieee754_rem_pio2f+0x50>
 800476c:	429d      	cmp	r5, r3
 800476e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8004772:	d00e      	beq.n	8004792 <__ieee754_rem_pio2f+0x9e>
 8004774:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8004944 <__ieee754_rem_pio2f+0x250>
 8004778:	ee37 0a87 	vadd.f32	s0, s15, s14
 800477c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8004780:	ed80 0a00 	vstr	s0, [r0]
 8004784:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004788:	f04f 30ff 	mov.w	r0, #4294967295
 800478c:	edc4 7a01 	vstr	s15, [r4, #4]
 8004790:	e7dd      	b.n	800474e <__ieee754_rem_pio2f+0x5a>
 8004792:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8004948 <__ieee754_rem_pio2f+0x254>
 8004796:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800494c <__ieee754_rem_pio2f+0x258>
 800479a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800479e:	ee77 6a87 	vadd.f32	s13, s15, s14
 80047a2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80047a6:	edc0 6a00 	vstr	s13, [r0]
 80047aa:	e7eb      	b.n	8004784 <__ieee754_rem_pio2f+0x90>
 80047ac:	4b68      	ldr	r3, [pc, #416]	; (8004950 <__ieee754_rem_pio2f+0x25c>)
 80047ae:	429d      	cmp	r5, r3
 80047b0:	dc72      	bgt.n	8004898 <__ieee754_rem_pio2f+0x1a4>
 80047b2:	f000 fcd1 	bl	8005158 <fabsf>
 80047b6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8004954 <__ieee754_rem_pio2f+0x260>
 80047ba:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80047be:	eee0 7a07 	vfma.f32	s15, s0, s14
 80047c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80047ca:	ee17 0a90 	vmov	r0, s15
 80047ce:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800493c <__ieee754_rem_pio2f+0x248>
 80047d2:	eea7 0a67 	vfms.f32	s0, s14, s15
 80047d6:	281f      	cmp	r0, #31
 80047d8:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8004944 <__ieee754_rem_pio2f+0x250>
 80047dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047e0:	eeb1 6a47 	vneg.f32	s12, s14
 80047e4:	ee70 6a67 	vsub.f32	s13, s0, s15
 80047e8:	ee16 2a90 	vmov	r2, s13
 80047ec:	dc1c      	bgt.n	8004828 <__ieee754_rem_pio2f+0x134>
 80047ee:	495a      	ldr	r1, [pc, #360]	; (8004958 <__ieee754_rem_pio2f+0x264>)
 80047f0:	1e47      	subs	r7, r0, #1
 80047f2:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 80047f6:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 80047fa:	428b      	cmp	r3, r1
 80047fc:	d014      	beq.n	8004828 <__ieee754_rem_pio2f+0x134>
 80047fe:	6022      	str	r2, [r4, #0]
 8004800:	ed94 7a00 	vldr	s14, [r4]
 8004804:	ee30 0a47 	vsub.f32	s0, s0, s14
 8004808:	2e00      	cmp	r6, #0
 800480a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800480e:	ed84 0a01 	vstr	s0, [r4, #4]
 8004812:	da9c      	bge.n	800474e <__ieee754_rem_pio2f+0x5a>
 8004814:	eeb1 7a47 	vneg.f32	s14, s14
 8004818:	eeb1 0a40 	vneg.f32	s0, s0
 800481c:	ed84 7a00 	vstr	s14, [r4]
 8004820:	ed84 0a01 	vstr	s0, [r4, #4]
 8004824:	4240      	negs	r0, r0
 8004826:	e792      	b.n	800474e <__ieee754_rem_pio2f+0x5a>
 8004828:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800482c:	15eb      	asrs	r3, r5, #23
 800482e:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8004832:	2d08      	cmp	r5, #8
 8004834:	dde3      	ble.n	80047fe <__ieee754_rem_pio2f+0x10a>
 8004836:	eddf 7a44 	vldr	s15, [pc, #272]	; 8004948 <__ieee754_rem_pio2f+0x254>
 800483a:	eddf 5a44 	vldr	s11, [pc, #272]	; 800494c <__ieee754_rem_pio2f+0x258>
 800483e:	eef0 6a40 	vmov.f32	s13, s0
 8004842:	eee6 6a27 	vfma.f32	s13, s12, s15
 8004846:	ee30 0a66 	vsub.f32	s0, s0, s13
 800484a:	eea6 0a27 	vfma.f32	s0, s12, s15
 800484e:	eef0 7a40 	vmov.f32	s15, s0
 8004852:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8004856:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800485a:	ee15 2a90 	vmov	r2, s11
 800485e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8004862:	1a5b      	subs	r3, r3, r1
 8004864:	2b19      	cmp	r3, #25
 8004866:	dc04      	bgt.n	8004872 <__ieee754_rem_pio2f+0x17e>
 8004868:	edc4 5a00 	vstr	s11, [r4]
 800486c:	eeb0 0a66 	vmov.f32	s0, s13
 8004870:	e7c6      	b.n	8004800 <__ieee754_rem_pio2f+0x10c>
 8004872:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800495c <__ieee754_rem_pio2f+0x268>
 8004876:	eeb0 0a66 	vmov.f32	s0, s13
 800487a:	eea6 0a25 	vfma.f32	s0, s12, s11
 800487e:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8004882:	eddf 6a37 	vldr	s13, [pc, #220]	; 8004960 <__ieee754_rem_pio2f+0x26c>
 8004886:	eee6 7a25 	vfma.f32	s15, s12, s11
 800488a:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800488e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8004892:	ed84 7a00 	vstr	s14, [r4]
 8004896:	e7b3      	b.n	8004800 <__ieee754_rem_pio2f+0x10c>
 8004898:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800489c:	db06      	blt.n	80048ac <__ieee754_rem_pio2f+0x1b8>
 800489e:	ee70 7a40 	vsub.f32	s15, s0, s0
 80048a2:	edc0 7a01 	vstr	s15, [r0, #4]
 80048a6:	edc0 7a00 	vstr	s15, [r0]
 80048aa:	e733      	b.n	8004714 <__ieee754_rem_pio2f+0x20>
 80048ac:	15ea      	asrs	r2, r5, #23
 80048ae:	3a86      	subs	r2, #134	; 0x86
 80048b0:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80048b4:	ee07 3a90 	vmov	s15, r3
 80048b8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80048bc:	eddf 6a29 	vldr	s13, [pc, #164]	; 8004964 <__ieee754_rem_pio2f+0x270>
 80048c0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80048c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80048c8:	ed8d 7a03 	vstr	s14, [sp, #12]
 80048cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80048d0:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80048d4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80048d8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80048dc:	ed8d 7a04 	vstr	s14, [sp, #16]
 80048e0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80048e4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80048e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048ec:	edcd 7a05 	vstr	s15, [sp, #20]
 80048f0:	d11e      	bne.n	8004930 <__ieee754_rem_pio2f+0x23c>
 80048f2:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80048f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048fa:	bf14      	ite	ne
 80048fc:	2302      	movne	r3, #2
 80048fe:	2301      	moveq	r3, #1
 8004900:	4919      	ldr	r1, [pc, #100]	; (8004968 <__ieee754_rem_pio2f+0x274>)
 8004902:	9101      	str	r1, [sp, #4]
 8004904:	2102      	movs	r1, #2
 8004906:	9100      	str	r1, [sp, #0]
 8004908:	a803      	add	r0, sp, #12
 800490a:	4621      	mov	r1, r4
 800490c:	f000 f892 	bl	8004a34 <__kernel_rem_pio2f>
 8004910:	2e00      	cmp	r6, #0
 8004912:	f6bf af1c 	bge.w	800474e <__ieee754_rem_pio2f+0x5a>
 8004916:	edd4 7a00 	vldr	s15, [r4]
 800491a:	eef1 7a67 	vneg.f32	s15, s15
 800491e:	edc4 7a00 	vstr	s15, [r4]
 8004922:	edd4 7a01 	vldr	s15, [r4, #4]
 8004926:	eef1 7a67 	vneg.f32	s15, s15
 800492a:	edc4 7a01 	vstr	s15, [r4, #4]
 800492e:	e779      	b.n	8004824 <__ieee754_rem_pio2f+0x130>
 8004930:	2303      	movs	r3, #3
 8004932:	e7e5      	b.n	8004900 <__ieee754_rem_pio2f+0x20c>
 8004934:	3f490fd8 	.word	0x3f490fd8
 8004938:	4016cbe3 	.word	0x4016cbe3
 800493c:	3fc90f80 	.word	0x3fc90f80
 8004940:	3fc90fd0 	.word	0x3fc90fd0
 8004944:	37354443 	.word	0x37354443
 8004948:	37354400 	.word	0x37354400
 800494c:	2e85a308 	.word	0x2e85a308
 8004950:	43490f80 	.word	0x43490f80
 8004954:	3f22f984 	.word	0x3f22f984
 8004958:	08005310 	.word	0x08005310
 800495c:	2e85a300 	.word	0x2e85a300
 8004960:	248d3132 	.word	0x248d3132
 8004964:	43800000 	.word	0x43800000
 8004968:	08005390 	.word	0x08005390

0800496c <__ieee754_sqrtf>:
 800496c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8004970:	4770      	bx	lr
	...

08004974 <__kernel_cosf>:
 8004974:	ee10 3a10 	vmov	r3, s0
 8004978:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800497c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8004980:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004984:	da05      	bge.n	8004992 <__kernel_cosf+0x1e>
 8004986:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800498a:	ee17 2a90 	vmov	r2, s15
 800498e:	2a00      	cmp	r2, #0
 8004990:	d03d      	beq.n	8004a0e <__kernel_cosf+0x9a>
 8004992:	ee60 5a00 	vmul.f32	s11, s0, s0
 8004996:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8004a14 <__kernel_cosf+0xa0>
 800499a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004a18 <__kernel_cosf+0xa4>
 800499e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8004a1c <__kernel_cosf+0xa8>
 80049a2:	4a1f      	ldr	r2, [pc, #124]	; (8004a20 <__kernel_cosf+0xac>)
 80049a4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80049a8:	4293      	cmp	r3, r2
 80049aa:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8004a24 <__kernel_cosf+0xb0>
 80049ae:	eee7 7a25 	vfma.f32	s15, s14, s11
 80049b2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8004a28 <__kernel_cosf+0xb4>
 80049b6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80049ba:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8004a2c <__kernel_cosf+0xb8>
 80049be:	eee7 7a25 	vfma.f32	s15, s14, s11
 80049c2:	eeb0 7a66 	vmov.f32	s14, s13
 80049c6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80049ca:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80049ce:	ee65 7aa6 	vmul.f32	s15, s11, s13
 80049d2:	ee67 6a25 	vmul.f32	s13, s14, s11
 80049d6:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 80049da:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80049de:	dc04      	bgt.n	80049ea <__kernel_cosf+0x76>
 80049e0:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80049e4:	ee36 0a47 	vsub.f32	s0, s12, s14
 80049e8:	4770      	bx	lr
 80049ea:	4a11      	ldr	r2, [pc, #68]	; (8004a30 <__kernel_cosf+0xbc>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	bfda      	itte	le
 80049f0:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 80049f4:	ee06 3a90 	vmovle	s13, r3
 80049f8:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 80049fc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004a00:	ee36 0a66 	vsub.f32	s0, s12, s13
 8004a04:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004a08:	ee30 0a67 	vsub.f32	s0, s0, s15
 8004a0c:	4770      	bx	lr
 8004a0e:	eeb0 0a46 	vmov.f32	s0, s12
 8004a12:	4770      	bx	lr
 8004a14:	ad47d74e 	.word	0xad47d74e
 8004a18:	310f74f6 	.word	0x310f74f6
 8004a1c:	3d2aaaab 	.word	0x3d2aaaab
 8004a20:	3e999999 	.word	0x3e999999
 8004a24:	b493f27c 	.word	0xb493f27c
 8004a28:	37d00d01 	.word	0x37d00d01
 8004a2c:	bab60b61 	.word	0xbab60b61
 8004a30:	3f480000 	.word	0x3f480000

08004a34 <__kernel_rem_pio2f>:
 8004a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a38:	ed2d 8b04 	vpush	{d8-d9}
 8004a3c:	b0d9      	sub	sp, #356	; 0x164
 8004a3e:	4688      	mov	r8, r1
 8004a40:	9002      	str	r0, [sp, #8]
 8004a42:	49bb      	ldr	r1, [pc, #748]	; (8004d30 <__kernel_rem_pio2f+0x2fc>)
 8004a44:	9866      	ldr	r0, [sp, #408]	; 0x198
 8004a46:	9301      	str	r3, [sp, #4]
 8004a48:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 8004a4c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8004a50:	1e59      	subs	r1, r3, #1
 8004a52:	1d13      	adds	r3, r2, #4
 8004a54:	db27      	blt.n	8004aa6 <__kernel_rem_pio2f+0x72>
 8004a56:	f1b2 0b03 	subs.w	fp, r2, #3
 8004a5a:	bf48      	it	mi
 8004a5c:	f102 0b04 	addmi.w	fp, r2, #4
 8004a60:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8004a64:	1c45      	adds	r5, r0, #1
 8004a66:	00ec      	lsls	r4, r5, #3
 8004a68:	1a47      	subs	r7, r0, r1
 8004a6a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8004d40 <__kernel_rem_pio2f+0x30c>
 8004a6e:	9403      	str	r4, [sp, #12]
 8004a70:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 8004a74:	eb0a 0c01 	add.w	ip, sl, r1
 8004a78:	ae1c      	add	r6, sp, #112	; 0x70
 8004a7a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 8004a7e:	2400      	movs	r4, #0
 8004a80:	4564      	cmp	r4, ip
 8004a82:	dd12      	ble.n	8004aaa <__kernel_rem_pio2f+0x76>
 8004a84:	9b01      	ldr	r3, [sp, #4]
 8004a86:	ac1c      	add	r4, sp, #112	; 0x70
 8004a88:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8004a8c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 8004a90:	f04f 0c00 	mov.w	ip, #0
 8004a94:	45d4      	cmp	ip, sl
 8004a96:	dc27      	bgt.n	8004ae8 <__kernel_rem_pio2f+0xb4>
 8004a98:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8004a9c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8004d40 <__kernel_rem_pio2f+0x30c>
 8004aa0:	4627      	mov	r7, r4
 8004aa2:	2600      	movs	r6, #0
 8004aa4:	e016      	b.n	8004ad4 <__kernel_rem_pio2f+0xa0>
 8004aa6:	2000      	movs	r0, #0
 8004aa8:	e7dc      	b.n	8004a64 <__kernel_rem_pio2f+0x30>
 8004aaa:	42e7      	cmn	r7, r4
 8004aac:	bf5d      	ittte	pl
 8004aae:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 8004ab2:	ee07 3a90 	vmovpl	s15, r3
 8004ab6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8004aba:	eef0 7a47 	vmovmi.f32	s15, s14
 8004abe:	ece6 7a01 	vstmia	r6!, {s15}
 8004ac2:	3401      	adds	r4, #1
 8004ac4:	e7dc      	b.n	8004a80 <__kernel_rem_pio2f+0x4c>
 8004ac6:	ecf9 6a01 	vldmia	r9!, {s13}
 8004aca:	ed97 7a00 	vldr	s14, [r7]
 8004ace:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004ad2:	3601      	adds	r6, #1
 8004ad4:	428e      	cmp	r6, r1
 8004ad6:	f1a7 0704 	sub.w	r7, r7, #4
 8004ada:	ddf4      	ble.n	8004ac6 <__kernel_rem_pio2f+0x92>
 8004adc:	eceb 7a01 	vstmia	fp!, {s15}
 8004ae0:	f10c 0c01 	add.w	ip, ip, #1
 8004ae4:	3404      	adds	r4, #4
 8004ae6:	e7d5      	b.n	8004a94 <__kernel_rem_pio2f+0x60>
 8004ae8:	ab08      	add	r3, sp, #32
 8004aea:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8004aee:	eddf 8a93 	vldr	s17, [pc, #588]	; 8004d3c <__kernel_rem_pio2f+0x308>
 8004af2:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8004d38 <__kernel_rem_pio2f+0x304>
 8004af6:	9304      	str	r3, [sp, #16]
 8004af8:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8004afc:	4656      	mov	r6, sl
 8004afe:	00b3      	lsls	r3, r6, #2
 8004b00:	9305      	str	r3, [sp, #20]
 8004b02:	ab58      	add	r3, sp, #352	; 0x160
 8004b04:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8004b08:	ac08      	add	r4, sp, #32
 8004b0a:	ab44      	add	r3, sp, #272	; 0x110
 8004b0c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8004b10:	46a4      	mov	ip, r4
 8004b12:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8004b16:	4637      	mov	r7, r6
 8004b18:	2f00      	cmp	r7, #0
 8004b1a:	f1a0 0004 	sub.w	r0, r0, #4
 8004b1e:	dc4f      	bgt.n	8004bc0 <__kernel_rem_pio2f+0x18c>
 8004b20:	4628      	mov	r0, r5
 8004b22:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8004b26:	f000 fb61 	bl	80051ec <scalbnf>
 8004b2a:	eeb0 8a40 	vmov.f32	s16, s0
 8004b2e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8004b32:	ee28 0a00 	vmul.f32	s0, s16, s0
 8004b36:	f000 fb17 	bl	8005168 <floorf>
 8004b3a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 8004b3e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8004b42:	2d00      	cmp	r5, #0
 8004b44:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8004b48:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8004b4c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8004b50:	ee17 9a90 	vmov	r9, s15
 8004b54:	ee38 8a40 	vsub.f32	s16, s16, s0
 8004b58:	dd44      	ble.n	8004be4 <__kernel_rem_pio2f+0x1b0>
 8004b5a:	f106 3cff 	add.w	ip, r6, #4294967295
 8004b5e:	ab08      	add	r3, sp, #32
 8004b60:	f1c5 0e08 	rsb	lr, r5, #8
 8004b64:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8004b68:	fa47 f00e 	asr.w	r0, r7, lr
 8004b6c:	4481      	add	r9, r0
 8004b6e:	fa00 f00e 	lsl.w	r0, r0, lr
 8004b72:	1a3f      	subs	r7, r7, r0
 8004b74:	f1c5 0007 	rsb	r0, r5, #7
 8004b78:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 8004b7c:	4107      	asrs	r7, r0
 8004b7e:	2f00      	cmp	r7, #0
 8004b80:	dd3f      	ble.n	8004c02 <__kernel_rem_pio2f+0x1ce>
 8004b82:	f04f 0e00 	mov.w	lr, #0
 8004b86:	f109 0901 	add.w	r9, r9, #1
 8004b8a:	4673      	mov	r3, lr
 8004b8c:	4576      	cmp	r6, lr
 8004b8e:	dc6b      	bgt.n	8004c68 <__kernel_rem_pio2f+0x234>
 8004b90:	2d00      	cmp	r5, #0
 8004b92:	dd04      	ble.n	8004b9e <__kernel_rem_pio2f+0x16a>
 8004b94:	2d01      	cmp	r5, #1
 8004b96:	d078      	beq.n	8004c8a <__kernel_rem_pio2f+0x256>
 8004b98:	2d02      	cmp	r5, #2
 8004b9a:	f000 8081 	beq.w	8004ca0 <__kernel_rem_pio2f+0x26c>
 8004b9e:	2f02      	cmp	r7, #2
 8004ba0:	d12f      	bne.n	8004c02 <__kernel_rem_pio2f+0x1ce>
 8004ba2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004ba6:	ee30 8a48 	vsub.f32	s16, s0, s16
 8004baa:	b353      	cbz	r3, 8004c02 <__kernel_rem_pio2f+0x1ce>
 8004bac:	4628      	mov	r0, r5
 8004bae:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8004bb2:	f000 fb1b 	bl	80051ec <scalbnf>
 8004bb6:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8004bba:	ee38 8a40 	vsub.f32	s16, s16, s0
 8004bbe:	e020      	b.n	8004c02 <__kernel_rem_pio2f+0x1ce>
 8004bc0:	ee60 7a28 	vmul.f32	s15, s0, s17
 8004bc4:	3f01      	subs	r7, #1
 8004bc6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004bca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bce:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8004bd2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004bd6:	ecac 0a01 	vstmia	ip!, {s0}
 8004bda:	ed90 0a00 	vldr	s0, [r0]
 8004bde:	ee37 0a80 	vadd.f32	s0, s15, s0
 8004be2:	e799      	b.n	8004b18 <__kernel_rem_pio2f+0xe4>
 8004be4:	d105      	bne.n	8004bf2 <__kernel_rem_pio2f+0x1be>
 8004be6:	1e70      	subs	r0, r6, #1
 8004be8:	ab08      	add	r3, sp, #32
 8004bea:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 8004bee:	11ff      	asrs	r7, r7, #7
 8004bf0:	e7c5      	b.n	8004b7e <__kernel_rem_pio2f+0x14a>
 8004bf2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8004bf6:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8004bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004bfe:	da31      	bge.n	8004c64 <__kernel_rem_pio2f+0x230>
 8004c00:	2700      	movs	r7, #0
 8004c02:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8004c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c0a:	f040 809b 	bne.w	8004d44 <__kernel_rem_pio2f+0x310>
 8004c0e:	1e74      	subs	r4, r6, #1
 8004c10:	46a4      	mov	ip, r4
 8004c12:	2000      	movs	r0, #0
 8004c14:	45d4      	cmp	ip, sl
 8004c16:	da4a      	bge.n	8004cae <__kernel_rem_pio2f+0x27a>
 8004c18:	2800      	cmp	r0, #0
 8004c1a:	d07a      	beq.n	8004d12 <__kernel_rem_pio2f+0x2de>
 8004c1c:	ab08      	add	r3, sp, #32
 8004c1e:	3d08      	subs	r5, #8
 8004c20:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	f000 8081 	beq.w	8004d2c <__kernel_rem_pio2f+0x2f8>
 8004c2a:	4628      	mov	r0, r5
 8004c2c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004c30:	00a5      	lsls	r5, r4, #2
 8004c32:	f000 fadb 	bl	80051ec <scalbnf>
 8004c36:	aa44      	add	r2, sp, #272	; 0x110
 8004c38:	1d2b      	adds	r3, r5, #4
 8004c3a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8004d3c <__kernel_rem_pio2f+0x308>
 8004c3e:	18d1      	adds	r1, r2, r3
 8004c40:	4622      	mov	r2, r4
 8004c42:	2a00      	cmp	r2, #0
 8004c44:	f280 80ae 	bge.w	8004da4 <__kernel_rem_pio2f+0x370>
 8004c48:	4622      	mov	r2, r4
 8004c4a:	2a00      	cmp	r2, #0
 8004c4c:	f2c0 80cc 	blt.w	8004de8 <__kernel_rem_pio2f+0x3b4>
 8004c50:	a944      	add	r1, sp, #272	; 0x110
 8004c52:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8004c56:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8004d34 <__kernel_rem_pio2f+0x300>
 8004c5a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8004d40 <__kernel_rem_pio2f+0x30c>
 8004c5e:	2000      	movs	r0, #0
 8004c60:	1aa1      	subs	r1, r4, r2
 8004c62:	e0b6      	b.n	8004dd2 <__kernel_rem_pio2f+0x39e>
 8004c64:	2702      	movs	r7, #2
 8004c66:	e78c      	b.n	8004b82 <__kernel_rem_pio2f+0x14e>
 8004c68:	6820      	ldr	r0, [r4, #0]
 8004c6a:	b94b      	cbnz	r3, 8004c80 <__kernel_rem_pio2f+0x24c>
 8004c6c:	b118      	cbz	r0, 8004c76 <__kernel_rem_pio2f+0x242>
 8004c6e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 8004c72:	6020      	str	r0, [r4, #0]
 8004c74:	2001      	movs	r0, #1
 8004c76:	f10e 0e01 	add.w	lr, lr, #1
 8004c7a:	3404      	adds	r4, #4
 8004c7c:	4603      	mov	r3, r0
 8004c7e:	e785      	b.n	8004b8c <__kernel_rem_pio2f+0x158>
 8004c80:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8004c84:	6020      	str	r0, [r4, #0]
 8004c86:	4618      	mov	r0, r3
 8004c88:	e7f5      	b.n	8004c76 <__kernel_rem_pio2f+0x242>
 8004c8a:	1e74      	subs	r4, r6, #1
 8004c8c:	a808      	add	r0, sp, #32
 8004c8e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8004c92:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8004c96:	f10d 0c20 	add.w	ip, sp, #32
 8004c9a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 8004c9e:	e77e      	b.n	8004b9e <__kernel_rem_pio2f+0x16a>
 8004ca0:	1e74      	subs	r4, r6, #1
 8004ca2:	a808      	add	r0, sp, #32
 8004ca4:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8004ca8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8004cac:	e7f3      	b.n	8004c96 <__kernel_rem_pio2f+0x262>
 8004cae:	ab08      	add	r3, sp, #32
 8004cb0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8004cb4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004cb8:	4318      	orrs	r0, r3
 8004cba:	e7ab      	b.n	8004c14 <__kernel_rem_pio2f+0x1e0>
 8004cbc:	f10c 0c01 	add.w	ip, ip, #1
 8004cc0:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8004cc4:	2c00      	cmp	r4, #0
 8004cc6:	d0f9      	beq.n	8004cbc <__kernel_rem_pio2f+0x288>
 8004cc8:	9b05      	ldr	r3, [sp, #20]
 8004cca:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 8004cce:	eb0d 0003 	add.w	r0, sp, r3
 8004cd2:	9b01      	ldr	r3, [sp, #4]
 8004cd4:	18f4      	adds	r4, r6, r3
 8004cd6:	ab1c      	add	r3, sp, #112	; 0x70
 8004cd8:	1c77      	adds	r7, r6, #1
 8004cda:	384c      	subs	r0, #76	; 0x4c
 8004cdc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8004ce0:	4466      	add	r6, ip
 8004ce2:	42be      	cmp	r6, r7
 8004ce4:	f6ff af0b 	blt.w	8004afe <__kernel_rem_pio2f+0xca>
 8004ce8:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8004cec:	f8dd e008 	ldr.w	lr, [sp, #8]
 8004cf0:	ee07 3a90 	vmov	s15, r3
 8004cf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004cf8:	f04f 0c00 	mov.w	ip, #0
 8004cfc:	ece4 7a01 	vstmia	r4!, {s15}
 8004d00:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8004d40 <__kernel_rem_pio2f+0x30c>
 8004d04:	46a1      	mov	r9, r4
 8004d06:	458c      	cmp	ip, r1
 8004d08:	dd07      	ble.n	8004d1a <__kernel_rem_pio2f+0x2e6>
 8004d0a:	ece0 7a01 	vstmia	r0!, {s15}
 8004d0e:	3701      	adds	r7, #1
 8004d10:	e7e7      	b.n	8004ce2 <__kernel_rem_pio2f+0x2ae>
 8004d12:	9804      	ldr	r0, [sp, #16]
 8004d14:	f04f 0c01 	mov.w	ip, #1
 8004d18:	e7d2      	b.n	8004cc0 <__kernel_rem_pio2f+0x28c>
 8004d1a:	ecfe 6a01 	vldmia	lr!, {s13}
 8004d1e:	ed39 7a01 	vldmdb	r9!, {s14}
 8004d22:	f10c 0c01 	add.w	ip, ip, #1
 8004d26:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004d2a:	e7ec      	b.n	8004d06 <__kernel_rem_pio2f+0x2d2>
 8004d2c:	3c01      	subs	r4, #1
 8004d2e:	e775      	b.n	8004c1c <__kernel_rem_pio2f+0x1e8>
 8004d30:	080056d4 	.word	0x080056d4
 8004d34:	080056a8 	.word	0x080056a8
 8004d38:	43800000 	.word	0x43800000
 8004d3c:	3b800000 	.word	0x3b800000
 8004d40:	00000000 	.word	0x00000000
 8004d44:	9b03      	ldr	r3, [sp, #12]
 8004d46:	eeb0 0a48 	vmov.f32	s0, s16
 8004d4a:	1a98      	subs	r0, r3, r2
 8004d4c:	f000 fa4e 	bl	80051ec <scalbnf>
 8004d50:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8004d38 <__kernel_rem_pio2f+0x304>
 8004d54:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8004d58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d5c:	db19      	blt.n	8004d92 <__kernel_rem_pio2f+0x35e>
 8004d5e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 8004d3c <__kernel_rem_pio2f+0x308>
 8004d62:	ee60 7a27 	vmul.f32	s15, s0, s15
 8004d66:	aa08      	add	r2, sp, #32
 8004d68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d6c:	1c74      	adds	r4, r6, #1
 8004d6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004d72:	3508      	adds	r5, #8
 8004d74:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8004d78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004d7c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004d80:	ee10 3a10 	vmov	r3, s0
 8004d84:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8004d88:	ee17 3a90 	vmov	r3, s15
 8004d8c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8004d90:	e74b      	b.n	8004c2a <__kernel_rem_pio2f+0x1f6>
 8004d92:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8004d96:	aa08      	add	r2, sp, #32
 8004d98:	ee10 3a10 	vmov	r3, s0
 8004d9c:	4634      	mov	r4, r6
 8004d9e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8004da2:	e742      	b.n	8004c2a <__kernel_rem_pio2f+0x1f6>
 8004da4:	a808      	add	r0, sp, #32
 8004da6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8004daa:	9001      	str	r0, [sp, #4]
 8004dac:	ee07 0a90 	vmov	s15, r0
 8004db0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004db4:	3a01      	subs	r2, #1
 8004db6:	ee67 7a80 	vmul.f32	s15, s15, s0
 8004dba:	ee20 0a07 	vmul.f32	s0, s0, s14
 8004dbe:	ed61 7a01 	vstmdb	r1!, {s15}
 8004dc2:	e73e      	b.n	8004c42 <__kernel_rem_pio2f+0x20e>
 8004dc4:	ecfc 6a01 	vldmia	ip!, {s13}
 8004dc8:	ecb6 7a01 	vldmia	r6!, {s14}
 8004dcc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8004dd0:	3001      	adds	r0, #1
 8004dd2:	4550      	cmp	r0, sl
 8004dd4:	dc01      	bgt.n	8004dda <__kernel_rem_pio2f+0x3a6>
 8004dd6:	4288      	cmp	r0, r1
 8004dd8:	ddf4      	ble.n	8004dc4 <__kernel_rem_pio2f+0x390>
 8004dda:	a858      	add	r0, sp, #352	; 0x160
 8004ddc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8004de0:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8004de4:	3a01      	subs	r2, #1
 8004de6:	e730      	b.n	8004c4a <__kernel_rem_pio2f+0x216>
 8004de8:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8004dea:	2a02      	cmp	r2, #2
 8004dec:	dc09      	bgt.n	8004e02 <__kernel_rem_pio2f+0x3ce>
 8004dee:	2a00      	cmp	r2, #0
 8004df0:	dc2a      	bgt.n	8004e48 <__kernel_rem_pio2f+0x414>
 8004df2:	d043      	beq.n	8004e7c <__kernel_rem_pio2f+0x448>
 8004df4:	f009 0007 	and.w	r0, r9, #7
 8004df8:	b059      	add	sp, #356	; 0x164
 8004dfa:	ecbd 8b04 	vpop	{d8-d9}
 8004dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e02:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8004e04:	2b03      	cmp	r3, #3
 8004e06:	d1f5      	bne.n	8004df4 <__kernel_rem_pio2f+0x3c0>
 8004e08:	ab30      	add	r3, sp, #192	; 0xc0
 8004e0a:	442b      	add	r3, r5
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	4619      	mov	r1, r3
 8004e10:	4620      	mov	r0, r4
 8004e12:	2800      	cmp	r0, #0
 8004e14:	f1a1 0104 	sub.w	r1, r1, #4
 8004e18:	dc51      	bgt.n	8004ebe <__kernel_rem_pio2f+0x48a>
 8004e1a:	4621      	mov	r1, r4
 8004e1c:	2901      	cmp	r1, #1
 8004e1e:	f1a2 0204 	sub.w	r2, r2, #4
 8004e22:	dc5c      	bgt.n	8004ede <__kernel_rem_pio2f+0x4aa>
 8004e24:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8004d40 <__kernel_rem_pio2f+0x30c>
 8004e28:	3304      	adds	r3, #4
 8004e2a:	2c01      	cmp	r4, #1
 8004e2c:	dc67      	bgt.n	8004efe <__kernel_rem_pio2f+0x4ca>
 8004e2e:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8004e32:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8004e36:	2f00      	cmp	r7, #0
 8004e38:	d167      	bne.n	8004f0a <__kernel_rem_pio2f+0x4d6>
 8004e3a:	edc8 6a00 	vstr	s13, [r8]
 8004e3e:	ed88 7a01 	vstr	s14, [r8, #4]
 8004e42:	edc8 7a02 	vstr	s15, [r8, #8]
 8004e46:	e7d5      	b.n	8004df4 <__kernel_rem_pio2f+0x3c0>
 8004e48:	aa30      	add	r2, sp, #192	; 0xc0
 8004e4a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8004d40 <__kernel_rem_pio2f+0x30c>
 8004e4e:	4413      	add	r3, r2
 8004e50:	4622      	mov	r2, r4
 8004e52:	2a00      	cmp	r2, #0
 8004e54:	da24      	bge.n	8004ea0 <__kernel_rem_pio2f+0x46c>
 8004e56:	b34f      	cbz	r7, 8004eac <__kernel_rem_pio2f+0x478>
 8004e58:	eef1 7a47 	vneg.f32	s15, s14
 8004e5c:	edc8 7a00 	vstr	s15, [r8]
 8004e60:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8004e64:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004e68:	aa31      	add	r2, sp, #196	; 0xc4
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	429c      	cmp	r4, r3
 8004e6e:	da20      	bge.n	8004eb2 <__kernel_rem_pio2f+0x47e>
 8004e70:	b10f      	cbz	r7, 8004e76 <__kernel_rem_pio2f+0x442>
 8004e72:	eef1 7a67 	vneg.f32	s15, s15
 8004e76:	edc8 7a01 	vstr	s15, [r8, #4]
 8004e7a:	e7bb      	b.n	8004df4 <__kernel_rem_pio2f+0x3c0>
 8004e7c:	aa30      	add	r2, sp, #192	; 0xc0
 8004e7e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8004d40 <__kernel_rem_pio2f+0x30c>
 8004e82:	4413      	add	r3, r2
 8004e84:	2c00      	cmp	r4, #0
 8004e86:	da05      	bge.n	8004e94 <__kernel_rem_pio2f+0x460>
 8004e88:	b10f      	cbz	r7, 8004e8e <__kernel_rem_pio2f+0x45a>
 8004e8a:	eef1 7a67 	vneg.f32	s15, s15
 8004e8e:	edc8 7a00 	vstr	s15, [r8]
 8004e92:	e7af      	b.n	8004df4 <__kernel_rem_pio2f+0x3c0>
 8004e94:	ed33 7a01 	vldmdb	r3!, {s14}
 8004e98:	3c01      	subs	r4, #1
 8004e9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e9e:	e7f1      	b.n	8004e84 <__kernel_rem_pio2f+0x450>
 8004ea0:	ed73 7a01 	vldmdb	r3!, {s15}
 8004ea4:	3a01      	subs	r2, #1
 8004ea6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004eaa:	e7d2      	b.n	8004e52 <__kernel_rem_pio2f+0x41e>
 8004eac:	eef0 7a47 	vmov.f32	s15, s14
 8004eb0:	e7d4      	b.n	8004e5c <__kernel_rem_pio2f+0x428>
 8004eb2:	ecb2 7a01 	vldmia	r2!, {s14}
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ebc:	e7d6      	b.n	8004e6c <__kernel_rem_pio2f+0x438>
 8004ebe:	edd1 7a00 	vldr	s15, [r1]
 8004ec2:	edd1 6a01 	vldr	s13, [r1, #4]
 8004ec6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004eca:	3801      	subs	r0, #1
 8004ecc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004ed0:	ed81 7a00 	vstr	s14, [r1]
 8004ed4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ed8:	edc1 7a01 	vstr	s15, [r1, #4]
 8004edc:	e799      	b.n	8004e12 <__kernel_rem_pio2f+0x3de>
 8004ede:	edd2 7a00 	vldr	s15, [r2]
 8004ee2:	edd2 6a01 	vldr	s13, [r2, #4]
 8004ee6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004eea:	3901      	subs	r1, #1
 8004eec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004ef0:	ed82 7a00 	vstr	s14, [r2]
 8004ef4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ef8:	edc2 7a01 	vstr	s15, [r2, #4]
 8004efc:	e78e      	b.n	8004e1c <__kernel_rem_pio2f+0x3e8>
 8004efe:	ed33 7a01 	vldmdb	r3!, {s14}
 8004f02:	3c01      	subs	r4, #1
 8004f04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004f08:	e78f      	b.n	8004e2a <__kernel_rem_pio2f+0x3f6>
 8004f0a:	eef1 6a66 	vneg.f32	s13, s13
 8004f0e:	eeb1 7a47 	vneg.f32	s14, s14
 8004f12:	edc8 6a00 	vstr	s13, [r8]
 8004f16:	ed88 7a01 	vstr	s14, [r8, #4]
 8004f1a:	eef1 7a67 	vneg.f32	s15, s15
 8004f1e:	e790      	b.n	8004e42 <__kernel_rem_pio2f+0x40e>

08004f20 <__kernel_sinf>:
 8004f20:	ee10 3a10 	vmov	r3, s0
 8004f24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004f28:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8004f2c:	da04      	bge.n	8004f38 <__kernel_sinf+0x18>
 8004f2e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8004f32:	ee17 3a90 	vmov	r3, s15
 8004f36:	b35b      	cbz	r3, 8004f90 <__kernel_sinf+0x70>
 8004f38:	ee20 7a00 	vmul.f32	s14, s0, s0
 8004f3c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8004f94 <__kernel_sinf+0x74>
 8004f40:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8004f98 <__kernel_sinf+0x78>
 8004f44:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004f48:	eddf 7a14 	vldr	s15, [pc, #80]	; 8004f9c <__kernel_sinf+0x7c>
 8004f4c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004f50:	ed9f 6a13 	vldr	s12, [pc, #76]	; 8004fa0 <__kernel_sinf+0x80>
 8004f54:	eea7 6a87 	vfma.f32	s12, s15, s14
 8004f58:	eddf 7a12 	vldr	s15, [pc, #72]	; 8004fa4 <__kernel_sinf+0x84>
 8004f5c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8004f60:	eee6 7a07 	vfma.f32	s15, s12, s14
 8004f64:	b930      	cbnz	r0, 8004f74 <__kernel_sinf+0x54>
 8004f66:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8004fa8 <__kernel_sinf+0x88>
 8004f6a:	eea7 6a27 	vfma.f32	s12, s14, s15
 8004f6e:	eea6 0a26 	vfma.f32	s0, s12, s13
 8004f72:	4770      	bx	lr
 8004f74:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8004f78:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8004f7c:	eee0 7a86 	vfma.f32	s15, s1, s12
 8004f80:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8004f84:	eddf 7a09 	vldr	s15, [pc, #36]	; 8004fac <__kernel_sinf+0x8c>
 8004f88:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8004f8c:	ee30 0a60 	vsub.f32	s0, s0, s1
 8004f90:	4770      	bx	lr
 8004f92:	bf00      	nop
 8004f94:	2f2ec9d3 	.word	0x2f2ec9d3
 8004f98:	b2d72f34 	.word	0xb2d72f34
 8004f9c:	3638ef1b 	.word	0x3638ef1b
 8004fa0:	b9500d01 	.word	0xb9500d01
 8004fa4:	3c088889 	.word	0x3c088889
 8004fa8:	be2aaaab 	.word	0xbe2aaaab
 8004fac:	3e2aaaab 	.word	0x3e2aaaab

08004fb0 <atanf>:
 8004fb0:	b538      	push	{r3, r4, r5, lr}
 8004fb2:	ee10 5a10 	vmov	r5, s0
 8004fb6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8004fba:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8004fbe:	eef0 7a40 	vmov.f32	s15, s0
 8004fc2:	db10      	blt.n	8004fe6 <atanf+0x36>
 8004fc4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8004fc8:	dd04      	ble.n	8004fd4 <atanf+0x24>
 8004fca:	ee70 7a00 	vadd.f32	s15, s0, s0
 8004fce:	eeb0 0a67 	vmov.f32	s0, s15
 8004fd2:	bd38      	pop	{r3, r4, r5, pc}
 8004fd4:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800510c <atanf+0x15c>
 8004fd8:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8005110 <atanf+0x160>
 8004fdc:	2d00      	cmp	r5, #0
 8004fde:	bfd8      	it	le
 8004fe0:	eef0 7a40 	vmovle.f32	s15, s0
 8004fe4:	e7f3      	b.n	8004fce <atanf+0x1e>
 8004fe6:	4b4b      	ldr	r3, [pc, #300]	; (8005114 <atanf+0x164>)
 8004fe8:	429c      	cmp	r4, r3
 8004fea:	dc10      	bgt.n	800500e <atanf+0x5e>
 8004fec:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8004ff0:	da0a      	bge.n	8005008 <atanf+0x58>
 8004ff2:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8005118 <atanf+0x168>
 8004ff6:	ee30 7a07 	vadd.f32	s14, s0, s14
 8004ffa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004ffe:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8005002:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005006:	dce2      	bgt.n	8004fce <atanf+0x1e>
 8005008:	f04f 33ff 	mov.w	r3, #4294967295
 800500c:	e013      	b.n	8005036 <atanf+0x86>
 800500e:	f000 f8a3 	bl	8005158 <fabsf>
 8005012:	4b42      	ldr	r3, [pc, #264]	; (800511c <atanf+0x16c>)
 8005014:	429c      	cmp	r4, r3
 8005016:	dc4f      	bgt.n	80050b8 <atanf+0x108>
 8005018:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800501c:	429c      	cmp	r4, r3
 800501e:	dc41      	bgt.n	80050a4 <atanf+0xf4>
 8005020:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8005024:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8005028:	eea0 7a27 	vfma.f32	s14, s0, s15
 800502c:	2300      	movs	r3, #0
 800502e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005032:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8005036:	1c5a      	adds	r2, r3, #1
 8005038:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800503c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8005120 <atanf+0x170>
 8005040:	eddf 5a38 	vldr	s11, [pc, #224]	; 8005124 <atanf+0x174>
 8005044:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8005128 <atanf+0x178>
 8005048:	ee66 6a06 	vmul.f32	s13, s12, s12
 800504c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8005050:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800512c <atanf+0x17c>
 8005054:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005058:	eddf 5a35 	vldr	s11, [pc, #212]	; 8005130 <atanf+0x180>
 800505c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8005060:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005134 <atanf+0x184>
 8005064:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8005068:	eddf 5a33 	vldr	s11, [pc, #204]	; 8005138 <atanf+0x188>
 800506c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8005070:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800513c <atanf+0x18c>
 8005074:	eea6 5a87 	vfma.f32	s10, s13, s14
 8005078:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8005140 <atanf+0x190>
 800507c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8005080:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8005144 <atanf+0x194>
 8005084:	eea7 5a26 	vfma.f32	s10, s14, s13
 8005088:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8005148 <atanf+0x198>
 800508c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8005090:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005094:	eea5 7a86 	vfma.f32	s14, s11, s12
 8005098:	ee27 7a87 	vmul.f32	s14, s15, s14
 800509c:	d121      	bne.n	80050e2 <atanf+0x132>
 800509e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80050a2:	e794      	b.n	8004fce <atanf+0x1e>
 80050a4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80050a8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80050ac:	ee30 0a27 	vadd.f32	s0, s0, s15
 80050b0:	2301      	movs	r3, #1
 80050b2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80050b6:	e7be      	b.n	8005036 <atanf+0x86>
 80050b8:	4b24      	ldr	r3, [pc, #144]	; (800514c <atanf+0x19c>)
 80050ba:	429c      	cmp	r4, r3
 80050bc:	dc0b      	bgt.n	80050d6 <atanf+0x126>
 80050be:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80050c2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80050c6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80050ca:	2302      	movs	r3, #2
 80050cc:	ee70 6a67 	vsub.f32	s13, s0, s15
 80050d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050d4:	e7af      	b.n	8005036 <atanf+0x86>
 80050d6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80050da:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80050de:	2303      	movs	r3, #3
 80050e0:	e7a9      	b.n	8005036 <atanf+0x86>
 80050e2:	4a1b      	ldr	r2, [pc, #108]	; (8005150 <atanf+0x1a0>)
 80050e4:	491b      	ldr	r1, [pc, #108]	; (8005154 <atanf+0x1a4>)
 80050e6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80050ea:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80050ee:	ed93 0a00 	vldr	s0, [r3]
 80050f2:	ee37 7a40 	vsub.f32	s14, s14, s0
 80050f6:	ed92 0a00 	vldr	s0, [r2]
 80050fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80050fe:	2d00      	cmp	r5, #0
 8005100:	ee70 7a67 	vsub.f32	s15, s0, s15
 8005104:	bfb8      	it	lt
 8005106:	eef1 7a67 	vneglt.f32	s15, s15
 800510a:	e760      	b.n	8004fce <atanf+0x1e>
 800510c:	3fc90fdb 	.word	0x3fc90fdb
 8005110:	bfc90fdb 	.word	0xbfc90fdb
 8005114:	3edfffff 	.word	0x3edfffff
 8005118:	7149f2ca 	.word	0x7149f2ca
 800511c:	3f97ffff 	.word	0x3f97ffff
 8005120:	3c8569d7 	.word	0x3c8569d7
 8005124:	3d4bda59 	.word	0x3d4bda59
 8005128:	bd6ef16b 	.word	0xbd6ef16b
 800512c:	3d886b35 	.word	0x3d886b35
 8005130:	3dba2e6e 	.word	0x3dba2e6e
 8005134:	3e124925 	.word	0x3e124925
 8005138:	3eaaaaab 	.word	0x3eaaaaab
 800513c:	bd15a221 	.word	0xbd15a221
 8005140:	bd9d8795 	.word	0xbd9d8795
 8005144:	bde38e38 	.word	0xbde38e38
 8005148:	be4ccccd 	.word	0xbe4ccccd
 800514c:	401bffff 	.word	0x401bffff
 8005150:	080056e0 	.word	0x080056e0
 8005154:	080056f0 	.word	0x080056f0

08005158 <fabsf>:
 8005158:	ee10 3a10 	vmov	r3, s0
 800515c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005160:	ee00 3a10 	vmov	s0, r3
 8005164:	4770      	bx	lr
	...

08005168 <floorf>:
 8005168:	ee10 3a10 	vmov	r3, s0
 800516c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8005170:	3a7f      	subs	r2, #127	; 0x7f
 8005172:	2a16      	cmp	r2, #22
 8005174:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005178:	dc2a      	bgt.n	80051d0 <floorf+0x68>
 800517a:	2a00      	cmp	r2, #0
 800517c:	da11      	bge.n	80051a2 <floorf+0x3a>
 800517e:	eddf 7a18 	vldr	s15, [pc, #96]	; 80051e0 <floorf+0x78>
 8005182:	ee30 0a27 	vadd.f32	s0, s0, s15
 8005186:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800518a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800518e:	dd05      	ble.n	800519c <floorf+0x34>
 8005190:	2b00      	cmp	r3, #0
 8005192:	da23      	bge.n	80051dc <floorf+0x74>
 8005194:	4a13      	ldr	r2, [pc, #76]	; (80051e4 <floorf+0x7c>)
 8005196:	2900      	cmp	r1, #0
 8005198:	bf18      	it	ne
 800519a:	4613      	movne	r3, r2
 800519c:	ee00 3a10 	vmov	s0, r3
 80051a0:	4770      	bx	lr
 80051a2:	4911      	ldr	r1, [pc, #68]	; (80051e8 <floorf+0x80>)
 80051a4:	4111      	asrs	r1, r2
 80051a6:	420b      	tst	r3, r1
 80051a8:	d0fa      	beq.n	80051a0 <floorf+0x38>
 80051aa:	eddf 7a0d 	vldr	s15, [pc, #52]	; 80051e0 <floorf+0x78>
 80051ae:	ee30 0a27 	vadd.f32	s0, s0, s15
 80051b2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80051b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051ba:	ddef      	ble.n	800519c <floorf+0x34>
 80051bc:	2b00      	cmp	r3, #0
 80051be:	bfbe      	ittt	lt
 80051c0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80051c4:	fa40 f202 	asrlt.w	r2, r0, r2
 80051c8:	189b      	addlt	r3, r3, r2
 80051ca:	ea23 0301 	bic.w	r3, r3, r1
 80051ce:	e7e5      	b.n	800519c <floorf+0x34>
 80051d0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 80051d4:	d3e4      	bcc.n	80051a0 <floorf+0x38>
 80051d6:	ee30 0a00 	vadd.f32	s0, s0, s0
 80051da:	4770      	bx	lr
 80051dc:	2300      	movs	r3, #0
 80051de:	e7dd      	b.n	800519c <floorf+0x34>
 80051e0:	7149f2ca 	.word	0x7149f2ca
 80051e4:	bf800000 	.word	0xbf800000
 80051e8:	007fffff 	.word	0x007fffff

080051ec <scalbnf>:
 80051ec:	ee10 3a10 	vmov	r3, s0
 80051f0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 80051f4:	d025      	beq.n	8005242 <scalbnf+0x56>
 80051f6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80051fa:	d302      	bcc.n	8005202 <scalbnf+0x16>
 80051fc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005200:	4770      	bx	lr
 8005202:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8005206:	d122      	bne.n	800524e <scalbnf+0x62>
 8005208:	4b2a      	ldr	r3, [pc, #168]	; (80052b4 <scalbnf+0xc8>)
 800520a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80052b8 <scalbnf+0xcc>
 800520e:	4298      	cmp	r0, r3
 8005210:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005214:	db16      	blt.n	8005244 <scalbnf+0x58>
 8005216:	ee10 3a10 	vmov	r3, s0
 800521a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800521e:	3a19      	subs	r2, #25
 8005220:	4402      	add	r2, r0
 8005222:	2afe      	cmp	r2, #254	; 0xfe
 8005224:	dd15      	ble.n	8005252 <scalbnf+0x66>
 8005226:	ee10 3a10 	vmov	r3, s0
 800522a:	eddf 7a24 	vldr	s15, [pc, #144]	; 80052bc <scalbnf+0xd0>
 800522e:	eddf 6a24 	vldr	s13, [pc, #144]	; 80052c0 <scalbnf+0xd4>
 8005232:	2b00      	cmp	r3, #0
 8005234:	eeb0 7a67 	vmov.f32	s14, s15
 8005238:	bfb8      	it	lt
 800523a:	eef0 7a66 	vmovlt.f32	s15, s13
 800523e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8005242:	4770      	bx	lr
 8005244:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80052c4 <scalbnf+0xd8>
 8005248:	ee20 0a27 	vmul.f32	s0, s0, s15
 800524c:	4770      	bx	lr
 800524e:	0dd2      	lsrs	r2, r2, #23
 8005250:	e7e6      	b.n	8005220 <scalbnf+0x34>
 8005252:	2a00      	cmp	r2, #0
 8005254:	dd06      	ble.n	8005264 <scalbnf+0x78>
 8005256:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800525a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800525e:	ee00 3a10 	vmov	s0, r3
 8005262:	4770      	bx	lr
 8005264:	f112 0f16 	cmn.w	r2, #22
 8005268:	da1a      	bge.n	80052a0 <scalbnf+0xb4>
 800526a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800526e:	4298      	cmp	r0, r3
 8005270:	ee10 3a10 	vmov	r3, s0
 8005274:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005278:	dd0a      	ble.n	8005290 <scalbnf+0xa4>
 800527a:	ed9f 0a10 	vldr	s0, [pc, #64]	; 80052bc <scalbnf+0xd0>
 800527e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80052c0 <scalbnf+0xd4>
 8005282:	eef0 7a40 	vmov.f32	s15, s0
 8005286:	2b00      	cmp	r3, #0
 8005288:	bf18      	it	ne
 800528a:	eeb0 0a47 	vmovne.f32	s0, s14
 800528e:	e7db      	b.n	8005248 <scalbnf+0x5c>
 8005290:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80052c4 <scalbnf+0xd8>
 8005294:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80052c8 <scalbnf+0xdc>
 8005298:	eef0 7a40 	vmov.f32	s15, s0
 800529c:	2b00      	cmp	r3, #0
 800529e:	e7f3      	b.n	8005288 <scalbnf+0x9c>
 80052a0:	3219      	adds	r2, #25
 80052a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80052a6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 80052aa:	eddf 7a08 	vldr	s15, [pc, #32]	; 80052cc <scalbnf+0xe0>
 80052ae:	ee07 3a10 	vmov	s14, r3
 80052b2:	e7c4      	b.n	800523e <scalbnf+0x52>
 80052b4:	ffff3cb0 	.word	0xffff3cb0
 80052b8:	4c000000 	.word	0x4c000000
 80052bc:	7149f2ca 	.word	0x7149f2ca
 80052c0:	f149f2ca 	.word	0xf149f2ca
 80052c4:	0da24260 	.word	0x0da24260
 80052c8:	8da24260 	.word	0x8da24260
 80052cc:	33000000 	.word	0x33000000

080052d0 <_init>:
 80052d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052d2:	bf00      	nop
 80052d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052d6:	bc08      	pop	{r3}
 80052d8:	469e      	mov	lr, r3
 80052da:	4770      	bx	lr

080052dc <_fini>:
 80052dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80052de:	bf00      	nop
 80052e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80052e2:	bc08      	pop	{r3}
 80052e4:	469e      	mov	lr, r3
 80052e6:	4770      	bx	lr
