
Efinix FPGA Placement and Routing.
Version: 2018.4.285 
Compiled: Jan 27 2019.

Copyright (C) 2013 - 2018 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8F81" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "C:/Efinity/2018.4/project/blinky/blinky.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0086579 seconds.
	VDB Netlist Checker took 0.009 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 12.36 MB, end = 12.36 MB, delta = 0 MB
	VDB Netlist Checker peak virtual memory usage = 65.092 MB
VDB Netlist Checker resident set memory usage: begin = 15.8 MB, end = 15.912 MB, delta = 0.112 MB
	VDB Netlist Checker peak resident set memory usage = 54.384 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'C:/Efinity/2018.4/project/blinky/outflow/blinky.interface.csv'.
Successfully processed interface constraints file "C:/Efinity/2018.4/project/blinky/outflow/blinky.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "C:/Efinity/2018.4/project/blinky/blinky.vdb".
Netlist pre-processing took 0.021235 seconds.
	Netlist pre-processing took 0.021 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 12.344 MB, end = 12.372 MB, delta = 0.028 MB
	Netlist pre-processing peak virtual memory usage = 65.092 MB
Netlist pre-processing resident set memory usage: begin = 15.52 MB, end = 16.168 MB, delta = 0.648 MB
	Netlist pre-processing peak resident set memory usage = 54.384 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage packing ... *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
SetupClusteredData num_clusters=22
Generate proto netlist for file "C:/Efinity/2018.4/project/blinky/work_pnr\blinky.net_proto" took 0.003 seconds
Creating IO constraints file 'C:/Efinity/2018.4/project/blinky/work_pnr\blinky.io_place'
Packing took 0.077188 seconds.
	Packing took 0.077 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 12.372 MB, end = 16.3 MB, delta = 3.928 MB
	Packing peak virtual memory usage = 65.092 MB
Packing resident set memory usage: begin = 16.188 MB, end = 19.96 MB, delta = 3.772 MB
	Packing peak resident set memory usage = 58.16 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file C:/Efinity/2018.4/project/blinky/work_pnr\blinky.net_proto
Read proto netlist for file "C:/Efinity/2018.4/project/blinky/work_pnr\blinky.net_proto" took 0 seconds
Setup net and block data structure took 0.008 seconds
Packed netlist loading took 0.0263959 seconds.
	Packed netlist loading took 0.026 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 13.284 MB, end = 16.568 MB, delta = 3.284 MB
	Packed netlist loading peak virtual memory usage = 65.092 MB
Packed netlist loading resident set memory usage: begin = 17.084 MB, end = 19.888 MB, delta = 2.804 MB
	Packed netlist loading peak resident set memory usage = 58.952 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

FPGA Resource Usage...
	Netlist      0	blocks of type: <EMPTY>
	Netlist      2	blocks of type: io
	Netlist      0	blocks of type: eftio
	Netlist      1	blocks of type: gbuf_block
	Netlist      0	blocks of type: gbuf_ctrl_block
	Netlist      4	blocks of type: efl
	Netlist      15	blocks of type: eft
	Netlist      0	blocks of type: memory
	Netlist      0	blocks of type: mult

***** Ending stage pre-placement *****

SDC file 'C:/Efinity/2018.4/project/blinky/blinky.sdc' parsed successfully.
1 clocks (including virtual clocks), 1 inputs and 1 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'C:/Efinity/2018.4/project/blinky/outflow/blinky.interface.csv'.
Successfully processed interface constraints file "C:/Efinity/2018.4/project/blinky/outflow/blinky.interface.csv".
Writing IO placement constraints to 'C:/Efinity/2018.4/project/blinky/outflow\blinky.interface.io'.

Reading placement constraints from 'C:/Efinity/2018.4/project/blinky/outflow\blinky.interface.io'.

Reading placement constraints from 'C:/Efinity/2018.4/project/blinky/work_pnr\blinky.io_place'.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
Placing core ... done
Legalizing ... done
Starting annealer

 ----------     -------  --------------     -------
  Iteration     BB Cost  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0          42            6178        30.0
          1          83            6178        30.0
          2         141            6178        30.0
          3         195            6178        30.0
          4         195            6178        30.0
          5         210            6178        30.0
          6         210            6178        30.0
          7         251            6178        30.0
          8         179            6178        30.0
          9         182            6178        30.0
         10         182            6178        30.0
         11         181            5119        30.0
         12         219            5119        30.0
         13         238            5119        30.0
         14         158            5119        30.0
         15         161            5119        30.0
         16         200            5119        30.0
         17         258            5119        30.0
         18         223            5119        30.0
         19         224            5119        30.0
         20         125            5119        30.0
         21         182            5119        30.0
         22         159            5119        30.0
         23         138            5119        30.0
         24         125            4884        30.0
         25          77            4884        30.0
         26          77            4884        30.0
         27          77            4884        30.0
         28         112            4884        30.0
         29         101            4884        30.0
         30          98            4884        30.0
         31          98            4884        30.0
         32          98            4884        30.0
         33          98            4884        30.0
         34          98            4884        30.0
         35          98            4884        30.0
         36          98            4884        30.0
         37          98            4884        30.0
         38          98            4884        30.0
         39          98            4884        30.0
         40          98            4884        30.0
         41          98            4884        30.0
         42          98            4884        30.0
         43          98            4884        30.0
         44          98            4884        30.0
         45          98            4884        30.0
         46          98            4884        30.0
         47          51            4884        30.0
         48          51            4884        30.0
         49          51            4884        30.0
         50          51            4884        30.0
         51          51            4884        30.0
         52          51            4884        30.0
         53          49            4884        30.0
         54          49            4884        30.0
         55          48            4883        30.0
         56          48            4883        30.0
         57          48            4883        30.0
         58          48            4883        30.0
         59          43            4883        30.0
         60          43            4883        30.0
         61          43            4883        30.0
         62          43            4883        30.0
         63          43            4883        30.0
         64          43            4883        30.0
         65          43            4883        30.0
         66          43            4883        30.0
         67          43            4883        30.0
         68          43            4883        30.0
         69          43            4883        30.0
         70          43            4883        30.0
         71          43            4883        30.0
         72          43            4883        30.0
         73          43            4883        30.0
         74          43            4883        30.0
         75          43            4883        30.0
         76          43            4883        30.0
         77          43            4883        26.7
         78          43            4883        30.0
         79          43            4883        30.0
         80          43            4883        30.0
         81          43            4883        30.0
         82          43            4883        30.0
         83          43            4883        30.0
         84          43            4883        30.0
         85          43            4883        30.0
         86          43            4883        30.0
         87          43            4883        30.0
         88          43            4883        30.0
         89          43            4883        30.0
         90          43            4883        30.0
         91          43            4883        30.0
         92          43            4883        30.0
         93          43            4883        30.0
         94          43            4883        30.0
         95          43            4883        30.0
         96          43            4883        30.0
         97          43            4883        30.0
         98          43            4883        30.0
         99          43            4883        30.0
        100          43            4883        30.0
        101          43            4883        30.0
        102          43            4883        30.0
        103          43            4883        30.0
        104          43            4883        30.0
        105          43            4883        30.0
        106          43            4883        30.0
        107          43            4883        30.0
        108          43            4883        30.0
        109          43            4883        30.0
        110          43            4883        30.0
        111          43            4883        30.0
Placement successful: 19 cells are placed

Reading placement constraints from 'C:/Efinity/2018.4/project/blinky/outflow/blinky.qplace'.
Finish Realign Types (3 blocks need type change)

Completed placement consistency check successfully.

Placement estimated critical path delay: 18.926 ns
Successfully created FPGA place file 'C:/Efinity/2018.4/project/blinky/outflow/blinky.place'
Placement took 3.11461 seconds.
	Placement took 3.115 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 16.636 MB, end = 21.232 MB, delta = 4.596 MB
	Placement peak virtual memory usage = 65.092 MB
Placement resident set memory usage: begin = 20.668 MB, end = 27.824 MB, delta = 7.156 MB
	Placement peak resident set memory usage = 67.408 MB
***** Ending stage placement *****
