{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601997424387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601997424388 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  6 17:17:04 2020 " "Processing started: Tue Oct  6 17:17:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601997424388 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601997424388 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off min_max_top -c min_max_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off min_max_top -c min_max_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601997424388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601997424537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 min_max_top-struct " "Found design unit 1: min_max_top-struct" {  } { { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601997424917 ""} { "Info" "ISGN_ENTITY_NAME" "1 min_max_top " "Found entity 1: min_max_top" {  } { { "../src/min_max_top.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601997424917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601997424917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 marche_normale-comport " "Found design unit 1: marche_normale-comport" {  } { { "../src/marche_normale.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601997424919 ""} { "Info" "ISGN_ENTITY_NAME" "1 marche_normale " "Found entity 1: marche_normale" {  } { { "../src/marche_normale.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/marche_normale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601997424919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601997424919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_lin_4to16-flot_don " "Found design unit 1: bin_lin_4to16-flot_don" {  } { { "../src/bin_lin_4to16.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601997424919 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_lin_4to16 " "Found entity 1: bin_lin_4to16" {  } { { "../src/bin_lin_4to16.vhd" "" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/bin_lin_4to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601997424919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601997424919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "min_max_top " "Elaborating entity \"min_max_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601997424963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "bin_lin_4to16 bin_lin_4to16:bin_lin_max A:flot_don " "Elaborating entity \"bin_lin_4to16\" using architecture \"A:flot_don\" for hierarchy \"bin_lin_4to16:bin_lin_max\"" {  } { { "../src/min_max_top.vhd" "bin_lin_max" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601997424979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "marche_normale marche_normale:marche_normale_comp A:comport " "Elaborating entity \"marche_normale\" using architecture \"A:comport\" for hierarchy \"marche_normale:marche_normale_comp\"" {  } { { "../src/min_max_top.vhd" "marche_normale_comp" { Text "/home/reds/Documents/denis/csn/labo/lab2/code/aff_min_max/src/min_max_top.vhd" 91 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601997424983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601997425324 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601997425324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "120 " "Implemented 120 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601997425324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601997425324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601997425426 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct  6 17:17:05 2020 " "Processing ended: Tue Oct  6 17:17:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601997425426 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601997425426 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601997425426 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601997425426 ""}
