Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 3DB099C1867
	for <lists+qemu-devel@lfdr.de>; Fri,  8 Nov 2024 09:51:19 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1t9Kh6-0004bq-9w; Fri, 08 Nov 2024 03:50:16 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <fea.wang@sifive.com>)
 id 1t9Kh4-0004bR-Qz
 for qemu-devel@nongnu.org; Fri, 08 Nov 2024 03:50:14 -0500
Received: from mail-pj1-x1032.google.com ([2607:f8b0:4864:20::1032])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <fea.wang@sifive.com>)
 id 1t9Kh3-0000wa-53
 for qemu-devel@nongnu.org; Fri, 08 Nov 2024 03:50:14 -0500
Received: by mail-pj1-x1032.google.com with SMTP id
 98e67ed59e1d1-2e2e88cb0bbso1469256a91.3
 for <qemu-devel@nongnu.org>; Fri, 08 Nov 2024 00:50:12 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=sifive.com; s=google; t=1731055811; x=1731660611; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=40bvvcKOltQHXpA3nRcAP1ayEBgymgbTXX5iRDTQQM0=;
 b=EmZ2rjzh//7C0DzrDpl0a7X+uaSZPrxic1ab6sKCp5nqf3pV4fUan9yfoZbpWFEfzG
 ZJOQQ26+r66LTi1lOUpvrjZBMjUAloO4ePLoxonnF6xJdJutRjXitYimf+uW34T8OLpe
 bgftnP06Jdb7wawWzWRjn7QEDbV2QDk7emlT0QlANd2IJzJ8yDMCayCgb7j5h6z2CAv6
 f0Tm2f82ocSsT2mHaFSs5mcydImReBJCL/shSLWeAy3c/0jqRc/t76jBi1zT79qNGPqG
 YRMKsGQv7w16qpF6tvQWsa02uzkCAAGxqIUb45nyFZfkAl8pJAbFaWCz3M/+I4oiHgbP
 pZog==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1731055811; x=1731660611;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=40bvvcKOltQHXpA3nRcAP1ayEBgymgbTXX5iRDTQQM0=;
 b=fxJsc48awGVqqq+qzP9GBWHlHNVOchbrgeV0IDHUXYmACuZZBiQL8EIttJy5p2eZ2T
 hLWdjaWmvXQZZIkET6T9FxMMA5nuk+86whXM9XdOX7pms1uQCRfSWbIAfJK1Pgre1as6
 Q86Cz2a8vXFkJGTLD5zx5X0tN+OBip9pc3eEM6HgvT8EDun8CkZXINBr+miyVmgDBiyh
 515OBsIuTlxxN0GrcHRZmtBI+AwLLG9PHAMGlo6xqAUxKH3ZUC8VhNQApwUWV9B1R2Lg
 EIJ/BYrfhCts/m1v/jMxTT0Yb28Mr0VWekVi7kZSEzruSJw9Hucj1pZgZEKq3yxykKkg
 I4lA==
X-Gm-Message-State: AOJu0YzNmDRqc8znGvB8OpEeZkibBXpS46JParq06Wd1KonB2HtSHqc8
 JswweIMvEJy/nZUlL+jZjBRdF3p/U/pcIMkmIt/GsujexJZ6dHdqjIHLKgiUQ6B21HhTxixlQ6f
 ZC0+4VzJ2oYew0/dmoGNTcXcbDuxoCLvKHnRvvGkcGvTGNcbb61R3dRo6+J5aUbbSApUwsXCygo
 ooqfO8ax2CvZ3RgRAm9kJJyVVWaLFwHiOxxEY=
X-Google-Smtp-Source: AGHT+IGqRbQFFLTkxljwJ/ns9tZybsbm+verNlltpFg/ImoorWUQHMidDh/ZZdt0r/1BbwK36CM1xA==
X-Received: by 2002:a17:90b:4acb:b0:2e2:d5fc:2847 with SMTP id
 98e67ed59e1d1-2e9b177fe40mr2896451a91.30.1731055810653; 
 Fri, 08 Nov 2024 00:50:10 -0800 (PST)
Received: from hsinchu36-syssw02.internal.sifive.com
 (59-124-168-89.hinet-ip.hinet.net. [59.124.168.89])
 by smtp.gmail.com with ESMTPSA id
 98e67ed59e1d1-2e99a541da0sm5540135a91.13.2024.11.08.00.50.08
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 08 Nov 2024 00:50:09 -0800 (PST)
From: "Fea.Wang" <fea.wang@sifive.com>
To: qemu-devel@nongnu.org,
	qemu-riscv@nongnu.org
Cc: Palmer Dabbelt <palmer@dabbelt.com>,
 Alistair Francis <alistair.francis@wdc.com>, Bin Meng <bmeng.cn@gmail.com>,
 Weiwei Li <liwei1518@gmail.com>,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>,
 Liu Zhiwei <zhiwei_liu@linux.alibaba.com>, "Fea.Wang" <fea.wang@sifive.com>
Subject: [PATCH v2 0/5] Introduce svukte ISA extension
Date: Fri,  8 Nov 2024 16:52:34 +0800
Message-Id: <20241108085239.2927152-1-fea.wang@sifive.com>
X-Mailer: git-send-email 2.34.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::1032;
 envelope-from=fea.wang@sifive.com; helo=mail-pj1-x1032.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

The Svukte ISA extension has been approved for fast-track development.
https://lf-riscv.atlassian.net/browse/RVS-2977 
And there are Linux patches for the Svukte that are under review.
https://lore.kernel.org/kvm/20240920-dev-maxh-svukte-rebase-v1-0-7864a88a62bd@sifive.com/T/#mf70fcb22cd2987ad268c0efee9b8583197d3cb4f

Svukte provides a means to make user-mode accesses to supervisor memory
raise page faults in constant time, mitigating attacks that attempt to
discover the supervisor software's address-space layout.

Refer to the draft of svukte extension from:
https://github.com/riscv/riscv-isa-manual/pull/1564

* Refactor the code

base-commit: 27652f9ca9d831c67dd447346c6ee953669255f0

[v1]
* Add svukte extension

Fea.Wang (5):
  target/riscv: Add svukte extension capability variable
  target/riscv: Support senvcfg[UKTE] bit when svukte extension is
    enabled
  target/riscv: Support hstatus[HUKTE] bit when svukte extension is
    enabled
  target/riscv: Check memory access to meet svuket rule
  target/riscv: Expose svukte ISA extension

 target/riscv/cpu.c        |  2 ++
 target/riscv/cpu_bits.h   |  2 ++
 target/riscv/cpu_cfg.h    |  1 +
 target/riscv/cpu_helper.c | 57 +++++++++++++++++++++++++++++++++++++++
 target/riscv/csr.c        |  7 +++++
 5 files changed, 69 insertions(+)

-- 
2.34.1


