== Extension summary

=== Zabhlrsc

{lr_sc_bh_ext_name} is a separate extension independent of CHERI, but is required for CHERI software.

These instructions are not controlled by the CRE bits in <<mseccfg>>, <<menvcfg>> or <<senvcfg>>.

.{lr_sc_bh_ext_name} instruction extension
[#Zabhlrsc_instruction_extension]
[width="100%",options=header,cols="2,2,10"]
|==============================================================================
include::generated/Zabhlrsc_insns_table_body.adoc[]
|==============================================================================

=== Zish4add

{sh4add_ext_name} is a separate extension independent of CHERI, but improves performance for CHERI code
as the natural data width of pointers has doubled.

These instructions are not controlled by the CRE bits in <<mseccfg>>, <<menvcfg>> or <<senvcfg>>.

.{sh4add_ext_name} instruction extension
[#Zish4add_instruction_extension]
[width="100%",options=header,cols="2,2,10"]
|==============================================================================
include::generated/Zish4add_insns_table_body.adoc[]
|==============================================================================

=== Zcheripurecap

{cheri_base_ext_name} defines the set of instructions used by a purecap core.

Some instructions depend on the presence of other extensions, as listed in xref:Zcheri_purecap_instruction_extension[xrefstyle=short]

.{cheri_base_ext_name} instruction extension - Pure pass:attributes,quotes[{cheri_cap_mode_name}] instructions
[#Zcheri_purecap_instruction_extension]
[width="100%",options=header,cols="3,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4"]
|==============================================================================
include::generated/Zcheri_purecap_insns_table_body.adoc[]
|==============================================================================

=== Zcherihybrid

{cheri_default_ext_name} defines the set of instructions added by the pass:attributes,quotes[{cheri_int_mode_name}], in addition to {cheri_base_ext_name}.

NOTE: {cheri_default_ext_name} implies {cheri_base_ext_name}

.{cheri_default_ext_name} instruction extension - pass:attributes,quotes[{cheri_int_mode_name}] instructions
[#Zcheri_hybrid_instruction_extension]
[width="100%",options=header,cols="3,1,1,1,1,1,1,1,1,1,1,1,1,1,1,4"]
|==============================================================================
include::generated/Zcheri_hybrid_insns_table_body.adoc[]
|==============================================================================

[#instruction-modes]
=== Instruction Modes

The tables summarise which operating modes each instruction may be executed in.

.Instructions valid for execution in pass:attributes,quotes[{cheri_cap_mode_name}] only
[#cap_mode_insns]
[width="100%",options=header,cols="3,1,1,3"]
|==============================================================================
include::generated/cap_mode_insns_table_body.adoc[]
|==============================================================================

<<<

.Instructions valid for execution in pass:attributes,quotes[{cheri_int_mode_name}] only
[#legacy_mode_insns]
[width="100%",options=header,cols="3,1,1,3"]
|==============================================================================
include::generated/legacy_mode_insns_table_body.adoc[]
|==============================================================================

.Instructions valid for execution in both pass:attributes,quotes[{cheri_int_mode_name}] and pass:attributes,quotes[{cheri_cap_mode_name}]
[#both_mode_insns]
[width="100%",options=header,cols="3,1,1,3"]
|==============================================================================
include::generated/both_mode_insns_table_body.adoc[]
|==============================================================================

[#clen_csr_summary]
== Capability Width CSR Summary

.CSRs renamed and extended to capability width
[#aliased_CSRs]
[width="100%",options=header,cols="1,1,1"]
|==============================================================================
include::generated/csr_aliases_table_body.adoc[]
|==============================================================================

.Action taken on writing to extended CSRs.
[#extended_CSR_writing]
[width="100%",options=header,cols="1,2,2"]
|==============================================================================
include::generated/csr_alias_action_table_body.adoc[]
|==============================================================================

^*^ The vector range check is to ensure that vectored entry to the handler
 in within bounds of the capability written to `Xtvecc`. The check on writing
 must include the lowest (0 offset) and highest possible offset (e.g. 64 * MXLEN bits where HICAUSE=16).

NOTE: _XLEN writing_ is only available if {cheri_default_ext_name} is implemented.

NOTE: Implementations which allow misa.C to be writable need to legalise *Xepcc*
 on _reading_ if the misa.C value has changed since the value was written as this
 can cause the read value of bit [1] to change state.

NOTE: <<CSRRW>> make an XLEN-wide access to the XLEN-wide CSR aliases or a CLEN-wide access to the CLEN-wide aliases for all extended CSRs.
 {non-csrrw-and} only make XLEN-wide accesses even if the CLEN-wide alias is specified.

.CLEN-wide CSRs storing executable vectors or data pointers
[#CSR_exevectors]
[width="100%",options=header,cols="1,1,1,1"]
|==============================================================================
include::generated/csr_exevectors_table_body.adoc[]
|==============================================================================

Some CSRs store executable vectors or data pointers as shown in xref:CSR_exevectors[xrefstyle=short].
These CSRs do not need to store the full width address on RV64.
If they store fewer address bits then writes are subject to the invalid address
check in <<section_invalid_addr_conv>>.

.CLEN-wide CSRs which store all CLEN+1 bits
[#CSR_metadata]
[width="100%",options=header,cols="1,1"]
|==============================================================================
include::generated/csr_metadata_table_body.adoc[]
|==============================================================================

xref:CSR_metadata[xrefstyle=short] shows which CLEN-wide CSRs store all CLEN+1 bits. No other CLEN-wide CSRs store any reserved bits. All CLEN-wide CSRs store _all_ non-reserved metadata fields.

.All CLEN-wide CSRs. {cheri_base_ext_name} is a prerequisite for all CSRs in this table
[#extended_CSRs]
[width="100%",options=header,cols="2,1,1,2,2,4"]
|==============================================================================
include::generated/csr_permission_table_body.adoc[]
|==============================================================================

=== Other tables

.Mnemonics with the same encoding but mapped to different instructions in pass:attributes,quotes[{cheri_int_mode_name}] and pass:attributes,quotes[{cheri_cap_mode_name}]
[#legacy_mnemonics]
[width="100%",options=header]
|==============================================================================
include::generated/legacy_mnemonic_insns_table_body.adoc[]
|==============================================================================

.Instruction encodings which vary depending on the current XLEN
[#xlen_dependent_encodings]
[width="100%",options=header,cols="1,3"]
|==============================================================================
include::generated/xlen_dependent_encoding_insns_table_body.adoc[]
|==============================================================================

NOTE: <<MODESW>> and <<SCMODE>> only exist in pass:attributes,quotes[{cheri_cap_mode_name}] if pass:attributes,quotes[{cheri_int_mode_name}] is _also_ present. A purecap core does not implement the mode bit in the capability.

.Illegal instruction detect for CHERI instructions
[#cheri_illegals]
[width="100%",options=header,cols="2,2,2,2"]
|==============================================================================
include::generated/illegal_insns_table_body.adoc[]
|==============================================================================
