<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_fp_functions_191/sim/Float_Inv_altera_fp_functions_191_evggsgy_memoryC0_uid60_inverseTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/Float_Inv_altera_fp_functions_191_evggsgy_memoryC1_uid63_inverseTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/Float_Inv_altera_fp_functions_191_evggsgy_memoryC2_uid66_inverseTables_lutmem.hex"
   type="HEX"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/dspba_library_package.vhd"
   type="VHDL"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/dspba_library.vhd"
   type="VHDL"
   library="altera_fp_functions_191" />
 <file
   path="altera_fp_functions_191/sim/Float_Inv_altera_fp_functions_191_evggsgy.vhd"
   type="VHDL"
   library="altera_fp_functions_191" />
 <file
   path="sim/Float_Inv.v"
   type="VERILOG"
   library="Float_Inv"
   hasInlineConfiguration="true" />
 <topLevel name="Float_Inv.Float_Inv" />
 <deviceFamily name="stratix10" />
</simPackage>
