# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/id.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/mem_wb.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/regfile.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/div.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/mem.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/LLbit_reg.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/ctrl.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/cp0_reg.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/pc_reg.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/id_ex.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/hilo_reg.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/ex_mem.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/if_id.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/ex.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/inst_rom.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/openmips.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/data_ram.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/new/seg7x16.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/imports/Chapter11/openmips_min_sopc.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/new/clk_div.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/new/io_sel.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/imports/sources_1/new/top.v"
verilog xil_defaultlib  "../../../Final.srcs/sources_1/new/top_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
