The PCIe interface. Fundamentally this operates at the TLP level, but several extra layers of
logic have been added in pcie.vhdl and tlp_core.vhdl to provide a more user-friendly (if less
generic) interface to the outside world.
