Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_axi_fir_behav xil_defaultlib.tb_axi_fir xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_axi_CTRL_AWADDR' [C:/Vivado_HLS_Tutorial/Introduction/lab2/simul0710/simul0710.srcs/sim_1/new/tb_axi_fir.v:45]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_axi_CTRL_ARADDR' [C:/Vivado_HLS_Tutorial/Introduction/lab2/simul0710/simul0710.srcs/sim_1/new/tb_axi_fir.v:55]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_CTRL_s_axi
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.tb_axi_fir
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_axi_fir_behav
