# This file was auto-generated using the python script process_xdc.py
# The script has as input the original constraints. Pinout info is extracted from
# Trenz pinout sheet (obtained from https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Pinout) 
# into csv files with the C-PIN, C-NAME, FPGA Pin Name, and Module Net Name columns.
# Obs.: Column order is not important, but names need to be strictly followed.
#
# Constraints ported from TE0808_REV02.csv to TE0803_REV01.csv.
#
# Script author: Tomas P. Correa
# Date: check GIT repo


# Port ANL_10_N_Ch3 = B64_L15_P (J4:12)
set_property PACKAGE_PIN AB4 [get_ports ANL_10_N_Ch3]

# Port ANL_10_P_Ch3 = B64_L15_N (J4:14)
set_property PACKAGE_PIN AB3 [get_ports ANL_10_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_10_P_Ch3]

# Port ANL_09_P_Ch3 = B65_L20_N (J4:19)
set_property PACKAGE_PIN H6 [get_ports ANL_09_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_09_P_Ch3]

# Port ANL_09_N_Ch3 = B65_L20_P (J4:17)
set_property PACKAGE_PIN J6 [get_ports ANL_09_N_Ch3]

# Port ANL_08_P_Ch3 = B64_L17_P (J4:18)
set_property PACKAGE_PIN AB2 [get_ports ANL_08_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_08_P_Ch3]

# Port ANL_08_N_Ch3 = B64_L17_N (J4:20)
set_property PACKAGE_PIN AC2 [get_ports ANL_08_N_Ch3]

# Port ANL_07_P_Ch3 = B64_L18_P (J4:24)
set_property PACKAGE_PIN AB1 [get_ports ANL_07_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_07_P_Ch3]

# Port ANL_07_N_Ch3 = B64_L18_N (J4:26)
set_property PACKAGE_PIN AC1 [get_ports ANL_07_N_Ch3]

# Port ANL_06_N_Ch3 = B65_L19_N (J4:31)
set_property PACKAGE_PIN J4 [get_ports ANL_06_N_Ch3]

# Port ANL_06_P_Ch3 = B65_L19_P (J4:29)
set_property PACKAGE_PIN J5 [get_ports ANL_06_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_06_P_Ch3]

# Port ANL_05_N_Ch3 = B64_L6_P (J4:30)
set_property PACKAGE_PIN AB6 [get_ports ANL_05_N_Ch3]

# Port ANL_05_P_Ch3 = B64_L6_N (J4:32)
set_property PACKAGE_PIN AC6 [get_ports ANL_05_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_05_P_Ch3]

# Port ANL_04_P_Ch3 = B65_L15_P (J4:37)
set_property PACKAGE_PIN N7 [get_ports ANL_04_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_04_P_Ch3]

# Port ANL_04_N_Ch3 = B65_L15_N (J4:35)
set_property PACKAGE_PIN N6 [get_ports ANL_04_N_Ch3]

# Port ANL_03_N_Ch3 = B64_L16_P (J4:38)
set_property PACKAGE_PIN AD2 [get_ports ANL_03_N_Ch3]

# Port ANL_03_P_Ch3 = B64_L16_N (J4:36)
set_property PACKAGE_PIN AD1 [get_ports ANL_03_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_03_P_Ch3]

# Port ANL_02_N_Ch3 = B64_L22_N (J4:44)
set_property PACKAGE_PIN AF2 [get_ports ANL_02_N_Ch3]

# Port ANL_02_P_Ch3 = B64_L22_P (J4:42)
set_property PACKAGE_PIN AE2 [get_ports ANL_02_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_02_P_Ch3]

# Port ANL_01_N_Ch3 = B65_L6_N (J4:49)
set_property PACKAGE_PIN T6 [get_ports ANL_01_N_Ch3]

# Port ANL_01_P_Ch3 = B65_L6_P (J4:47)
set_property PACKAGE_PIN R6 [get_ports ANL_01_P_Ch3]
set_property IOSTANDARD LVDS [get_ports ANL_01_P_Ch3]

