{
  "module_name": "tpc2_cfg_regs.h",
  "hash_id": "c565de2f7092ac7b600cfe2b44d7babc4051812d2e425bbb07c49a5a0463173d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc2_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC2_CFG_REGS_H_\n#define ASIC_REG_TPC2_CFG_REGS_H_\n\n \n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xE86400\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xE86404\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xE86408\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xE8640C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xE86410\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xE86414\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xE86418\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xE8641C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xE86420\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xE86424\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xE86428\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xE8642C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xE86430\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xE86434\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xE86438\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xE8643C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xE86440\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xE86444\n\n#define mmTPC2_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xE86448\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xE8644C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xE86450\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xE86454\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xE86458\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xE8645C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xE86460\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xE86464\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xE86468\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xE8646C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xE86470\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xE86474\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xE86478\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xE8647C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xE86480\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xE86484\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xE86488\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xE8648C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xE86490\n\n#define mmTPC2_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xE86494\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xE86498\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xE8649C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xE864A0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xE864A4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xE864A8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xE864AC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xE864B0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xE864B4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xE864B8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xE864BC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xE864C0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xE864C4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xE864C8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xE864CC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xE864D0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xE864D4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xE864D8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xE864DC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xE864E0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xE864E4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xE864E8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xE864EC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xE864F0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xE864F4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xE864F8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xE864FC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xE86500\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xE86504\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xE86508\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xE8650C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xE86510\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xE86514\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xE86518\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xE8651C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xE86520\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xE86524\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xE86528\n\n#define mmTPC2_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xE8652C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xE86530\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xE86534\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xE86538\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xE8653C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xE86540\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xE86544\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xE86548\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xE8654C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xE86550\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xE86554\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xE86558\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xE8655C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xE86560\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xE86564\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xE86568\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xE8656C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xE86570\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xE86574\n\n#define mmTPC2_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xE86578\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xE8657C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xE86580\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xE86584\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xE86588\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xE8658C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xE86590\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xE86594\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xE86598\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xE8659C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xE865A0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xE865A4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xE865A8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xE865AC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xE865B0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xE865B4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xE865B8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xE865BC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xE865C0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xE865C4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xE865C8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xE865CC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xE865D0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xE865D4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xE865D8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xE865DC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xE865E0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xE865E4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xE865E8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xE865EC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xE865F0\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xE865F4\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xE865F8\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xE865FC\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xE86600\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xE86604\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xE86608\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xE8660C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xE86610\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xE86614\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xE86618\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xE8661C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xE86620\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xE86624\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xE86628\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xE8662C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xE86630\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xE86634\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xE86638\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xE8663C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xE86640\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xE86644\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xE86648\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xE8664C\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xE86650\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xE86654\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xE86658\n\n#define mmTPC2_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xE8665C\n\n#define mmTPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xE86660\n\n#define mmTPC2_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xE86664\n\n#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_0                             0xE86668\n\n#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_0                             0xE8666C\n\n#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_1                             0xE86670\n\n#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_1                             0xE86674\n\n#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_2                             0xE86678\n\n#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_2                             0xE8667C\n\n#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_3                             0xE86680\n\n#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_3                             0xE86684\n\n#define mmTPC2_CFG_KERNEL_TID_BASE_DIM_4                             0xE86688\n\n#define mmTPC2_CFG_KERNEL_TID_SIZE_DIM_4                             0xE8668C\n\n#define mmTPC2_CFG_KERNEL_SRF_0                                      0xE86690\n\n#define mmTPC2_CFG_KERNEL_SRF_1                                      0xE86694\n\n#define mmTPC2_CFG_KERNEL_SRF_2                                      0xE86698\n\n#define mmTPC2_CFG_KERNEL_SRF_3                                      0xE8669C\n\n#define mmTPC2_CFG_KERNEL_SRF_4                                      0xE866A0\n\n#define mmTPC2_CFG_KERNEL_SRF_5                                      0xE866A4\n\n#define mmTPC2_CFG_KERNEL_SRF_6                                      0xE866A8\n\n#define mmTPC2_CFG_KERNEL_SRF_7                                      0xE866AC\n\n#define mmTPC2_CFG_KERNEL_SRF_8                                      0xE866B0\n\n#define mmTPC2_CFG_KERNEL_SRF_9                                      0xE866B4\n\n#define mmTPC2_CFG_KERNEL_SRF_10                                     0xE866B8\n\n#define mmTPC2_CFG_KERNEL_SRF_11                                     0xE866BC\n\n#define mmTPC2_CFG_KERNEL_SRF_12                                     0xE866C0\n\n#define mmTPC2_CFG_KERNEL_SRF_13                                     0xE866C4\n\n#define mmTPC2_CFG_KERNEL_SRF_14                                     0xE866C8\n\n#define mmTPC2_CFG_KERNEL_SRF_15                                     0xE866CC\n\n#define mmTPC2_CFG_KERNEL_SRF_16                                     0xE866D0\n\n#define mmTPC2_CFG_KERNEL_SRF_17                                     0xE866D4\n\n#define mmTPC2_CFG_KERNEL_SRF_18                                     0xE866D8\n\n#define mmTPC2_CFG_KERNEL_SRF_19                                     0xE866DC\n\n#define mmTPC2_CFG_KERNEL_SRF_20                                     0xE866E0\n\n#define mmTPC2_CFG_KERNEL_SRF_21                                     0xE866E4\n\n#define mmTPC2_CFG_KERNEL_SRF_22                                     0xE866E8\n\n#define mmTPC2_CFG_KERNEL_SRF_23                                     0xE866EC\n\n#define mmTPC2_CFG_KERNEL_SRF_24                                     0xE866F0\n\n#define mmTPC2_CFG_KERNEL_SRF_25                                     0xE866F4\n\n#define mmTPC2_CFG_KERNEL_SRF_26                                     0xE866F8\n\n#define mmTPC2_CFG_KERNEL_SRF_27                                     0xE866FC\n\n#define mmTPC2_CFG_KERNEL_SRF_28                                     0xE86700\n\n#define mmTPC2_CFG_KERNEL_SRF_29                                     0xE86704\n\n#define mmTPC2_CFG_KERNEL_SRF_30                                     0xE86708\n\n#define mmTPC2_CFG_KERNEL_SRF_31                                     0xE8670C\n\n#define mmTPC2_CFG_KERNEL_KERNEL_CONFIG                              0xE86710\n\n#define mmTPC2_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xE86714\n\n#define mmTPC2_CFG_RESERVED_DESC_END                                 0xE86738\n\n#define mmTPC2_CFG_ROUND_CSR                                         0xE867FC\n\n#define mmTPC2_CFG_TBUF_BASE_ADDR_LOW                                0xE86800\n\n#define mmTPC2_CFG_TBUF_BASE_ADDR_HIGH                               0xE86804\n\n#define mmTPC2_CFG_SEMAPHORE                                         0xE86808\n\n#define mmTPC2_CFG_VFLAGS                                            0xE8680C\n\n#define mmTPC2_CFG_SFLAGS                                            0xE86810\n\n#define mmTPC2_CFG_LFSR_POLYNOM                                      0xE86818\n\n#define mmTPC2_CFG_STATUS                                            0xE8681C\n\n#define mmTPC2_CFG_CFG_BASE_ADDRESS_HIGH                             0xE86820\n\n#define mmTPC2_CFG_CFG_SUBTRACT_VALUE                                0xE86824\n\n#define mmTPC2_CFG_SM_BASE_ADDRESS_LOW                               0xE86828\n\n#define mmTPC2_CFG_SM_BASE_ADDRESS_HIGH                              0xE8682C\n\n#define mmTPC2_CFG_TPC_CMD                                           0xE86830\n\n#define mmTPC2_CFG_TPC_EXECUTE                                       0xE86838\n\n#define mmTPC2_CFG_TPC_STALL                                         0xE8683C\n\n#define mmTPC2_CFG_ICACHE_BASE_ADDERESS_LOW                          0xE86840\n\n#define mmTPC2_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xE86844\n\n#define mmTPC2_CFG_MSS_CONFIG                                        0xE86854\n\n#define mmTPC2_CFG_TPC_INTR_CAUSE                                    0xE86858\n\n#define mmTPC2_CFG_TPC_INTR_MASK                                     0xE8685C\n\n#define mmTPC2_CFG_TSB_CONFIG                                        0xE86860\n\n#define mmTPC2_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xE86A00\n\n#define mmTPC2_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xE86A04\n\n#define mmTPC2_CFG_QM_TENSOR_0_PADDING_VALUE                         0xE86A08\n\n#define mmTPC2_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xE86A0C\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xE86A10\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xE86A14\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xE86A18\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xE86A1C\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xE86A20\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xE86A24\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xE86A28\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xE86A2C\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xE86A30\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xE86A34\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xE86A38\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xE86A3C\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xE86A40\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xE86A44\n\n#define mmTPC2_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xE86A48\n\n#define mmTPC2_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xE86A4C\n\n#define mmTPC2_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xE86A50\n\n#define mmTPC2_CFG_QM_TENSOR_1_PADDING_VALUE                         0xE86A54\n\n#define mmTPC2_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xE86A58\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xE86A5C\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xE86A60\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xE86A64\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xE86A68\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xE86A6C\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xE86A70\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xE86A74\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xE86A78\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xE86A7C\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xE86A80\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xE86A84\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xE86A88\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xE86A8C\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xE86A90\n\n#define mmTPC2_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xE86A94\n\n#define mmTPC2_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xE86A98\n\n#define mmTPC2_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xE86A9C\n\n#define mmTPC2_CFG_QM_TENSOR_2_PADDING_VALUE                         0xE86AA0\n\n#define mmTPC2_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xE86AA4\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xE86AA8\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xE86AAC\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xE86AB0\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xE86AB4\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xE86AB8\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xE86ABC\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xE86AC0\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xE86AC4\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xE86AC8\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xE86ACC\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xE86AD0\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xE86AD4\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xE86AD8\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xE86ADC\n\n#define mmTPC2_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xE86AE0\n\n#define mmTPC2_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xE86AE4\n\n#define mmTPC2_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xE86AE8\n\n#define mmTPC2_CFG_QM_TENSOR_3_PADDING_VALUE                         0xE86AEC\n\n#define mmTPC2_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xE86AF0\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xE86AF4\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xE86AF8\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xE86AFC\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xE86B00\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xE86B04\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xE86B08\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xE86B0C\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xE86B10\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xE86B14\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xE86B18\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xE86B1C\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xE86B20\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xE86B24\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xE86B28\n\n#define mmTPC2_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xE86B2C\n\n#define mmTPC2_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xE86B30\n\n#define mmTPC2_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xE86B34\n\n#define mmTPC2_CFG_QM_TENSOR_4_PADDING_VALUE                         0xE86B38\n\n#define mmTPC2_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xE86B3C\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xE86B40\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xE86B44\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xE86B48\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xE86B4C\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xE86B50\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xE86B54\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xE86B58\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xE86B5C\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xE86B60\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xE86B64\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xE86B68\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xE86B6C\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xE86B70\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xE86B74\n\n#define mmTPC2_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xE86B78\n\n#define mmTPC2_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xE86B7C\n\n#define mmTPC2_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xE86B80\n\n#define mmTPC2_CFG_QM_TENSOR_5_PADDING_VALUE                         0xE86B84\n\n#define mmTPC2_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xE86B88\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xE86B8C\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xE86B90\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xE86B94\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xE86B98\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xE86B9C\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xE86BA0\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xE86BA4\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xE86BA8\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xE86BAC\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xE86BB0\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xE86BB4\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xE86BB8\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xE86BBC\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xE86BC0\n\n#define mmTPC2_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xE86BC4\n\n#define mmTPC2_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xE86BC8\n\n#define mmTPC2_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xE86BCC\n\n#define mmTPC2_CFG_QM_TENSOR_6_PADDING_VALUE                         0xE86BD0\n\n#define mmTPC2_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xE86BD4\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xE86BD8\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xE86BDC\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xE86BE0\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xE86BE4\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xE86BE8\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xE86BEC\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xE86BF0\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xE86BF4\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xE86BF8\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xE86BFC\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xE86C00\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xE86C04\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xE86C08\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xE86C0C\n\n#define mmTPC2_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xE86C10\n\n#define mmTPC2_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xE86C14\n\n#define mmTPC2_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xE86C18\n\n#define mmTPC2_CFG_QM_TENSOR_7_PADDING_VALUE                         0xE86C1C\n\n#define mmTPC2_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xE86C20\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xE86C24\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xE86C28\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xE86C2C\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xE86C30\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xE86C34\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xE86C38\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xE86C3C\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xE86C40\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xE86C44\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xE86C48\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xE86C4C\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xE86C50\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xE86C54\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xE86C58\n\n#define mmTPC2_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xE86C5C\n\n#define mmTPC2_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xE86C60\n\n#define mmTPC2_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xE86C64\n\n#define mmTPC2_CFG_QM_TID_BASE_DIM_0                                 0xE86C68\n\n#define mmTPC2_CFG_QM_TID_SIZE_DIM_0                                 0xE86C6C\n\n#define mmTPC2_CFG_QM_TID_BASE_DIM_1                                 0xE86C70\n\n#define mmTPC2_CFG_QM_TID_SIZE_DIM_1                                 0xE86C74\n\n#define mmTPC2_CFG_QM_TID_BASE_DIM_2                                 0xE86C78\n\n#define mmTPC2_CFG_QM_TID_SIZE_DIM_2                                 0xE86C7C\n\n#define mmTPC2_CFG_QM_TID_BASE_DIM_3                                 0xE86C80\n\n#define mmTPC2_CFG_QM_TID_SIZE_DIM_3                                 0xE86C84\n\n#define mmTPC2_CFG_QM_TID_BASE_DIM_4                                 0xE86C88\n\n#define mmTPC2_CFG_QM_TID_SIZE_DIM_4                                 0xE86C8C\n\n#define mmTPC2_CFG_QM_SRF_0                                          0xE86C90\n\n#define mmTPC2_CFG_QM_SRF_1                                          0xE86C94\n\n#define mmTPC2_CFG_QM_SRF_2                                          0xE86C98\n\n#define mmTPC2_CFG_QM_SRF_3                                          0xE86C9C\n\n#define mmTPC2_CFG_QM_SRF_4                                          0xE86CA0\n\n#define mmTPC2_CFG_QM_SRF_5                                          0xE86CA4\n\n#define mmTPC2_CFG_QM_SRF_6                                          0xE86CA8\n\n#define mmTPC2_CFG_QM_SRF_7                                          0xE86CAC\n\n#define mmTPC2_CFG_QM_SRF_8                                          0xE86CB0\n\n#define mmTPC2_CFG_QM_SRF_9                                          0xE86CB4\n\n#define mmTPC2_CFG_QM_SRF_10                                         0xE86CB8\n\n#define mmTPC2_CFG_QM_SRF_11                                         0xE86CBC\n\n#define mmTPC2_CFG_QM_SRF_12                                         0xE86CC0\n\n#define mmTPC2_CFG_QM_SRF_13                                         0xE86CC4\n\n#define mmTPC2_CFG_QM_SRF_14                                         0xE86CC8\n\n#define mmTPC2_CFG_QM_SRF_15                                         0xE86CCC\n\n#define mmTPC2_CFG_QM_SRF_16                                         0xE86CD0\n\n#define mmTPC2_CFG_QM_SRF_17                                         0xE86CD4\n\n#define mmTPC2_CFG_QM_SRF_18                                         0xE86CD8\n\n#define mmTPC2_CFG_QM_SRF_19                                         0xE86CDC\n\n#define mmTPC2_CFG_QM_SRF_20                                         0xE86CE0\n\n#define mmTPC2_CFG_QM_SRF_21                                         0xE86CE4\n\n#define mmTPC2_CFG_QM_SRF_22                                         0xE86CE8\n\n#define mmTPC2_CFG_QM_SRF_23                                         0xE86CEC\n\n#define mmTPC2_CFG_QM_SRF_24                                         0xE86CF0\n\n#define mmTPC2_CFG_QM_SRF_25                                         0xE86CF4\n\n#define mmTPC2_CFG_QM_SRF_26                                         0xE86CF8\n\n#define mmTPC2_CFG_QM_SRF_27                                         0xE86CFC\n\n#define mmTPC2_CFG_QM_SRF_28                                         0xE86D00\n\n#define mmTPC2_CFG_QM_SRF_29                                         0xE86D04\n\n#define mmTPC2_CFG_QM_SRF_30                                         0xE86D08\n\n#define mmTPC2_CFG_QM_SRF_31                                         0xE86D0C\n\n#define mmTPC2_CFG_QM_KERNEL_CONFIG                                  0xE86D10\n\n#define mmTPC2_CFG_QM_SYNC_OBJECT_MESSAGE                            0xE86D14\n\n#define mmTPC2_CFG_ARUSER                                            0xE86D18\n\n#define mmTPC2_CFG_AWUSER                                            0xE86D1C\n\n#define mmTPC2_CFG_FUNC_MBIST_CNTRL                                  0xE86E00\n\n#define mmTPC2_CFG_FUNC_MBIST_PAT                                    0xE86E04\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_0                                  0xE86E08\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_1                                  0xE86E0C\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_2                                  0xE86E10\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_3                                  0xE86E14\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_4                                  0xE86E18\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_5                                  0xE86E1C\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_6                                  0xE86E20\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_7                                  0xE86E24\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_8                                  0xE86E28\n\n#define mmTPC2_CFG_FUNC_MBIST_MEM_9                                  0xE86E2C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}