// Seed: 2449922960
`define pp_1 0
module module_0 #(
    parameter id_5 = 32'd27
) (
    output logic id_1,
    input id_2,
    input id_3
);
  defparam id_4 = 1, _id_5 = id_3, id_6[id_5] = id_1;
  assign id_5.id_2 = 1;
  defparam id_7[id_5 : 1] = (id_6);
  assign id_4 = id_5 && 1;
endmodule
`timescale 1ps / 1 ps
`define pp_2 0
