
*** Running vivado
    with args -log digit_2_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source digit_2_adder.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source digit_2_adder.tcl -notrace
Command: synth_design -top digit_2_adder -part xc7a75tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11984 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 573.332 ; gain = 243.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'digit_2_adder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/digit_2_adder.vhd:43]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:34' bound to instance 'U1' of component 'bcd_adder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/digit_2_adder.vhd:55]
INFO: [Synth 8-638] synthesizing module 'bcd_adder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:45]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U1' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:67]
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (1#1) [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:42]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U2' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:68]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U3' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:69]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U4' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:70]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U11' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:76]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U22' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:77]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U33' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:78]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/fulladder.vhd:34' bound to instance 'U44' of component 'fulladder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'bcd_adder' (2#1) [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:45]
INFO: [Synth 8-3491] module 'bcd_adder' declared at 'C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/bcd_adder.vhd:34' bound to instance 'U2' of component 'bcd_adder' [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/digit_2_adder.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'digit_2_adder' (3#1) [C:/Xilinx/project/bcd_adder/bcd_adder.srcs/sources_1/new/digit_2_adder.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 646.473 ; gain = 316.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 646.473 ; gain = 316.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 646.473 ; gain = 316.305
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tfgg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 646.473 ; gain = 316.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 803.215 ; gain = 473.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 806.828 ; gain = 476.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 806.828 ; gain = 476.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |     2|
|2     |LUT5 |     4|
|3     |LUT6 |     8|
|4     |IBUF |    17|
|5     |OBUF |     9|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    40|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 807.828 ; gain = 477.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.949 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 918.016 ; gain = 612.680
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/project/bcd_adder/bcd_adder.runs/synth_2/digit_2_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digit_2_adder_utilization_synth.rpt -pb digit_2_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 19 14:26:12 2020...
