// Seed: 1582051987
module module_0;
  wire id_1;
  tri  id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output tri1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    output tri1 id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input wire id_13
);
  assign id_2 = -1;
  xor primCall (id_0, id_11, id_12, id_13, id_3, id_4, id_5, id_6, id_7, id_9);
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
