

================================================================
== Vivado HLS Report for 'Filter'
================================================================
* Date:           Wed May 20 13:45:02 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        Filter
* Solution:       Basic
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.380 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      117| 16.000 ns | 0.936 us |    2|  117|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      114|      114|         6|          -|          -|    19|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      2|      -|      -|    -|
|Expression       |        -|      -|      0|    136|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        0|      -|     82|     16|    0|
|Multiplexer      |        -|      -|      -|    200|    -|
|Register         |        -|      -|    330|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      2|    412|    352|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      2|      1|      2|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |Filter_mul_mul_16eOg_U1  |Filter_mul_mul_16eOg  |  i0 * i1  |
    |Filter_mul_mul_16eOg_U2  |Filter_mul_mul_16eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Coefficients_V_U   |Filter_CoefficiendEe  |        0|  18|   6|    0|    19|   18|     1|          342|
    |ShiftRegRight_V_U  |Filter_ShiftRegRibkb  |        0|  32|   5|    0|    19|   16|     1|          304|
    |ShiftRegLeft_V_U   |Filter_ShiftRegRibkb  |        0|  32|   5|    0|    19|   16|     1|          304|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |        0|  82|  16|    0|    57|   50|     3|          950|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |AccLeft_V_fu_337_p2   |     +    |      0|  0|  55|          48|          48|
    |AccRight_V_fu_324_p2  |     +    |      0|  0|  55|          48|          48|
    |grp_fu_224_p2         |     +    |      0|  0|  15|           6|           2|
    |icmp_ln22_fu_257_p2   |   icmp   |      0|  0|  11|           6|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 136|         108|          99|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |DataIn_TDATA_blk_n        |   9|          2|    1|          2|
    |DataOut_TDATA_blk_n       |   9|          2|    1|          2|
    |ShiftRegLeft_V_address0   |  27|          5|    5|         25|
    |ShiftRegLeft_V_d0         |  15|          3|   16|         48|
    |ShiftRegRight_V_address0  |  27|          5|    5|         25|
    |ShiftRegRight_V_d0        |  15|          3|   16|         48|
    |ap_NS_fsm                 |  47|         10|    1|         10|
    |grp_fu_224_p0             |  15|          3|    6|         18|
    |i_0_reg_200               |   9|          2|    6|         12|
    |p_Val2_2_reg_176          |   9|          2|   48|         96|
    |p_Val2_s_reg_188          |   9|          2|   48|         96|
    |storemerge_reg_212        |   9|          2|   32|         64|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 200|         41|  185|        446|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |Coefficients_V_load_reg_426     |  18|   0|   18|          0|
    |ShiftRegLeft_V_load_1_reg_431   |  16|   0|   16|          0|
    |ShiftRegRight_V_load_1_reg_421  |  16|   0|   16|          0|
    |ap_CS_fsm                       |   9|   0|    9|          0|
    |i_0_reg_200                     |   6|   0|    6|          0|
    |i_reg_401                       |   6|   0|    6|          0|
    |icmp_ln22_reg_382               |   1|   0|    1|          0|
    |mul_ln703_1_reg_436             |  33|   0|   33|          0|
    |mul_ln703_reg_441               |  33|   0|   33|          0|
    |p_Val2_2_reg_176                |  48|   0|   48|          0|
    |p_Val2_s_reg_188                |  48|   0|   48|          0|
    |sext_ln20_reg_373               |  32|   0|   32|          0|
    |storemerge_reg_212              |  32|   0|   32|          0|
    |trunc_ln703_1_reg_368           |  16|   0|   16|          0|
    |trunc_ln703_reg_363             |  16|   0|   16|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 330|   0|  330|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------------+-----+-----+--------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_none |    Filter    | return value |
|ap_rst_n        |  in |    1| ap_ctrl_none |    Filter    | return value |
|DataIn_TDATA    |  in |   32|     axis     |    DataIn    |    scalar    |
|DataIn_TVALID   |  in |    1|     axis     |    DataIn    |    scalar    |
|DataIn_TREADY   | out |    1|     axis     |    DataIn    |    scalar    |
|DataOut_TDATA   | out |   32|     axis     |    DataOut   |    pointer   |
|DataOut_TVALID  | out |    1|     axis     |    DataOut   |    pointer   |
|DataOut_TREADY  |  in |    1|     axis     |    DataOut   |    pointer   |
|Enable          |  in |    1|    ap_none   |    Enable    |    scalar    |
+----------------+-----+-----+--------------+--------------+--------------+

