SeedMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 16    (bits)
    ChannelWidth            : 4     (addresses)
    DramSim3ConfigFile      : /home/sc8781/Thesis/git/MSThesis_1/Work/External/DRAMsim3/configs/DDR3_1Gb_x8_1333.ini
}
OccMemory {
    WordLength              : 32    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 32    (bits)
    ChannelWidth            : 4     (addresses)
    DramSim3ConfigFile      : /home/sc8781/Thesis/git/MSThesis_1/Work/External/DRAMsim3/configs/DDR3_1Gb_x8_1333.ini
}
SIMemory {
    WordLength              : 64    (bits)
    Addressibility          : 64    (bits)
    AddressLength           : 32    (bits)
    ChannelWidth            : 1     (addresses)
    DramSim3ConfigFile      : /home/sc8781/Thesis/git/MSThesis_1/Work/External/DRAMsim3/configs/DDR3_1Gb_x8_1333.ini
}
Core {
    ClockCycleFreq              : 100   (MHz)
    ClockCycleTime              : 1     (ns)
    FetchStage {
        FillIdxQ {
            Size                : 8
        }
        SeedReservationStation {
            EntryCount          : 64
            EntryBaseLength     : 64    (bits)
        }
    }
    DispatchStage {
        DispatchScheme          : 0
        DispatchAQ {
            Size                : 8
        }
        DispatchCQ {
            Size                : 8
        }
        DispatchGQ {
            Size                : 8
        }
        DispatchTQ {
            Size                : 8
        }
        StoreQ {
            Size                : 8
        }
    }
    ReserveStage {
        ComputeReservationStation {
            EntryCount          : 32
        }
        LoadQ {
            Size                : 32
        }
    }
    ComputeStage {
        SomeParameter       : 32
    }
    LoadStage {
        SomeNewParameter    : 128
    }
    StoreStage {
        SomeOtherParameter  : 64
    }
    Prefetcher {
        SuffixDepth         : 5     (base chars)
    }
}
PerformanceRecorder {
    WriteCycle          : 5   (Writes every cycle)
}