module top_module( 
    input [7:0] in,
    output [7:0] out
);
    wire [0:7] w1;
    assign w1 = {in[0], in[1], in[2], in[3], in[4], in[5], in[6], in[7]};
    assign out = w1;
endmodule