# This file only contains the instantiation of the module
module_instantiation:
    rtl: |-
        /*******************************************************************
         * CPU Interface
         *******************************************************************/
        assign widget_if.addr     = cpuif_address_i;
        assign widget_if.w_data   = cpuif_data_i;
        assign widget_if.w_vld    = cpuif_wr_vld_i;
        assign widget_if.r_vld    = cpuif_rd_vld_i;
        assign widget_if.byte_en  = {no_byte_enable} ? {{{bus_width_byte}{{1'b1}}}} : cpuif_byte_enable_i;

        assign cpuif_data_o = widget_if.r_data; 
        assign cpuif_rdy_o  = widget_if.rdy;
        assign cpuif_err_o  = widget_if.err;
    signals:
        - name: 'widget_if'
          signal_type: 'srdl2sv_widget_if #(.ADDR_W ({addr_width}), .DATA_W({bus_width}). NO_BYTE_ENABLE({no_byte_enable}))'
    input_ports:
        - name: 'clk'
          signal_type: ''
        - name: 'cpuif_address_i'
          signal_type: '[{addr_width}-1:0]'
        - name: 'cpuif_wr_vld_i'
          signal_type: ''
        - name: 'cpuif_rd_vld_i'
          signal_type: ''
        - name: 'cpuif_data_i'
          signal_type: '[{bus_width}-1:0]'
        - name: 'cpuif_byte_enable_i'
          signal_type: '[{bus_width_byte}-1:0]'
    output_ports:
        - name: 'cpuif_err_o'
          signal_type: ''
        - name: 'cpuif_rdy_o'
          signal_type: ''
        - name: 'cpuif_data_o'
          signal_type: '[{bus_width}-1:0]'
