
Persistent Object Manager text dump: 
	i	addr		type		arg	head	tail	size
	0	##ADDR##	________	0	#HEAD#	#TAIL#	0
	1	##ADDR##	module__	0	#HEAD#	#TAIL#	##SIZE##
	2	##ADDR##	namespc_	0	#HEAD#	#TAIL#	52
	3	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	4	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	5	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	6	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	7	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	8	##ADDR##	procdefn	0	#HEAD#	#TAIL#	114
	9	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	10	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	11	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	12	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	13	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	14	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	15	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	16	##ADDR##	datadefn	0	#HEAD#	#TAIL#	69
	17	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	18	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	19	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	20	##ADDR##	crnglst_	0	#HEAD#	#TAIL#	20
	21	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	22	##ADDR##	footprnt	0	#HEAD#	#TAIL#	362
	23	##ADDR##	procdefn	0	#HEAD#	#TAIL#	116
	24	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	25	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	26	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	27	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	25
	28	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	29	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	30	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	31	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	32	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	33	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	34	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	35	##ADDR##	PRSrnest	0	#HEAD#	#TAIL#	28
	36	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	37	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	38	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	39	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	40	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	41	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	42	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	43	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	44	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	45	##ADDR##	footprnt	0	#HEAD#	#TAIL#	435
	46	##ADDR##	procdefn	0	#HEAD#	#TAIL#	175
	47	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	48	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	28
	49	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	50	##ADDR##	procplch	0	#HEAD#	#TAIL#	25
	51	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	26
	52	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	53	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	54	##ADDR##	procplch	0	#HEAD#	#TAIL#	26
	55	##ADDR##	dboolplh	0	#HEAD#	#TAIL#	26
	56	##ADDR##	portscop	0	#HEAD#	#TAIL#	28
	57	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	58	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	59	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	60	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	61	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	62	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	63	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	64	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	65	##ADDR##	crnglst_	0	#HEAD#	#TAIL#	20
	66	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	67	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	68	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	69	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	70	##ADDR##	prcprtcn	0	#HEAD#	#TAIL#	32
	71	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	72	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	73	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	74	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	75	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	76	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	77	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	78	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	79	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	80	##ADDR##	prcprtcn	0	#HEAD#	#TAIL#	32
	81	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	82	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	83	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	84	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	85	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	86	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	87	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	88	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	89	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	90	##ADDR##	prcprtcn	0	#HEAD#	#TAIL#	32
	91	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	92	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	93	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	94	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	95	##ADDR##	PRSrnest	0	#HEAD#	#TAIL#	44
	96	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	97	##ADDR##	PRSand__	0	#HEAD#	#TAIL#	24
	98	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	99	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	100	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	101	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	102	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	103	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	104	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	105	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	106	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	107	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	108	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	109	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	110	##ADDR##	PRSand__	0	#HEAD#	#TAIL#	24
	111	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	112	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	113	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	114	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	115	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	116	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	117	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	118	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	119	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	120	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	121	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	122	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	123	##ADDR##	PRSor___	0	#HEAD#	#TAIL#	20
	124	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	125	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	126	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	127	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	128	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	129	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	130	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	131	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	132	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	133	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	134	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	135	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	136	##ADDR##	PRSand__	0	#HEAD#	#TAIL#	24
	137	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	138	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	139	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	140	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	141	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	142	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	143	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	144	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	145	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	146	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	147	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	148	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	149	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	150	##ADDR##	PRSpulup	0	#HEAD#	#TAIL#	21
	151	##ADDR##	PRSand__	0	#HEAD#	#TAIL#	24
	152	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	153	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	154	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	155	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	156	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	157	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	158	##ADDR##	PRSnot__	0	#HEAD#	#TAIL#	12
	159	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	160	##ADDR##	mdbolref	0	#HEAD#	#TAIL#	20
	161	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	162	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	163	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	164	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	165	##ADDR##	PRSpuldn	0	#HEAD#	#TAIL#	21
	166	##ADDR##	PRSand__	0	#HEAD#	#TAIL#	24
	167	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	168	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	169	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	170	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	171	##ADDR##	PRSlitrl	0	#HEAD#	#TAIL#	20
	172	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	173	##ADDR##	cindlst_	0	#HEAD#	#TAIL#	16
	174	##ADDR##	cnstpi__	0	#HEAD#	#TAIL#	12
	175	##ADDR##	sdbmiref	0	#HEAD#	#TAIL#	16
	176	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1578
	177	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	178	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	179	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	180	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	181	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	182	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	183	##ADDR##	datatprf	0	#HEAD#	#TAIL#	20
	184	##ADDR##	datainst	0	#HEAD#	#TAIL#	20
	185	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	186	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	187	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	188	##ADDR##	procinst	0	#HEAD#	#TAIL#	20
	189	##ADDR##	proctprf	0	#HEAD#	#TAIL#	20
	190	##ADDR##	prcprtcn	0	#HEAD#	#TAIL#	32
	191	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	192	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	193	##ADDR##	sprcmref	0	#HEAD#	#TAIL#	16
	194	##ADDR##	footprnt	0	#HEAD#	#TAIL#	1024
	195	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	196	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12
	197	##ADDR##	cprmlst_	0	#HEAD#	#TAIL#	12

In module created from: ##FILE## (unrolled) (created)
In namespace "", we have: {
  0 parameter-collections
  5 instantiation-collections
  0 sub-namespaces
  3 definitions
  0 typedefs
  Definitions:
    e1of2 = process-definition (defined) e1of2(
        bool<> !GND
        bool<> !Vdd
        bool<> d[0..1]
        bool<> e
      )
      In definition "e1of2", we have: {
      Instances:
        !GND = bool<> e1of2::!GND
        !Vdd = bool<> e1of2::!Vdd
        d = bool<> e1of2::d^1
        e = bool<> e1of2::e
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> d[0..1]
          bool<> e
        )
      footprint: {
        !GND = bool^0 = e1of2<>::!GND (1) 
        !Vdd = bool^0 = e1of2<>::!Vdd (2) 
        d = bool^1
          {
            [0] = e1of2<>::d[0] (4) 
            [1] = e1of2<>::d[1] (5) 
          }
        e = bool^0 = e1of2<>::e (3) 
        Created state:
        bool instance pool:
        1	e1of2<>::!GND
        2	e1of2<>::!Vdd
        3	e1of2<>::e
        4	e1of2<>::d[0]
        5	e1of2<>::d[1]
      }
      }

    inv = process-definition (defined) inv(
        bool<> !GND
        bool<> !Vdd
        bool<> a
        bool<> b
      )
      In definition "inv", we have: {
      Instances:
        !GND = bool<> inv::!GND
        !Vdd = bool<> inv::!Vdd
        a = bool<> inv::a
        b = bool<> inv::b
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          bool<> a
          bool<> b
        )
      prs:
        {
        a -> b-
        ~a -> b+
        }
      footprint: {
        !GND = bool^0 = inv<>::!GND (1) 
        !Vdd = bool^0 = inv<>::!Vdd (2) 
        a = bool^0 = inv<>::a (3) 
        b = bool^0 = inv<>::b (4) 
        Created state:
        bool instance pool:
        1	inv<>::!GND
        2	inv<>::!Vdd
        3	inv<>::a
        4	inv<>::b
        resolved prs:
        a -> b-
        ~a -> b+
        rule supply map: (rules, macros, @nodes : Vdd, GND)
        0..1 none none : 2, 1
      }
      }

    wchb_e1of2 = process-definition (defined) wchb_e1of2(
        bool<> !GND
        bool<> !Vdd
        e1of2<> L
        e1of2<> R
      )
      In definition "wchb_e1of2", we have: {
      Instances:
        !GND = bool<> wchb_e1of2::!GND
        !Vdd = bool<> wchb_e1of2::!Vdd
        L = e1of2<> wchb_e1of2::L
        R = e1of2<> wchb_e1of2::R
        _r = bool<> wchb_e1of2::_r^1
        r0 = inv<> wchb_e1of2::r0
        r1 = inv<> wchb_e1of2::r1
        re = inv<> wchb_e1of2::re
        rv = bool<> wchb_e1of2::rv
      unroll sequence: 
        ports: (
          bool<> !GND
          bool<> !Vdd
          e1of2<> L
          e1of2<> R
        )
        bool<> _r[0..1]
        bool<> rv
        inv<> r0
        r0 ( , , _r[0], R.d[0]);
        inv<> r1
        r1 ( , , _r[1], R.d[1]);
        inv<> re
        re ( , , rv, L.e);
      prs:
        {
        L.d[0] & R.e -> _r[0]-
        L.d[1] & R.e -> _r[1]-
        ~_r[0] | ~_r[1] -> rv+
        ~L.d[0] & ~R.e -> _r[0]+
        ~L.d[1] & ~R.e -> _r[1]+
        _r[0] & _r[1] -> rv-
        }
      footprint: {
        !GND = bool^0 = wchb_e1of2<>::!GND (1) 
        !Vdd = bool^0 = wchb_e1of2<>::!Vdd (2) 
        L = process e1of2<>^0 = wchb_e1of2<>::L (1) (
          !GND = bool^0 = wchb_e1of2<>::!GND (1) 
          !Vdd = bool^0 = wchb_e1of2<>::!Vdd (2) 
          d = bool^1
            {
              [0] = wchb_e1of2<>::L.d[0] (3) 
              [1] = wchb_e1of2<>::L.d[1] (4) 
            }
          e = bool^0 = wchb_e1of2<>::L.e (5) 
        )
        R = process e1of2<>^0 = wchb_e1of2<>::R (2) (
          !GND = bool^0 = wchb_e1of2<>::!GND (1) 
          !Vdd = bool^0 = wchb_e1of2<>::!Vdd (2) 
          d = bool^1
            {
              [0] = wchb_e1of2<>::R.d[0] (6) 
              [1] = wchb_e1of2<>::R.d[1] (7) 
            }
          e = bool^0 = wchb_e1of2<>::R.e (8) 
        )
        _r = bool^1
          {
            [0] = wchb_e1of2<>::_r[0] (9) 
            [1] = wchb_e1of2<>::_r[1] (10) 
          }
        r0 = process inv<>^0 = wchb_e1of2<>::r0 (3) (
          !GND = bool^0 = wchb_e1of2<>::!GND (1) 
          !Vdd = bool^0 = wchb_e1of2<>::!Vdd (2) 
          a = bool^0 = wchb_e1of2<>::_r[0] (9) 
          b = bool^0 = wchb_e1of2<>::R.d[0] (6) 
        )
        r1 = process inv<>^0 = wchb_e1of2<>::r1 (4) (
          !GND = bool^0 = wchb_e1of2<>::!GND (1) 
          !Vdd = bool^0 = wchb_e1of2<>::!Vdd (2) 
          a = bool^0 = wchb_e1of2<>::_r[1] (10) 
          b = bool^0 = wchb_e1of2<>::R.d[1] (7) 
        )
        re = process inv<>^0 = wchb_e1of2<>::re (5) (
          !GND = bool^0 = wchb_e1of2<>::!GND (1) 
          !Vdd = bool^0 = wchb_e1of2<>::!Vdd (2) 
          a = bool^0 = wchb_e1of2<>::rv (11) 
          b = bool^0 = wchb_e1of2<>::L.e (5) 
        )
        rv = bool^0 = wchb_e1of2<>::rv (11) 
        Created state:
        process instance pool:
        1	wchb_e1of2<>::L
        2	wchb_e1of2<>::R
        3	wchb_e1of2<>::r0
        4	wchb_e1of2<>::r1
        5	wchb_e1of2<>::re
        bool instance pool:
        1	wchb_e1of2<>::!GND
        2	wchb_e1of2<>::!Vdd
        3	wchb_e1of2<>::L.d[0]
        4	wchb_e1of2<>::L.d[1]
        5	wchb_e1of2<>::L.e
        6	wchb_e1of2<>::R.d[0]
        7	wchb_e1of2<>::R.d[1]
        8	wchb_e1of2<>::R.e
        9	wchb_e1of2<>::_r[0]
        10	wchb_e1of2<>::_r[1]
        11	wchb_e1of2<>::rv
        bool port aliases:
        1: wchb_e1of2<>::L.!GND = wchb_e1of2<>::R.!GND = wchb_e1of2<>::!GND
        2: wchb_e1of2<>::L.!Vdd = wchb_e1of2<>::R.!Vdd = wchb_e1of2<>::!Vdd
        resolved prs:
        L.d[0] & R.e -> _r[0]-
        L.d[1] & R.e -> _r[1]-
        ~_r[0] | ~_r[1] -> rv+
        ~L.d[0] & ~R.e -> _r[0]+
        ~L.d[1] & ~R.e -> _r[1]+
        _r[0] & _r[1] -> rv-
        rule supply map: (rules, macros, @nodes : Vdd, GND)
        0..5 none none : 2, 1
      }
      }

  Instances:
    !GND = bool<> !GND
    !Vdd = bool<> !Vdd
    L = e1of2<> L
    R = e1of2<> R
    b = wchb_e1of2<> b
}

footprint: {
  !GND = bool^0 = !GND (1) 
  !Vdd = bool^0 = !Vdd (2) 
  L = process e1of2<>^0 = L (1) (
    !GND = bool^0 = !GND (1) 
    !Vdd = bool^0 = !Vdd (2) 
    d = bool^1
      {
        [0] = L.d[0] (3) 
        [1] = L.d[1] (4) 
      }
    e = bool^0 = L.e (5) 
  )
  R = process e1of2<>^0 = R (2) (
    !GND = bool^0 = !GND (1) 
    !Vdd = bool^0 = !Vdd (2) 
    d = bool^1
      {
        [0] = R.d[0] (6) 
        [1] = R.d[1] (7) 
      }
    e = bool^0 = R.e (8) 
  )
  b = process wchb_e1of2<>^0 = b (3) (
    !GND = bool^0 = !GND (1) 
    !Vdd = bool^0 = !Vdd (2) 
    L = process e1of2<>^0 = L (1) (
      !GND = bool^0 = !GND (1) 
      !Vdd = bool^0 = !Vdd (2) 
      d = bool^1
        {
          [0] = L.d[0] (3) 
          [1] = L.d[1] (4) 
        }
      e = bool^0 = L.e (5) 
    )
    R = process e1of2<>^0 = R (2) (
      !GND = bool^0 = !GND (1) 
      !Vdd = bool^0 = !Vdd (2) 
      d = bool^1
        {
          [0] = R.d[0] (6) 
          [1] = R.d[1] (7) 
        }
      e = bool^0 = R.e (8) 
    )
  )
  Created state:
  process instance pool:
  1	L
  2	R
  3	b
  bool instance pool:
  1	!GND
  2	!Vdd
  3	L.d[0]
  4	L.d[1]
  5	L.e
  6	R.d[0]
  7	R.d[1]
  8	R.e
}
