#-----------------------------------------------------------
# xsim v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Sep 10 19:56:59 2025
# Process ID         : 38980
# Current directory  : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/sim/verilog
# Command line       : xsim.exe -source {xsim.dir/compute/xsim_script.tcl}
# Log file           : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/sim/verilog/xsim.log
# Journal file       : C:/Users/ankha/Desktop/FPGA_Design/KhanhTran_Lab1/KhanhTran_Lab1/hls/sim/verilog\xsim.jou
# Running On         : katnlot
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 7600X 6-Core Processor             
# CPU Frequency      : 4691 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 67768 MB
# Swap memory        : 4294 MB
# Total Virtual      : 72063 MB
# Available Virtual  : 42841 MB
#-----------------------------------------------------------
start_gui
source xsim.dir/compute/xsim_script.tcl
# set_param project.enableReportConfiguration 0
# load_feature core
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx_2025/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2025/2025.1/Vivado/data/ip'.
# xsim {compute} -testplusarg UVM_VERBOSITY=UVM_NONE -testplusarg UVM_TESTNAME=compute_test_lib -testplusarg UVM_TIMEOUT=20000000000000 -view {{compute_dataflow_ana.wcfg}} -tclbatch {compute.tcl} -protoinst {compute.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file compute.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_compute_top/AESL_inst_compute//AESL_inst_compute_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_compute_top/AESL_inst_compute/grp_compute_Pipeline_loop_i_fu_65/grp_compute_Pipeline_loop_i_fu_65_activity
Time resolution is 1 ps
open_wave_config compute_dataflow_ana.wcfg
source compute.tcl
## run all
UVM_INFO D:/Xilinx_2025/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO D:/Xilinx_2025/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO D:/Xilinx_2025/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------------------------------------------------
Name                                               Type                           Size  Value           
--------------------------------------------------------------------------------------------------------
uvm_test_top                                       compute_test_lib               -     @350            
  top_env                                          compute_env                    -     @361            
    compute_virtual_sqr                            compute_virtual_sequencer      -     @467            
      rsp_export                                   uvm_analysis_export            -     @476            
      seq_item_export                              uvm_seq_item_pull_imp          -     @594            
      arbitration_queue                            array                          0     -               
      lock_queue                                   array                          0     -               
      num_last_reqs                                integral                       32    'd1             
      num_last_rsps                                integral                       32    'd1             
    env_master_svr_a                               uvm_env                        -     @382            
      m_agt                                        uvm_agent                      -     @610            
        drv                                        uvm_driver #(REQ,RSP)          -     @758            
          rsp_port                                 uvm_analysis_port              -     @777            
          seq_item_port                            uvm_seq_item_pull_port         -     @767            
        mon                                        uvm_monitor                    -     @787            
          item_collect_port                        uvm_analysis_port              -     @798            
        sqr                                        uvm_sequencer                  -     @621            
          rsp_export                               uvm_analysis_export            -     @630            
          seq_item_export                          uvm_seq_item_pull_imp          -     @748            
          arbitration_queue                        array                          0     -               
          lock_queue                               array                          0     -               
          num_last_reqs                            integral                       32    'd1             
          num_last_rsps                            integral                       32    'd1             
    env_master_svr_b                               uvm_env                        -     @395            
      m_agt                                        uvm_agent                      -     @816            
        drv                                        uvm_driver #(REQ,RSP)          -     @964            
          rsp_port                                 uvm_analysis_port              -     @983            
          seq_item_port                            uvm_seq_item_pull_port         -     @973            
        mon                                        uvm_monitor                    -     @993            
          item_collect_port                        uvm_analysis_port              -     @1004           
        sqr                                        uvm_sequencer                  -     @827            
          rsp_export                               uvm_analysis_export            -     @836            
          seq_item_export                          uvm_seq_item_pull_imp          -     @954            
          arbitration_queue                        array                          0     -               
          lock_queue                               array                          0     -               
          num_last_reqs                            integral                       32    'd1             
          num_last_rsps                            integral                       32    'd1             
    env_slave_svr_c                                uvm_env                        -     @405            
      s_agt                                        uvm_agent                      -     @1022           
        drv                                        uvm_driver #(REQ,RSP)          -     @1170           
          rsp_port                                 uvm_analysis_port              -     @1189           
          seq_item_port                            uvm_seq_item_pull_port         -     @1179           
        mon                                        uvm_monitor                    -     @1199           
          item_collect_port                        uvm_analysis_port              -     @1210           
        sqr                                        uvm_sequencer                  -     @1033           
          rsp_export                               uvm_analysis_export            -     @1042           
          seq_item_export                          uvm_seq_item_pull_imp          -     @1160           
          arbitration_queue                        array                          0     -               
          lock_queue                               array                          0     -               
          num_last_reqs                            integral                       32    'd1             
          num_last_rsps                            integral                       32    'd1             
    refm                                           compute_reference_model        -     @415            
      trans_num_idx                                integral                       32    'h0             
    subsys_mon                                     compute_subsystem_monitor      -     @428            
      scbd                                         compute_scoreboard             -     @1232           
        refm                                       compute_reference_model        -     @415            
          trans_num_idx                            integral                       32    'h0             
        TVOUT_transaction_size_queue               da(integral)                   0     -               
        file_wr_port_c_c                           <unknown>                      -     @1242           
          TV_FILE                                  string                         0     ""              
          fp                                       integral                       32    'hxxxxxxxx      
          file_open                                integral                       32    'h0             
          write_file_done                          integral                       32    'h0             
          write_section_done                       integral                       32    'h0             
          TRANSACTION_NUM                          integral                       32    'h0             
          transaction_num_idx                      integral                       32    'h0             
          TRANSACTION_DEPTH                        integral                       32    'h0             
          TRANSACTION_DEPTH_queue                  da(integral)                   0     -               
          TRANSACTION_DEPTH_queue_for_depth_check  da(integral)                   0     -               
          transaction_depth_idx                    integral                       32    'h0             
          ap_done_num_idx                          integral                       32    'h0             
          is_binary                                integral                       32    'h0             
        write_file_done_c_c                        integral                       32    'h0             
        write_section_done_c_c                     integral                       32    'h0             
      svr_master_a_imp                             uvm_analysis_imp_svr_master_a  -     @437            
      svr_master_b_imp                             uvm_analysis_imp_svr_master_b  -     @447            
      svr_slave_c_imp                              uvm_analysis_imp_svr_slave_c   -     @457            
    env_master_svr_a                               uvm_env                        -     @382            
    env_master_svr_b                               uvm_env                        -     @395            
    env_slave_svr_c                                uvm_env                        -     @405            
    refm                                           compute_reference_model        -     @415            
    compute_virtual_sqr                            compute_virtual_sequencer      -     @467            
    compute_cfg                                    compute_config                 -     @375            
      port_a_cfg                                   svr_config                     -     @376            
        svr_type                                   svr_inst_type                  32    SVR_MASTER      
        prt_type                                   svr_protocol_type              32    AP_NONE         
        is_active                                  svr_active_passive_enum        1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum           1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum              32    NORMAL          
        clatency                                   svr_latency                    -     @377            
          transfer_latency                         integral                       32    'h0             
      port_b_cfg                                   svr_config                     -     @378            
        svr_type                                   svr_inst_type                  32    SVR_MASTER      
        prt_type                                   svr_protocol_type              32    AP_NONE         
        is_active                                  svr_active_passive_enum        1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum           1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum              32    NORMAL          
        clatency                                   svr_latency                    -     @379            
          transfer_latency                         integral                       32    'h0             
      port_c_cfg                                   svr_config                     -     @380            
        svr_type                                   svr_inst_type                  32    SVR_SLAVE       
        prt_type                                   svr_protocol_type              32    AP_VLD          
        is_active                                  svr_active_passive_enum        1     SVR_ACTIVE      
        reset_level                                svr_reset_level_enum           1     RESET_LEVEL_HIGH
        spec_cfg                                   svr_spec_cfg_enum              32    NORMAL          
        clatency                                   svr_latency                    -     @381            
          transfer_latency                         integral                       32    'h0             
      check_ena                                    integral                       32    'h0             
      cover_ena                                    integral                       32    'h0             
--------------------------------------------------------------------------------------------------------

UVM_INFO D:/Xilinx_2025/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 205 [0.00%] @ "125000"
// RTL Simulation : 1 / 205 [100.00%] @ "265000"
// RTL Simulation : 2 / 205 [100.00%] @ "315000"
// RTL Simulation : 3 / 205 [100.00%] @ "365000"
// RTL Simulation : 4 / 205 [100.00%] @ "875000"
// RTL Simulation : 5 / 205 [100.00%] @ "464345000"
// RTL Simulation : 6 / 205 [100.00%] @ "834095000"
// RTL Simulation : 7 / 205 [100.00%] @ "1181555000"
// RTL Simulation : 8 / 205 [100.00%] @ "1181605000"
// RTL Simulation : 9 / 205 [100.00%] @ "1486135000"
// RTL Simulation : 10 / 205 [100.00%] @ "1486185000"
// RTL Simulation : 11 / 205 [100.00%] @ "1849585000"
// RTL Simulation : 12 / 205 [100.00%] @ "1849635000"
// RTL Simulation : 13 / 205 [100.00%] @ "1849685000"
// RTL Simulation : 14 / 205 [100.00%] @ "2113485000"
// RTL Simulation : 15 / 205 [100.00%] @ "2184395000"
// RTL Simulation : 16 / 205 [100.00%] @ "2184445000"
// RTL Simulation : 17 / 205 [100.00%] @ "2184495000"
// RTL Simulation : 18 / 205 [100.00%] @ "2495575000"
// RTL Simulation : 19 / 205 [100.00%] @ "2581215000"
// RTL Simulation : 20 / 205 [100.00%] @ "2611925000"
// RTL Simulation : 21 / 205 [100.00%] @ "2938545000"
// RTL Simulation : 22 / 205 [100.00%] @ "2938595000"
// RTL Simulation : 23 / 205 [100.00%] @ "3296325000"
// RTL Simulation : 24 / 205 [100.00%] @ "3347115000"
// RTL Simulation : 25 / 205 [100.00%] @ "3347165000"
// RTL Simulation : 26 / 205 [100.00%] @ "3347215000"
// RTL Simulation : 27 / 205 [100.00%] @ "3347265000"
// RTL Simulation : 28 / 205 [100.00%] @ "3347315000"
// RTL Simulation : 29 / 205 [100.00%] @ "3347365000"
// RTL Simulation : 30 / 205 [100.00%] @ "3347415000"
// RTL Simulation : 31 / 205 [100.00%] @ "3438475000"
// RTL Simulation : 32 / 205 [100.00%] @ "3454635000"
// RTL Simulation : 33 / 205 [100.00%] @ "3454685000"
// RTL Simulation : 34 / 205 [100.00%] @ "3541675000"
// RTL Simulation : 35 / 205 [100.00%] @ "3541725000"
// RTL Simulation : 36 / 205 [100.00%] @ "3541775000"
// RTL Simulation : 37 / 205 [100.00%] @ "3541825000"
// RTL Simulation : 38 / 205 [100.00%] @ "3972845000"
// RTL Simulation : 39 / 205 [100.00%] @ "3972895000"
// RTL Simulation : 40 / 205 [100.00%] @ "4104035000"
// RTL Simulation : 41 / 205 [100.00%] @ "4104085000"
// RTL Simulation : 42 / 205 [100.00%] @ "4104135000"
// RTL Simulation : 43 / 205 [100.00%] @ "4104185000"
// RTL Simulation : 44 / 205 [100.00%] @ "4378035000"
// RTL Simulation : 45 / 205 [100.00%] @ "4378085000"
// RTL Simulation : 46 / 205 [100.00%] @ "4378135000"
// RTL Simulation : 47 / 205 [100.00%] @ "4378185000"
// RTL Simulation : 48 / 205 [100.00%] @ "4378235000"
// RTL Simulation : 49 / 205 [100.00%] @ "4517445000"
// RTL Simulation : 50 / 205 [100.00%] @ "4772275000"
// RTL Simulation : 51 / 205 [100.00%] @ "5031355000"
// RTL Simulation : 52 / 205 [100.00%] @ "5031405000"
// RTL Simulation : 53 / 205 [100.00%] @ "5355465000"
// RTL Simulation : 54 / 205 [100.00%] @ "5355515000"
// RTL Simulation : 55 / 205 [100.00%] @ "5355565000"
// RTL Simulation : 56 / 205 [100.00%] @ "5741765000"
// RTL Simulation : 57 / 205 [100.00%] @ "6124015000"
// RTL Simulation : 58 / 205 [100.00%] @ "6124065000"
// RTL Simulation : 59 / 205 [100.00%] @ "6124115000"
// RTL Simulation : 60 / 205 [100.00%] @ "6124165000"
// RTL Simulation : 61 / 205 [100.00%] @ "6498085000"
// RTL Simulation : 62 / 205 [100.00%] @ "6498135000"
// RTL Simulation : 63 / 205 [100.00%] @ "6498185000"
// RTL Simulation : 64 / 205 [100.00%] @ "6498235000"
// RTL Simulation : 65 / 205 [100.00%] @ "6783125000"
// RTL Simulation : 66 / 205 [100.00%] @ "6783175000"
// RTL Simulation : 67 / 205 [100.00%] @ "7031185000"
// RTL Simulation : 68 / 205 [100.00%] @ "7136075000"
// RTL Simulation : 69 / 205 [100.00%] @ "7136125000"
// RTL Simulation : 70 / 205 [100.00%] @ "7384055000"
// RTL Simulation : 71 / 205 [100.00%] @ "7384105000"
// RTL Simulation : 72 / 205 [100.00%] @ "7544905000"
// RTL Simulation : 73 / 205 [100.00%] @ "7544955000"
// RTL Simulation : 74 / 205 [100.00%] @ "7545005000"
// RTL Simulation : 75 / 205 [100.00%] @ "7545055000"
// RTL Simulation : 76 / 205 [100.00%] @ "7545105000"
// RTL Simulation : 77 / 205 [100.00%] @ "7545155000"
// RTL Simulation : 78 / 205 [100.00%] @ "7545205000"
// RTL Simulation : 79 / 205 [100.00%] @ "7545255000"
// RTL Simulation : 80 / 205 [100.00%] @ "7545305000"
// RTL Simulation : 81 / 205 [100.00%] @ "7882375000"
// RTL Simulation : 82 / 205 [100.00%] @ "7882425000"
// RTL Simulation : 83 / 205 [100.00%] @ "8127595000"
// RTL Simulation : 84 / 205 [100.00%] @ "8560765000"
// RTL Simulation : 85 / 205 [100.00%] @ "8560815000"
// RTL Simulation : 86 / 205 [100.00%] @ "8560865000"
// RTL Simulation : 87 / 205 [100.00%] @ "8560915000"
// RTL Simulation : 88 / 205 [100.00%] @ "8560965000"
// RTL Simulation : 89 / 205 [100.00%] @ "8561015000"
// RTL Simulation : 90 / 205 [100.00%] @ "8927545000"
// RTL Simulation : 91 / 205 [100.00%] @ "9253055000"
// RTL Simulation : 92 / 205 [100.00%] @ "9362195000"
// RTL Simulation : 93 / 205 [100.00%] @ "9715025000"
// RTL Simulation : 94 / 205 [100.00%] @ "9715075000"
// RTL Simulation : 95 / 205 [100.00%] @ "9868015000"
// RTL Simulation : 96 / 205 [100.00%] @ "9868065000"
// RTL Simulation : 97 / 205 [100.00%] @ "10000935000"
// RTL Simulation : 98 / 205 [100.00%] @ "10077325000"
// RTL Simulation : 99 / 205 [100.00%] @ "10077375000"
// RTL Simulation : 100 / 205 [100.00%] @ "10077425000"
// RTL Simulation : 101 / 205 [100.00%] @ "10365045000"
// RTL Simulation : 102 / 205 [100.00%] @ "10365095000"
// RTL Simulation : 103 / 205 [100.00%] @ "10365145000"
// RTL Simulation : 104 / 205 [100.00%] @ "10365195000"
// RTL Simulation : 105 / 205 [100.00%] @ "10365245000"
// RTL Simulation : 106 / 205 [100.00%] @ "10365295000"
// RTL Simulation : 107 / 205 [100.00%] @ "10365345000"
// RTL Simulation : 108 / 205 [100.00%] @ "10365395000"
// RTL Simulation : 109 / 205 [100.00%] @ "10624445000"
// RTL Simulation : 110 / 205 [100.00%] @ "10796855000"
// RTL Simulation : 111 / 205 [100.00%] @ "10986905000"
// RTL Simulation : 112 / 205 [100.00%] @ "11367945000"
// RTL Simulation : 113 / 205 [100.00%] @ "11650305000"
// RTL Simulation : 114 / 205 [100.00%] @ "11995765000"
// RTL Simulation : 115 / 205 [100.00%] @ "12286775000"
// RTL Simulation : 116 / 205 [100.00%] @ "12286825000"
// RTL Simulation : 117 / 205 [100.00%] @ "12286875000"
// RTL Simulation : 118 / 205 [100.00%] @ "12613385000"
// RTL Simulation : 119 / 205 [100.00%] @ "12613435000"
// RTL Simulation : 120 / 205 [100.00%] @ "12613485000"
// RTL Simulation : 121 / 205 [100.00%] @ "12668535000"
// RTL Simulation : 122 / 205 [100.00%] @ "12748115000"
// RTL Simulation : 123 / 205 [100.00%] @ "12748165000"
// RTL Simulation : 124 / 205 [100.00%] @ "12871945000"
// RTL Simulation : 125 / 205 [100.00%] @ "12871995000"
// RTL Simulation : 126 / 205 [100.00%] @ "13208685000"
// RTL Simulation : 127 / 205 [100.00%] @ "13435485000"
// RTL Simulation : 128 / 205 [100.00%] @ "13435535000"
// RTL Simulation : 129 / 205 [100.00%] @ "13559525000"
// RTL Simulation : 130 / 205 [100.00%] @ "13559575000"
// RTL Simulation : 131 / 205 [100.00%] @ "13559625000"
// RTL Simulation : 132 / 205 [100.00%] @ "13559675000"
// RTL Simulation : 133 / 205 [100.00%] @ "13667075000"
// RTL Simulation : 134 / 205 [100.00%] @ "13667125000"
// RTL Simulation : 135 / 205 [100.00%] @ "13875435000"
// RTL Simulation : 136 / 205 [100.00%] @ "13875485000"
// RTL Simulation : 137 / 205 [100.00%] @ "13875535000"
// RTL Simulation : 138 / 205 [100.00%] @ "14073725000"
// RTL Simulation : 139 / 205 [100.00%] @ "14304145000"
// RTL Simulation : 140 / 205 [100.00%] @ "14304195000"
// RTL Simulation : 141 / 205 [100.00%] @ "14693005000"
// RTL Simulation : 142 / 205 [100.00%] @ "14693055000"
// RTL Simulation : 143 / 205 [100.00%] @ "14901315000"
// RTL Simulation : 144 / 205 [100.00%] @ "14901365000"
// RTL Simulation : 145 / 205 [100.00%] @ "15063555000"
// RTL Simulation : 146 / 205 [100.00%] @ "15063605000"
// RTL Simulation : 147 / 205 [100.00%] @ "15063655000"
// RTL Simulation : 148 / 205 [100.00%] @ "15148125000"
// RTL Simulation : 149 / 205 [100.00%] @ "15355655000"
// RTL Simulation : 150 / 205 [100.00%] @ "15355705000"
// RTL Simulation : 151 / 205 [100.00%] @ "15477515000"
// RTL Simulation : 152 / 205 [100.00%] @ "15477565000"
// RTL Simulation : 153 / 205 [100.00%] @ "15808605000"
// RTL Simulation : 154 / 205 [100.00%] @ "15808655000"
// RTL Simulation : 155 / 205 [100.00%] @ "15808705000"
// RTL Simulation : 156 / 205 [100.00%] @ "16025505000"
// RTL Simulation : 157 / 205 [100.00%] @ "16428325000"
// RTL Simulation : 158 / 205 [100.00%] @ "16428375000"
// RTL Simulation : 159 / 205 [100.00%] @ "16737215000"
// RTL Simulation : 160 / 205 [100.00%] @ "16862515000"
// RTL Simulation : 161 / 205 [100.00%] @ "16862565000"
// RTL Simulation : 162 / 205 [100.00%] @ "16862615000"
// RTL Simulation : 163 / 205 [100.00%] @ "16862665000"
// RTL Simulation : 164 / 205 [100.00%] @ "17084045000"
// RTL Simulation : 165 / 205 [100.00%] @ "17084095000"
// RTL Simulation : 166 / 205 [100.00%] @ "17084145000"
// RTL Simulation : 167 / 205 [100.00%] @ "17084195000"
// RTL Simulation : 168 / 205 [100.00%] @ "17483495000"
// RTL Simulation : 169 / 205 [100.00%] @ "17827165000"
// RTL Simulation : 170 / 205 [100.00%] @ "17827215000"
// RTL Simulation : 171 / 205 [100.00%] @ "17827265000"
// RTL Simulation : 172 / 205 [100.00%] @ "18096325000"
// RTL Simulation : 173 / 205 [100.00%] @ "18096375000"
// RTL Simulation : 174 / 205 [100.00%] @ "18096425000"
// RTL Simulation : 175 / 205 [100.00%] @ "18316355000"
// RTL Simulation : 176 / 205 [100.00%] @ "18674595000"
// RTL Simulation : 177 / 205 [100.00%] @ "18674645000"
// RTL Simulation : 178 / 205 [100.00%] @ "18957765000"
// RTL Simulation : 179 / 205 [100.00%] @ "19323355000"
// RTL Simulation : 180 / 205 [100.00%] @ "19700365000"
// RTL Simulation : 181 / 205 [100.00%] @ "19700415000"
// RTL Simulation : 182 / 205 [100.00%] @ "19833895000"
// RTL Simulation : 183 / 205 [100.00%] @ "20013555000"
// RTL Simulation : 184 / 205 [100.00%] @ "20013605000"
// RTL Simulation : 185 / 205 [100.00%] @ "20013655000"
// RTL Simulation : 186 / 205 [100.00%] @ "20329115000"
// RTL Simulation : 187 / 205 [100.00%] @ "20329165000"
// RTL Simulation : 188 / 205 [100.00%] @ "20567365000"
// RTL Simulation : 189 / 205 [100.00%] @ "20591665000"
// RTL Simulation : 190 / 205 [100.00%] @ "20715635000"
// RTL Simulation : 191 / 205 [100.00%] @ "20827155000"
// RTL Simulation : 192 / 205 [100.00%] @ "21154345000"
// RTL Simulation : 193 / 205 [100.00%] @ "21154395000"
// RTL Simulation : 194 / 205 [100.00%] @ "21530915000"
// RTL Simulation : 195 / 205 [100.00%] @ "21832055000"
// RTL Simulation : 196 / 205 [100.00%] @ "21832105000"
// RTL Simulation : 197 / 205 [100.00%] @ "21832155000"
// RTL Simulation : 198 / 205 [100.00%] @ "21832205000"
// RTL Simulation : 199 / 205 [100.00%] @ "21832255000"
// RTL Simulation : 200 / 205 [100.00%] @ "22140545000"
// RTL Simulation : 201 / 205 [100.00%] @ "22140595000"
// RTL Simulation : 202 / 205 [100.00%] @ "22140645000"
// RTL Simulation : 203 / 205 [100.00%] @ "22433445000"
// RTL Simulation : 204 / 205 [100.00%] @ "22777605000"
// RTL Simulation : 205 / 205 [100.00%] @ "22848895000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 22848965 ns : File "D:/Xilinx_2025/2025.1/Vivado/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" Line 18699
run: Time (s): cpu = 00:01:09 ; elapsed = 00:01:16 . Memory (MB): peak = 3234.066 ; gain = 1657.648
xsim: Time (s): cpu = 00:01:12 ; elapsed = 00:01:18 . Memory (MB): peak = 3234.066 ; gain = 1714.316
close_sim
INFO: xsimkernel Simulation Memory Usage: 137944 KB (Peak: 137944 KB), Simulation CPU Usage: 42453 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting xsim at Wed Sep 10 19:58:59 2025...
