<?xml version="1.0" ?>
<component id="root" name="root">
	<component id="system" name="system">
		<param name="number_of_cores" value="16"/>
		<param name="number_of_L1Directories" value="16"/>
		<param name="number_of_L2Directories" value="0"/>
		<param name="number_of_L2s" value="16"/>
		<param name="number_of_L3s" value="0"/>
		<param name="number_of_NoCs" value="0"/>
		<param name="homogeneous_cores" value="0"/>
		<param name="homogeneous_L2s" value="0"/>
		<param name="homogeneous_L1Directories" value="0"/>
		<param name="homogeneous_L2Directories" value="0"/>
		<param name="homogeneous_L3s" value="0"/>
		<param name="homogeneous_ccs" value="1"/>
		<param name="homogeneous_NoCs" value="0"/>
		<param name="core_tech_node" value="65"/>
		<param name="target_core_clockrate" value="2000"/>
		<param name="temperature" value="350"/>
		<param name="number_cache_levels" value="2"/>
		<param name="interconnect_projection_type" value="0"/>
		<param name="device_type" value="0"/>
		<param name="longer_channel_device" value="0"/>
		<param name="machine_bits" value="64"/>
		<param name="virtual_address_width" value="64"/>
		<param name="physical_address_width" value="52"/>
		<param name="virtual_memory_page_size" value="4096"/>
		<param name="number_of_dir_levels" value="1"/>
		<stat name="total_cycles" value="42968674"/>
		<stat name="idle_cycles" value="0"/>
		<stat name="busy_cycles" value="42968674"/>
		<component id="system.core0" name="core0">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="69807"/>
			<stat name="int_instructions" value="44643"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="10805"/>
			<stat name="store_instructions" value="6784"/>
			<stat name="committed_instructions" value="46763"/>
			<stat name="committed_int_instructions" value="44643"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="183383"/>
			<stat name="idle_cycles" value="21346"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="235388"/>
			<stat name="ROB_writes" value="170809"/>
			<stat name="rename_reads" value="111358"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="304240"/>
			<stat name="inst_window_writes" value="117347"/>
			<stat name="inst_window_wakeup_accesses" value="53838"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="81286"/>
			<stat name="float_regfile_reads" value="32"/>
			<stat name="int_regfile_writes" value="39060"/>
			<stat name="float_regfile_writes" value="32"/>
			<stat name="function_calls" value="1059"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="72389"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="176"/>
			<stat name="cdb_alu_accesses" value="72389"/>
			<stat name="cdb_mul_accesses" value="176"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core0.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="2603"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="246"/>
			</component>
			<component id="system.core0.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="21991"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu0.branchPred" name="branchPred"/>
			<component id="system.core0.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="26435"/>
				<stat name="write_accesses" value="6745"/>
				<stat name="read_misses" value="6"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core0.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2454"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core1" name="core1">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="75639"/>
			<stat name="int_instructions" value="53427"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="11585"/>
			<stat name="store_instructions" value="6393"/>
			<stat name="committed_instructions" value="55440"/>
			<stat name="committed_int_instructions" value="53427"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="198005"/>
			<stat name="idle_cycles" value="30008"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="247148"/>
			<stat name="ROB_writes" value="183400"/>
			<stat name="rename_reads" value="134144"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="321231"/>
			<stat name="inst_window_writes" value="120758"/>
			<stat name="inst_window_wakeup_accesses" value="61523"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="92437"/>
			<stat name="float_regfile_reads" value="32"/>
			<stat name="int_regfile_writes" value="45850"/>
			<stat name="float_regfile_writes" value="32"/>
			<stat name="function_calls" value="1061"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="77550"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="213"/>
			<stat name="cdb_alu_accesses" value="77550"/>
			<stat name="cdb_mul_accesses" value="213"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core1.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="2674"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="622"/>
			</component>
			<component id="system.core1.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="23740"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu1.branchPred" name="branchPred"/>
			<component id="system.core1.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="25195"/>
				<stat name="write_accesses" value="6354"/>
				<stat name="read_misses" value="2"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core1.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2150"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core10" name="core10">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="349834"/>
			<stat name="int_instructions" value="231086"/>
			<stat name="fp_instructions" value="3859"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="96094"/>
			<stat name="store_instructions" value="24972"/>
			<stat name="committed_instructions" value="234704"/>
			<stat name="committed_int_instructions" value="231086"/>
			<stat name="committed_fp_instructions" value="3859"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="810412"/>
			<stat name="idle_cycles" value="80741"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="1152351"/>
			<stat name="ROB_writes" value="1016240"/>
			<stat name="rename_reads" value="778516"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="7940"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="1422454"/>
			<stat name="inst_window_writes" value="717474"/>
			<stat name="inst_window_wakeup_accesses" value="252305"/>
			<stat name="fp_inst_window_reads" value="9732"/>
			<stat name="fp_inst_window_writes" value="11315"/>
			<stat name="fp_inst_window_wakeup_accesses" value="3860"/>
			<stat name="int_regfile_reads" value="401245"/>
			<stat name="float_regfile_reads" value="3758"/>
			<stat name="int_regfile_writes" value="204156"/>
			<stat name="float_regfile_writes" value="168"/>
			<stat name="function_calls" value="1363"/>
			<stat name="context_switches" value="8"/>
			<stat name="ialu_accesses" value="347498"/>
			<stat name="fpu_accesses" value="4920"/>
			<stat name="mul_accesses" value="439"/>
			<stat name="cdb_alu_accesses" value="347498"/>
			<stat name="cdb_mul_accesses" value="439"/>
			<stat name="cdb_fpu_accesses" value="4920"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core10.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="7637"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="3040"/>
			</component>
			<component id="system.core10.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="135591"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core10.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu10.branchPred" name="branchPred"/>
			<component id="system.core10.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="187702"/>
				<stat name="write_accesses" value="24907"/>
				<stat name="read_misses" value="104"/>
				<stat name="write_misses" value="28"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core10.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="99802"/>
				<stat name="total_misses" value="101"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core11" name="core11">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="93969"/>
			<stat name="int_instructions" value="58002"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="13662"/>
			<stat name="store_instructions" value="6549"/>
			<stat name="committed_instructions" value="60070"/>
			<stat name="committed_int_instructions" value="58002"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="291721"/>
			<stat name="idle_cycles" value="56645"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="340348"/>
			<stat name="ROB_writes" value="252041"/>
			<stat name="rename_reads" value="186455"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="425033"/>
			<stat name="inst_window_writes" value="180592"/>
			<stat name="inst_window_wakeup_accesses" value="67052"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="106940"/>
			<stat name="float_regfile_reads" value="32"/>
			<stat name="int_regfile_writes" value="48792"/>
			<stat name="float_regfile_writes" value="32"/>
			<stat name="function_calls" value="1074"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="95892"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="212"/>
			<stat name="cdb_alu_accesses" value="95892"/>
			<stat name="cdb_mul_accesses" value="212"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core11.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="1907"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="576"/>
			</component>
			<component id="system.core11.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="27104"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core11.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu11.branchPred" name="branchPred"/>
			<component id="system.core11.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="36476"/>
				<stat name="write_accesses" value="6510"/>
				<stat name="read_misses" value="3"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core11.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2207"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core12" name="core12">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="91247"/>
			<stat name="int_instructions" value="56836"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="13163"/>
			<stat name="store_instructions" value="6508"/>
			<stat name="committed_instructions" value="58875"/>
			<stat name="committed_int_instructions" value="56836"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="284859"/>
			<stat name="idle_cycles" value="59406"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="327719"/>
			<stat name="ROB_writes" value="244281"/>
			<stat name="rename_reads" value="180673"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="409997"/>
			<stat name="inst_window_writes" value="173335"/>
			<stat name="inst_window_wakeup_accesses" value="65329"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="104668"/>
			<stat name="float_regfile_reads" value="32"/>
			<stat name="int_regfile_writes" value="47944"/>
			<stat name="float_regfile_writes" value="32"/>
			<stat name="function_calls" value="1069"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="93162"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="211"/>
			<stat name="cdb_alu_accesses" value="93162"/>
			<stat name="cdb_mul_accesses" value="211"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core12.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="1689"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="559"/>
			</component>
			<component id="system.core12.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="26040"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core12.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu12.branchPred" name="branchPred"/>
			<component id="system.core12.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="35061"/>
				<stat name="write_accesses" value="6469"/>
				<stat name="read_misses" value="13"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core12.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2184"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core13" name="core13">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="87553"/>
			<stat name="int_instructions" value="55599"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="12501"/>
			<stat name="store_instructions" value="6553"/>
			<stat name="committed_instructions" value="57647"/>
			<stat name="committed_int_instructions" value="55599"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="283734"/>
			<stat name="idle_cycles" value="66117"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="313822"/>
			<stat name="ROB_writes" value="229661"/>
			<stat name="rename_reads" value="168354"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="394733"/>
			<stat name="inst_window_writes" value="161997"/>
			<stat name="inst_window_wakeup_accesses" value="64893"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="101936"/>
			<stat name="float_regfile_reads" value="32"/>
			<stat name="int_regfile_writes" value="47751"/>
			<stat name="float_regfile_writes" value="32"/>
			<stat name="function_calls" value="1072"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="89490"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="212"/>
			<stat name="cdb_alu_accesses" value="89490"/>
			<stat name="cdb_mul_accesses" value="212"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core13.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="1814"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="563"/>
			</component>
			<component id="system.core13.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="27477"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core13.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu13.branchPred" name="branchPred"/>
			<component id="system.core13.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="32452"/>
				<stat name="write_accesses" value="6514"/>
				<stat name="read_misses" value="3"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core13.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2198"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core14" name="core14">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="93616"/>
			<stat name="int_instructions" value="57506"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="13472"/>
			<stat name="store_instructions" value="6509"/>
			<stat name="committed_instructions" value="59565"/>
			<stat name="committed_int_instructions" value="57506"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="290293"/>
			<stat name="idle_cycles" value="63515"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="331588"/>
			<stat name="ROB_writes" value="251644"/>
			<stat name="rename_reads" value="186386"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="416046"/>
			<stat name="inst_window_writes" value="180509"/>
			<stat name="inst_window_wakeup_accesses" value="66289"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="106382"/>
			<stat name="float_regfile_reads" value="32"/>
			<stat name="int_regfile_writes" value="48309"/>
			<stat name="float_regfile_writes" value="32"/>
			<stat name="function_calls" value="1070"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="95528"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="212"/>
			<stat name="cdb_alu_accesses" value="95528"/>
			<stat name="cdb_mul_accesses" value="212"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core14.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="1995"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="585"/>
			</component>
			<component id="system.core14.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="27204"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core14.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu14.branchPred" name="branchPred"/>
			<component id="system.core14.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="36440"/>
				<stat name="write_accesses" value="6470"/>
				<stat name="read_misses" value="14"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core14.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2212"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core15" name="core15">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="90773"/>
			<stat name="int_instructions" value="56139"/>
			<stat name="fp_instructions" value="0"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="12813"/>
			<stat name="store_instructions" value="6550"/>
			<stat name="committed_instructions" value="58201"/>
			<stat name="committed_int_instructions" value="56139"/>
			<stat name="committed_fp_instructions" value="0"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="297523"/>
			<stat name="idle_cycles" value="75672"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="322893"/>
			<stat name="ROB_writes" value="242030"/>
			<stat name="rename_reads" value="179802"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="0"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="405582"/>
			<stat name="inst_window_writes" value="172912"/>
			<stat name="inst_window_wakeup_accesses" value="65411"/>
			<stat name="fp_inst_window_reads" value="0"/>
			<stat name="fp_inst_window_writes" value="0"/>
			<stat name="fp_inst_window_wakeup_accesses" value="0"/>
			<stat name="int_regfile_reads" value="104297"/>
			<stat name="float_regfile_reads" value="32"/>
			<stat name="int_regfile_writes" value="48073"/>
			<stat name="float_regfile_writes" value="32"/>
			<stat name="function_calls" value="1069"/>
			<stat name="context_switches" value="0"/>
			<stat name="ialu_accesses" value="92795"/>
			<stat name="fpu_accesses" value="0"/>
			<stat name="mul_accesses" value="211"/>
			<stat name="cdb_alu_accesses" value="92795"/>
			<stat name="cdb_mul_accesses" value="211"/>
			<stat name="cdb_fpu_accesses" value="0"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core15.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="2092"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="577"/>
			</component>
			<component id="system.core15.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="26826"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core15.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu15.branchPred" name="branchPred"/>
			<component id="system.core15.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="34534"/>
				<stat name="write_accesses" value="6511"/>
				<stat name="read_misses" value="7"/>
				<stat name="write_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core15.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2255"/>
				<stat name="total_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core2" name="core2">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="17627809"/>
			<stat name="int_instructions" value="13154416"/>
			<stat name="fp_instructions" value="699075"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="6564746"/>
			<stat name="store_instructions" value="1210425"/>
			<stat name="committed_instructions" value="13407355"/>
			<stat name="committed_int_instructions" value="13154416"/>
			<stat name="committed_fp_instructions" value="699075"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="29425592"/>
			<stat name="idle_cycles" value="1380212"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="49880316"/>
			<stat name="ROB_writes" value="50950710"/>
			<stat name="rename_reads" value="36032236"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="1047053"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="61910205"/>
			<stat name="inst_window_writes" value="34031048"/>
			<stat name="inst_window_wakeup_accesses" value="13227453"/>
			<stat name="fp_inst_window_reads" value="1411720"/>
			<stat name="fp_inst_window_writes" value="982790"/>
			<stat name="fp_inst_window_wakeup_accesses" value="700680"/>
			<stat name="int_regfile_reads" value="20432594"/>
			<stat name="float_regfile_reads" value="566100"/>
			<stat name="int_regfile_writes" value="11792348"/>
			<stat name="float_regfile_writes" value="275080"/>
			<stat name="function_calls" value="42485"/>
			<stat name="context_switches" value="20"/>
			<stat name="ialu_accesses" value="16940426"/>
			<stat name="fpu_accesses" value="706062"/>
			<stat name="mul_accesses" value="92163"/>
			<stat name="cdb_alu_accesses" value="16940426"/>
			<stat name="cdb_mul_accesses" value="92163"/>
			<stat name="cdb_fpu_accesses" value="706062"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core2.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="178395"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="74184"/>
			</component>
			<component id="system.core2.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="6279457"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu2.branchPred" name="branchPred"/>
			<component id="system.core2.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="10279991"/>
				<stat name="write_accesses" value="1210092"/>
				<stat name="read_misses" value="2128"/>
				<stat name="write_misses" value="1016"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core2.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="6128671"/>
				<stat name="total_misses" value="530"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core3" name="core3">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="292490"/>
			<stat name="int_instructions" value="192017"/>
			<stat name="fp_instructions" value="2377"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="80040"/>
			<stat name="store_instructions" value="21395"/>
			<stat name="committed_instructions" value="195941"/>
			<stat name="committed_int_instructions" value="192017"/>
			<stat name="committed_fp_instructions" value="2377"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="677270"/>
			<stat name="idle_cycles" value="58641"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="968201"/>
			<stat name="ROB_writes" value="843852"/>
			<stat name="rename_reads" value="656902"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="4895"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="1199004"/>
			<stat name="inst_window_writes" value="594531"/>
			<stat name="inst_window_wakeup_accesses" value="211883"/>
			<stat name="fp_inst_window_reads" value="7634"/>
			<stat name="fp_inst_window_writes" value="8072"/>
			<stat name="fp_inst_window_wakeup_accesses" value="2378"/>
			<stat name="int_regfile_reads" value="337179"/>
			<stat name="float_regfile_reads" value="2205"/>
			<stat name="int_regfile_writes" value="171803"/>
			<stat name="float_regfile_writes" value="236"/>
			<stat name="function_calls" value="1266"/>
			<stat name="context_switches" value="20"/>
			<stat name="ialu_accesses" value="291361"/>
			<stat name="fpu_accesses" value="3897"/>
			<stat name="mul_accesses" value="382"/>
			<stat name="cdb_alu_accesses" value="291361"/>
			<stat name="cdb_mul_accesses" value="382"/>
			<stat name="cdb_fpu_accesses" value="3897"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core3.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="17060"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="3217"/>
			</component>
			<component id="system.core3.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="118011"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu3.branchPred" name="branchPred"/>
			<component id="system.core3.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="159306"/>
				<stat name="write_accesses" value="21276"/>
				<stat name="read_misses" value="121"/>
				<stat name="write_misses" value="24"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core3.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="93161"/>
				<stat name="total_misses" value="96"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core4" name="core4">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="16013038"/>
			<stat name="int_instructions" value="14910910"/>
			<stat name="fp_instructions" value="529062"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="6128413"/>
			<stat name="store_instructions" value="224358"/>
			<stat name="committed_instructions" value="15060602"/>
			<stat name="committed_int_instructions" value="14910910"/>
			<stat name="committed_fp_instructions" value="529062"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="13104159"/>
			<stat name="idle_cycles" value="121457"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="29133149"/>
			<stat name="ROB_writes" value="35000179"/>
			<stat name="rename_reads" value="22647001"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="1437641"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="43147261"/>
			<stat name="inst_window_writes" value="17044901"/>
			<stat name="inst_window_wakeup_accesses" value="14588643"/>
			<stat name="fp_inst_window_reads" value="1887784"/>
			<stat name="fp_inst_window_writes" value="2457034"/>
			<stat name="fp_inst_window_wakeup_accesses" value="540054"/>
			<stat name="int_regfile_reads" value="20142332"/>
			<stat name="float_regfile_reads" value="412109"/>
			<stat name="int_regfile_writes" value="13065440"/>
			<stat name="float_regfile_writes" value="413302"/>
			<stat name="function_calls" value="1645"/>
			<stat name="context_switches" value="15"/>
			<stat name="ialu_accesses" value="15084466"/>
			<stat name="fpu_accesses" value="954572"/>
			<stat name="mul_accesses" value="780"/>
			<stat name="cdb_alu_accesses" value="15084466"/>
			<stat name="cdb_mul_accesses" value="780"/>
			<stat name="cdb_fpu_accesses" value="954572"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core4.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="15252"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="6265"/>
			</component>
			<component id="system.core4.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="2936367"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core4.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu4.branchPred" name="branchPred"/>
			<component id="system.core4.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="6999654"/>
				<stat name="write_accesses" value="224247"/>
				<stat name="read_misses" value="291"/>
				<stat name="write_misses" value="50"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core4.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2915764"/>
				<stat name="total_misses" value="297"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core5" name="core5">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="15967433"/>
			<stat name="int_instructions" value="14865292"/>
			<stat name="fp_instructions" value="503586"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="6104323"/>
			<stat name="store_instructions" value="218220"/>
			<stat name="committed_instructions" value="15008786"/>
			<stat name="committed_int_instructions" value="14865292"/>
			<stat name="committed_fp_instructions" value="503586"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="13077155"/>
			<stat name="idle_cycles" value="102311"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="29074961"/>
			<stat name="ROB_writes" value="34906988"/>
			<stat name="rename_reads" value="22616930"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="1391053"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="43134954"/>
			<stat name="inst_window_writes" value="17067834"/>
			<stat name="inst_window_wakeup_accesses" value="14558200"/>
			<stat name="fp_inst_window_reads" value="1800021"/>
			<stat name="fp_inst_window_writes" value="2389960"/>
			<stat name="fp_inst_window_wakeup_accesses" value="513729"/>
			<stat name="int_regfile_reads" value="20090641"/>
			<stat name="float_regfile_reads" value="393659"/>
			<stat name="int_regfile_writes" value="13037858"/>
			<stat name="float_regfile_writes" value="393254"/>
			<stat name="function_calls" value="1678"/>
			<stat name="context_switches" value="16"/>
			<stat name="ialu_accesses" value="15082881"/>
			<stat name="fpu_accesses" value="909397"/>
			<stat name="mul_accesses" value="860"/>
			<stat name="cdb_alu_accesses" value="15082881"/>
			<stat name="cdb_mul_accesses" value="860"/>
			<stat name="cdb_fpu_accesses" value="909397"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core5.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="13201"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="6357"/>
			</component>
			<component id="system.core5.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="2940135"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core5.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu5.branchPred" name="branchPred"/>
			<component id="system.core5.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="6977985"/>
				<stat name="write_accesses" value="218129"/>
				<stat name="read_misses" value="253"/>
				<stat name="write_misses" value="49"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core5.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2917617"/>
				<stat name="total_misses" value="230"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core6" name="core6">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="16952707"/>
			<stat name="int_instructions" value="15776485"/>
			<stat name="fp_instructions" value="504944"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="6490922"/>
			<stat name="store_instructions" value="251961"/>
			<stat name="committed_instructions" value="15917434"/>
			<stat name="committed_int_instructions" value="15776485"/>
			<stat name="committed_fp_instructions" value="504944"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="14105423"/>
			<stat name="idle_cycles" value="112664"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="31145701"/>
			<stat name="ROB_writes" value="37213632"/>
			<stat name="rename_reads" value="24307356"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="1347918"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="46196525"/>
			<stat name="inst_window_writes" value="18529295"/>
			<stat name="inst_window_wakeup_accesses" value="15487797"/>
			<stat name="fp_inst_window_reads" value="1721746"/>
			<stat name="fp_inst_window_writes" value="2287550"/>
			<stat name="fp_inst_window_wakeup_accesses" value="514882"/>
			<stat name="int_regfile_reads" value="21330334"/>
			<stat name="float_regfile_reads" value="395435"/>
			<stat name="int_regfile_writes" value="13859841"/>
			<stat name="float_regfile_writes" value="384691"/>
			<stat name="function_calls" value="1993"/>
			<stat name="context_switches" value="12"/>
			<stat name="ialu_accesses" value="16103994"/>
			<stat name="fpu_accesses" value="868411"/>
			<stat name="mul_accesses" value="1148"/>
			<stat name="cdb_alu_accesses" value="16103994"/>
			<stat name="cdb_mul_accesses" value="1148"/>
			<stat name="cdb_fpu_accesses" value="868411"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core6.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="24622"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="10962"/>
			</component>
			<component id="system.core6.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="3168896"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core6.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu6.branchPred" name="branchPred"/>
			<component id="system.core6.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="7424582"/>
				<stat name="write_accesses" value="251881"/>
				<stat name="read_misses" value="319"/>
				<stat name="write_misses" value="114"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core6.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="3138104"/>
				<stat name="total_misses" value="1012"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core7" name="core7">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="16697299"/>
			<stat name="int_instructions" value="15483460"/>
			<stat name="fp_instructions" value="494386"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="6373848"/>
			<stat name="store_instructions" value="251267"/>
			<stat name="committed_instructions" value="15624827"/>
			<stat name="committed_int_instructions" value="15483460"/>
			<stat name="committed_fp_instructions" value="494386"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="13986123"/>
			<stat name="idle_cycles" value="122489"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="30764458"/>
			<stat name="ROB_writes" value="36711283"/>
			<stat name="rename_reads" value="23993216"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="1361535"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="45526239"/>
			<stat name="inst_window_writes" value="18274309"/>
			<stat name="inst_window_wakeup_accesses" value="15212088"/>
			<stat name="fp_inst_window_reads" value="1756873"/>
			<stat name="fp_inst_window_writes" value="2320375"/>
			<stat name="fp_inst_window_wakeup_accesses" value="503701"/>
			<stat name="int_regfile_reads" value="20981345"/>
			<stat name="float_regfile_reads" value="388027"/>
			<stat name="int_regfile_writes" value="13608411"/>
			<stat name="float_regfile_writes" value="377985"/>
			<stat name="function_calls" value="2250"/>
			<stat name="context_switches" value="14"/>
			<stat name="ialu_accesses" value="15834280"/>
			<stat name="fpu_accesses" value="887419"/>
			<stat name="mul_accesses" value="1238"/>
			<stat name="cdb_alu_accesses" value="15834280"/>
			<stat name="cdb_mul_accesses" value="1238"/>
			<stat name="cdb_fpu_accesses" value="887419"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core7.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="22578"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="10648"/>
			</component>
			<component id="system.core7.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="3132774"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core7.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu7.branchPred" name="branchPred"/>
			<component id="system.core7.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="7332657"/>
				<stat name="write_accesses" value="251180"/>
				<stat name="read_misses" value="365"/>
				<stat name="write_misses" value="108"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core7.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="3096854"/>
				<stat name="total_misses" value="410"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core8" name="core8">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="14825715"/>
			<stat name="int_instructions" value="13431387"/>
			<stat name="fp_instructions" value="488724"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="5521878"/>
			<stat name="store_instructions" value="383822"/>
			<stat name="committed_instructions" value="13579333"/>
			<stat name="committed_int_instructions" value="13431387"/>
			<stat name="committed_fp_instructions" value="488724"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="14439240"/>
			<stat name="idle_cycles" value="783767"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="29017034"/>
			<stat name="ROB_writes" value="33671497"/>
			<stat name="rename_reads" value="22113007"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="1320548"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="41638653"/>
			<stat name="inst_window_writes" value="17195273"/>
			<stat name="inst_window_wakeup_accesses" value="13218281"/>
			<stat name="fp_inst_window_reads" value="1701839"/>
			<stat name="fp_inst_window_writes" value="2297848"/>
			<stat name="fp_inst_window_wakeup_accesses" value="497047"/>
			<stat name="int_regfile_reads" value="18519128"/>
			<stat name="float_regfile_reads" value="387411"/>
			<stat name="int_regfile_writes" value="11693321"/>
			<stat name="float_regfile_writes" value="370496"/>
			<stat name="function_calls" value="3670"/>
			<stat name="context_switches" value="14"/>
			<stat name="ialu_accesses" value="13995623"/>
			<stat name="fpu_accesses" value="862645"/>
			<stat name="mul_accesses" value="1591"/>
			<stat name="cdb_alu_accesses" value="13995623"/>
			<stat name="cdb_mul_accesses" value="1591"/>
			<stat name="cdb_fpu_accesses" value="862645"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core8.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="47587"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="20202"/>
			</component>
			<component id="system.core8.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="3013010"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core8.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu8.branchPred" name="branchPred"/>
			<component id="system.core8.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="6616706"/>
				<stat name="write_accesses" value="383714"/>
				<stat name="read_misses" value="590"/>
				<stat name="write_misses" value="233"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core8.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2933279"/>
				<stat name="total_misses" value="411"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.core9" name="core9">
			<param name="clock_rate" value="2000"/>
			<param name="opt_local" value="1"/>
			<param name="instruction_length" value="32"/>
			<param name="opcode_width" value="7"/>
			<param name="x86" value="0"/>
			<param name="micro_opcode_width" value="8"/>
			<param name="machine_type" value="0"/>
			<param name="number_hardware_threads" value="1"/>
			<param name="fetch_width" value="8"/>
			<param name="number_instruction_fetch_ports" value="1"/>
			<param name="decode_width" value="8"/>
			<param name="issue_width" value="8"/>
			<param name="peak_issue_width" value="8"/>
			<param name="commit_width" value="8"/>
			<param name="fp_issue_width" value="4"/>
			<param name="prediction_width" value="1"/>
			<param name="pipelines_per_core" value="1,1"/>
			<param name="pipeline_depth" value="7,7"/>
			<param name="ALU_per_core" value="4"/>
			<param name="MUL_per_core" value="2"/>
			<param name="FPU_per_core" value="2"/>
			<param name="instruction_buffer_size" value="32"/>
			<param name="decoded_stream_buffer_size" value="16"/>
			<param name="instruction_window_scheme" value="0"/>
			<param name="instruction_window_size" value="64"/>
			<param name="fp_instruction_window_size" value="64"/>
			<param name="ROB_size" value="192"/>
			<param name="archi_Regs_IRF_size" value="32"/>
			<param name="archi_Regs_FRF_size" value="32"/>
			<param name="phy_Regs_IRF_size" value="256"/>
			<param name="phy_Regs_FRF_size" value="256"/>
			<param name="rename_scheme" value="1"/>
			<param name="register_windows_size" value="0"/>
			<param name="LSU_order" value="inorder"/>
			<param name="store_buffer_size" value="32"/>
			<param name="load_buffer_size" value="32"/>
			<param name="memory_ports" value="2"/>
			<param name="RAS_size" value="32"/>
			<stat name="total_instructions" value="14581637"/>
			<stat name="int_instructions" value="13356360"/>
			<stat name="fp_instructions" value="486932"/>
			<stat name="branch_instructions" value="NaV"/>
			<stat name="branch_mispredictions" value="NaV"/>
			<stat name="load_instructions" value="5467400"/>
			<stat name="store_instructions" value="344087"/>
			<stat name="committed_instructions" value="13498726"/>
			<stat name="committed_int_instructions" value="13356360"/>
			<stat name="committed_fp_instructions" value="486932"/>
			<stat name="pipeline_duty_cycle" value="1"/>
			<stat name="total_cycles" value="13590512"/>
			<stat name="idle_cycles" value="663917"/>
			<stat name="busy_cycles" value="NaV"/>
			<stat name="ROB_reads" value="27851673"/>
			<stat name="ROB_writes" value="32528754"/>
			<stat name="rename_reads" value="21263516"/>
			<stat name="rename_writes" value="0"/>
			<stat name="fp_rename_reads" value="1354173"/>
			<stat name="fp_rename_writes" value="0"/>
			<stat name="inst_window_reads" value="40382212"/>
			<stat name="inst_window_writes" value="16208615"/>
			<stat name="inst_window_wakeup_accesses" value="13094142"/>
			<stat name="fp_inst_window_reads" value="1730758"/>
			<stat name="fp_inst_window_writes" value="2321958"/>
			<stat name="fp_inst_window_wakeup_accesses" value="495009"/>
			<stat name="int_regfile_reads" value="18285738"/>
			<stat name="float_regfile_reads" value="379861"/>
			<stat name="int_regfile_writes" value="11609324"/>
			<stat name="float_regfile_writes" value="369289"/>
			<stat name="function_calls" value="3114"/>
			<stat name="context_switches" value="13"/>
			<stat name="ialu_accesses" value="13732059"/>
			<stat name="fpu_accesses" value="871826"/>
			<stat name="mul_accesses" value="1148"/>
			<stat name="cdb_alu_accesses" value="13732059"/>
			<stat name="cdb_mul_accesses" value="1148"/>
			<stat name="cdb_fpu_accesses" value="871826"/>
			<stat name="IFU_duty_cycle" value="1"/>
			<stat name="LSU_duty_cycle" value="1"/>
			<stat name="MemManU_I_duty_cycle" value="1"/>
			<stat name="MemManU_D_duty_cycle" value="1"/>
			<stat name="ALU_duty_cycle" value="1"/>
			<stat name="MUL_duty_cycle" value="0.3"/>
			<stat name="FPU_duty_cycle" value="1"/>
			<stat name="ALU_cdb_duty_cycle" value="1"/>
			<stat name="MUL_cdb_duty_cycle" value="0.3"/>
			<stat name="FPU_cdb_duty_cycle" value="1"/>
			<stat name="number_of_BPT" value="2"/>
			<component id="system.core9.dcache" name="dcache">
				<param name="dcache_config" value="65536,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="36016"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="14884"/>
			</component>
			<component id="system.core9.icache" name="icache">
				<param name="icache_config" value="32768,64,2,1,1,3"/>
				<param name="buffer_sizes" value="64,64,64,64"/>
				<stat name="read_accesses" value="2872633"/>
				<stat name="read_misses" value="0"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core9.BTB" name="BTB">
				<param name="BTB_config" value="6144,4,2,1,1,3"/>
				<stat name="read_accesses" value="0"/>
				<stat name="write_accesses" value="0"/>
			</component>
			<component id="system.cpu9.branchPred" name="branchPred"/>
			<component id="system.core9.dtlb" name="dtlb">
				<param name="number_entries" value="64"/>
				<stat name="read_accesses" value="6445195"/>
				<stat name="write_accesses" value="344003"/>
				<stat name="read_misses" value="435"/>
				<stat name="write_misses" value="176"/>
				<stat name="conflicts" value="0"/>
			</component>
			<component id="system.core9.itlb" name="itlb">
				<param name="number_entries" value="48"/>
				<stat name="total_accesses" value="2808711"/>
				<stat name="total_misses" value="381"/>
				<stat name="conflicts" value="0"/>
			</component>
		</component>
		<component id="system.L1Directory0" name="L1Directory0">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3699"/>
			<stat name="write_accesses" value="2640"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory1" name="L1Directory1">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3647"/>
			<stat name="write_accesses" value="2502"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory10" name="L1Directory10">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3608"/>
			<stat name="write_accesses" value="2496"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory11" name="L1Directory11">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3601"/>
			<stat name="write_accesses" value="2464"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory12" name="L1Directory12">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3612"/>
			<stat name="write_accesses" value="2410"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory13" name="L1Directory13">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3616"/>
			<stat name="write_accesses" value="2526"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory14" name="L1Directory14">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3618"/>
			<stat name="write_accesses" value="2404"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory15" name="L1Directory15">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3612"/>
			<stat name="write_accesses" value="2454"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory2" name="L1Directory2">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3623"/>
			<stat name="write_accesses" value="2476"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory3" name="L1Directory3">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3586"/>
			<stat name="write_accesses" value="2496"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory4" name="L1Directory4">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3564"/>
			<stat name="write_accesses" value="2442"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory5" name="L1Directory5">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3562"/>
			<stat name="write_accesses" value="2396"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory6" name="L1Directory6">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3594"/>
			<stat name="write_accesses" value="2418"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory7" name="L1Directory7">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3599"/>
			<stat name="write_accesses" value="2468"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory8" name="L1Directory8">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3588"/>
			<stat name="write_accesses" value="2392"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L1Directory9" name="L1Directory9">
			<param name="Directory_type" value="1"/>
			<param name="Dir_config" value="32768,8,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="3604"/>
			<stat name="write_accesses" value="2432"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="0"/>
		</component>
		<component id="system.L20" name="L20">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="30781"/>
			<stat name="write_accesses" value="10560"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1320"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L21" name="L21">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="39568"/>
			<stat name="write_accesses" value="11676"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1251"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L210" name="L210">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="28956"/>
			<stat name="write_accesses" value="9926"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1248"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L211" name="L211">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="44291"/>
			<stat name="write_accesses" value="10709"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1232"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L212" name="L212">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="31940"/>
			<stat name="write_accesses" value="10407"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1205"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L213" name="L213">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="46115"/>
			<stat name="write_accesses" value="9790"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1263"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L214" name="L214">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="33420"/>
			<stat name="write_accesses" value="10292"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1202"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L215" name="L215">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="60375"/>
			<stat name="write_accesses" value="21292"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1227"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L22" name="L22">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="28817"/>
			<stat name="write_accesses" value="9653"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1238"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L23" name="L23">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="57143"/>
			<stat name="write_accesses" value="10495"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1248"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L24" name="L24">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="29719"/>
			<stat name="write_accesses" value="10350"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1221"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L25" name="L25">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="34078"/>
			<stat name="write_accesses" value="9794"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1198"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L26" name="L26">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="32129"/>
			<stat name="write_accesses" value="10753"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1209"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L27" name="L27">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="56033"/>
			<stat name="write_accesses" value="10049"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1234"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L28" name="L28">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="31327"/>
			<stat name="write_accesses" value="10643"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1196"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.L29" name="L29">
			<param name="L2_config" value="2097152,64,8,1,1,15"/>
			<param name="buffer_sizes" value="64,64,64,64"/>
			<param name="clockrate" value="2000"/>
			<param name="ports" value="1,1,1"/>
			<param name="device_type" value="0"/>
			<stat name="read_accesses" value="39203"/>
			<stat name="write_accesses" value="12492"/>
			<stat name="read_misses" value="0"/>
			<stat name="write_misses" value="0"/>
			<stat name="conflicts" value="1216"/>
			<stat name="duty_cycle" value="1.0"/>
		</component>
		<component id="system.mem" name="mem">
			<param name="mem_tech_node" value="65"/>
			<param name="device_clock" value="200"/>
			<param name="peak_transfer_rate" value="6400"/>
			<param name="internal_prefetch_of_DRAM_chip" value="4"/>
			<param name="capacity_per_channel" value="4096"/>
			<param name="number_ranks" value="2"/>
			<param name="num_banks_of_DRAM_chip" value="8"/>
			<param name="Block_width_of_DRAM_chip" value="64"/>
			<param name="output_width_of_DRAM_chip" value="8"/>
			<param name="page_size_of_DRAM_chip" value="8"/>
			<param name="burstlength_of_DRAM_chip" value="8"/>
			<stat name="memory_accesses" value="0"/>
			<stat name="memory_reads" value="0"/>
			<stat name="memory_writes" value="0"/>
		</component>
		<component id="system.mc" name="mc">
			<param name="mc_clock" value="500"/>
			<param name="peak_transfer_rate" value="1600"/>
			<param name="llc_line_length" value="16"/>
			<param name="number_mcs" value="1"/>
			<param name="memory_channels_per_mc" value="2"/>
			<param name="number_ranks" value="2"/>
			<param name="req_window_size_per_channel" value="32"/>
			<param name="IO_buffer_size_per_channel" value="32"/>
			<param name="databus_width" value="32"/>
			<param name="addressbus_width" value="32"/>
			<stat name="memory_accesses" value="0"/>
			<stat name="memory_reads" value="0"/>
			<stat name="memory_writes" value="0"/>
		</component>
		<component id="system.niu" name="niu">
			<param name="type" value="0"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="2"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.7"/>
		</component>
		<component id="system.pcie" name="pcie">
			<param name="type" value="0"/>
			<param name="withPHY" value="1"/>
			<param name="clockrate" value="350"/>
			<param name="number_units" value="1"/>
			<param name="number_channels" value="8"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.7"/>
		</component>
		<component id="system.flashc" name="flashc">
			<param name="number_flashcs" value="0"/>
			<param name="type" value="1"/>
			<param name="withPHY" value="1"/>
			<param name="peak_transfer_rate" value="200"/>
			<stat name="duty_cycle" value="1.0"/>
			<stat name="total_load_perc" value="0.7"/>
		</component>
	</component>
</component>
