\hypertarget{union__hw__rcm__mr}{}\section{\+\_\+hw\+\_\+rcm\+\_\+mr Union Reference}
\label{union__hw__rcm__mr}\index{\+\_\+hw\+\_\+rcm\+\_\+mr@{\+\_\+hw\+\_\+rcm\+\_\+mr}}


H\+W\+\_\+\+R\+C\+M\+\_\+\+MR -\/ Mode Register (RO)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+rcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+mr\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__rcm__mr_ab4c97984e5d5f2fc1e9c5b96dece5fa4}{}\label{union__hw__rcm__mr_ab4c97984e5d5f2fc1e9c5b96dece5fa4}

\item 
struct \hyperlink{struct__hw__rcm__mr_1_1__hw__rcm__mr__bitfields}{\+\_\+hw\+\_\+rcm\+\_\+mr\+::\+\_\+hw\+\_\+rcm\+\_\+mr\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__rcm__mr_a927fc240fca0e90060f5524b8d8fae56}{}\label{union__hw__rcm__mr_a927fc240fca0e90060f5524b8d8fae56}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+R\+C\+M\+\_\+\+MR -\/ Mode Register (RO) 

Reset value\+: 0x00U

This register includes read-\/only status flags to indicate the state of the mode pins during the last Chip Reset. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+rcm.\+h\end{DoxyCompactItemize}
