--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml STOSAvectorial_top.twx STOSAvectorial_top.ncd -o
STOSAvectorial_top.twr STOSAvectorial_top.pcf -ucf STOSAvectorial_top.ucf

Design file:              STOSAvectorial_top.ncd
Physical constraint file: STOSAvectorial_top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 4 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2029 paths analyzed, 259 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.997ns.
--------------------------------------------------------------------------------

Paths for end point matrix_control_u/CONTROL_COEFF_array_final_loop_8_0 (SLICE_X13Y23.AX), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     242.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/counter_up_0_1 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_8_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      7.897ns (Levels of Logic = 2)
  Clock Path Skew:      -0.065ns (0.676 - 0.741)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/counter_up_0_1 to matrix_control_u/CONTROL_COEFF_array_final_loop_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.430   matrix_control_u/counter_up_0_1
                                                       matrix_control_u/counter_up_0_1
    SLICE_X11Y60.A3      net (fanout=4)        2.283   matrix_control_u/counter_up_0_1
    SLICE_X11Y60.A       Tilo                  0.259   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Relational_Operator1_relop1<7>1_1
    SLICE_X13Y23.B2      net (fanout=18)       3.803   matrix_control_u/Relational_Operator1_relop1<7>1
    SLICE_X13Y23.BMUX    Tilo                  0.337   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<8>11
    SLICE_X13Y23.AX      net (fanout=2)        0.671   matrix_control_u/CONTROL_COEFF_array_final<8><0>
    SLICE_X13Y23.CLK     Tdick                 0.114   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_8_0
    -------------------------------------------------  ---------------------------
    Total                                      7.897ns (1.140ns logic, 6.757ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     242.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/counter_up_3 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_8_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 2)
  Clock Path Skew:      -0.065ns (0.676 - 0.741)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/counter_up_3 to matrix_control_u/CONTROL_COEFF_array_final_loop_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.DQ      Tcko                  0.476   matrix_control_u/counter_up<3>
                                                       matrix_control_u/counter_up_3
    SLICE_X11Y60.A2      net (fanout=22)       1.987   matrix_control_u/counter_up<3>
    SLICE_X11Y60.A       Tilo                  0.259   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Relational_Operator1_relop1<7>1_1
    SLICE_X13Y23.B2      net (fanout=18)       3.803   matrix_control_u/Relational_Operator1_relop1<7>1
    SLICE_X13Y23.BMUX    Tilo                  0.337   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<8>11
    SLICE_X13Y23.AX      net (fanout=2)        0.671   matrix_control_u/CONTROL_COEFF_array_final<8><0>
    SLICE_X13Y23.CLK     Tdick                 0.114   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_8_0
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (1.186ns logic, 6.461ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     242.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/counter_up_5 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_8_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      7.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.676 - 0.743)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/counter_up_5 to matrix_control_u/CONTROL_COEFF_array_final_loop_8_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.476   matrix_control_u/counter_up<5>
                                                       matrix_control_u/counter_up_5
    SLICE_X11Y60.A1      net (fanout=14)       1.757   matrix_control_u/counter_up<5>
    SLICE_X11Y60.A       Tilo                  0.259   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Relational_Operator1_relop1<7>1_1
    SLICE_X13Y23.B2      net (fanout=18)       3.803   matrix_control_u/Relational_Operator1_relop1<7>1
    SLICE_X13Y23.BMUX    Tilo                  0.337   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<8>11
    SLICE_X13Y23.AX      net (fanout=2)        0.671   matrix_control_u/CONTROL_COEFF_array_final<8><0>
    SLICE_X13Y23.CLK     Tdick                 0.114   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_8_0
    -------------------------------------------------  ---------------------------
    Total                                      7.417ns (1.186ns logic, 6.231ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

Paths for end point matrix_control_u/CONTROL_COEFF_array_final_loop_10_0 (SLICE_X11Y60.AX), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     242.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/Delay8_out1_0 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_10_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      7.341ns (Levels of Logic = 2)
  Clock Path Skew:      0.060ns (0.775 - 0.715)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/Delay8_out1_0 to matrix_control_u/CONTROL_COEFF_array_final_loop_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.BQ      Tcko                  0.525   matrix_control_u/Delay8_out1<1>
                                                       matrix_control_u/Delay8_out1_0
    SLICE_X16Y46.A2      net (fanout=7)        3.141   matrix_control_u/Delay8_out1<0>
    SLICE_X16Y46.AMUX    Topaa                 0.456   matrix_control_u/Matrix_Sum2_out1<10><3>
                                                       matrix_control_u/Madd_Matrix_Sum2_out1<10>_lut<0>
                                                       matrix_control_u/Madd_Matrix_Sum2_out1<10>_cy<0>_2
    SLICE_X11Y60.B4      net (fanout=1)        2.097   matrix_control_u/Matrix_Sum2_out1<10><0>
    SLICE_X11Y60.BMUX    Tilo                  0.337   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<10>11
    SLICE_X11Y60.AX      net (fanout=2)        0.671   matrix_control_u/CONTROL_COEFF_array_final<10><0>
    SLICE_X11Y60.CLK     Tdick                 0.114   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_10_0
    -------------------------------------------------  ---------------------------
    Total                                      7.341ns (1.432ns logic, 5.909ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     243.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/Delay13_out1_0 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_10_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      6.174ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.687 - 0.650)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/Delay13_out1_0 to matrix_control_u/CONTROL_COEFF_array_final_loop_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.AQ       Tcko                  0.525   matrix_control_u/Delay4_out1<1>
                                                       matrix_control_u/Delay13_out1_0
    SLICE_X16Y46.A3      net (fanout=7)        1.974   matrix_control_u/Delay13_out1<0>
    SLICE_X16Y46.AMUX    Topaa                 0.456   matrix_control_u/Matrix_Sum2_out1<10><3>
                                                       matrix_control_u/Madd_Matrix_Sum2_out1<10>_lut<0>
                                                       matrix_control_u/Madd_Matrix_Sum2_out1<10>_cy<0>_2
    SLICE_X11Y60.B4      net (fanout=1)        2.097   matrix_control_u/Matrix_Sum2_out1<10><0>
    SLICE_X11Y60.BMUX    Tilo                  0.337   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<10>11
    SLICE_X11Y60.AX      net (fanout=2)        0.671   matrix_control_u/CONTROL_COEFF_array_final<10><0>
    SLICE_X11Y60.CLK     Tdick                 0.114   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_10_0
    -------------------------------------------------  ---------------------------
    Total                                      6.174ns (1.432ns logic, 4.742ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     244.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/Delay15_out1_0 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_10_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      5.960ns (Levels of Logic = 2)
  Clock Path Skew:      0.037ns (0.687 - 0.650)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/Delay15_out1_0 to matrix_control_u/CONTROL_COEFF_array_final_loop_10_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.CMUX     Tshcko                0.576   matrix_control_u/Delay4_out1<1>
                                                       matrix_control_u/Delay15_out1_0
    SLICE_X16Y46.A4      net (fanout=7)        1.709   matrix_control_u/Delay15_out1<0>
    SLICE_X16Y46.AMUX    Topaa                 0.456   matrix_control_u/Matrix_Sum2_out1<10><3>
                                                       matrix_control_u/Madd_Matrix_Sum2_out1<10>_lut<0>
                                                       matrix_control_u/Madd_Matrix_Sum2_out1<10>_cy<0>_2
    SLICE_X11Y60.B4      net (fanout=1)        2.097   matrix_control_u/Matrix_Sum2_out1<10><0>
    SLICE_X11Y60.BMUX    Tilo                  0.337   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<10>11
    SLICE_X11Y60.AX      net (fanout=2)        0.671   matrix_control_u/CONTROL_COEFF_array_final<10><0>
    SLICE_X11Y60.CLK     Tdick                 0.114   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_10_0
    -------------------------------------------------  ---------------------------
    Total                                      5.960ns (1.483ns logic, 4.477ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point matrix_control_u/CONTROL_COEFF_array_final_loop_15_0 (SLICE_X13Y23.B2), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     242.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/counter_up_0_1 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_15_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 2)
  Clock Path Skew:      -0.065ns (0.676 - 0.741)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/counter_up_0_1 to matrix_control_u/CONTROL_COEFF_array_final_loop_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y43.AQ      Tcko                  0.430   matrix_control_u/counter_up_0_1
                                                       matrix_control_u/counter_up_0_1
    SLICE_X11Y60.A3      net (fanout=4)        2.283   matrix_control_u/counter_up_0_1
    SLICE_X11Y60.A       Tilo                  0.259   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Relational_Operator1_relop1<7>1_1
    SLICE_X13Y23.B2      net (fanout=18)       3.803   matrix_control_u/Relational_Operator1_relop1<7>1
    SLICE_X13Y23.CLK     Tas                   0.373   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<15>11
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_15_0
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (1.062ns logic, 6.086ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     243.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/counter_up_3 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_15_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 2)
  Clock Path Skew:      -0.065ns (0.676 - 0.741)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/counter_up_3 to matrix_control_u/CONTROL_COEFF_array_final_loop_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.DQ      Tcko                  0.476   matrix_control_u/counter_up<3>
                                                       matrix_control_u/counter_up_3
    SLICE_X11Y60.A2      net (fanout=22)       1.987   matrix_control_u/counter_up<3>
    SLICE_X11Y60.A       Tilo                  0.259   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Relational_Operator1_relop1<7>1_1
    SLICE_X13Y23.B2      net (fanout=18)       3.803   matrix_control_u/Relational_Operator1_relop1<7>1
    SLICE_X13Y23.CLK     Tas                   0.373   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<15>11
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_15_0
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (1.108ns logic, 5.790ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     243.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_control_u/counter_up_5 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_15_0 (FF)
  Requirement:          250.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 2)
  Clock Path Skew:      -0.067ns (0.676 - 0.743)
  Source Clock:         clk_port_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_control_u/counter_up_5 to matrix_control_u/CONTROL_COEFF_array_final_loop_15_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y44.BQ      Tcko                  0.476   matrix_control_u/counter_up<5>
                                                       matrix_control_u/counter_up_5
    SLICE_X11Y60.A1      net (fanout=14)       1.757   matrix_control_u/counter_up<5>
    SLICE_X11Y60.A       Tilo                  0.259   matrix_control_u/CONTROL_COEFF_array_final_loop_12<0>
                                                       matrix_control_u/Relational_Operator1_relop1<7>1_1
    SLICE_X13Y23.B2      net (fanout=18)       3.803   matrix_control_u/Relational_Operator1_relop1<7>1
    SLICE_X13Y23.CLK     Tas                   0.373   matrix_control_u/CONTROL_COEFF_array_final_loop_8<1>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<15>11
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_15_0
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (1.108ns logic, 5.560ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 4 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point matrix_control_u/CONTROL_COEFF_array_final_loop_13_2 (SLICE_X6Y42.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               matrix_control_u/CONTROL_COEFF_array_final_loop_13_2 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_13_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_port_IBUF_BUFG rising at 250.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: matrix_control_u/CONTROL_COEFF_array_final_loop_13_2 to matrix_control_u/CONTROL_COEFF_array_final_loop_13_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.DQ       Tcko                  0.200   matrix_control_u/CONTROL_COEFF_array_final_loop_13<2>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_13_2
    SLICE_X6Y42.D6       net (fanout=1)        0.018   matrix_control_u/CONTROL_COEFF_array_final_loop_13<2>
    SLICE_X6Y42.CLK      Tah         (-Th)    -0.190   matrix_control_u/CONTROL_COEFF_array_final_loop_13<2>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<13>31
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_13_2
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point matrix_control_u/CONTROL_COEFF_array_final_loop_12_2 (SLICE_X14Y44.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               matrix_control_u/CONTROL_COEFF_array_final_loop_12_2 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_12_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_port_IBUF_BUFG rising at 250.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: matrix_control_u/CONTROL_COEFF_array_final_loop_12_2 to matrix_control_u/CONTROL_COEFF_array_final_loop_12_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y44.AQ      Tcko                  0.200   matrix_control_u/CONTROL_COEFF_array_final_loop_12<7>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_12_2
    SLICE_X14Y44.A6      net (fanout=1)        0.018   matrix_control_u/CONTROL_COEFF_array_final_loop_12<2>
    SLICE_X14Y44.CLK     Tah         (-Th)    -0.190   matrix_control_u/CONTROL_COEFF_array_final_loop_12<7>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<12>31
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_12_2
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Paths for end point matrix_control_u/CONTROL_COEFF_array_final_loop_10_1 (SLICE_X14Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               matrix_control_u/CONTROL_COEFF_array_final_loop_10_1 (FF)
  Destination:          matrix_control_u/CONTROL_COEFF_array_final_loop_10_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.408ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_port_IBUF_BUFG rising at 250.000ns
  Destination Clock:    clk_port_IBUF_BUFG rising at 250.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: matrix_control_u/CONTROL_COEFF_array_final_loop_10_1 to matrix_control_u/CONTROL_COEFF_array_final_loop_10_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AQ      Tcko                  0.200   matrix_control_u/CONTROL_COEFF_array_final_loop_10<2>
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_10_1
    SLICE_X14Y45.A6      net (fanout=1)        0.018   matrix_control_u/CONTROL_COEFF_array_final_loop_10<1>
    SLICE_X14Y45.CLK     Tah         (-Th)    -0.190   matrix_control_u/CONTROL_COEFF_array_final_loop_10<2>
                                                       matrix_control_u/Mmux_CONTROL_COEFF_array_final<10>21
                                                       matrix_control_u/CONTROL_COEFF_array_final_loop_10_1
    -------------------------------------------------  ---------------------------
    Total                                      0.408ns (0.390ns logic, 0.018ns route)
                                                       (95.6% logic, 4.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 4 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 247.334ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_port_IBUF_BUFG/I0
  Logical resource: clk_port_IBUF_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_port_IBUF
--------------------------------------------------------------------------------
Slack: 247.750ns (period - (min low pulse limit / (low pulse / period)))
  Period: 250.000ns
  Low pulse: 125.000ns
  Low pulse limit: 1.125ns (Tockpwl)
  Physical resource: clk_ADC_port_OBUF/CLK0
  Logical resource: clk_ADC_port/CK0
  Location pin: OLOGIC_X0Y10.CLK0
  Clock network: reset_port_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 249.520ns (period - min period limit)
  Period: 250.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: matrix_control_u/Delay6_out1_1_1/CLK
  Logical resource: matrix_control_u/Delay6_out1_1_1/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_port_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_port
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_port       |    7.997|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2029 paths, 0 nets, and 989 connections

Design statistics:
   Minimum period:   7.997ns{1}   (Maximum frequency: 125.047MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 02 12:06:23 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



