sim_seconds                                  0.116720                       # Number of seconds simulated
sim_ticks                                116719549000                       # Number of ticks simulated
final_tick                               4200080628500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7868502                       # Simulator instruction rate (inst/s)
host_op_rate                                  8903932                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1410891044                       # Simulator tick rate (ticks/s)
host_mem_usage                                2567044                       # Number of bytes of host memory used
host_seconds                                    82.73                       # Real time elapsed on the host
sim_insts                                   650941647                       # Number of instructions simulated
sim_ops                                     736600341                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        23296                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data      2366464                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      1773824                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4187392                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        47104                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       132608                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        132608                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst           91                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data         9244                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         6929                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             16357                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          518                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              518                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       199590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data     20274787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst       184236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     15197317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst        19740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            35875670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       199590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst       184236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst        19740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         403566                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks       1136125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total            1136125                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks       1136125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       199590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data     20274787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst       184236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     15197317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst        19740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           37011795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     16357                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      518                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  130856                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4144                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4177664                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  9728                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                132608                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4187392                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             132608                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  304                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0           16720                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1           15106                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2           17050                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3           14937                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4           17298                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5           14553                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6           19144                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7           15744                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             488                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             511                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             489                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             456                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             680                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             520                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                116719171000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              130856                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4144                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 16247                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 16245                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 16250                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 16253                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 16261                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 16267                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 16270                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 16272                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                    79                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                    73                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                   68                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                   65                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                   57                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                   51                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                   48                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                   46                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  172                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  173                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17151                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   251.313160                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   246.754788                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    28.996886                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          213      1.24%      1.24% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           57      0.33%      1.57% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           42      0.24%      1.82% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            6      0.03%      1.85% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           43      0.25%      2.10% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           56      0.33%      2.43% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          204      1.19%      3.62% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        16530     96.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17151                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          173                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   753.433526                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   398.366052                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   675.039243                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           22     12.72%     12.72% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           25     14.45%     27.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           11      6.36%     33.53% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            4      2.31%     35.84% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            3      1.73%     37.57% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            3      1.73%     39.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            6      3.47%     42.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            3      1.73%     44.51% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            8      4.62%     49.13% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            2      1.16%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            7      4.05%     54.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            2      1.16%     55.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            5      2.89%     58.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            1      0.58%     58.96% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            7      4.05%     63.01% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            7      4.05%     67.05% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            3      1.73%     68.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            7      4.05%     72.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            4      2.31%     75.14% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            6      3.47%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            2      1.16%     79.77% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            3      1.73%     81.50% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            3      1.73%     83.24% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            4      2.31%     85.55% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            3      1.73%     87.28% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            3      1.73%     89.02% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            3      1.73%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            3      1.73%     92.49% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            3      1.73%     94.22% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1920-1983            3      1.73%     95.95% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            2      1.16%     97.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2304-2367            1      0.58%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.58%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2752-2815            2      1.16%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3008-3071            1      0.58%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          173                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          173                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.953757                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.943816                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.608229                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.58%      0.58% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            172     99.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          173                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3815270457                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            6028126857                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                417766400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29224.14                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46174.14                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      35.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       1.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   35.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    1.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.37                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.60                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 114097                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  3448                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.20                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  6916691.61                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 105141656222                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1321471129                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          10320307.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1              10190880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          10467273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          10767859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          6962112.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               6874800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               7061256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3          7264032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         51643737.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1             50583936                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2             50995776                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         52904217.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        10328186.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        10179302.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        10633420.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        10630103.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      6188009613.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      6188545048.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      6194339239.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      6197164871.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      67670286864.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      67669817184.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2       67664734560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      67662255936.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        94925941884.480011                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        94924582214.400009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        94926622589.759995                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        94929378082.560013                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.916332                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.915216                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.916891                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.919152                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            9                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            9                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            9                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            9                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        26624                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data      2379264                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst        27136                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      1778432                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4213504                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst        27136                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        55808                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       141568                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        141568                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst          104                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data         9294                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst          106                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         6947                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             16459                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          553                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              553                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       228102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data     20384452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst       232489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     15236796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst        17546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            36099386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       228102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst       232489                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst        17546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         478138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1212890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1212890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1212890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       228102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data     20384452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst       232489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     15236796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst        17546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           37312276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     16459                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      553                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  131672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   4424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4207232                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  6272                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                142080                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4213504                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             141568                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  196                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            2                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0           18299                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1           15133                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2           15736                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3           16249                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4           18072                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5           15042                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6           16825                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7           16120                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             640                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             448                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             576                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             575                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             441                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             720                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             536                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                116719535000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              131672                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               4424                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 16369                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 16363                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 16366                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 16366                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 16367                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 16372                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 16372                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 16380                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                    75                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    71                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   68                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   68                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   66                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   61                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   60                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   52                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  182                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  182                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  182                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  182                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  182                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  182                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  183                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  183                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  186                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  185                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        17330                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   250.970110                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   245.974170                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    30.187781                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          242      1.40%      1.40% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           60      0.35%      1.74% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           38      0.22%      1.96% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159            4      0.02%      1.98% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           39      0.23%      2.21% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           60      0.35%      2.56% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          227      1.31%      3.87% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        16660     96.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        17330                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   704.451613                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   394.335135                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   688.575655                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-127           44     23.66%     23.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-255           22     11.83%     35.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-383            9      4.84%     40.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-511           19     10.22%     50.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-639            9      4.84%     55.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-767           12      6.45%     61.83% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-895           11      5.91%     67.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-1023            8      4.30%     72.04% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1151           10      5.38%     77.42% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1279           12      6.45%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1407            3      1.61%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1535            5      2.69%     88.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1663            8      4.30%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1664-1791            2      1.08%     93.55% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1792-1919            1      0.54%     94.09% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1920-2047            3      1.61%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2303            3      1.61%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2431            1      0.54%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2687            2      1.08%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2815            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::4736-4863            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          186                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    23.870968                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    23.847503                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     0.944123                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::16              2      1.08%      1.08% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::18              1      0.54%      1.61% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::22              1      0.54%      2.15% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            182     97.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          186                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3825312466                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            6053830666                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                420723200                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   29095.14                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              46045.14                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      36.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   36.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.37                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.37                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 114896                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  3690                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.41                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  6861011.93                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 105119265836                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1343861515                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          10403769.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1          10030003.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2              10329984                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          10749110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               7018416                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1          6766272.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               6968640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               7251384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0             52223808                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         49372876.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         51054681.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3         52322150.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        10195476.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        10228654.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        10325283.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        10689822.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      6188829209.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      6188513912.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      6191470105.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      6201408407.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0       67669567920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      67669844496.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      67667251344.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      67658533536.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        94926629663.040009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        94923147278.400024                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        94925791103.040009                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        94929345474.240005                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.916897                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.914038                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.916208                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.919126                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         4352                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data      2361600                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         7168                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst        11008                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      1789184                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4187136                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       147456                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        147456                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker           17                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           45                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data         9225                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker           28                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           43                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         6989                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16356                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          576                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              576                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        37286                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst        98698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data     20233115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        61412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        94312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     15328915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst        17546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         2193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            35873477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst        98698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        94312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst        17546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         210556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks       1263336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total            1263336                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks       1263336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        37286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst        98698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data     20233115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        61412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        94312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     15328915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst        17546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         2193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           37136812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16356                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      576                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  130848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4608                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4178560                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  8576                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                146688                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4187136                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             147456                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0           16242                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1           16683                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2           17929                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3           15896                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4           15532                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5           16583                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6           15513                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7           16202                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             536                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             480                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             489                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             472                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             552                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             783                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             648                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             624                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                116730387000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              130848                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4608                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16260                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16252                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16258                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16259                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16258                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16261                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16263                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16267                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    74                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    70                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   64                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   63                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   62                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   59                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   57                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   53                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  189                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  189                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  189                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  189                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  189                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  189                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  189                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  191                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  194                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  193                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  190                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17259                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   250.608262                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   245.342298                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    31.125876                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          251      1.45%      1.45% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           66      0.38%      1.84% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           44      0.25%      2.09% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159            8      0.05%      2.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           47      0.27%      2.41% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           65      0.38%      2.79% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          232      1.34%      4.13% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        16546     95.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17259                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   678.395833                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   370.635177                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   615.395356                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           19      9.90%      9.90% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           39     20.31%     30.21% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191            6      3.12%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255            4      2.08%     35.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            4      2.08%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447            7      3.65%     41.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            6      3.12%     44.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            5      2.60%     46.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            9      4.69%     51.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703           14      7.29%     58.85% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            4      2.08%     60.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::768-831            9      4.69%     65.62% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            7      3.65%     69.27% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959            4      2.08%     71.35% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            5      2.60%     73.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            5      2.60%     76.56% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            5      2.60%     79.17% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            6      3.12%     82.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            6      3.12%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            1      0.52%     85.94% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            3      1.56%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            4      2.08%     89.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1472-1535            4      2.08%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.52%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            1      0.52%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            1      0.52%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            3      1.56%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            2      1.04%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            2      1.04%     96.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1984-2047            1      0.52%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2240-2303            1      0.52%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2368-2431            1      0.52%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2432-2495            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::3072-3135            2      1.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          192                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          192                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.875000                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.838291                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.230077                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              2      1.04%      1.04% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::17              2      1.04%      2.08% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::23              2      1.04%      3.12% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            185     96.35%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32              1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          192                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3827617291                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            6040948291                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                417856000                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   29312.43                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              46262.43                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      35.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       1.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   35.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    1.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.37                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.31                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 114090                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  3815                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              82.93                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  6894069.63                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 105120822589                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1342304762                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          10306396.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          10351756.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          10066291.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          10288857.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               6952728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               6983328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2          6790752.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               6940896                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         51545395.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         51626265.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             49251072                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3         50080742.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        10255196.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        10136171.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        10348093.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        10344775.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      6188257166.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      6191361596.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      6189389377.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      6195026194.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       67670069712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       67667346528                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      67669076544.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       67664131968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        94925777658.239990                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        94926196709.760010                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        94923313194.240021                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        94925204497.919998                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.916197                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.916541                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.914174                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.915727                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data      2509056                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        28672                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      1864448                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4422400                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       152576                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        152576                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data         9801                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst          112                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         7283                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17275                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          596                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              596                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        17546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst       109665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data     21496450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        30706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst       245649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     15973742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst        10966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         4387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            37889111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst       109665                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst       245649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst        10966                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         366280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1307202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1307202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1307202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        17546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst       109665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data     21496450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        30706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst       245649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     15973742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst        10966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         4387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           39196313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17275                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      596                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  138200                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   4768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4411008                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                 11392                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                152576                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4422400                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             152576                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  356                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0           18400                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1           16448                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2           14850                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3           16411                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4           17125                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5           16888                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6           19825                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7           17897                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             496                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             543                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             608                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             625                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             848                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             664                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             440                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                116715452000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              138200                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               4768                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17157                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17150                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17155                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17160                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17162                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17165                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17168                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17171                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    84                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    79                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   74                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   69                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   67                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   64                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   61                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   58                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  196                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  200                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18198                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   250.773931                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   245.608754                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    30.733070                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          262      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           66      0.36%      1.80% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           44      0.24%      2.04% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            3      0.02%      2.06% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           44      0.24%      2.30% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           67      0.37%      2.67% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          244      1.34%      4.01% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17468     95.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18198                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   687.540000                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   371.537987                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   662.474309                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           20     10.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           36     18.00%     28.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191            7      3.50%     31.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255            7      3.50%     35.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319            9      4.50%     39.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383            9      4.50%     44.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447            7      3.50%     47.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511            5      2.50%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575            8      4.00%     54.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639            5      2.50%     56.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            5      2.50%     59.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           13      6.50%     65.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831            4      2.00%     67.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            3      1.50%     69.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959            3      1.50%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            6      3.00%     73.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            3      1.50%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            4      2.00%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            4      2.00%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            3      1.50%     80.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            4      2.00%     82.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            3      1.50%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            5      2.50%     86.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.50%     87.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            5      2.50%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            3      1.50%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1664-1727            1      0.50%     91.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1728-1791            1      0.50%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1792-1855            2      1.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1856-1919            2      1.00%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            4      2.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1984-2047            2      1.00%     97.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2240-2303            1      0.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2304-2367            2      1.00%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2816-2879            2      1.00%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::3520-3583            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          200                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    23.840000                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    23.806164                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.122811                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::16              4      2.00%      2.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            196     98.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          200                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 4030875548                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            6367331348                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                441100800                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   29242.30                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              46192.30                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      37.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   37.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.39                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    30.94                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 120445                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  3969                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  6530997.26                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 105055831850                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1407295501                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0              10856160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          10540454.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          10829548.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3          12268972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               7323600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               7110624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               7305648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3          8276688.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         54686361.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         51893836.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         53172787.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         61093593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        10669916.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        10663695.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        10882252.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        11492720.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      6193259395.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      6193666840.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      6197747529.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      6211218225.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       67665681792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      67665324384.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       67661744832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       67649928432                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        94930868288.639999                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        94927590898.560013                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        94930073662.080002                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        94942669696.320007                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.920376                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.917686                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.919723                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.930062                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        23808                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data      2293760                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst        19456                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      1756416                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4094976                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst        19456                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        44288                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       154112                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        154112                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           93                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data         8960                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           76                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         6861                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             15996                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          602                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              602                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.itb.walker         2193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       203976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data     19651892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.itb.walker         2193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst       166690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     15048173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         8773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            35083892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       203976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst       166690                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         8773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         379439                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1320362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1320362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1320362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.itb.walker         2193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       203976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data     19651892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.itb.walker         2193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst       166690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     15048173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         8773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           36404253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     15996                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      602                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  127968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   4816                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4087040                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  7936                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                153600                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4094976                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             154112                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  248                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        37768                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0           12792                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1           17353                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2           15841                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3           15601                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4           16600                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5           15945                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6           16200                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7           17388                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             681                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             575                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             584                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             536                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             832                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                116754265000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              127968                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               4816                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 15911                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 15911                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 15913                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 15916                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 15923                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 15928                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 15934                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 15936                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    61                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    53                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   51                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   48                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   41                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   36                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   30                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   28                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  198                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  199                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  199                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  199                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  199                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  200                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  200                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  203                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  202                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  202                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  202                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  202                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  202                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  201                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  200                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  198                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        16900                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   250.925444                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   245.783395                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    30.451441                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          250      1.48%      1.48% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           50      0.30%      1.78% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           36      0.21%      1.99% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159            2      0.01%      2.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           34      0.20%      2.20% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           50      0.30%      2.50% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          240      1.42%      3.92% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        16238     96.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        16900                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   636.920000                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   392.833008                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   496.892124                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-31            3      1.50%      1.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-63           14      7.00%      8.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-95           16      8.00%     16.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::96-127           13      6.50%     23.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-159            6      3.00%     26.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::160-191            6      3.00%     29.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-223            2      1.00%     30.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::224-255            1      0.50%     30.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-287            5      2.50%     33.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::288-319            5      2.50%     35.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-351            2      1.00%     36.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::352-383            2      1.00%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-415            3      1.50%     39.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::416-447            1      0.50%     39.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-479            7      3.50%     43.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::480-511            9      4.50%     47.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::544-575            3      1.50%     49.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-607            2      1.00%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::608-639            4      2.00%     52.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-671            6      3.00%     55.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::672-703            1      0.50%     55.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-735            5      2.50%     58.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::736-767            8      4.00%     62.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-799            3      1.50%     63.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::800-831            6      3.00%     66.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-863            3      1.50%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::864-895            5      2.50%     70.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-927            2      1.00%     71.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::928-959            5      2.50%     74.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-991            4      2.00%     76.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::992-1023            5      2.50%     78.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1055            2      1.00%     79.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1056-1087            1      0.50%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1119            3      1.50%     81.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1120-1151            5      2.50%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1183            2      1.00%     85.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1184-1215            6      3.00%     88.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1247            1      0.50%     88.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1248-1279            2      1.00%     89.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1311            2      1.00%     90.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1312-1343            1      0.50%     91.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1375            2      1.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1439            2      1.00%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1504-1535            1      0.50%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1568-1599            1      0.50%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1600-1631            1      0.50%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1632-1663            2      1.00%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1664-1695            2      1.00%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1696-1727            2      1.00%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1760-1791            3      1.50%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2016-2047            2      1.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          200                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.978299                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.037004                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::17              1      0.50%      0.50% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::19              1      0.50%      1.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::21              1      0.50%      1.50% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::23              2      1.00%      2.50% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            192     96.00%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::25              1      0.50%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              2      1.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          200                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3723874816                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5888728816                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                408704000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   29156.55                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              46106.55                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      35.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   35.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.36                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.67                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 111622                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  3998                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.01                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  7034236.96                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 105151391724                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1312286134                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          9641116.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          10190275.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2              10142496                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          10721289.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               6503928                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          6874392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               6842160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               7232616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         47559782.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         50224012.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2             49687872                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3             52505856                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        10166031.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        10228654.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        10238607.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        10656645.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      6182606888.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      6190393052.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      6192013584.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      6198656209.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      67675026096.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       67668196128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       67666774608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      67660947744.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        94919894906.880020                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        94924497577.920013                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2         94924090392                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        94929111424.320007                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.911369                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.915147                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.914812                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.918934                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data      2488064                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        22784                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      1883392                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4418304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        41984                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       148480                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        148480                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data         9719                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           89                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         7357                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17259                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          580                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              580                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker        15353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst       146951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data     21316601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        24126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst       195203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     16136046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst        17546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         2193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            37854019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst       146951                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst       195203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst        17546                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         359700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks       1272109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total            1272109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks       1272109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker        15353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst       146951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data     21316601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        24126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst       195203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     16136046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst        17546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         2193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           39126128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17259                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      580                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  138072                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4640                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4410784                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  7520                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                148480                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4418304                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             148480                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  235                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0           16544                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1           16112                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2           16376                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3           18969                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4           16368                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5           17985                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6           18209                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7           17274                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             408                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             488                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             520                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             544                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             767                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             649                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             744                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                116722130000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              138072                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4640                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17153                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17153                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17162                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17168                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17169                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17173                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17179                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17183                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                    81                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                    76                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                   67                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                   61                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                   60                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                   56                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                   50                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                   46                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  191                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  195                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  194                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        18154                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   251.143770                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   246.483704                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    29.417199                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          227      1.25%      1.25% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           67      0.37%      1.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           48      0.26%      1.88% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159            6      0.03%      1.92% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           49      0.27%      2.19% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           67      0.37%      2.56% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          219      1.21%      3.76% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17471     96.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        18154                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   710.458763                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   391.979574                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   630.286489                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           25     12.89%     12.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           23     11.86%     24.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191           13      6.70%     31.44% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            5      2.58%     34.02% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319            3      1.55%     35.57% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            5      2.58%     38.14% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            4      2.06%     40.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            6      3.09%     43.30% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            9      4.64%     47.94% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            8      4.12%     52.06% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            9      4.64%     56.70% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            8      4.12%     60.82% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            9      4.64%     65.46% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            3      1.55%     67.01% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            2      1.03%     68.04% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            4      2.06%     70.10% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            6      3.09%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            5      2.58%     75.77% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            4      2.06%     77.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            3      1.55%     79.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            6      3.09%     82.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            7      3.61%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            2      1.03%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            5      2.58%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            3      1.55%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            1      0.52%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            1      0.52%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            3      1.55%     93.81% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1792-1855            2      1.03%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            1      0.52%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            2      1.03%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            1      0.52%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2240-2303            4      2.06%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3264-3327            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          194                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          194                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.917526                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.885382                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.148733                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              3      1.55%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            190     97.94%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32              1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          194                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 4027158052                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            6363495202                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                441078400                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   29216.81                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              46166.81                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      37.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       1.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   37.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    1.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.39                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.17                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 120459                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3864                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.28                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  6543087.06                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 105062011930                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1401659928                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          9855820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1              10895472                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2              10877328                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          11039414.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               6648768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               7350120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               7337880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               7447224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         49198156.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         55000358.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         53768332.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         54513139.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        9857064.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        10318233.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        10789355.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        10746639.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      6185107483.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      6194896234.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      6198170898.240001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      6199958381.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       67672832592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       67664245968                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      67661373456.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       67659805488                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        94921890949.440002                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        94931097450.239990                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        94930708314.240005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        94931901350.399994                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.913007                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.920564                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.920244                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.921224                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        29184                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data      2476800                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        34048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      1855744                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4398080                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        29184                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        34048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        65024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       152064                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        152064                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst          114                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data         9675                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         7249                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             17180                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          594                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              594                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       250035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data     21220096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst       291708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     15899170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst        15353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         4387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            37680749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       250035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst       291708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst        15353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         557096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1302815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1302815                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1302815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       250035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data     21220096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst       291708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     15899170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst        15353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         4387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           38983564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     17180                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      594                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  137440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   4752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4390720                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  7360                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                151808                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4398080                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             152064                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           17666                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1           15888                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2           17320                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3           16817                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4           16283                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5           15130                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           20296                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7           17810                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             736                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             536                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             592                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             512                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             529                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             560                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             664                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             615                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                116719421000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              137440                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               4752                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 17089                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 17086                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 17089                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 17093                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 17097                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 17101                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 17103                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 17105                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    71                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    64                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   61                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   57                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   53                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   49                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   47                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   45                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  199                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  198                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  197                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        18105                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   250.899089                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   245.838597                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    30.389860                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          254      1.40%      1.40% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           71      0.39%      1.80% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           37      0.20%      2.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           37      0.20%      2.20% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           71      0.39%      2.60% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          244      1.35%      3.94% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17391     96.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        18105                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          198                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   682.191919                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   380.498416                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   637.187486                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           23     11.62%     11.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           25     12.63%     24.24% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191            9      4.55%     28.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            5      2.53%     31.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319            6      3.03%     34.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           12      6.06%     40.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            8      4.04%     44.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511            8      4.04%     48.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575            8      4.04%     52.53% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           10      5.05%     57.58% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703            7      3.54%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            9      4.55%     65.66% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831            6      3.03%     68.69% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            3      1.52%     70.20% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            7      3.54%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            5      2.53%     76.26% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            6      3.03%     79.29% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            6      3.03%     82.32% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            4      2.02%     84.34% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            1      0.51%     84.85% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            4      2.02%     86.87% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            1      0.51%     87.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            1      0.51%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1536-1599            1      0.51%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.51%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            2      1.01%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            1      0.51%     90.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            5      2.53%     92.93% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            4      2.02%     94.95% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            1      0.51%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2048-2111            2      1.01%     96.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2112-2175            2      1.01%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.51%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2432-2495            1      0.51%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2560-2623            1      0.51%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2880-2943            1      0.51%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2944-3007            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          198                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          198                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.959596                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.953088                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.502162                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              1      0.51%      0.51% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              1      0.51%      1.01% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            196     98.99%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          198                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3997914976                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            6323624476                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                439072000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   29137.20                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              46087.20                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      37.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   37.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.39                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    30.98                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 119890                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  3959                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  6566862.89                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 105063484866                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1399642485                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          10585814.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1          10927526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          10262246.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3              11197872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               7141224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               7371744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               6922944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               7554120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0         52882252.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         54708825.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         50238489.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         55812057.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        10640056.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        10524349.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        10408227.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        10477486.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0        6190517376                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      6195554899.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      6192059221.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      6200855078.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       67668087072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       67663668192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      67666734576.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       67659018912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        94928244859.199997                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        94931146600.319992                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        94925016768.960007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        94933306589.759995                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.918222                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.920604                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.915573                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.922377                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data      2280448                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst        23040                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      1730560                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4051968                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst        23040                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        40704                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       143360                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        143360                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data         8908                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         6760                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             15828                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          560                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              560                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       131597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data     19537841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst       197396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     14826651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst        19740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         2193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            34715419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       131597                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst       197396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst        19740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         348733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks       1228243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total            1228243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks       1228243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       131597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data     19537841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst       197396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     14826651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst        19740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         2193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           35943662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     15828                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      560                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  126624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   4480                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4046496                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  5472                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                143360                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4051968                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             143360                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0           17490                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           16120                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2           15592                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3           15016                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4           13489                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5           16465                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           16313                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7           15968                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             640                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             504                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             480                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             393                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             728                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             543                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                116722547000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              126624                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               4480                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 15741                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 15739                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 15742                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 15745                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 15746                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 15750                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 15752                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 15752                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    70                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    67                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   64                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   61                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   60                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   56                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   54                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   54                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  187                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  186                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        16708                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   250.769452                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   245.741960                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    30.529302                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          228      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           63      0.38%      1.74% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           48      0.29%      2.03% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159            7      0.04%      2.07% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           47      0.28%      2.35% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           65      0.39%      2.74% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          218      1.30%      4.05% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        16032     95.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        16708                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          187                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   675.834225                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   384.052911                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   598.943909                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           20     10.70%     10.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           29     15.51%     26.20% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191            9      4.81%     31.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255            7      3.74%     34.76% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            2      1.07%     35.83% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            7      3.74%     39.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            5      2.67%     42.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511            8      4.28%     46.52% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            7      3.74%     50.27% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            5      2.67%     52.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703           10      5.35%     58.29% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            7      3.74%     62.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            7      3.74%     65.78% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            6      3.21%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            5      2.67%     71.66% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            5      2.67%     74.33% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            8      4.28%     78.61% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            3      1.60%     80.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            5      2.67%     82.89% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            4      2.14%     85.03% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            5      2.67%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            2      1.07%     88.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            1      0.53%     89.30% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      1.07%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            3      1.60%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            1      0.53%     92.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            2      1.07%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1920-1983            3      1.60%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1984-2047            5      2.67%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.53%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            1      0.53%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2944-3007            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          187                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          187                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.957219                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.952926                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.425389                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              1      0.53%      0.53% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::21              1      0.53%      1.07% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            185     98.93%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          187                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3683394094                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5826772444                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                404649600                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29128.56                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46078.56                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      34.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       1.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   34.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    1.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.36                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    30.76                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 110498                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  3727                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  7122440.02                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 105165614702                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1297930156                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0              10502352                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          9965894.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          10020326.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          10624521.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               7084920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               6723024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               6759744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               7167336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         52654617.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         48811276.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         49111795.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         51555379.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        10440990.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        10241925.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        10285470.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        10620149.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      6188580999.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      6189409679.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      6189245683.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      6199916247.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       67669785648                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      67669058736.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       67669202592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       67659842448                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        94927440591.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        94922601599.040009                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        94923016675.199997                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        94928117145.600006                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.917562                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.913590                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.913931                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.918117                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.dtb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data      2380032                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      1763328                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4186880                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        36864                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       149248                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        149248                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.dtb.walker           10                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           66                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data         9297                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         6888                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             16355                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          583                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              583                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.dtb.walker        21933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.inst       144757                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data     20391031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker        30706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst       162304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     15107392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         8773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         4387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            35871283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst       144757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst       162304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         8773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         315834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks       1278689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total            1278689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks       1278689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.dtb.walker        21933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst       144757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data     20391031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker        30706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst       162304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     15107392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         8773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         4387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           37149972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     16355                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      583                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  130840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   4664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4178272                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  8608                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                148992                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4186880                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             149248                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs        69666                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0           15177                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           16345                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2           17385                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3           15377                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4           16115                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           17945                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6           15105                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7           17122                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             672                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             647                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             472                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             440                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             584                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             544                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             552                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             745                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                116730424000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              130840                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               4664                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 16249                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 16247                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 16249                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 16253                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 16255                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 16260                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 16264                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 16268                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    83                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    73                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   71                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   67                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   65                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   60                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   56                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   51                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  193                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  194                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  195                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        17268                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   250.594394                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   245.168036                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    31.353398                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          269      1.56%      1.56% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           53      0.31%      1.86% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           44      0.25%      2.12% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159            1      0.01%      2.13% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           44      0.25%      2.38% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           54      0.31%      2.69% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          252      1.46%      4.15% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        16551     95.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        17268                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   672.463918                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   363.026725                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   598.382008                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           23     11.86%     11.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           32     16.49%     28.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           10      5.15%     33.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            8      4.12%     37.63% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            5      2.58%     40.21% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            3      1.55%     41.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            4      2.06%     43.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511            4      2.06%     45.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575            5      2.58%     48.45% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639            8      4.12%     52.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            9      4.64%     57.22% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            9      4.64%     61.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            3      1.55%     63.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            7      3.61%     67.01% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            5      2.58%     69.59% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            6      3.09%     72.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            2      1.03%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151           10      5.15%     78.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            4      2.06%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            2      1.03%     81.96% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            3      1.55%     83.51% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            7      3.61%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            3      1.55%     88.66% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            5      2.58%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            1      0.52%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            1      0.52%     92.27% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1664-1727            1      0.52%     92.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            4      2.06%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1792-1855            2      1.03%     95.88% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.52%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1984-2047            1      0.52%     96.91% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2112-2175            2      1.03%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            2      1.03%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2368-2431            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          194                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          194                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    23.985433                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     0.814379                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::16              1      0.52%      0.52% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            192     98.97%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32              1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          194                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3797193282                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            6010371732                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                417827200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   29081.44                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              46031.44                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      35.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       1.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   35.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    1.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.37                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    30.47                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 114082                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  3877                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.13                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  6891629.71                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 105128966973                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1334160378                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0          10065081.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          10624521.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          10451548.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          10440662.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               6789936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               7167336                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               7050648                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               7043304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0             50027328                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         52794393.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             51534912                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         51024729.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        10265149.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        10510663.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        10391224.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        10368414.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      6186033947.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      6193041773.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      6193331461.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      6195954847.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      67672019904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       67665872688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      67665618576.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       67663317360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        94923592410.240005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        94928402440.319992                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        94926769434.240005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        94926540382.079987                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.914404                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.918352                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.917011                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.916823                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        20224                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data      2368768                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst        26112                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      1793280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4210944                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        20224                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst        26112                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       142848                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        142848                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst           79                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data         9253                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst          102                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         7005                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             16449                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          558                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              558                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       173270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data     20294527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst       223716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     15364007                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst        21933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            36077453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       173270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst       223716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst        21933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         418919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks       1223857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total            1223857                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks       1223857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       173270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data     20294527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst       223716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     15364007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst        21933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           37301309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     16449                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      558                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  131592                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4464                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4201696                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  9248                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                142848                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4210944                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             142848                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  289                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           19624                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1           17328                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2           16224                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3           15354                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4           15674                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5           16032                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6           16345                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7           14722                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             536                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             544                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             528                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             568                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             505                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             544                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             687                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                116719334000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              131592                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4464                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 16353                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 16352                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 16357                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 16361                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 16362                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 16363                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 16369                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 16371                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                    66                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                    60                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                   55                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                   51                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                   50                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                   49                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                   43                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                   41                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  184                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  187                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        17302                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   251.100682                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   246.284625                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    29.714016                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          231      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           56      0.32%      1.66% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           44      0.25%      1.91% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            4      0.02%      1.94% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           42      0.24%      2.18% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           56      0.32%      2.50% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          222      1.28%      3.79% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        16647     96.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        17302                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          187                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   700.486631                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   389.834467                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   645.615497                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           14      7.49%      7.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           37     19.79%     27.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            7      3.74%     31.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            5      2.67%     33.69% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            5      2.67%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            6      3.21%     39.57% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            5      2.67%     42.25% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511           10      5.35%     47.59% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575            6      3.21%     50.80% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            5      2.67%     53.48% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703           10      5.35%     58.82% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            5      2.67%     61.50% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            8      4.28%     65.78% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            6      3.21%     68.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            2      1.07%     70.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            6      3.21%     73.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            5      2.67%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            4      2.14%     78.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            5      2.67%     80.75% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            3      1.60%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            2      1.07%     83.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            2      1.07%     84.49% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            5      2.67%     87.17% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            1      0.53%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            5      2.67%     90.37% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1600-1663            2      1.07%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            2      1.07%     92.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            2      1.07%     93.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            2      1.07%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            1      0.53%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            1      0.53%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.53%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2240-2303            2      1.07%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            1      0.53%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2432-2495            1      0.53%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2496-2559            1      0.53%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2623            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::3456-3519            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          187                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          187                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    23.871658                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    23.844392                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.007818                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::16              3      1.60%      1.60% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            184     98.40%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          187                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3864610826                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            6090196676                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                420169600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   29432.77                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              46382.77                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      36.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       1.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   36.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    1.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.37                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.83                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 114740                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  3725                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  6863017.23                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 105128896205                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1334217396                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          11011593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          10088668.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          10095926.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          10005811.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               7428456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               6805848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               6810744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3          6749952.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         55853491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         49646438.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2             49657920                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         48299596.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        10507345.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        10225336.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        10139489.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3            10368000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      6194227939.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      6190280602.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      6189576137.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      6192396351.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       67664832192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       67668294768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       67668912720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       67666438848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        94932252081.600006                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        94923732725.759995                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        94923584000.639999                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        94922649623.040009                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.921511                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.914519                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.914397                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.913630                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.inst        28416                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data      2328064                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker         5376                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      1814016                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4199936                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        28416                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        51968                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       159232                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        159232                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.inst          111                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data         9094                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker           21                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         7086                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16406                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          622                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              622                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.inst       243455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data     19945793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker        46059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       188623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     15541664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst        13160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         4387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            35983141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       243455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       188623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst        13160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         445238                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1364227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1364227                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1364227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       243455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data     19945793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker        46059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       188623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     15541664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst        13160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         4387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           37347368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16406                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      622                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  131248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   4976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4192224                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  7712                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                158976                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4199936                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             159232                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  241                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs        41285                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0           14993                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1           16792                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2           18641                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           18808                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4           14104                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5           15058                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6           15986                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7           16625                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             569                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             608                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             672                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             455                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             576                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             736                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             824                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                116754406000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              131248                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               4976                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16286                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16281                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16283                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16285                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16287                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16293                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16298                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16302                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    96                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    94                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   92                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   90                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   88                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   82                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   77                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   73                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  206                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  206                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  208                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17381                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   250.342328                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   244.785983                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    31.903825                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          270      1.55%      1.55% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           68      0.39%      1.94% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           43      0.25%      2.19% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           10      0.06%      2.25% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           41      0.24%      2.49% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           70      0.40%      2.89% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          257      1.48%      4.37% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16622     95.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17381                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   629.187500                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   381.793411                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   570.717498                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           17      8.17%      8.17% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           30     14.42%     22.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            9      4.33%     26.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            8      3.85%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319           10      4.81%     35.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            9      4.33%     39.90% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447            8      3.85%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511            7      3.37%     47.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575           10      4.81%     51.92% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           11      5.29%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            9      4.33%     61.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767            9      4.33%     65.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831           11      5.29%     71.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895           10      4.81%     75.96% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            7      3.37%     79.33% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            4      1.92%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            3      1.44%     82.69% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            3      1.44%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1152-1215            4      1.92%     86.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            6      2.88%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            6      2.88%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.96%     92.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            2      0.96%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            4      1.92%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1792-1855            2      0.96%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1856-1919            1      0.48%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.48%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2048-2111            1      0.48%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2624-2687            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2752-2815            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2880-2943            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::3712-3775            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          208                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    23.884615                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    23.863586                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.893430                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              2      0.96%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::18              1      0.48%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::22              1      0.48%      1.92% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            204     98.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          208                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3844690034                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            6065258684                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                419222400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   29347.21                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              46297.21                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      35.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   35.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.37                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.36                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.41                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 114468                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4126                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              82.92                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  6856612.99                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 105113776322                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1349741536                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          9709459.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          11219644.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          9762681.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          10499932.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          6550032.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               7568808                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               6585936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               7083288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0             47940672                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1             56751552                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2             47194368                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         50984294.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        10010096.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        10643374.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        10235289.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        10656645.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      6184252264.320001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      6195462586.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      6188882561.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      6198107751.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      67673582784.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1       67663749168                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       67669521120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       67661428848                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        94920436371.840012                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        94933786197.119995                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        94920573020.160004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        94927151823.360001                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.911813                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.922771                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.911925                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.917325                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        31232                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data      2476032                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        33024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      1926400                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4468992                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        31232                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        65792                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       166912                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        166912                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst          122                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data         9672                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst          129                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         7525                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17457                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          652                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              652                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       267582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data     21213516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       282935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     16504519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst        13160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         6580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            38288291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       267582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       282935                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst        13160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         563676                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1430026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1430026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1430026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       267582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data     21213516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       282935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     16504519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst        13160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         6580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           39718317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17457                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      652                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  139656                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4461120                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  7872                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                166144                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4468992                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             166912                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  246                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0           16352                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1           18105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2           17352                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           17881                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4           15073                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           17437                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6           19105                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7           18105                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             528                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             576                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             559                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             921                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             664                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             856                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                116745344000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              139656                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5216                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17348                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17341                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17344                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17350                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17355                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17363                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17367                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17370                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    87                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    84                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   81                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   75                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   70                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   62                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   58                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   55                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  213                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  214                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  219                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  218                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  218                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18439                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   250.949835                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   245.831427                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    30.383970                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          271      1.47%      1.47% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           57      0.31%      1.78% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           33      0.18%      1.96% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            8      0.04%      2.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           35      0.19%      2.19% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           57      0.31%      2.50% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          255      1.38%      3.88% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        17723     96.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18439                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          218                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   634.866972                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   382.402172                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   525.151552                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           21      9.63%      9.63% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           33     15.14%     24.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191            8      3.67%     28.44% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255            8      3.67%     32.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            7      3.21%     35.32% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           10      4.59%     39.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447            6      2.75%     42.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           12      5.50%     48.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575            7      3.21%     51.38% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639            9      4.13%     55.50% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703            7      3.21%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767           13      5.96%     64.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            6      2.75%     67.43% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            8      3.67%     71.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959           10      4.59%     75.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            5      2.29%     77.98% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            5      2.29%     80.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            4      1.83%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            9      4.13%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            6      2.75%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            1      0.46%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            1      0.46%     89.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            3      1.38%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            2      0.92%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            1      0.46%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            3      1.38%     94.04% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1664-1727            3      1.38%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            2      0.92%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            3      1.38%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            1      0.46%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            2      0.92%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          218                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          218                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    23.816514                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    23.787161                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.066154                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              2      0.92%      0.92% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::17              1      0.46%      1.38% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.46%      1.83% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::19              1      0.46%      2.29% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::21              1      0.46%      2.75% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.46%      3.21% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::23              2      0.92%      4.13% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            208     95.41%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          218                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 4050676635                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6413676135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                446112000                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   29055.85                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              46005.85                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      38.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   38.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.40                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.03                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.64                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 121843                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4320                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              82.95                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  6446813.41                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 105034297612                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1429055246                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          10357804.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1              10850112                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          10467273.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          11211782.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               6987408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               7319520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               7061256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               7563504                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         52092518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         54791193.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         50979801.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         55252454.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        10231971.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        10228654.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2            10793088                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        10958561.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      6188624337.599999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      6194378747.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      6194035051.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      6202443545.280001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       67669747632                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      67664699904.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       67665001392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3       67657625520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        94926432736.320007                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        94930659194.880005                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        94926728926.080002                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        94933446431.040009                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.916735                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.920204                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.916978                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.922492                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        27904                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data      2482688                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        25088                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      1882624                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4422912                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        25088                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        55296                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       147200                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        147200                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst          109                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data         9698                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           98                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         7354                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             17277                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          575                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              575                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         4387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       239069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data     21270541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker        10966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst       214943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     16129466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst        19740                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data         4387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            37893498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       239069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst       214943                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst        19740                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         473751                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks       1261143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total            1261143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks       1261143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         4387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       239069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data     21270541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker        10966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst       214943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     16129466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst        19740                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data         4387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           39154641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     17277                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      575                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  138216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   4600                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4416384                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  6528                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                146944                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4422912                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             147200                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           32                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0           18776                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1           19894                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2           17209                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3           16306                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4           15034                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5           14249                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6           19200                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           17344                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             465                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             576                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             711                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             512                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             504                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             760                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             544                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                116719528000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              138216                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               4600                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 17174                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 17171                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 17182                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 17185                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 17187                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 17193                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 17194                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 17196                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    83                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    80                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   69                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   66                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   64                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   58                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   56                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   54                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  192                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  191                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        18183                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   250.966727                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   246.072511                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    30.043033                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          242      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           71      0.39%      1.72% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           42      0.23%      1.95% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            7      0.04%      1.99% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           43      0.24%      2.23% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           70      0.38%      2.61% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          233      1.28%      3.89% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17475     96.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        18183                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   710.770833                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   357.615457                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   734.090997                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-127           56     29.17%     29.17% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-255           14      7.29%     36.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-383           11      5.73%     42.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-511           13      6.77%     48.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-639           11      5.73%     54.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-767           19      9.90%     64.58% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-895            8      4.17%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-1023            8      4.17%     72.92% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1151            8      4.17%     77.08% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1279           11      5.73%     82.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1407            7      3.65%     86.46% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1535            2      1.04%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1663            5      2.60%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1791            4      2.08%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1919            1      0.52%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1920-2047            2      1.04%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2176-2303            2      1.04%     94.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2304-2431            3      1.56%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2432-2559            1      0.52%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2560-2687            3      1.56%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2688-2815            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3200-3327            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::4352-4479            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          192                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          192                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    23.916667                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    23.901096                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     0.768035                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.52%      0.52% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::17              1      0.52%      1.04% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::23              1      0.52%      1.56% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            189     98.44%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          192                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 4058169868                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            6397473268                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                441638400                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   29404.47                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              46354.47                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      37.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   37.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.39                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.38                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    31.13                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 120606                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  3815                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              82.93                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  6538176.56                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 105054782778                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1408570080                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0              11037600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          10542268.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          9963475.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3              11548656                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               7446000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               7111848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2          6721392.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               7790760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         56368166.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         52258252.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2             48634560                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             56943744                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        10394956.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        10407813.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        10245242.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        11164262.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      6191628246.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      6194209717.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      6189732691.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      6206389295.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      67667112624.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      67664848176.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       67668775392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      67654164336.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        94932378657.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        94927769139.839996                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        94922463816.959991                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        94936392117.120010                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.921615                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.917832                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.913477                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.924910                       # Core power per rank (mW)
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data      2454016                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      1847040                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4337920                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        36608                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       160256                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        160256                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data         9586                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         7215                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             16945                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          626                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              626                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       151337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data     21024893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst       149144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     15824598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst        13160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data         2193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            37165325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       151337                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst       149144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst        13160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         313641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1373001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1373001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1373001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       151337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data     21024893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst       149144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     15824598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst        13160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data         2193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           38538326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     16945                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      626                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  135560                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5008                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4329920                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  8000                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                159488                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4337920                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             160256                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  250                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0           16730                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           16577                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2           17280                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3           17041                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4           16061                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5           18683                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6           15858                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7           17080                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             576                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             592                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             680                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             560                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             591                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             841                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             552                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             592                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                116730968000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              135560                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5008                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 16835                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 16828                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 16829                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 16831                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 16834                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 16840                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 16848                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 16849                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    87                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    85                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   84                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   82                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   79                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   72                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   64                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   63                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  206                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  206                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  206                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  207                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  208                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  208                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  209                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  209                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  210                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  207                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  207                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  206                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  206                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        17901                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   250.790906                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   245.568928                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    30.767456                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          266      1.49%      1.49% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           59      0.33%      1.82% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           38      0.21%      2.03% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            5      0.03%      2.06% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           38      0.21%      2.27% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           59      0.33%      2.60% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          256      1.43%      4.03% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17180     95.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        17901                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   645.459330                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   363.808385                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   598.467449                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           21     10.05%     10.05% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           31     14.83%     24.88% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           13      6.22%     31.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255            6      2.87%     33.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           10      4.78%     38.76% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383           11      5.26%     44.02% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           10      4.78%     48.80% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           12      5.74%     54.55% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575            4      1.91%     56.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            6      2.87%     59.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703            6      2.87%     62.20% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            5      2.39%     64.59% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831           12      5.74%     70.33% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            2      0.96%     71.29% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959            4      1.91%     73.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            5      2.39%     75.60% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            6      2.87%     78.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            5      2.39%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.44%     82.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            3      1.44%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            2      0.96%     84.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            5      2.39%     87.08% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1408-1471            3      1.44%     88.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            5      2.39%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            2      0.96%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.48%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1664-1727            1      0.48%     92.82% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            3      1.44%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            1      0.48%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            2      0.96%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1984-2047            2      0.96%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2112-2175            2      0.96%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2176-2239            3      1.44%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2367            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2880-2943            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.846890                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.827006                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.890928                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::18              1      0.48%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::19              1      0.48%      1.44% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::20              2      0.96%      2.39% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::21              1      0.48%      2.87% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::22              1      0.48%      3.35% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            202     96.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3962529543                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            6256034043                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                432992000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   29284.82                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              46234.82                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      37.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   37.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.38                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.23                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 118247                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4146                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              82.92                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  6643387.85                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 105075208018                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1387919333                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          10328774.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          10386835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          10796284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          10513238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               6967824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1          7006992.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               7283208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               7092264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         52023628.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         51679180.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         53145331.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             51422592                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        10135756.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        10295009.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        10753274.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        10381271.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      6187842552.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      6191329147.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      6196858439.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3        6197481864                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       67670433408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       67667374992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      67662524736.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       67661977872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        94926123008.640015                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        94926463220.160004                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        94929752337.600006                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        94927260165.119995                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.916481                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.916760                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.919460                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.917414                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data      2439936                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      1848320                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4326912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        35584                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       149248                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        149248                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data         9531                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         7220                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16902                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          583                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              583                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        10966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       140371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data     20904262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        15353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst       142564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     15835565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        21933                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            37071014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       140371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst       142564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        21933                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         304868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks       1278689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total            1278689                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks       1278689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        10966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       140371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data     20904262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        15353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst       142564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     15835565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        21933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           38349703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16902                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      583                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  135216                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   4664                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4321280                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  5632                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                149504                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4326912                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             149248                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  176                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0           16825                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1           18450                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2           17107                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3           18512                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4           15586                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5           16504                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           16792                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7           15264                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             568                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             575                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             504                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             432                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             552                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             737                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             720                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                116719449000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              135216                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               4664                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16804                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16799                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16805                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16808                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16813                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16817                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16819                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16821                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    83                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    80                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   74                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   71                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   66                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   62                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   60                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   58                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  193                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  196                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  195                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  194                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17816                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   250.942075                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   245.942870                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    30.201639                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          253      1.42%      1.42% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           46      0.26%      1.68% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           52      0.29%      1.97% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            4      0.02%      1.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           52      0.29%      2.28% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           46      0.26%      2.54% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          245      1.38%      3.92% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        17118     96.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17816                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          195                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   691.815385                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   387.698825                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   589.784171                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           20     10.26%     10.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           30     15.38%     25.64% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191            9      4.62%     30.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255            8      4.10%     34.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            4      2.05%     36.41% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383            5      2.56%     38.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447            2      1.03%     40.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            7      3.59%     43.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575            5      2.56%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            7      3.59%     49.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            7      3.59%     53.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767           10      5.13%     58.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831           13      6.67%     65.13% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            8      4.10%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959            4      2.05%     71.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            6      3.08%     74.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            3      1.54%     75.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            3      1.54%     77.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            3      1.54%     78.97% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            7      3.59%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            7      3.59%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            1      0.51%     86.67% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            3      1.54%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            6      3.08%     91.28% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            2      1.03%     92.31% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            2      1.03%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            2      1.03%     94.36% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1856-1919            1      0.51%     94.87% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            2      1.03%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            3      1.54%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2048-2111            1      0.51%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.51%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2176-2239            2      1.03%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2752-2815            1      0.51%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          195                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          195                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.958974                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.952367                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.506004                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::17              1      0.51%      0.51% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::23              1      0.51%      1.03% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            193     98.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          195                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3938251447                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            6227179447                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                432128000                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   29163.59                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              46113.59                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      37.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       1.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   37.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    1.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.38                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.85                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 118005                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  3891                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.43                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  6675404.58                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 105087569747                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1375557604                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0              10339056                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          11044252.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          9887270.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          10464854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               6974760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               7450488                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               6669984                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               7059624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         51892339.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         55650316.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         48556684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         51183475.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        10165616.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        10470850.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        9983139.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        10428134.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      6188811589.440001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      6196227572.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      6188567483.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      6195482340.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      67669583376.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       67663078128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      67669797504.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       67663731840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        94926157800.960007                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1         94932312672                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        94921853130.240005                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        94926741332.160004                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.916509                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.921561                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.912976                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.916988                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        24064                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data      2394880                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        34304                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      1830144                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4285440                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        34304                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        60160                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       141568                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        141568                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           94                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data         9355                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst          134                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         7149                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16740                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          553                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              553                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       206169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data     20518242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       293901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     15679841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst        15353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         2193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            36715700                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       206169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       293901                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst        15353                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         515424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1212890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1212890                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1212890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       206169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data     20518242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       293901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     15679841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst        15353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         2193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           37928591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16740                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      553                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  133920                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   4424                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4278528                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6912                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                141312                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4285440                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             141568                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  216                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0           18088                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1           15746                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2           17971                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3           15105                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4           15754                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5           16992                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6           16056                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7           17992                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             481                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             520                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             472                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             584                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             440                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             647                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             600                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             672                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                116717320000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              133920                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               4424                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16647                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16647                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16654                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16660                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16665                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16669                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16671                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16673                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    73                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    65                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   58                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   52                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   47                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   43                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   41                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   39                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  181                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  181                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  181                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  181                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  181                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  182                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  182                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  182                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  186                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  185                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  185                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  185                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17631                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   250.685724                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   245.536913                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    30.831290                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          248      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           70      0.40%      1.80% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           44      0.25%      2.05% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           10      0.06%      2.11% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           45      0.26%      2.37% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           69      0.39%      2.76% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          239      1.36%      4.11% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        16906     95.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17631                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          186                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   716.516129                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   392.630254                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   663.461091                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           18      9.68%      9.68% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           31     16.67%     26.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            9      4.84%     31.18% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            2      1.08%     32.26% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            6      3.23%     35.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383            5      2.69%     38.17% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           10      5.38%     43.55% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            8      4.30%     47.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            5      2.69%     50.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            4      2.15%     52.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703            8      4.30%     56.99% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767            9      4.84%     61.83% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831            5      2.69%     64.52% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            4      2.15%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            4      2.15%     68.82% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            9      4.84%     73.66% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            3      1.61%     75.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            2      1.08%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            6      3.23%     79.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            4      2.15%     81.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            2      1.08%     82.80% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            5      2.69%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            3      1.61%     87.10% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            3      1.61%     88.71% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1600-1663            3      1.61%     90.32% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            1      0.54%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1792-1855            3      1.61%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1920-1983            4      2.15%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            1      0.54%     95.16% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2112-2175            2      1.08%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            2      1.08%     97.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2240-2303            1      0.54%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2304-2367            1      0.54%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2496-2559            1      0.54%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2560-2623            1      0.54%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::3520-3583            1      0.54%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          186                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          186                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    23.741935                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    23.693016                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.358881                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::16              5      2.69%      2.69% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::19              1      0.54%      3.23% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::21              1      0.54%      3.76% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            179     96.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          186                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3897337136                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            6163619936                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                427852800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   29148.99                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              46098.99                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      36.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   36.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.38                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.37                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 116817                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  3672                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.00                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  6749396.87                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.23                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 105105218437                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   10255804200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1357908914                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          10449129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          10270108.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          10046937.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          10927526.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               7049016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               6928248                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               6777696                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               7371744                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0             52343616                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         50465126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         49085836.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         53884147.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        10248975.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        10440990.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        10341457.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3            10616832                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      20988391063.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      6189851761.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      6190786160.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      6190583587.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      6198796895.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      67668670944.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      67667851296.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       67668028992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      67660824336.000008                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        94927004506.560013                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        94925132994.240021                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        94923255571.199997                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        94930812544.320007                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.917204                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.915668                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.914127                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.920330                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              266490                       # Transaction distribution
system.membus.trans_dist::ReadResp             266489                       # Transaction distribution
system.membus.trans_dist::WriteReq                 29                       # Transaction distribution
system.membus.trans_dist::WriteResp                29                       # Transaction distribution
system.membus.trans_dist::Writeback              9331                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           160175                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          34461                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          148780                       # Transaction distribution
system.membus.trans_dist::ReadExReq               816                       # Transaction distribution
system.membus.trans_dist::ReadExResp              815                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave       887233                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       887415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 887415                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio          364                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     70802433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     70802797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                70802797                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    133245000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4396092000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        29000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        14500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    153961500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq     80098478                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     17266927                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp     74390000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq       408000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     13447500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          540                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp         7050                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq            8                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           40                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq           22                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          415                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq            6                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           15                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq      1536000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp     56003000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        25498                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        58000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      3009500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        11000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       143500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           616                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         7480                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime             1630498                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           59156000                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            45857                       # Total snoops (count)
system.membus.snoop_fanout::samples            471210                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  471210    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              471210                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                  91                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           361973500                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              425354                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4483944000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded             416113                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             266426                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            266426                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback             9331                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          130158                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         18622                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         148780                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq              815                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp             815                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         8809                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8262                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8841                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8026                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8496                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8468                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8381                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8660                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port        28803                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        26984                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port        43117                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8856                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         8988                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8694                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8372                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       210320                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         8849                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8337                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8084                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8599                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8318                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8351                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8853                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8817                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port        29039                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        26665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port        43049                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8805                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8938                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8622                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8355                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       210347                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         8719                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8253                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8945                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         7970                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8438                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8329                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8669                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8393                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port        29170                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        27189                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port        43319                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8726                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8799                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8597                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8293                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       210317                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         8771                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8380                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8742                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8138                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8502                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8349                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8235                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8780                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8615                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port        28992                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        27292                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port        43140                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8741                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         8843                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8603                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8268                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       210391                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total                841375                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1146368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1074432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1149184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1046528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1105408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1102336                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1089024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1127424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1115392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1083392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1053184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1100544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1149696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1171200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     17734912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1152000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1084928                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1124864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1051648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1117184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1082624                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1086464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1151232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1145856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1096704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1029632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1072896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1145600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1165056                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1123072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1088000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     17717761                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1137664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1072384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1162240                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1039360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1097728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1082880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1106688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1126912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1092864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1092864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1070848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1090560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1147904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1120768                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1082880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     17660416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1138944                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1088256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1133824                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1057792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1106688                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1085952                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1072896                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1144576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1122048                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1086208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1095424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1072128                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1135616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1151744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1121792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1075456                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     17689344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               70802433                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    372952800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2626265565                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback     87711000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    182221200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     26070800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    208143220                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1139000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp      8021896                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          109                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            5                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq        55600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq         2000                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          115                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime              58000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           29782800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              17872                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           27767400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              16875                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29633200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17884                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           27420200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              16389                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           28635200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17294                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           28278200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17011                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           28240400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17014                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           29640400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17778                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29139000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17485                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy           86609000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded              58313                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy          80926000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             54366                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy         125909600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             86604                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          29635200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             17854                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          30564800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18110                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          29601400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             17571                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          28312000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             16932                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         711452340                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.6                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            103982                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         711238598                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.6                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            104008                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         709033342                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.6                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            103979                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         710707901                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.6                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            104053                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       266427                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       266426                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback         9331                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       130158                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        18622                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       148780                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq          815                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp          815                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       210320                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       210347                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       210318                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       210391                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total       841376                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     17734912                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     17717761                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     17660416                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     17689344                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     70802433                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    213141600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1065704000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     37324000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    104126400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     14897600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    119024000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       652000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      3260000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp         2248                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp           89                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            6                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp      7095300                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       177000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        20000                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                  2343                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime      7292300                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy     92612800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       106338                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy     92527300                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       106339                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy     92620000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       106339                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy     92382400                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       106338                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1187988800                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          1.0                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       416022                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            2502181                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2502180                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                29                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               29                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           150771                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          160726                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         34756                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         195482                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            42887                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           42887                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         5742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1198862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1330369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       981937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1006818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4530102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       734976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    124503984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side           84                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1779652                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       709888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     93665200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side           88                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1346528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        59136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        29709                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           12                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              222829257                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1251781615                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  23677701582                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        29000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        14500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   4900153806                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq     80531662                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     17421912                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp     74813998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq          500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     22198487                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp     96525000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq        42984                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp        18432                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           16                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         2043                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         3107                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq          256                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           27                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq         1539                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          267                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    680914981                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     57831982                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       456000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     30354000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     70060999                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      6388000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       378000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     33576500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      4378500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                        49986                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                       18726                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          821750480                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          62588482                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1101828                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2891259                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               2891259    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2891259                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6272116982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            2891351                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy          93450713                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              2871                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       17778882274                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            15.2                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            638660                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.occupancy             24000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.succeeded                24                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy         885598215                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded            885456                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy          90210823                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              2773                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       14276870808                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            12.2                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            540208                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.occupancy             25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.succeeded                25                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         670313744                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            670186                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          7507500                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              231                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          3911500                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              141                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             4000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                4                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        11671    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        11671                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        11671    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        11671                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        11671                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        11671    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        11671                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        11671                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        11671    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        11671                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        11671                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            11671    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        11671                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        11671                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           11671    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        11671                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    267343                       # number of replacements
system.l2.tags.tagsinuse                  8188.046732                       # Cycle average of tags in use
system.l2.tags.total_refs                     3341622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    267343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.499381                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      343.245622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     1.212056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.034632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    30.614163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data  4282.108524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     2.362664                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.itb.walker     0.021323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    38.520908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  3284.456329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst     0.184990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data     0.105014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.183756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    15.568832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data   185.427919                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.041900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.003737                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.522718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000288                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.004702                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.400935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.022635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999517                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          298                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1535                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5434                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          819                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.001343                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.997803                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14591689                       # Number of tag accesses
system.l2.tags.data_accesses                 14591689                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker       444823                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.itb.walker           20                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1247                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data       248945                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       336521                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.itb.walker           21                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         1112                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data       186091                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            3                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          115                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           47                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1218945                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           150771                       # number of Writeback hits
system.l2.Writeback_hits::total                150771                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data          642                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data          451                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1094                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data          118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data          177                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                295                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          778                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1612                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker       444823                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.itb.walker           20                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1247                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data        249772                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       336521                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.itb.walker           21                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          1112                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data        186869                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           115                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            54                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1220557                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker       444823                       # number of overall hits
system.l2.overall_hits::system.cpu0.itb.walker           20                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1247                       # number of overall hits
system.l2.overall_hits::system.cpu0.data       249772                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       336521                       # number of overall hits
system.l2.overall_hits::system.cpu1.itb.walker           21                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         1112                       # number of overall hits
system.l2.overall_hits::system.cpu1.data       186869                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            3                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          115                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           54                       # number of overall hits
system.l2.overall_hits::total                 1220557                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           90                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1624                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data       149980                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker          111                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst         1661                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data       113521                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          116                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           14                       # number of ReadReq misses
system.l2.ReadReq_misses::total                267119                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        64586                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data        65024                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             129615                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data         8468                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        10154                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            18622                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          850                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          503                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1358                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1624                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data       150830                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker          111                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst         1661                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data       114024                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          116                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           19                       # number of demand (read+write) misses
system.l2.demand_misses::total                 268477                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           90                       # number of overall misses
system.l2.overall_misses::system.cpu0.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1624                       # number of overall misses
system.l2.overall_misses::system.cpu0.data       150830                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker          111                       # number of overall misses
system.l2.overall_misses::system.cpu1.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst         1661                       # number of overall misses
system.l2.overall_misses::system.cpu1.data       114024                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          116                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           19                       # number of overall misses
system.l2.overall_misses::total                268477                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker     11526500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.itb.walker       136000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    203703000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data  19448480951                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker     14247500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst    212101500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data  14727521464                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     15252000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      1739000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34634831915                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data    159341494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data    123756497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data        65500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    283163491                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data      3135000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      4564500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      7699500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     83145000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     55805500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       613500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     139564000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker     11526500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.itb.walker       136000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    203703000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data  19531625951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker     14247500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst    212101500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data  14783326964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     15252000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      2352500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34774395915                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker     11526500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.itb.walker       136000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    203703000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data  19531625951                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker     14247500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst    212101500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data  14783326964                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     15252000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      2352500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34774395915                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker       444913                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.itb.walker           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         2871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data       398925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       336632                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.itb.walker           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         2773                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       299612                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            3                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          231                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           61                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1486064                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       150771                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            150771                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        65228                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data        65475                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           130709                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data         8586                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        10331                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          18917                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         1677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         1281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2970                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker       444913                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.itb.walker           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         2871                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data       400602                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       336632                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.itb.walker           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         2773                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       300893                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          231                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           73                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1489034                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker       444913                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.itb.walker           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         2871                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data       400602                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       336632                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.itb.walker           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         2773                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       300893                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          231                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           73                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1489034                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.000202                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.itb.walker     0.047619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.565657                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.375960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000330                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.itb.walker     0.045455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.598990                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.378893                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.502165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.229508                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.179749                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.990158                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.993112                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.991630                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.986257                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.982867                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.984406                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.506857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.392662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.416667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.457239                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.000202                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.itb.walker     0.047619                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.565657                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.376508                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000330                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.itb.walker     0.045455                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.598990                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.378952                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.502165                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.260274                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.180303                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.000202                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.itb.walker     0.047619                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.565657                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.376508                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000330                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.itb.walker     0.045455                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.598990                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.378952                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.502165                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.260274                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.180303                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 128072.222222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.itb.walker       136000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 125432.881773                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129673.829517                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 128355.855856                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 127695.063215                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129733.894733                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 131482.758621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 124214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129660.682748                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data  2467.121265                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data  1903.243372                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        13100                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2184.650627                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   370.217289                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data   449.527280                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   413.462571                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 97817.647059                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 110945.328032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       122700                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102771.723122                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 128072.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.itb.walker       136000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 125432.881773                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 129494.304522                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 128355.855856                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 127695.063215                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 129651.011752                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 131482.758621                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 123815.789474                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 129524.674050                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 128072.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.itb.walker       136000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 125432.881773                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 129494.304522                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 128355.855856                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 127695.063215                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 129651.011752                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 131482.758621                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 123815.789474                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 129524.674050                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9331                       # number of writebacks
system.l2.writebacks::total                      9331                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           41                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          286                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          103                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          172                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data           79                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                692                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          286                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data           79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 692                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          286                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data           79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                692                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           49                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst         1338                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data       149877                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst         1489                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data       113442                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           266427                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        64586                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data        65024                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        129615                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data         8468                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        10154                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        18622                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          503                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1358                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst         1338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data       150727                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst         1489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data       113945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            267785                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst         1338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data       150727                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst         1489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data       113945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           267785                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      5662000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.itb.walker       125000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst    159922500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data  17789212951                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker     11755500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst    176776000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data  13470977964                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     13976000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      1585000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31630105915                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data   3516129363                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   3540931826                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       271000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   7057332189                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data    459530998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    551227987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1010758985                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     73795000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     50272500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124626000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      5662000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.itb.walker       125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst    159922500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data  17863007951                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker     11755500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst    176776000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data  13521250464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     13976000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      2143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31754731915                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      5662000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.itb.walker       125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst    159922500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data  17863007951                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker     11755500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst    176776000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data  13521250464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     13976000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      2143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31754731915                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       635500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data       605000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        40000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      1280500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       260000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       280000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        50500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       590500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data       895500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data       885000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data        90500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      1871000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.000110                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.itb.walker     0.047619                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.466040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.375702                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000297                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.itb.walker     0.045455                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.536964                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.378630                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.502165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.229508                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179284                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.990158                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.993112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.991630                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.986257                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.982867                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.984406                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.506857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.392662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.416667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.457239                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.000110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.itb.walker     0.047619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.466040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.376251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.itb.walker     0.045455                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.536964                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.378689                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.502165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.260274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179838                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.000110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.itb.walker     0.047619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.466040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.376251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.itb.walker     0.045455                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.536964                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.378689                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.502165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.260274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179838                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 115551.020408                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.itb.walker       125000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 119523.542601                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118692.080513                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       117555                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 118721.289456                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118747.712170                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 120482.758621                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 113214.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118719.596419                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54441.045474                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54455.767501                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54448.421780                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54266.768777                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54286.782253                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54277.681506                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 86817.647059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 99945.328032                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       111700                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91771.723122                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 115551.020408                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.itb.walker       125000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 119523.542601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 118512.329914                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       117555                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 118721.289456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 118664.710729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 120482.758621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 112815.789474                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 118582.937487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 115551.020408                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.itb.walker       125000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 119523.542601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 118512.329914                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       117555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 118721.289456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 118664.710729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 120482.758621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 112815.789474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 118582.937487                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        616                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        66920                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        66920    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         66920                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2357                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2357    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2357                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     146738822.722989                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    54087502.812880                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-3.35544e+07           69      0.59%      0.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+07-6.71089e+07          326      2.79%      3.38% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.00663e+08         1043      8.94%     12.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+08-1.34218e+08         4263     36.53%     48.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-1.67772e+08         2272     19.47%     68.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.67772e+08-2.01327e+08         1646     14.10%     82.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.34881e+08         1579     13.53%     95.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.34881e+08-2.68435e+08          265      2.27%     98.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.0199e+08           98      0.84%     99.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.0199e+08-3.35544e+08           61      0.52%     99.58% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-3.69099e+08           13      0.11%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.69099e+08-4.02653e+08            7      0.06%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.36208e+08           13      0.11%     99.86% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.36208e+08-4.69762e+08            2      0.02%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.03316e+08            3      0.03%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-5.70425e+08            4      0.03%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.70425e+08-6.0398e+08            6      0.05%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        146775070.215530      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17131520                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    5165624.196727                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   14043313.974587                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-1.67772e+07         9823     84.17%     84.17% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-3.35544e+07         1533     13.14%     97.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.30% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-6.71089e+07          199      1.71%     99.01% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-8.38861e+07           70      0.60%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.61% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.17441e+08           25      0.21%     99.82% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.34218e+08           14      0.12%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.67772e+08            5      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-1.84549e+08            2      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       5169588.172415      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 603392                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           66920                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99887.003885                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98594.534404                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      19380.288798                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151          106      0.16%      0.16% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.16% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919           31      0.05%      0.20% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        60075     89.77%     89.98% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687         1318      1.97%     91.95% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071         1128      1.69%     93.63% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455         1168      1.75%     95.38% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839         1265      1.89%     97.27% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223         1202      1.80%     99.06% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607           24      0.04%     99.10% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            5      0.01%     99.11% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          579      0.87%     99.97% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            7      0.01%     99.98% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            8      0.01%     99.99% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            3      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             66920                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon0.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon0.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon0.ittReadRead::samples               66920                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           1744177.958757                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1449106.585366                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             66920    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value            146000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          14275000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 66920                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2357                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         49518536.274926                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        66424375.953178                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2357    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       546738000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2357                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 69277                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             1684821.239372                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1409407.837568                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               69277    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value              146000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            13480000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   69277                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        11671                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.059378                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.236341                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            10978     94.06%     94.06% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              693      5.94%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        11671                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        11671                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           11671    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        11671                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             11671                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             5.731985                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            2.114658                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                    70      0.60%      0.60% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  1371     11.75%     12.35% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                  4281     36.68%     49.03% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                  3886     33.30%     82.32% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                  1587     13.60%     95.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                 363      3.11%     99.03% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                  65      0.56%     99.59% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                  19      0.16%     99.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                  14      0.12%     99.87% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   3      0.03%     99.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   3      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   7      0.06%     99.98% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               11671                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            11671                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.201782                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.548567                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                   9823     84.17%     84.17% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1533     13.14%     97.30% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    199      1.71%     99.01% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     70      0.60%     99.61% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     25      0.21%     99.82% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                     14      0.12%     99.94% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      5      0.04%     99.98% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              11671                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        66880                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        66880    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         66880                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2331                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean    255.890605                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   255.391730                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev     5.281643                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2330     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2331                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     146655470.825122                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    53865639.478083                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07           65      0.56%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07          327      2.80%      3.36% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08         1025      8.78%     12.14% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08         4332     37.12%     49.26% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08         2217     19.00%     68.25% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08         1652     14.15%     82.41% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08         1600     13.71%     96.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08          234      2.00%     98.12% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08          109      0.93%     99.06% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08           65      0.56%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            8      0.07%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            6      0.05%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08           16      0.14%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            3      0.03%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            2      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            3      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            6      0.05%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        146687338.553716      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17121280                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    5104207.008825                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   13872790.971656                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-8.38861e+06         9843     84.34%     84.34% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     84.34% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     84.34% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-3.35544e+07         1518     13.01%     97.34% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     97.34% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     97.34% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.87203e+07          192      1.65%     98.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     98.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     98.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-8.38861e+07           66      0.57%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.09052e+08           37      0.32%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+08-1.34218e+08           11      0.09%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.97% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.59384e+08            4      0.03%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       5110377.868235      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 596481                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           66880                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99704.144737                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98462.670838                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      19030.807843                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151           91      0.14%      0.14% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.14% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919           36      0.05%      0.19% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        60253     90.09%     90.28% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687         1296      1.94%     92.22% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071         1120      1.67%     93.89% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455         1127      1.69%     95.58% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839         1201      1.80%     97.37% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223         1146      1.71%     99.09% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607           13      0.02%     99.11% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991           10      0.01%     99.12% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          563      0.84%     99.96% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759           13      0.02%     99.98% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            8      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             66880                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon1.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon1.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon1.ittReadRead::samples               66880                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           1745223.788876                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1450606.166740                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             66880    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value            146000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          14701000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 66880                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2331                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         50073120.549121                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        67630804.895609                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2331    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          150000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       588853000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2331                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 69211                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             1686443.542211                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1410971.960038                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               69211    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value              104000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            14445000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   69211                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        11671                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.057836                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.233442                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            10996     94.22%     94.22% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              675      5.78%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        11671                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        11671                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           11671    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        11671                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             11671                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             5.728644                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            2.106741                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                    61      0.52%      0.52% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  1378     11.81%     12.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                  4297     36.82%     49.15% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                  3873     33.18%     82.33% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                  1607     13.77%     96.10% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                 352      3.02%     99.12% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                  56      0.48%     99.60% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                  17      0.15%     99.74% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                  15      0.13%     99.87% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   3      0.03%     99.90% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   2      0.02%     99.91% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   7      0.06%     99.97% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   3      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               11671                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            11671                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.199383                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.541906                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                   9843     84.34%     84.34% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1518     13.01%     97.34% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    192      1.65%     98.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     66      0.57%     99.55% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     37      0.32%     99.87% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                     11      0.09%     99.97% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      4      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              11671                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        66628                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        66628    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         66628                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2359                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2359    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2359                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     146100522.663011                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    53951192.378944                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-3.35544e+07           65      0.56%      0.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+07-6.71089e+07          346      2.96%      3.52% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.00663e+08         1072      9.19%     12.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+08-1.34218e+08         4277     36.65%     49.35% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-1.67772e+08         2265     19.41%     68.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.67772e+08-2.01327e+08         1651     14.15%     82.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.34881e+08         1540     13.20%     96.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.34881e+08-2.68435e+08          247      2.12%     98.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.0199e+08           96      0.82%     99.04% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.0199e+08-3.35544e+08           66      0.57%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-3.69099e+08            9      0.08%     99.68% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.69099e+08-4.02653e+08           10      0.09%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.36208e+08           12      0.10%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.01%     99.88% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.03316e+08            2      0.02%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-5.70425e+08            4      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.70425e+08-6.0398e+08            5      0.04%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.37534e+08            2      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        146132435.792739      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17056512                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    5165624.196727                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   14051309.478685                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-1.67772e+07         9831     84.23%     84.23% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-3.35544e+07         1525     13.07%     97.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.30% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-6.71089e+07          191      1.64%     98.94% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-8.38861e+07           71      0.61%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.55% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.17441e+08           33      0.28%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.34218e+08           18      0.15%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.67772e+08            1      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       5173974.755506      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 603904                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           66627                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99762.639771                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98509.034786                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      19152.950031                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151           88      0.13%      0.13% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.13% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919           30      0.05%      0.18% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        59973     90.01%     90.19% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687         1292      1.94%     92.13% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071         1144      1.72%     93.85% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455         1150      1.73%     95.57% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839         1230      1.85%     97.42% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223         1079      1.62%     99.04% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           20      0.03%     99.07% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            6      0.01%     99.08% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          595      0.89%     99.97% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759           10      0.02%     99.98% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            7      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             66627                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               66628                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           1751819.520322                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1458861.811191                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             66628    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value            178000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          16627000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 66628                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2359                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         49483509.114031                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        65615381.854020                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2359    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          178000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       648559000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2359                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 68987                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             1691916.317567                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1418395.423515                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               68987    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value              151000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            16627000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   68987                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        11671                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.060663                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.238722                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            10963     93.93%     93.93% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              708      6.07%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        11671                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        11671                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           11671    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        11671                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             11671                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             5.707137                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            2.112334                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                    64      0.55%      0.55% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  1447     12.40%     12.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                  4256     36.47%     49.41% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                  3887     33.30%     82.72% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                  1564     13.40%     96.12% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                 344      2.95%     99.07% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                  60      0.51%     99.58% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                  20      0.17%     99.75% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                  14      0.12%     99.87% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   4      0.03%     99.91% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   3      0.03%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   6      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               11671                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            11671                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.201782                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.548879                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                   9831     84.23%     84.23% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1525     13.07%     97.30% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    191      1.64%     98.94% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     71      0.61%     99.55% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     33      0.28%     99.83% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                     18      0.15%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      1      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              11671                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        66814                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        66814    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         66814                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2285                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2285    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2285                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     146510701.739354                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    54500883.080000                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-3.35544e+07           73      0.63%      0.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+07-6.71089e+07          328      2.81%      3.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.00663e+08         1092      9.36%     12.79% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+08-1.34218e+08         4247     36.39%     49.18% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-1.67772e+08         2233     19.13%     68.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.67772e+08-2.01327e+08         1662     14.24%     82.56% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.34881e+08         1551     13.29%     95.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.34881e+08-2.68435e+08          263      2.25%     98.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.0199e+08          104      0.89%     98.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.0199e+08-3.35544e+08           73      0.63%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-3.69099e+08            9      0.08%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.69099e+08-4.02653e+08            7      0.06%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.36208e+08           14      0.12%     99.87% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.36208e+08-4.69762e+08            2      0.02%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.03316e+08            1      0.01%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-5.70425e+08            3      0.03%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.70425e+08-6.0398e+08            5      0.04%     99.97% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.37534e+08            3      0.03%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        146542581.311722      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17104384                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    5005500.813983                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   13505156.230223                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07         9848     84.38%     84.38% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1527     13.08%     97.46% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     97.46% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          187      1.60%     99.07% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           76      0.65%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           19      0.16%     99.88% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08            9      0.08%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.96% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            3      0.03%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            2      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          11671                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       5011671.181149      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 584960                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           66814                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99838.738887                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98576.333667                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      19233.141908                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           80      0.12%      0.12% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        60061     89.89%     90.01% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071         2504      3.75%     93.76% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839         2420      3.62%     97.38% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607         1150      1.72%     99.10% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          573      0.86%     99.96% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143           17      0.03%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            3      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            5      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             66814                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               66814                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           1746936.974287                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1453330.599651                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             66814    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value            151000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          15367000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 66814                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2285                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         51070545.295405                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        69068959.556081                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2285    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          146000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       589922000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2285                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 69099                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             1689168.396069                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1414321.917596                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               69099    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value              146000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            15367000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   69099                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        11671                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.056293                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.230497                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            11014     94.37%     94.37% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              657      5.63%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        11671                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        11671                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           11671    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        11671                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             11671                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             5.723074                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            2.126121                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                    66      0.57%      0.57% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  1411     12.09%     12.66% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                  4283     36.70%     49.35% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                  3890     33.33%     82.68% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                  1541     13.20%     95.89% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                 366      3.14%     99.02% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                  67      0.57%     99.60% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                  16      0.14%     99.73% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                  15      0.13%     99.86% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   4      0.03%     99.90% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   3      0.03%     99.92% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   6      0.05%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   3      0.03%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               11671                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            11671                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.195527                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.527545                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                   9848     84.38%     84.38% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1527     13.08%     97.46% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    187      1.60%     99.07% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     76      0.65%     99.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     19      0.16%     99.88% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      9      0.08%     99.96% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      3      0.03%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      2      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              11671                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       267243                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       267243    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         267243                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples         9332                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.972675                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.847927                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.639689                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271         9331     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total          9332                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      586005517.950476                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     553844689.739922                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     199820307.032015                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08           12      0.10%      0.10% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          270      2.31%      2.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08         1524     13.06%     15.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08         2961     25.37%     40.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08         3634     31.14%     71.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08         1850     15.85%     87.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08          920      7.88%     95.72% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09          321      2.75%     98.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09           97      0.83%     99.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09           35      0.30%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09           11      0.09%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            7      0.06%     99.75% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09           12      0.10%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            4      0.03%     99.89% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            2      0.02%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.01%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            2      0.02%     99.93% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            8      0.07%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            11671                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         586137425.873707      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   68413696                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         11671                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     20440956.216263                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    40140709.604060                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-3.35544e+07         9986     85.56%     85.56% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-6.71089e+07         1056      9.05%     94.61% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.00663e+08          238      2.04%     96.65% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.34218e+08          145      1.24%     97.89% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.67772e+08           38      0.33%     98.22% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-2.01327e+08           32      0.27%     98.49% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.34881e+08           72      0.62%     99.11% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.68435e+08           38      0.33%     99.43% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.0199e+08           18      0.15%     99.59% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.35544e+08           29      0.25%     99.84% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-3.69099e+08            7      0.06%     99.90% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.02%     99.91% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.36208e+08            7      0.06%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.36208e+08-4.69762e+08            2      0.02%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           11671                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        20465611.977305      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2388737                       # Number of bytes written
system.Hmon.readLatencyHist::samples           267241                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108707.829263                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       107495.850430                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       19415.833716                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          365      0.14%      0.14% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          137      0.05%      0.19% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       247622     92.66%     92.85% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         9210      3.45%     96.29% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         7359      2.75%     99.05% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          170      0.06%     99.11% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143         2332      0.87%     99.98% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911           33      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679           12      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             267241                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               267243                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            436756.225607                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           710708.288484                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                  1623      0.61%      0.61% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000              2094      0.78%      1.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             1275      0.48%      1.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000             2620      0.98%      2.85% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000             1350      0.51%      3.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000             1537      0.58%      3.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000             1327      0.50%      4.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000             1890      0.71%      5.13% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000             1387      0.52%      5.65% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000             1542      0.58%      6.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000             1366      0.51%      6.74% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000             1494      0.56%      7.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000             2113      0.79%      8.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000             1378      0.52%      8.60% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000             1989      0.74%      9.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000             1423      0.53%      9.88% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000             1832      0.69%     10.57% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000             1294      0.48%     11.05% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000             1737      0.65%     11.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000            1520      0.57%     12.27% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             234452     87.73%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            9263000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 267243                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples               9332                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          12507452.743249                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         16843281.276713                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000             40      0.43%      0.43% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              6      0.06%      0.49% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              6      0.06%      0.56% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              5      0.05%      0.61% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              6      0.06%      0.68% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              4      0.04%      0.72% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              8      0.09%      0.80% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             10      0.11%      0.91% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              7      0.08%      0.99% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             12      0.13%      1.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              8      0.09%      1.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              4      0.04%      1.24% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             13      0.14%      1.38% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              5      0.05%      1.44% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              3      0.03%      1.47% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             11      0.12%      1.59% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             5      0.05%      1.64% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows             9179     98.36%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        208764000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                 9332                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 276575                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              422017.723945                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             701030.708764                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                    1680      0.61%      0.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                2143      0.77%      1.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               1326      0.48%      1.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               2979      1.08%      2.94% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000               1453      0.53%      3.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000               1664      0.60%      4.07% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000               1606      0.58%      4.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               2204      0.80%      5.44% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000               1561      0.56%      6.01% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000               1729      0.63%      6.63% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000               1539      0.56%      7.19% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000               1702      0.62%      7.80% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000               5057      1.83%      9.63% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000               1461      0.53%     10.16% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               2079      0.75%     10.91% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000               1501      0.54%     11.46% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000               1926      0.70%     12.15% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000               1383      0.50%     12.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000               1826      0.66%     13.31% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000              1627      0.59%     13.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               238129     86.10%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              9263000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   276575                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        11671                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.256876                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.476517                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0              8884     76.12%     76.12% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2576     22.07%     98.19% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2               211      1.81%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         11671                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        11671                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            11671    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        11671                       # Outstanding write transactions
system.Hmon.readTransHist::samples              11671                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             22.890926                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            21.633025                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             7.808890                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                     51      0.44%      0.44% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                  1775     15.21%     15.65% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 4865     41.68%     57.33% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 3556     30.47%     87.80% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                 1168     10.01%     97.81% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                  171      1.47%     99.27% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                   45      0.39%     99.66% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                   13      0.11%     99.77% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                   13      0.11%     99.88% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    3      0.03%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.01%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                   10      0.09%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                11671                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             11671                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.798475                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.567996                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                  9986     85.56%     85.56% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1294     11.09%     96.65% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   145      1.24%     97.89% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                    70      0.60%     98.49% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    72      0.62%     99.11% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  56      0.48%     99.59% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  29      0.25%     99.84% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   9      0.08%     99.91% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   7      0.06%     99.97% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   2      0.02%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               11671                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    15163864                       # DTB read hits
system.cpu0.dtb.read_misses                    442783                       # DTB read misses
system.cpu0.dtb.write_hits                    3534894                       # DTB write hits
system.cpu0.dtb.write_misses                       91                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                15606647                       # DTB read accesses
system.cpu0.dtb.write_accesses                3534985                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         18698758                       # DTB hits
system.cpu0.dtb.misses                         442874                       # DTB misses
system.cpu0.dtb.accesses                     19141632                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                    56374406                       # ITB inst hits
system.cpu0.itb.inst_misses                        12                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                56374418                       # ITB inst accesses
system.cpu0.itb.hits                         56374406                       # DTB hits
system.cpu0.itb.misses                             12                       # DTB misses
system.cpu0.itb.accesses                     56374418                       # DTB accesses
system.cpu0.numCycles                       233439042                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                   50970061                       # Number of instructions committed
system.cpu0.committedOps                     51507345                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             43510366                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     261564                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts      5710778                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    43510366                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads           66010206                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          32613399                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           199989207                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           28164933                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     18720682                       # number of memory refs
system.cpu0.num_load_insts                   15164967                       # Number of load instructions
system.cpu0.num_store_insts                   3555715                       # Number of store instructions
system.cpu0.num_idle_cycles                 13.009997                       # Number of idle cycles
system.cpu0.num_busy_cycles              233439028.990003                       # Number of busy cycles
system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
system.cpu0.Branches                          7316915                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 32808559     63.67%     63.67% # Class of executed instruction
system.cpu0.op_class::IntMult                     663      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 6      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     63.67% # Class of executed instruction
system.cpu0.op_class::MemRead                15164967     29.43%     93.10% # Class of executed instruction
system.cpu0.op_class::MemWrite                3555715      6.90%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                  51529911                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             2871                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           28974121                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2871                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         10091.996169                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        112751683                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       112751683                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst     56371535                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       56371535                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst     56371535                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        56371535                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst     56371535                       # number of overall hits
system.cpu0.icache.overall_hits::total       56371535                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         2871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2871                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         2871                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2871                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         2871                       # number of overall misses
system.cpu0.icache.overall_misses::total         2871                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    229061213                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    229061213                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    229061213                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    229061213                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    229061213                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    229061213                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst     56374406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     56374406                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst     56374406                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     56374406                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst     56374406                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     56374406                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000051                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000051                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 79784.469871                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 79784.469871                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 79784.469871                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 79784.469871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 79784.469871                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 79784.469871                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         2871                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         2871                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         2871                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         2871                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         2871                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         2871                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    223032787                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    223032787                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    223032787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    223032787                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    223032787                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    223032787                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 77684.704633                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77684.704633                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 77684.704633                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77684.704633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 77684.704633                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77684.704633                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               151                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements           426917                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          255.343304                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8574583                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           426917                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.084895                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   255.343304                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.997435                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997435                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         37942309                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        37942309                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     14586281                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       14586281                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      3377729                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3377729                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          291                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          291                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        57009                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        57009                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        38368                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        38368                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     17964010                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17964010                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     17964301                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17964301                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       512784                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       512784                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       101884                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       101884                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           61                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data         7407                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7407                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data        16537                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16537                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       614668                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        614668                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       614729                       # number of overall misses
system.cpu0.dcache.overall_misses::total       614729                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  26034057050                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26034057050                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   4749120991                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4749120991                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data     56351495                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     56351495                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data    627817000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    627817000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data        30500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        30500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  30783178041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  30783178041                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  30783178041                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  30783178041                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     15099065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     15099065                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      3479613                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3479613                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          352                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          352                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        64416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        64416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        54905                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        54905                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     18578678                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18578678                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     18579030                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18579030                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.033961                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.033961                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.029280                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.029280                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.173295                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.173295                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.114987                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.114987                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.301193                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.301193                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.033085                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.033085                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.033087                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.033087                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 50770.026073                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 50770.026073                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 46613.020602                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46613.020602                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data  7607.870258                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7607.870258                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 37964.382899                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 37964.382899                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 50080.983622                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50080.983622                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 50076.014050                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50076.014050                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        85742                       # number of writebacks
system.cpu0.dcache.writebacks::total            85742                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           55                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       512784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       512784                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       101883                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       101883                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           61                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data         7352                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7352                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data        16537                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        16537                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       614667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       614667                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       614728                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       614728                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  25008269494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  25008269494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   4545297993                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4545297993                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      5559001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5559001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data     36467500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     36467500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data    594745000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    594745000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  29553567487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29553567487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  29559126488                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29559126488                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1010993                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1010993                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       637500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       637500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      1648493                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      1648493                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.033961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.033961                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.029280                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029280                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.173295                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.173295                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.114133                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.114133                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.301193                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.301193                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.033085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.033085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.033087                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.033087                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 48769.597909                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48769.597909                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 44612.918671                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44612.918671                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 91131.163934                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 91131.163934                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data  4960.214908                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4960.214908                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 35964.503840                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 35964.503840                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 48080.615174                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48080.615174                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 48084.887118                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48084.887118                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             12405                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    15411856                       # DTB read hits
system.cpu1.dtb.read_misses                    335147                       # DTB read misses
system.cpu1.dtb.write_hits                    2839546                       # DTB write hits
system.cpu1.dtb.write_misses                       81                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    13                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                15747003                       # DTB read accesses
system.cpu1.dtb.write_accesses                2839627                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         18251402                       # DTB hits
system.cpu1.dtb.misses                         335228                       # DTB misses
system.cpu1.dtb.accesses                     18586630                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    57822630                       # ITB inst hits
system.cpu1.itb.inst_misses                        13                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                57822643                       # ITB inst accesses
system.cpu1.itb.hits                         57822630                       # DTB hits
system.cpu1.itb.misses                             13                       # DTB misses
system.cpu1.itb.accesses                     57822643                       # DTB accesses
system.cpu1.numCycles                       221228213                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   53667032                       # Number of instructions committed
system.cpu1.committedOps                     54142555                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             44274275                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                     243030                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts      6874861                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    44274275                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads           63707251                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          32063004                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           208637966                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           32238406                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     18270040                       # number of memory refs
system.cpu1.num_load_insts                   15412915                       # Number of load instructions
system.cpu1.num_store_insts                   2857125                       # Number of store instructions
system.cpu1.num_idle_cycles              12271072.485294                       # Number of idle cycles
system.cpu1.num_busy_cycles              208957140.514706                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.944532                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.055468                       # Percentage of idle cycles
system.cpu1.Branches                          8765225                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 35891107     66.27%     66.27% # Class of executed instruction
system.cpu1.op_class::IntMult                     607      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                12      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.27% # Class of executed instruction
system.cpu1.op_class::MemRead                15412915     28.46%     94.72% # Class of executed instruction
system.cpu1.op_class::MemWrite                2857125      5.28%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  54161767                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       5                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             2773                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           57832719                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2773                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         20855.650559                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        115648033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       115648033                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     57819857                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       57819857                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     57819857                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        57819857                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     57819857                       # number of overall hits
system.cpu1.icache.overall_hits::total       57819857                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         2773                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2773                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         2773                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2773                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         2773                       # number of overall misses
system.cpu1.icache.overall_misses::total         2773                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    235629823                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    235629823                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    235629823                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    235629823                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    235629823                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    235629823                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     57822630                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     57822630                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     57822630                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     57822630                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     57822630                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     57822630                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000048                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000048                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 84972.889650                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84972.889650                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 84972.889650                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84972.889650                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 84972.889650                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84972.889650                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         2773                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2773                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         2773                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2773                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         2773                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2773                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    229907177                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    229907177                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    229907177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    229907177                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    229907177                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    229907177                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000048                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000048                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 82909.187523                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82909.187523                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 82909.187523                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82909.187523                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 82909.187523                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82909.187523                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               166                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           320632                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          254.986689                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10502162                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           320632                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            32.754566                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   254.986689                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.996042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996042                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          233                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         36939884                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        36939884                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     14947557                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14947557                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      2692202                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2692202                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          228                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          228                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        43753                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        43753                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data        27140                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        27140                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     17639759                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17639759                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     17639987                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17639987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       411584                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       411584                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       101706                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       101706                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           51                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           51                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data         8653                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8653                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data        18214                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        18214                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       513290                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        513290                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       513341                       # number of overall misses
system.cpu1.dcache.overall_misses::total       513341                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  20666292584                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20666292584                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   4751548499                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4751548499                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data     59103997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     59103997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data    811871000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    811871000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  25417841083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25417841083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  25417841083                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25417841083                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     15359141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     15359141                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      2793908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2793908                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          279                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          279                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        52406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        52406                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        45354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        45354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     18153049                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18153049                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     18153328                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18153328                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.026797                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026797                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.036403                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.036403                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.182796                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.182796                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.165115                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.165115                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.401596                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.401596                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.028276                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028276                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.028278                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028278                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 50211.603425                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 50211.603425                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 46718.467927                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 46718.467927                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data  6830.463076                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  6830.463076                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 44574.009004                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 44574.009004                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 49519.455051                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 49519.455051                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 49514.535334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 49514.535334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        64986                       # number of writebacks
system.cpu1.dcache.writebacks::total            64986                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           44                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       411584                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       411584                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       101706                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       101706                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           51                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           51                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data         8609                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8609                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data        18214                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        18214                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       513290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       513290                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       513341                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       513341                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  19842935962                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  19842935962                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   4548135501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4548135501                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      4443500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      4443500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data     37825501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     37825501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data    775443000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    775443000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  24391071463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  24391071463                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  24395514963                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  24395514963                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data       966996                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       966996                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       669000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       669000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      1635996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      1635996                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.026797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.026797                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.036403                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036403                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.182796                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.182796                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.164275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.164275                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.401596                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.401596                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.028276                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028276                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.028278                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028278                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 48211.145142                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48211.145142                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 44718.458115                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 44718.458115                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 87127.450980                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 87127.450980                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data  4393.715995                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4393.715995                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 42574.009004                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 42574.009004                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 47519.085630                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 47519.085630                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 47523.020688                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 47523.020688                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             10877                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          190.902020                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   190.902020                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.745711                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.745711                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          189                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          189                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse                 151                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data          151                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.589844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.589844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          151                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse                 186                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data          186                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.726562                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.726562                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          186                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          212.906034                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   212.906034                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.831664                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.831664                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          211                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          211                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          179.594368                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   179.594368                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.701540                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.701540                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        2097                       # DTB read hits
system.cpu7.dtb.read_misses                         2                       # DTB read misses
system.cpu7.dtb.write_hits                       1853                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    2099                       # DTB read accesses
system.cpu7.dtb.write_accesses                   1853                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             3950                       # DTB hits
system.cpu7.dtb.misses                              2                       # DTB misses
system.cpu7.dtb.accesses                         3952                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                        9763                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                    9763                       # ITB inst accesses
system.cpu7.itb.hits                             9763                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                         9763                       # DTB accesses
system.cpu7.numCycles                       233439104                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                       9585                       # Number of instructions committed
system.cpu7.committedOps                        11425                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                10533                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        665                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1123                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       10533                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              18964                       # number of times the integer registers were read
system.cpu7.num_int_register_writes              7159                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               41825                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               4274                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         4296                       # number of memory refs
system.cpu7.num_load_insts                       2174                       # Number of load instructions
system.cpu7.num_store_insts                      2122                       # Number of store instructions
system.cpu7.num_idle_cycles              233353999.995813                       # Number of idle cycles
system.cpu7.num_busy_cycles              85104.004187                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000365                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999635                       # Percentage of idle cycles
system.cpu7.Branches                             1825                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                     7455     63.12%     63.12% # Class of executed instruction
system.cpu7.op_class::IntMult                      53      0.45%     63.57% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.57% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.05%     63.62% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.62% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.62% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.62% # Class of executed instruction
system.cpu7.op_class::MemRead                    2174     18.41%     82.03% # Class of executed instruction
system.cpu7.op_class::MemWrite                   2122     17.97%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     11810                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              231                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              24003                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              231                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           103.909091                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           76                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            19757                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           19757                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst         9532                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           9532                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst         9532                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            9532                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst         9532                       # number of overall hits
system.cpu7.icache.overall_hits::total           9532                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          231                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          231                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          231                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           231                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          231                       # number of overall misses
system.cpu7.icache.overall_misses::total          231                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     17826500                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     17826500                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     17826500                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     17826500                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     17826500                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     17826500                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst         9763                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         9763                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst         9763                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         9763                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst         9763                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         9763                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.023661                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.023661                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.023661                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.023661                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.023661                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.023661                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 77170.995671                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 77170.995671                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 77170.995671                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 77170.995671                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 77170.995671                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 77170.995671                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          231                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          231                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          231                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          231                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          231                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     17364500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     17364500                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     17364500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     17364500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     17364500                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     17364500                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.023661                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.023661                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.023661                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.023661                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.023661                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.023661                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 75170.995671                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 75170.995671                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 75170.995671                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 75170.995671                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 75170.995671                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 75170.995671                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                29                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements               88                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          219.181282                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs              41929                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           476.465909                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   219.181282                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.856177                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.856177                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          214                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          184                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             8012                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            8012                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         1918                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           1918                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         1781                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          1781                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           25                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           25                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           40                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           40                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           40                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           40                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         3699                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            3699                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         3724                       # number of overall hits
system.cpu7.dcache.overall_hits::total           3724                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          100                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          100                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           24                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            5                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data            7                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data            6                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          124                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           124                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          129                       # number of overall misses
system.cpu7.dcache.overall_misses::total          129                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      2835500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      2835500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1150000                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1150000                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       218000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       218000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       111000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       111000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      3985500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3985500                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      3985500                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3985500                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         2018                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2018                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         1805                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         1805                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           30                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           47                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         3823                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         3823                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         3853                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         3853                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.049554                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.049554                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013296                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013296                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.148936                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.148936                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.130435                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.130435                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.032435                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.032435                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.033480                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033480                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data        28355                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total        28355                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 47916.666667                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 47916.666667                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 31142.857143                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 31142.857143                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data        18500                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        18500                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 32141.129032                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 32141.129032                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 30895.348837                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 30895.348837                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           43                       # number of writebacks
system.cpu7.dcache.writebacks::total               43                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            5                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          100                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           24                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            5                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data            6                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          124                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          124                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          129                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          129                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      2635500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      2635500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1102000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1102000                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       211000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       211000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data         4000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total         4000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data        99000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        99000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      3737500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      3737500                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      3948500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      3948500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total        64000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total        73500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       137500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       137500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.049554                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.049554                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013296                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013296                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.042553                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.042553                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.130435                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.032435                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.032435                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.033480                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.033480                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data        26355                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total        26355                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 45916.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 45916.666667                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        42200                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        42200                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data        16500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total        16500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 30141.129032                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 30141.129032                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 30608.527132                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 30608.527132                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                16                       # Number of times sendTimingReq failed
sim_ticks.offload_kernel 116719549000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -501242515.200000
system.mem_ctrls.total_actEnergy                       671626166.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -338139792.000000
system.mem_ctrls.total_preEnergy                       453081144.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -2257766784.000000
system.mem_ctrls.total_readEnergy                       3323046105.600000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -636734960.640000
system.mem_ctrls.total_writeEnergy                       667649848.320000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -1214567255162.880371
system.mem_ctrls.total_refreshEnergy                       1343257028075.520508
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -357737329235.520020
system.mem_ctrls.total_actBackEnergy                       396361757900.159973
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -3916290019824.000000
system.mem_ctrls.total_preBackEnergy                       4330609637664.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.11672
system.cpu.totalNumCycles                       688106359.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       245625085.491104
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       87795174.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       192.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       16083965.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       30580056.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       6414962.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       104646678.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       129736421.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       64683562.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       192.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       505259.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       87795174.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       192.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       114206824.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       25.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       114206799.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       5875.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       30460224.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6275326.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       37732214.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       778104.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       924468.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       203614.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       4167500
system.mem_ctrls.total_reads                       267241.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       9331.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       281726.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1864805.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       62042.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       266426.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
