#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Mar 16 15:07:31 2023
# Process ID: 33604
# Current directory: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_PID_Controller_0_0_synth_1
# Command line: vivado.exe -log system_PID_Controller_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_PID_Controller_0_0.tcl
# Log file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_PID_Controller_0_0_synth_1/system_PID_Controller_0_0.vds
# Journal file: C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_PID_Controller_0_0_synth_1\vivado.jou
# Running On: Centurion-Heavy, OS: Windows, CPU Frequency: 3800 MHz, CPU Physical cores: 16, Host memory: 17101 MB
#-----------------------------------------------------------
source system_PID_Controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 394.938 ; gain = 61.766
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_PID_Controller_0_0
Command: synth_design -top system_PID_Controller_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29832
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1215.633 ; gain = 408.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_PID_Controller_0_0' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PID_Controller_0_0/synth/system_PID_Controller_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'PID_Controller' [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:62]
INFO: [Synth 8-256] done synthesizing module 'PID_Controller' (0#1) [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:62]
INFO: [Synth 8-6155] done synthesizing module 'system_PID_Controller_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PID_Controller_0_0/synth/system_PID_Controller_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.559 ; gain = 502.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.559 ; gain = 502.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 1309.559 ; gain = 502.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1309.559 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1378.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1378.152 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.152 ; gain = 570.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.152 ; gain = 570.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.152 ; gain = 570.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 1378.152 ; gain = 570.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 5     
+---Multipliers : 
	              32x32  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A2*B.
DSP Report: register inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Integral_Stage_reg is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B2.
DSP Report: register inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Integral_Stage_reg is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer1, operation Mode is: A2*B.
DSP Report: register inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: Generating DSP inst/Sig_Buffer1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Derivative_Stage_reg is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: Generating DSP inst/Sig_Buffer1, operation Mode is: A*B2.
DSP Report: register inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: Generating DSP inst/Sig_Buffer1, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Derivative_Stage_reg is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: operator inst/Sig_Buffer1 is absorbed into DSP inst/Sig_Buffer1.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1378.152 ; gain = 570.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_PID_Controller_0_0 | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | (PCIN>>17)+A*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A2*B            | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | (PCIN>>17)+A*B2 | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | (PCIN>>17)+A*B2 | 18     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B             | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | (PCIN>>17)+A*B  | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | (PCIN>>17)+A*B  | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1378.152 ; gain = 570.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 1378.152 ; gain = 570.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 1384.707 ; gain = 577.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_PID_Controller_0_0 | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | PCIN>>17+A*B' | 30     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | PCIN>>17+A*B' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A'*B          | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | PCIN>>17+A*B' | 30     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B'          | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | PCIN>>17+A*B' | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B           | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | PCIN>>17+A*B  | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | A*B           | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PID_Controller_0_0 | PCIN>>17+A*B  | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    68|
|2     |DSP48E1 |    12|
|5     |LUT2    |   205|
|6     |LUT3    |    63|
|7     |LUT4    |    62|
|8     |LUT6    |     1|
|9     |FDRE    |   160|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1392.312 ; gain = 516.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 1392.312 ; gain = 584.934
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1404.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1407.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8d9a66cc
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:50 . Memory (MB): peak = 1407.922 ; gain = 978.012
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_PID_Controller_0_0_synth_1/system_PID_Controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_PID_Controller_0_0, cache-ID = c7dc1b26b241aedd
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_PID_Controller_0_0_synth_1/system_PID_Controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_PID_Controller_0_0_utilization_synth.rpt -pb system_PID_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 15:08:31 2023...
