// Seed: 2651356742
module module_0 (
    output wor   id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3
);
  supply0 id_5 = id_3;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    output tri0  id_2,
    input  wire  id_3,
    input  tri   id_4,
    input  tri0  id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  wire  id_8,
    input  wand  id_9
);
  initial begin
    #(1);
    if (1 == id_5) begin
      id_0 <= 1 == 1;
    end
  end
  module_0(
      id_2, id_2, id_5, id_9
  );
endmodule
