✔ [2/91] Built LeanRV64DLEAN.Sail.IntRange
✔ [3/91] Built LeanRV64DLEAN.Sail.BitVec
✔ [4/91] Built LeanRV64DLEAN.Sail.Sail
✔ [5/91] Built LeanRV64DLEAN.Defs
✔ [6/91] Built LeanRV64DLEAN.Specialization
✔ [7/91] Built LeanRV64DLEAN.RiscvExtras
✔ [8/91] Built LeanRV64DLEAN.Option
✔ [9/91] Built LeanRV64DLEAN.Flow
✔ [10/91] Built LeanRV64DLEAN.Arith
✔ [11/91] Built LeanRV64DLEAN.String
✔ [12/91] Built LeanRV64DLEAN.Mapping
✔ [13/91] Built LeanRV64DLEAN.Vector
✔ [14/91] Built LeanRV64DLEAN.HexBits
✔ [15/91] Built LeanRV64DLEAN.HexBitsSigned
✔ [16/91] Built LeanRV64DLEAN.Prelude
✔ [17/91] Built LeanRV64DLEAN.RiscvErrors
✔ [18/91] Built LeanRV64DLEAN.RiscvXlen
✔ [19/91] Built LeanRV64DLEAN.RiscvFlen
✔ [20/91] Built LeanRV64DLEAN.RiscvVlen
✔ [21/91] Built LeanRV64DLEAN.PreludeMemAddrtype
✔ [22/91] Built LeanRV64DLEAN.PreludeMemMetadata
✔ [23/91] Built LeanRV64DLEAN.Result
✔ [24/91] Built LeanRV64DLEAN.Common
✔ [25/91] Built LeanRV64DLEAN.ReadWrite
✔ [26/91] Built LeanRV64DLEAN.PreludeMem
✔ [27/91] Built LeanRV64DLEAN.RiscvTypesExt
✔ [28/91] Built LeanRV64DLEAN.RiscvTypes
✔ [29/91] Built LeanRV64DLEAN.RiscvVmemTypes
✔ [30/91] Built LeanRV64DLEAN.RiscvRegType
✔ [31/91] Built LeanRV64DLEAN.RiscvFregType
✔ [32/91] Built LeanRV64DLEAN.RiscvRegs
✔ [33/91] Built LeanRV64DLEAN.RiscvPcAccess
✖ [34/91] Building LeanRV64DLEAN.RiscvSysRegs
trace: .> LEAN_PATH=././.lake/build/lib/lean /home/runner/.elan/toolchains/leanprover--lean4-nightly---nightly-2025-03-17/bin/lean --tstack=400000 ././././LeanRV64DLEAN/RiscvSysRegs.lean -R ./././. -o ././.lake/build/lib/lean/LeanRV64DLEAN/RiscvSysRegs.olean -i ././.lake/build/lib/lean/LeanRV64DLEAN/RiscvSysRegs.ilean -c ././.lake/build/ir/LeanRV64DLEAN/RiscvSysRegs.c --json
error: ././././LeanRV64DLEAN/RiscvSysRegs.lean:916:56: unsolved goals
⊢ False
error: Lean exited with code 1
Some required builds logged failures:
- LeanRV64DLEAN.RiscvSysRegs
