{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1543581934721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1543581934731 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 20:45:34 2018 " "Processing started: Fri Nov 30 20:45:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1543581934731 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1543581934731 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sequencer_test -c sequencer_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sequencer_test -c sequencer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1543581934731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1543581935402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer_test.v 5 5 " "Found 5 design units, including 5 entities, in source file sequencer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_test " "Found entity 1: sequencer_test" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581944592 ""} { "Info" "ISGN_ENTITY_NAME" "2 sequencer_eng " "Found entity 2: sequencer_eng" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581944592 ""} { "Info" "ISGN_ENTITY_NAME" "3 sequencer_num " "Found entity 3: sequencer_num" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581944592 ""} { "Info" "ISGN_ENTITY_NAME" "4 sequencer_chi " "Found entity 4: sequencer_chi" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581944592 ""} { "Info" "ISGN_ENTITY_NAME" "5 frequency_divider " "Found entity 5: frequency_divider" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1543581944592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1543581944592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sequencer_test " "Elaborating entity \"sequencer_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1543581944632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_6 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_6\"" {  } { { "sequencer_test.v" "u_clk_6" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(168) " "Verilog HDL assignment warning at sequencer_test.v(168): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944652 "|sequencer_test|frequency_divider:u_clk_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_5 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_5\"" {  } { { "sequencer_test.v" "u_clk_5" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(168) " "Verilog HDL assignment warning at sequencer_test.v(168): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944652 "|sequencer_test|frequency_divider:u_clk_5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_4 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_4\"" {  } { { "sequencer_test.v" "u_clk_4" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(168) " "Verilog HDL assignment warning at sequencer_test.v(168): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944662 "|sequencer_test|frequency_divider:u_clk_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_3 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_3\"" {  } { { "sequencer_test.v" "u_clk_3" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944672 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(168) " "Verilog HDL assignment warning at sequencer_test.v(168): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944672 "|sequencer_test|frequency_divider:u_clk_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_2 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_2\"" {  } { { "sequencer_test.v" "u_clk_2" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944682 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(168) " "Verilog HDL assignment warning at sequencer_test.v(168): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944682 "|sequencer_test|frequency_divider:u_clk_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_1 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_1\"" {  } { { "sequencer_test.v" "u_clk_1" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944772 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(168) " "Verilog HDL assignment warning at sequencer_test.v(168): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944772 "|sequencer_test|frequency_divider:u_clk_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider frequency_divider:u_clk_0 " "Elaborating entity \"frequency_divider\" for hierarchy \"frequency_divider:u_clk_0\"" {  } { { "sequencer_test.v" "u_clk_0" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944782 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 sequencer_test.v(168) " "Verilog HDL assignment warning at sequencer_test.v(168): truncated value with size 32 to match size of target (28)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944782 "|sequencer_test|frequency_divider:u_clk_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_chi sequencer_chi:u_sequencer_chi " "Elaborating entity \"sequencer_chi\" for hierarchy \"sequencer_chi:u_sequencer_chi\"" {  } { { "sequencer_test.v" "u_sequencer_chi" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sequencer_test.v(143) " "Verilog HDL assignment warning at sequencer_test.v(143): truncated value with size 32 to match size of target (4)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944792 "|sequencer_test|sequencer_chi:u_sequencer_chi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_eng sequencer_eng:u_sequencer_eng " "Elaborating entity \"sequencer_eng\" for hierarchy \"sequencer_eng:u_sequencer_eng\"" {  } { { "sequencer_test.v" "u_sequencer_eng" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944792 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sequencer_test.v(93) " "Verilog HDL assignment warning at sequencer_test.v(93): truncated value with size 32 to match size of target (4)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944792 "|sequencer_test|sequencer_eng:u_sequencer_eng"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_num sequencer_num:u_sequencer_num_4 " "Elaborating entity \"sequencer_num\" for hierarchy \"sequencer_num:u_sequencer_num_4\"" {  } { { "sequencer_test.v" "u_sequencer_num_4" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1543581944802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sequencer_test.v(118) " "Verilog HDL assignment warning at sequencer_test.v(118): truncated value with size 32 to match size of target (4)" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1543581944802 "|sequencer_test|sequencer_num:u_sequencer_num_4"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1543581945072 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "code\[23\] VCC " "Pin \"code\[23\]\" is stuck at VCC" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1543581945132 "|sequencer_test|code[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1543581945132 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sequencer_test.v" "" { Text "E:/prime_for_FPGA/Lite/demo/sequencer/sequencer_test.v" 88 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1543581945142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "519 " "Implemented 519 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1543581945202 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1543581945202 ""} { "Info" "ICUT_CUT_TM_LCELLS" "489 " "Implemented 489 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1543581945202 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1543581945202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1543581945272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 20:45:45 2018 " "Processing ended: Fri Nov 30 20:45:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1543581945272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1543581945272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1543581945272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1543581945272 ""}
