{
"Synplify Pro (R) Job Log" : {
	"Date" : "18:37:59    30-Sep-2025",
	"Working Directory" : "I:/Meu Drive/Projetos_Verilog/Aula_Pratica_2/PortasLogicas/Projeto/impl1",
	"Install" : "C:/lscc/diamond/3.14/synpbase"
},
"impl1" :{
   "Job Flow" : "Sequential",
   "Start Time" : "18:36:24",
   "Runtime" : "01m:35s",
   "Executable Run Time" : "01m:21s",
   "synthesis" : {
      "Job Flow" : "Sequential",
      "Start Time" : "18:36:24",
      "Runtime" : "01m:35s",
      "Executable Run Time" : "01m:21s",
      "compile" : {
         "Job Flow" : "Sequential",
         "Start Time" : "18:36:24",
         "Runtime" : "01m:10s",
         "Executable Run Time" : "58s",
         "compile_flow" : {
            "Job Flow" : "Sequential",
            "Start Time" : "18:36:24",
            "Runtime" : "39s",
            "Executable Run Time" : "30s",
            "compiler" : {
               "executable" : "bin64/c_hdl.exe",
               "Run Directory" : "I:/Meu Drive/Projetos_Verilog/Aula_Pratica_2/PortasLogicas/Projeto/impl1",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "18:36:24",
               "Run Time" : "34s  (08s UI processing)",
               "Exe Run Time" : "26s",
               "Memory Usage" : "-",
               "Up-to-date (run skipped)" : "no"
            },
            "multi_srs_gen" : {
               "executable" : "bin64/syn_nfilter.exe",
               "Run Directory" : "I:/Meu Drive/Projetos_Verilog/Aula_Pratica_2/PortasLogicas/Projeto/impl1",
               "Run State" : "Complete",
               "Return Code" : "0",
               "Has Errors" : "no",
               "Run Start Time" : "18:36:58",
               "Run Time" : "05s",
               "Exe Run Time" : "04s",
               "Memory Usage" : "-",
               "Up-to-date (run skipped)" : "no"
            }
         },
         "premap" : {
            "executable" : "bin64/m_gen_lattice.exe",
            "Run Directory" : "I:/Meu Drive/Projetos_Verilog/Aula_Pratica_2/PortasLogicas/Projeto/impl1",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "18:37:03",
            "Run Time" : "31s",
            "Exe Run Time" : "28s",
            "Memory Usage" : "-",
            "Up-to-date (run skipped)" : "no"
         }
      },
      "map" : {
         "Job Flow" : "Sequential",
         "Start Time" : "18:37:34",
         "Runtime" : "25s",
         "Executable Run Time" : "23s",
         "fpga_mapper" : {
            "executable" : "bin64/m_gen_lattice.exe",
            "Run Directory" : "I:/Meu Drive/Projetos_Verilog/Aula_Pratica_2/PortasLogicas/Projeto/impl1",
            "Run State" : "Complete",
            "Return Code" : "1",
            "Has Errors" : "no",
            "Run Start Time" : "18:37:34",
            "Run Time" : "25s",
            "Exe Run Time" : "23s",
            "Memory Usage" : "-",
            "Up-to-date (run skipped)" : "no"
         }
      }
   }
}
}