ARM GAS  /tmp/ccvem7Fp.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB68:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2026 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  /tmp/ccvem7Fp.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** CAN_HandleTypeDef hcan;
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE BEGIN PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* USER CODE END PV */
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  50:Core/Src/main.c **** void SystemClock_Config(void);
  51:Core/Src/main.c **** static void MX_GPIO_Init(void);
  52:Core/Src/main.c **** static void MX_CAN_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
  90:Core/Src/main.c ****   MX_GPIO_Init();
ARM GAS  /tmp/ccvem7Fp.s 			page 3


  91:Core/Src/main.c ****   MX_CAN_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 105:Core/Src/main.c ****     HAL_Delay(2000);
 106:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 107:Core/Src/main.c ****     HAL_Delay(500);
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 123:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 130:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 131:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 132:Core/Src/main.c ****   {
 133:Core/Src/main.c ****     Error_Handler();
 134:Core/Src/main.c ****   }
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 137:Core/Src/main.c ****   */
 138:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 139:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 141:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 143:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 146:Core/Src/main.c ****   {
 147:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/ccvem7Fp.s 			page 4


 148:Core/Src/main.c ****   }
 149:Core/Src/main.c **** }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** /**
 152:Core/Src/main.c ****   * @brief CAN Initialization Function
 153:Core/Src/main.c ****   * @param None
 154:Core/Src/main.c ****   * @retval None
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c **** static void MX_CAN_Init(void)
 157:Core/Src/main.c **** {
 158:Core/Src/main.c **** 
 159:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 0 */
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /* USER CODE END CAN_Init 0 */
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 1 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE END CAN_Init 1 */
 166:Core/Src/main.c ****   hcan.Instance = CAN1;
 167:Core/Src/main.c ****   hcan.Init.Prescaler = 40;
 168:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 169:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 170:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 171:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 172:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 173:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 174:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 175:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 176:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 177:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 178:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 179:Core/Src/main.c ****   {
 180:Core/Src/main.c ****     Error_Handler();
 181:Core/Src/main.c ****   }
 182:Core/Src/main.c ****   /* USER CODE BEGIN CAN_Init 2 */
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****   /* USER CODE END CAN_Init 2 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** }
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** /**
 189:Core/Src/main.c ****   * @brief GPIO Initialization Function
 190:Core/Src/main.c ****   * @param None
 191:Core/Src/main.c ****   * @retval None
 192:Core/Src/main.c ****   */
 193:Core/Src/main.c **** static void MX_GPIO_Init(void)
 194:Core/Src/main.c **** {
  26              		.loc 1 194 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 70B5     		push	{r4, r5, r6, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 16
  33              		.cfi_offset 4, -16
  34              		.cfi_offset 5, -12
  35              		.cfi_offset 6, -8
ARM GAS  /tmp/ccvem7Fp.s 			page 5


  36              		.cfi_offset 14, -4
  37 0002 86B0     		sub	sp, sp, #24
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
 195:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 195 3 view .LVU1
  41              		.loc 1 195 20 is_stmt 0 view .LVU2
  42 0004 02AD     		add	r5, sp, #8
  43 0006 0024     		movs	r4, #0
  44 0008 0294     		str	r4, [sp, #8]
  45 000a 0394     		str	r4, [sp, #12]
  46 000c 0494     		str	r4, [sp, #16]
  47 000e 0594     		str	r4, [sp, #20]
 196:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
 199:Core/Src/main.c **** 
 200:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 201:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  48              		.loc 1 201 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 201 3 view .LVU4
  51              		.loc 1 201 3 view .LVU5
  52 0010 134B     		ldr	r3, .L3
  53 0012 9A69     		ldr	r2, [r3, #24]
  54 0014 42F01002 		orr	r2, r2, #16
  55 0018 9A61     		str	r2, [r3, #24]
  56              		.loc 1 201 3 view .LVU6
  57 001a 9A69     		ldr	r2, [r3, #24]
  58 001c 02F01002 		and	r2, r2, #16
  59 0020 0092     		str	r2, [sp]
  60              		.loc 1 201 3 view .LVU7
  61 0022 009A     		ldr	r2, [sp]
  62              	.LBE4:
  63              		.loc 1 201 3 view .LVU8
 202:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 202 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 202 3 view .LVU10
  67              		.loc 1 202 3 view .LVU11
  68 0024 9A69     		ldr	r2, [r3, #24]
  69 0026 42F00402 		orr	r2, r2, #4
  70 002a 9A61     		str	r2, [r3, #24]
  71              		.loc 1 202 3 view .LVU12
  72 002c 9B69     		ldr	r3, [r3, #24]
  73 002e 03F00403 		and	r3, r3, #4
  74 0032 0193     		str	r3, [sp, #4]
  75              		.loc 1 202 3 view .LVU13
  76 0034 019B     		ldr	r3, [sp, #4]
  77              	.LBE5:
  78              		.loc 1 202 3 view .LVU14
 203:Core/Src/main.c **** 
 204:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 205:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  79              		.loc 1 205 3 view .LVU15
  80 0036 0B4E     		ldr	r6, .L3+4
  81 0038 2246     		mov	r2, r4
ARM GAS  /tmp/ccvem7Fp.s 			page 6


  82 003a 4FF40051 		mov	r1, #8192
  83 003e 3046     		mov	r0, r6
  84 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
  85              	.LVL0:
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 208:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
  86              		.loc 1 208 3 view .LVU16
  87              		.loc 1 208 23 is_stmt 0 view .LVU17
  88 0044 4FF40053 		mov	r3, #8192
  89 0048 0293     		str	r3, [sp, #8]
 209:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  90              		.loc 1 209 3 is_stmt 1 view .LVU18
  91              		.loc 1 209 24 is_stmt 0 view .LVU19
  92 004a 0123     		movs	r3, #1
  93 004c 0393     		str	r3, [sp, #12]
 210:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  94              		.loc 1 210 3 is_stmt 1 view .LVU20
  95              		.loc 1 210 24 is_stmt 0 view .LVU21
  96 004e 0494     		str	r4, [sp, #16]
 211:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  97              		.loc 1 211 3 is_stmt 1 view .LVU22
  98              		.loc 1 211 25 is_stmt 0 view .LVU23
  99 0050 0223     		movs	r3, #2
 100 0052 0593     		str	r3, [sp, #20]
 212:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 101              		.loc 1 212 3 is_stmt 1 view .LVU24
 102 0054 2946     		mov	r1, r5
 103 0056 3046     		mov	r0, r6
 104 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 105              	.LVL1:
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 217:Core/Src/main.c **** }
 106              		.loc 1 217 1 is_stmt 0 view .LVU25
 107 005c 06B0     		add	sp, sp, #24
 108              	.LCFI2:
 109              		.cfi_def_cfa_offset 16
 110              		@ sp needed
 111 005e 70BD     		pop	{r4, r5, r6, pc}
 112              	.L4:
 113              		.align	2
 114              	.L3:
 115 0060 00100240 		.word	1073876992
 116 0064 00100140 		.word	1073811456
 117              		.cfi_endproc
 118              	.LFE68:
 120              		.section	.text.Error_Handler,"ax",%progbits
 121              		.align	1
 122              		.global	Error_Handler
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	Error_Handler:
 128              	.LFB69:
ARM GAS  /tmp/ccvem7Fp.s 			page 7


 218:Core/Src/main.c **** 
 219:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** /* USER CODE END 4 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /**
 224:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 225:Core/Src/main.c ****   * @retval None
 226:Core/Src/main.c ****   */
 227:Core/Src/main.c **** void Error_Handler(void)
 228:Core/Src/main.c **** {
 129              		.loc 1 228 1 is_stmt 1 view -0
 130              		.cfi_startproc
 131              		@ Volatile: function does not return.
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
 134              		@ link register save eliminated.
 229:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 230:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 231:Core/Src/main.c ****   __disable_irq();
 135              		.loc 1 231 3 view .LVU27
 136              	.LBB6:
 137              	.LBI6:
 138              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccvem7Fp.s 			page 8


  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
ARM GAS  /tmp/ccvem7Fp.s 			page 9


  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 139              		.loc 2 140 27 view .LVU28
 140              	.LBB7:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 141              		.loc 2 142 3 view .LVU29
 142              		.syntax unified
 143              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccvem7Fp.s 			page 10


 144 0000 72B6     		cpsid i
 145              	@ 0 "" 2
 146              		.thumb
 147              		.syntax unified
 148              	.L6:
 149              	.LBE7:
 150              	.LBE6:
 232:Core/Src/main.c ****   while (1)
 151              		.loc 1 232 3 view .LVU30
 233:Core/Src/main.c ****   {
 234:Core/Src/main.c ****   }
 152              		.loc 1 234 3 view .LVU31
 232:Core/Src/main.c ****   while (1)
 153              		.loc 1 232 9 view .LVU32
 154 0002 FEE7     		b	.L6
 155              		.cfi_endproc
 156              	.LFE69:
 158              		.section	.text.MX_CAN_Init,"ax",%progbits
 159              		.align	1
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	MX_CAN_Init:
 165              	.LFB67:
 157:Core/Src/main.c **** 
 166              		.loc 1 157 1 view -0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170 0000 08B5     		push	{r3, lr}
 171              	.LCFI3:
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 3, -8
 174              		.cfi_offset 14, -4
 166:Core/Src/main.c ****   hcan.Init.Prescaler = 40;
 175              		.loc 1 166 3 view .LVU34
 166:Core/Src/main.c ****   hcan.Init.Prescaler = 40;
 176              		.loc 1 166 17 is_stmt 0 view .LVU35
 177 0002 0D48     		ldr	r0, .L11
 178 0004 0D4B     		ldr	r3, .L11+4
 179 0006 0360     		str	r3, [r0]
 167:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 180              		.loc 1 167 3 is_stmt 1 view .LVU36
 167:Core/Src/main.c ****   hcan.Init.Mode = CAN_MODE_NORMAL;
 181              		.loc 1 167 23 is_stmt 0 view .LVU37
 182 0008 2823     		movs	r3, #40
 183 000a 4360     		str	r3, [r0, #4]
 168:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 184              		.loc 1 168 3 is_stmt 1 view .LVU38
 168:Core/Src/main.c ****   hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 185              		.loc 1 168 18 is_stmt 0 view .LVU39
 186 000c 0023     		movs	r3, #0
 187 000e 8360     		str	r3, [r0, #8]
 169:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 188              		.loc 1 169 3 is_stmt 1 view .LVU40
 169:Core/Src/main.c ****   hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 189              		.loc 1 169 27 is_stmt 0 view .LVU41
ARM GAS  /tmp/ccvem7Fp.s 			page 11


 190 0010 C360     		str	r3, [r0, #12]
 170:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 191              		.loc 1 170 3 is_stmt 1 view .LVU42
 170:Core/Src/main.c ****   hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 192              		.loc 1 170 22 is_stmt 0 view .LVU43
 193 0012 4FF44022 		mov	r2, #786432
 194 0016 0261     		str	r2, [r0, #16]
 171:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 195              		.loc 1 171 3 is_stmt 1 view .LVU44
 171:Core/Src/main.c ****   hcan.Init.TimeTriggeredMode = DISABLE;
 196              		.loc 1 171 22 is_stmt 0 view .LVU45
 197 0018 4FF48012 		mov	r2, #1048576
 198 001c 4261     		str	r2, [r0, #20]
 172:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 199              		.loc 1 172 3 is_stmt 1 view .LVU46
 172:Core/Src/main.c ****   hcan.Init.AutoBusOff = DISABLE;
 200              		.loc 1 172 31 is_stmt 0 view .LVU47
 201 001e 0376     		strb	r3, [r0, #24]
 173:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 202              		.loc 1 173 3 is_stmt 1 view .LVU48
 173:Core/Src/main.c ****   hcan.Init.AutoWakeUp = DISABLE;
 203              		.loc 1 173 24 is_stmt 0 view .LVU49
 204 0020 4376     		strb	r3, [r0, #25]
 174:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 205              		.loc 1 174 3 is_stmt 1 view .LVU50
 174:Core/Src/main.c ****   hcan.Init.AutoRetransmission = DISABLE;
 206              		.loc 1 174 24 is_stmt 0 view .LVU51
 207 0022 8376     		strb	r3, [r0, #26]
 175:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 208              		.loc 1 175 3 is_stmt 1 view .LVU52
 175:Core/Src/main.c ****   hcan.Init.ReceiveFifoLocked = DISABLE;
 209              		.loc 1 175 32 is_stmt 0 view .LVU53
 210 0024 C376     		strb	r3, [r0, #27]
 176:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 211              		.loc 1 176 3 is_stmt 1 view .LVU54
 176:Core/Src/main.c ****   hcan.Init.TransmitFifoPriority = DISABLE;
 212              		.loc 1 176 31 is_stmt 0 view .LVU55
 213 0026 0377     		strb	r3, [r0, #28]
 177:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 214              		.loc 1 177 3 is_stmt 1 view .LVU56
 177:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan) != HAL_OK)
 215              		.loc 1 177 34 is_stmt 0 view .LVU57
 216 0028 4377     		strb	r3, [r0, #29]
 178:Core/Src/main.c ****   {
 217              		.loc 1 178 3 is_stmt 1 view .LVU58
 178:Core/Src/main.c ****   {
 218              		.loc 1 178 7 is_stmt 0 view .LVU59
 219 002a FFF7FEFF 		bl	HAL_CAN_Init
 220              	.LVL2:
 178:Core/Src/main.c ****   {
 221              		.loc 1 178 6 discriminator 1 view .LVU60
 222 002e 00B9     		cbnz	r0, .L10
 186:Core/Src/main.c **** 
 223              		.loc 1 186 1 view .LVU61
 224 0030 08BD     		pop	{r3, pc}
 225              	.L10:
 180:Core/Src/main.c ****   }
ARM GAS  /tmp/ccvem7Fp.s 			page 12


 226              		.loc 1 180 5 is_stmt 1 view .LVU62
 227 0032 FFF7FEFF 		bl	Error_Handler
 228              	.LVL3:
 229              	.L12:
 230 0036 00BF     		.align	2
 231              	.L11:
 232 0038 00000000 		.word	hcan
 233 003c 00640040 		.word	1073767424
 234              		.cfi_endproc
 235              	.LFE67:
 237              		.section	.text.SystemClock_Config,"ax",%progbits
 238              		.align	1
 239              		.global	SystemClock_Config
 240              		.syntax unified
 241              		.thumb
 242              		.thumb_func
 244              	SystemClock_Config:
 245              	.LFB66:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 246              		.loc 1 118 1 view -0
 247              		.cfi_startproc
 248              		@ args = 0, pretend = 0, frame = 64
 249              		@ frame_needed = 0, uses_anonymous_args = 0
 250 0000 10B5     		push	{r4, lr}
 251              	.LCFI4:
 252              		.cfi_def_cfa_offset 8
 253              		.cfi_offset 4, -8
 254              		.cfi_offset 14, -4
 255 0002 90B0     		sub	sp, sp, #64
 256              	.LCFI5:
 257              		.cfi_def_cfa_offset 72
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 258              		.loc 1 119 3 view .LVU64
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 259              		.loc 1 119 22 is_stmt 0 view .LVU65
 260 0004 06AC     		add	r4, sp, #24
 261 0006 2822     		movs	r2, #40
 262 0008 0021     		movs	r1, #0
 263 000a 2046     		mov	r0, r4
 264 000c FFF7FEFF 		bl	memset
 265              	.LVL4:
 120:Core/Src/main.c **** 
 266              		.loc 1 120 3 is_stmt 1 view .LVU66
 120:Core/Src/main.c **** 
 267              		.loc 1 120 22 is_stmt 0 view .LVU67
 268 0010 0023     		movs	r3, #0
 269 0012 0193     		str	r3, [sp, #4]
 270 0014 0293     		str	r3, [sp, #8]
 271 0016 0393     		str	r3, [sp, #12]
 272 0018 0493     		str	r3, [sp, #16]
 273 001a 0593     		str	r3, [sp, #20]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 274              		.loc 1 125 3 is_stmt 1 view .LVU68
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 275              		.loc 1 125 36 is_stmt 0 view .LVU69
 276 001c 0223     		movs	r3, #2
 277 001e 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccvem7Fp.s 			page 13


 126:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 278              		.loc 1 126 3 is_stmt 1 view .LVU70
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 279              		.loc 1 126 30 is_stmt 0 view .LVU71
 280 0020 0122     		movs	r2, #1
 281 0022 0A92     		str	r2, [sp, #40]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 282              		.loc 1 127 3 is_stmt 1 view .LVU72
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 283              		.loc 1 127 41 is_stmt 0 view .LVU73
 284 0024 1022     		movs	r2, #16
 285 0026 0B92     		str	r2, [sp, #44]
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 286              		.loc 1 128 3 is_stmt 1 view .LVU74
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 287              		.loc 1 128 34 is_stmt 0 view .LVU75
 288 0028 0D93     		str	r3, [sp, #52]
 129:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 289              		.loc 1 129 3 is_stmt 1 view .LVU76
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 290              		.loc 1 130 3 view .LVU77
 130:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 291              		.loc 1 130 32 is_stmt 0 view .LVU78
 292 002a 4FF4C013 		mov	r3, #1572864
 293 002e 0F93     		str	r3, [sp, #60]
 131:Core/Src/main.c ****   {
 294              		.loc 1 131 3 is_stmt 1 view .LVU79
 131:Core/Src/main.c ****   {
 295              		.loc 1 131 7 is_stmt 0 view .LVU80
 296 0030 2046     		mov	r0, r4
 297 0032 FFF7FEFF 		bl	HAL_RCC_OscConfig
 298              	.LVL5:
 131:Core/Src/main.c ****   {
 299              		.loc 1 131 6 discriminator 1 view .LVU81
 300 0036 70B9     		cbnz	r0, .L17
 138:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 301              		.loc 1 138 3 is_stmt 1 view .LVU82
 138:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 302              		.loc 1 138 31 is_stmt 0 view .LVU83
 303 0038 0F23     		movs	r3, #15
 304 003a 0193     		str	r3, [sp, #4]
 140:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 305              		.loc 1 140 3 is_stmt 1 view .LVU84
 140:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 306              		.loc 1 140 34 is_stmt 0 view .LVU85
 307 003c 0223     		movs	r3, #2
 308 003e 0293     		str	r3, [sp, #8]
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 309              		.loc 1 141 3 is_stmt 1 view .LVU86
 141:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 310              		.loc 1 141 35 is_stmt 0 view .LVU87
 311 0040 0023     		movs	r3, #0
 312 0042 0393     		str	r3, [sp, #12]
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 313              		.loc 1 142 3 is_stmt 1 view .LVU88
 142:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 314              		.loc 1 142 36 is_stmt 0 view .LVU89
ARM GAS  /tmp/ccvem7Fp.s 			page 14


 315 0044 0493     		str	r3, [sp, #16]
 143:Core/Src/main.c **** 
 316              		.loc 1 143 3 is_stmt 1 view .LVU90
 143:Core/Src/main.c **** 
 317              		.loc 1 143 36 is_stmt 0 view .LVU91
 318 0046 0593     		str	r3, [sp, #20]
 145:Core/Src/main.c ****   {
 319              		.loc 1 145 3 is_stmt 1 view .LVU92
 145:Core/Src/main.c ****   {
 320              		.loc 1 145 7 is_stmt 0 view .LVU93
 321 0048 0121     		movs	r1, #1
 322 004a 01A8     		add	r0, sp, #4
 323 004c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 324              	.LVL6:
 145:Core/Src/main.c ****   {
 325              		.loc 1 145 6 discriminator 1 view .LVU94
 326 0050 18B9     		cbnz	r0, .L18
 149:Core/Src/main.c **** 
 327              		.loc 1 149 1 view .LVU95
 328 0052 10B0     		add	sp, sp, #64
 329              	.LCFI6:
 330              		.cfi_remember_state
 331              		.cfi_def_cfa_offset 8
 332              		@ sp needed
 333 0054 10BD     		pop	{r4, pc}
 334              	.L17:
 335              	.LCFI7:
 336              		.cfi_restore_state
 133:Core/Src/main.c ****   }
 337              		.loc 1 133 5 is_stmt 1 view .LVU96
 338 0056 FFF7FEFF 		bl	Error_Handler
 339              	.LVL7:
 340              	.L18:
 147:Core/Src/main.c ****   }
 341              		.loc 1 147 5 view .LVU97
 342 005a FFF7FEFF 		bl	Error_Handler
 343              	.LVL8:
 344              		.cfi_endproc
 345              	.LFE66:
 347              		.section	.text.main,"ax",%progbits
 348              		.align	1
 349              		.global	main
 350              		.syntax unified
 351              		.thumb
 352              		.thumb_func
 354              	main:
 355              	.LFB65:
  67:Core/Src/main.c **** 
 356              		.loc 1 67 1 view -0
 357              		.cfi_startproc
 358              		@ Volatile: function does not return.
 359              		@ args = 0, pretend = 0, frame = 0
 360              		@ frame_needed = 0, uses_anonymous_args = 0
 361 0000 08B5     		push	{r3, lr}
 362              	.LCFI8:
 363              		.cfi_def_cfa_offset 8
 364              		.cfi_offset 3, -8
ARM GAS  /tmp/ccvem7Fp.s 			page 15


 365              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 366              		.loc 1 76 3 view .LVU99
 367 0002 FFF7FEFF 		bl	HAL_Init
 368              	.LVL9:
  83:Core/Src/main.c **** 
 369              		.loc 1 83 3 view .LVU100
 370 0006 FFF7FEFF 		bl	SystemClock_Config
 371              	.LVL10:
  90:Core/Src/main.c ****   MX_CAN_Init();
 372              		.loc 1 90 3 view .LVU101
 373 000a FFF7FEFF 		bl	MX_GPIO_Init
 374              	.LVL11:
  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 375              		.loc 1 91 3 view .LVU102
 376 000e FFF7FEFF 		bl	MX_CAN_Init
 377              	.LVL12:
 378              	.L20:
  98:Core/Src/main.c ****   {
 379              		.loc 1 98 3 view .LVU103
 104:Core/Src/main.c ****     HAL_Delay(2000);
 380              		.loc 1 104 5 view .LVU104
 381 0012 0B4C     		ldr	r4, .L22
 382 0014 0122     		movs	r2, #1
 383 0016 4FF40051 		mov	r1, #8192
 384 001a 2046     		mov	r0, r4
 385 001c FFF7FEFF 		bl	HAL_GPIO_WritePin
 386              	.LVL13:
 105:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 387              		.loc 1 105 5 view .LVU105
 388 0020 4FF4FA60 		mov	r0, #2000
 389 0024 FFF7FEFF 		bl	HAL_Delay
 390              	.LVL14:
 106:Core/Src/main.c ****     HAL_Delay(500);
 391              		.loc 1 106 5 view .LVU106
 392 0028 0022     		movs	r2, #0
 393 002a 4FF40051 		mov	r1, #8192
 394 002e 2046     		mov	r0, r4
 395 0030 FFF7FEFF 		bl	HAL_GPIO_WritePin
 396              	.LVL15:
 107:Core/Src/main.c **** 
 397              		.loc 1 107 5 discriminator 1 view .LVU107
 398 0034 4FF4FA70 		mov	r0, #500
 399 0038 FFF7FEFF 		bl	HAL_Delay
 400              	.LVL16:
  98:Core/Src/main.c ****   {
 401              		.loc 1 98 9 view .LVU108
 402 003c E9E7     		b	.L20
 403              	.L23:
 404 003e 00BF     		.align	2
 405              	.L22:
 406 0040 00100140 		.word	1073811456
 407              		.cfi_endproc
 408              	.LFE65:
 410              		.global	hcan
 411              		.section	.bss.hcan,"aw",%nobits
 412              		.align	2
ARM GAS  /tmp/ccvem7Fp.s 			page 16


 415              	hcan:
 416 0000 00000000 		.space	40
 416      00000000 
 416      00000000 
 416      00000000 
 416      00000000 
 417              		.text
 418              	.Letext0:
 419              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 420              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 421              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 422              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 423              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 424              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 425              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 426              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 427              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_can.h"
 428              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 429              		.file 13 "<built-in>"
ARM GAS  /tmp/ccvem7Fp.s 			page 17


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccvem7Fp.s:19     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccvem7Fp.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccvem7Fp.s:115    .text.MX_GPIO_Init:00000060 $d
     /tmp/ccvem7Fp.s:121    .text.Error_Handler:00000000 $t
     /tmp/ccvem7Fp.s:127    .text.Error_Handler:00000000 Error_Handler
     /tmp/ccvem7Fp.s:159    .text.MX_CAN_Init:00000000 $t
     /tmp/ccvem7Fp.s:164    .text.MX_CAN_Init:00000000 MX_CAN_Init
     /tmp/ccvem7Fp.s:232    .text.MX_CAN_Init:00000038 $d
     /tmp/ccvem7Fp.s:415    .bss.hcan:00000000 hcan
     /tmp/ccvem7Fp.s:238    .text.SystemClock_Config:00000000 $t
     /tmp/ccvem7Fp.s:244    .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/ccvem7Fp.s:348    .text.main:00000000 $t
     /tmp/ccvem7Fp.s:354    .text.main:00000000 main
     /tmp/ccvem7Fp.s:406    .text.main:00000040 $d
     /tmp/ccvem7Fp.s:412    .bss.hcan:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_CAN_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
