INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wes/Documents/GitHub/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sources_1/new/task1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wes/Documents/GitHub/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sources_1/new/task2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wes/Documents/GitHub/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sim_1/new/task1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task1_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Wes/Documents/GitHub/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sim_1/new/task2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task2_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wes/Documents/computerEngineering/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sources_1/new/task1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wes/Documents/computerEngineering/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sources_1/new/task2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wes/Documents/computerEngineering/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sim_1/new/task1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task1_tb
INFO: [VRFC 10-163] Analyzing VHDL file "/home/wes/Documents/computerEngineering/ComputerEngineering-Project-1/computer_assignment_1/computer_assignment_1.srcs/sim_1/new/task2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity task2_tb
