,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/flytt-away/FPGA-Video-Capture.git,2024-01-07 12:14:29+00:00,2023ÈõÜÂàõËµõÁ¥´ÂÖâÂêåÂàõÊùØ‰∏ÄÁ≠âÂ•ñÈ°πÁõÆ,3,flytt-away/FPGA-Video-Capture,740061725,Verilog,FPGA-Video-Capture,44326,32,2024-04-06 08:13:31+00:00,"['fpga', 'pcie', 'yolo']",https://api.github.com/licenses/mit
1,https://github.com/openasic-org/xkDLA.git,2024-01-15 03:18:25+00:00,xkDLAÔºöXinKai Deep Learning Accelerator (RTL),5,openasic-org/xkDLA,743351639,Verilog,xkDLA,1807,16,2024-04-09 14:34:05+00:00,[],https://api.github.com/licenses/mit
2,https://github.com/mashahedurrahman/Security-Engine.git,2024-01-07 21:51:50+00:00,,0,mashahedurrahman/Security-Engine,740224683,Verilog,Security-Engine,592070,11,2024-03-23 06:08:52+00:00,[],
3,https://github.com/NCTUTHEBEST/ICLAB_2023_FALL.git,2024-01-07 13:30:10+00:00,Á¥ÄÈåÑ‰∏Ä‰∏ãËá™Â∑±ÂØ´ÈÅéÁöÑÊâÄÊúâLab,0,NCTUTHEBEST/ICLAB_2023_FALL,740083017,Verilog,ICLAB_2023_FALL,40679,10,2024-04-07 09:21:20+00:00,[],None
4,https://github.com/Molotovgirl1/NKUCS_Computer-Organization-and-Design.git,2024-01-20 10:42:15+00:00,ÂçóÂºÄÂ§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜÂÆûÈ™åÊä•Âëä,0,Molotovgirl1/NKUCS_Computer-Organization-and-Design,745851698,Verilog,NKUCS_Computer-Organization-and-Design,9159,9,2024-04-10 12:12:50+00:00,[],None
5,https://github.com/Burijjibenzen/FPGA-Super-Mario-Bros.git,2024-01-08 09:40:09+00:00,,0,Burijjibenzen/FPGA-Super-Mario-Bros,740410226,Verilog,FPGA-Super-Mario-Bros,8762,8,2024-02-04 18:34:24+00:00,[],None
6,https://github.com/mbaykenar/openlane-designs.git,2024-01-09 20:45:11+00:00,This repository contains openlane configuration and source files for tutorials that I created ,0,mbaykenar/openlane-designs,741165809,Verilog,openlane-designs,73,8,2024-02-04 23:38:03+00:00,[],https://api.github.com/licenses/apache-2.0
7,https://github.com/cis5710/cis5710-homework.git,2024-01-19 05:49:09+00:00,Homework assignments for CIS 4710/5710,5,cis5710/cis5710-homework,745339155,Verilog,cis5710-homework,3821,6,2024-03-18 01:20:40+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/JN513/Risco-5.git,2024-01-18 22:47:57+00:00,Processador RISC-V multi ciclo com implementa√ß√£o RV32I constru√≠do em alguns dias de folga.,1,JN513/Risco-5,745236428,Verilog,Risco-5,2667,6,2024-03-22 19:58:29+00:00,"['arquitetura', 'fpga', 'risc-v', 'riscv', 'riscv32', 'verilog', 'verilog-hdl']",https://api.github.com/licenses/cern-ohl-p-2.0
9,https://github.com/Monish-Alavalapati/DualPort_RAM.git,2024-01-15 16:43:14+00:00,,0,Monish-Alavalapati/DualPort_RAM,743631652,Verilog,DualPort_RAM,20,4,2024-01-25 10:27:44+00:00,[],None
10,https://github.com/Lau-pq/OpenMIPS.git,2024-01-13 13:05:30+00:00,,0,Lau-pq/OpenMIPS,742816416,Verilog,OpenMIPS,1666,4,2024-03-18 11:29:42+00:00,[],None
11,https://github.com/hw-sw-contracts/riscv-contract-synthesis.git,2024-01-12 09:30:44+00:00,A toolchain to synthesize leakage contracts automatically for RISC-V open-source processors.,0,hw-sw-contracts/riscv-contract-synthesis,742351576,Verilog,riscv-contract-synthesis,19697,4,2024-04-09 14:18:10+00:00,[],https://api.github.com/licenses/apache-2.0
12,https://github.com/emeb/icebreaker_z80.git,2024-01-17 03:03:39+00:00,A soft Z80 system running on an icebreaker FPGA board,0,emeb/icebreaker_z80,744309378,Verilog,icebreaker_z80,72,4,2024-04-11 14:15:25+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/geniusneverdie/jisuanjzuchengyuanli.git,2024-01-22 06:24:04+00:00,ÂçóÂºÄÂ§ßÂ≠¶ÁΩëÁªúÁ©∫Èó¥ÂÆâÂÖ®Â≠¶Èô¢ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ2023spring,0,geniusneverdie/jisuanjzuchengyuanli,746508416,Verilog,jisuanjzuchengyuanli,209174,4,2024-03-28 04:28:16+00:00,[],None
14,https://github.com/bonanyan/attentionlego.git,2024-01-21 08:54:26+00:00,Attentionlego,1,bonanyan/attentionlego,746163634,Verilog,attentionlego,5183,4,2024-04-09 13:05:32+00:00,[],https://api.github.com/licenses/apache-2.0
15,https://github.com/Stanlazy/sp24_ece425_.release.git,2024-01-21 01:29:43+00:00,,1,Stanlazy/sp24_ece425_.release,746078792,Verilog,sp24_ece425_.release,6422,4,2024-03-18 19:50:56+00:00,[],None
16,https://github.com/P-Smriti-22/Adaptive-Digital-Beamforming.git,2024-01-23 15:04:28+00:00,,2,P-Smriti-22/Adaptive-Digital-Beamforming,747248046,Verilog,Adaptive-Digital-Beamforming,21,4,2024-03-13 00:51:20+00:00,[],None
17,https://github.com/hawashra/Multi-Cycle-Processor.git,2024-01-17 19:06:28+00:00,Architecture course second project (Birzeit University),0,hawashra/Multi-Cycle-Processor,744666480,Verilog,Multi-Cycle-Processor,2606,3,2024-03-30 22:06:47+00:00,[],None
18,https://github.com/multigcs/riocore.git,2024-01-18 21:03:07+00:00,riocore,2,multigcs/riocore,745205239,Verilog,riocore,4594,3,2024-03-31 21:58:53+00:00,[],https://api.github.com/licenses/gpl-2.0
19,https://github.com/HB2102/D-Flip-Flop-Verilog.git,2024-01-13 20:01:15+00:00,,0,HB2102/D-Flip-Flop-Verilog,742934859,Verilog,D-Flip-Flop-Verilog,1,3,2024-01-27 07:03:50+00:00,[],None
20,https://github.com/francobottini99/MIPSFPGA-2023.git,2024-01-15 22:58:29+00:00,Desarrollo de un procesador MIPS simplificado para una placa de desarrollo FPGA (2023).,0,francobottini99/MIPSFPGA-2023,743752293,Verilog,MIPSFPGA-2023,2844,2,2024-01-23 13:43:17+00:00,[],https://api.github.com/licenses/gpl-3.0
21,https://github.com/kingyoPiyo/PPS-PhaseMonitor.git,2024-01-18 13:13:19+00:00,1PPS signal phase monitor for FPGA,0,kingyoPiyo/PPS-PhaseMonitor,745010345,Verilog,PPS-PhaseMonitor,217,2,2024-01-20 16:00:41+00:00,[],https://api.github.com/licenses/mit
22,https://github.com/EECS150/fpga_labs_sp24.git,2024-01-21 21:57:00+00:00,,0,EECS150/fpga_labs_sp24,746382894,Verilog,fpga_labs_sp24,5318,2,2024-03-19 06:49:00+00:00,[],None
23,https://github.com/danielespo/learnverilog.v.git,2024-01-22 00:02:35+00:00,A verilog file containing all of the verilog syntax and common expressions.,0,danielespo/learnverilog.v,746418016,Verilog,learnverilog.v,14,2,2024-03-07 23:04:27+00:00,[],None
24,https://github.com/shun6-6/Tri_Eth_UDP_pro_stack.git,2024-01-13 07:09:06+00:00,Âü∫‰∫éFPGAÁöÑ‰∏âÈÄü‰ª•Â§™ÁΩëUDPÂçèËÆÆÊ†àËÆæËÆ°,1,shun6-6/Tri_Eth_UDP_pro_stack,742724952,Verilog,Tri_Eth_UDP_pro_stack,129,2,2024-03-10 23:04:14+00:00,[],None
25,https://github.com/psvm26/OpenMIPS.git,2024-01-14 01:49:35+00:00,‰∏Ä‰∏™ÁÆÄÊòìMIPSÂ§ÑÁêÜÂô®,0,psvm26/OpenMIPS,742998173,Verilog,OpenMIPS,63,2,2024-03-18 14:15:46+00:00,[],None
26,https://github.com/manavshah-28/-RiScKy-.git,2024-01-17 16:01:49+00:00,Development of a  RISC-V core in Verilog.,0,manavshah-28/-RiScKy-,744591150,Verilog,-RiScKy-,17818,2,2024-04-09 05:07:22+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/MNQadim/RISC-V-Verilog-Implementation.git,2024-01-15 07:38:20+00:00,In this project we implement RISC-V in hardware description language Verilog in Multicycle and Pipeline fashion.,0,MNQadim/RISC-V-Verilog-Implementation,743417635,Verilog,RISC-V-Verilog-Implementation,251,2,2024-04-05 16:42:59+00:00,[],None
28,https://github.com/cheee123/CNN-Accelerator.git,2024-01-21 07:44:18+00:00,A CNN accelerator based on Eyeriss architecture,0,cheee123/CNN-Accelerator,746147805,Verilog,CNN-Accelerator,2533,2,2024-02-23 03:58:50+00:00,[],None
29,https://github.com/YnuGuoLab/DATE_FPGA_Approx_Mul.git,2024-01-08 12:58:28+00:00,,0,YnuGuoLab/DATE_FPGA_Approx_Mul,740488396,Verilog,DATE_FPGA_Approx_Mul,15,2,2024-03-30 08:20:13+00:00,[],None
30,https://github.com/gaurav136/Pathfinder-Robot-with-RISC-V-CPU.git,2024-01-15 11:13:25+00:00,,0,gaurav136/Pathfinder-Robot-with-RISC-V-CPU,743497037,Verilog,Pathfinder-Robot-with-RISC-V-CPU,20,2,2024-02-12 22:01:03+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/os-fpga/FPGA_PRIMITIVES_MODELS.git,2024-01-11 09:02:10+00:00,,4,os-fpga/FPGA_PRIMITIVES_MODELS,741858665,Verilog,FPGA_PRIMITIVES_MODELS,255,2,2024-02-20 05:26:08+00:00,['sw'],
32,https://github.com/HB2102/Micro-Hardware-Implementation-of-Logic-Microoperations-verilog.git,2024-01-17 23:54:48+00:00,,0,HB2102/Micro-Hardware-Implementation-of-Logic-Microoperations-verilog,744753635,Verilog,Micro-Hardware-Implementation-of-Logic-Microoperations-verilog,63,1,2024-01-27 07:03:46+00:00,[],None
33,https://github.com/SkyWhite2295/23_Design-of-Digital-Logic-Circuits-Based-on-Verilog-Hardware-Description-Language.git,2024-01-23 09:01:02+00:00,Digital Logic Experiment,0,SkyWhite2295/23_Design-of-Digital-Logic-Circuits-Based-on-Verilog-Hardware-Description-Language,747096330,Verilog,23_Design-of-Digital-Logic-Circuits-Based-on-Verilog-Hardware-Description-Language,18994,1,2024-01-28 14:26:02+00:00,[],None
34,https://github.com/WTrenyer/-artix7_uart_file.git,2024-01-10 13:25:18+00:00,ÁÆÄÂçïÁöÑuartÂçïÂ≠óÁ¨¶ÈÄö‰ø°‰∏éÊï∞Á†ÅÁÆ°ÊòæÁ§∫Êé•Âèó,0,WTrenyer/-artix7_uart_file,741475070,Verilog,-artix7_uart_file,5,1,2024-01-18 03:34:11+00:00,[],None
35,https://github.com/asimkhan8107/FIFO.git,2024-01-12 12:42:46+00:00,,0,asimkhan8107/FIFO,742419173,Verilog,FIFO,4,1,2024-03-24 15:53:30+00:00,[],None
36,https://github.com/SkyWhite2295/23_VerilogHDL-32-bits-MIPS-CPU.git,2024-01-23 14:40:56+00:00,Computer Composition Course Design,0,SkyWhite2295/23_VerilogHDL-32-bits-MIPS-CPU,747236843,Verilog,23_VerilogHDL-32-bits-MIPS-CPU,21,1,2024-01-28 14:26:36+00:00,[],None
37,https://github.com/Shwetank96/Digital_Lock.git,2024-01-18 14:38:17+00:00,FPGA based Digital Lock system for small safe using Verilog.,1,Shwetank96/Digital_Lock,745046744,Verilog,Digital_Lock,1357,1,2024-01-18 15:04:09+00:00,[],None
38,https://github.com/JRJittu/Ring-and-Johnson-Counter.git,2024-01-18 15:32:41+00:00,Ring and Johnson Counter Using Iverilog code,0,JRJittu/Ring-and-Johnson-Counter,745070868,Verilog,Ring-and-Johnson-Counter,3,1,2024-03-21 13:44:36+00:00,[],None
39,https://github.com/asreed666/thursdayVGA.git,2024-01-25 15:56:08+00:00,City2077 pong,1,asreed666/thursdayVGA,748259763,Verilog,thursdayVGA,135,1,2024-02-29 09:45:00+00:00,[],None
40,https://github.com/os-fpga/Raptor_Tools.git,2024-01-17 20:14:32+00:00,,1,os-fpga/Raptor_Tools,744691516,Verilog,Raptor_Tools,74787,1,2024-02-24 10:55:46+00:00,['sw'],
41,https://github.com/ybhphoenix/A_Low_latency_A2B.git,2024-01-07 13:20:02+00:00,,0,ybhphoenix/A_Low_latency_A2B,740080059,Verilog,A_Low_latency_A2B,260,1,2024-01-11 08:00:35+00:00,[],
42,https://github.com/Diskard/FPGA_Music_Player.git,2024-01-22 10:06:46+00:00,ÁÆÄÊòìÈü≥‰πêÊí≠ÊîæÂô®(‰æùÂÖÉÁ¥† ego1ÂºÄÂèëÊùø),0,Diskard/FPGA_Music_Player,746589030,Verilog,FPGA_Music_Player,596,1,2024-04-13 09:08:24+00:00,[],None
43,https://github.com/suhasbv/Router-1x3-.git,2024-01-10 13:25:27+00:00,,0,suhasbv/Router-1x3-,741475140,Verilog,Router-1x3-,7,1,2024-01-10 13:45:07+00:00,[],None
44,https://github.com/JanCCruzSoto/MIPS.git,2024-01-06 20:48:24+00:00,Phase 4 MIPS Project,1,JanCCruzSoto/MIPS,739884261,Verilog,MIPS,673,1,2024-01-17 05:35:38+00:00,[],None
45,https://github.com/HB2102/Computer-Architecture-Final-Project.git,2024-01-18 00:28:19+00:00,,0,HB2102/Computer-Architecture-Final-Project,744761680,Verilog,Computer-Architecture-Final-Project,23,1,2024-01-27 07:03:38+00:00,[],None
46,https://github.com/elafatal/jk-flip-flop.git,2024-01-15 22:15:17+00:00,,0,elafatal/jk-flip-flop,743741993,Verilog,jk-flip-flop,0,1,2024-01-18 10:48:45+00:00,[],None
47,https://github.com/himanshu1308/PS_PL_Templates.git,2024-01-19 14:14:20+00:00,,0,himanshu1308/PS_PL_Templates,745521001,Verilog,PS_PL_Templates,143,1,2024-01-23 12:41:27+00:00,[],https://api.github.com/licenses/apache-2.0
48,https://github.com/nhchung11/I2C-APB-interface.git,2024-01-11 06:43:29+00:00,,0,nhchung11/I2C-APB-interface,741809563,Verilog,I2C-APB-interface,9740,1,2024-04-13 09:02:40+00:00,[],None
49,https://github.com/HB2102/Arithmetic-Circuit-Verilog.git,2024-01-17 23:35:55+00:00,,0,HB2102/Arithmetic-Circuit-Verilog,744749044,Verilog,Arithmetic-Circuit-Verilog,108,1,2024-01-27 07:03:45+00:00,[],None
50,https://github.com/HB2102/Arithnetic-Logic-Shift-Unit-Verilog.git,2024-01-18 00:13:51+00:00,,0,HB2102/Arithnetic-Logic-Shift-Unit-Verilog,744758101,Verilog,Arithnetic-Logic-Shift-Unit-Verilog,95,1,2024-01-27 07:03:41+00:00,[],None
51,https://github.com/elafatal/T-flip-flop.git,2024-01-15 22:22:37+00:00,,0,elafatal/T-flip-flop,743743831,Verilog,T-flip-flop,0,1,2024-01-18 10:50:45+00:00,[],None
52,https://github.com/pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits.git,2024-01-23 00:53:04+00:00,"Fundamental digital circuits simulated on LTSpice/Digital, and built on breadboard. Work in progress towards constructing 8-bit processor",0,pietrea2/7400-Series-IC-And-Transistor-Digital-Circuits,746952177,Verilog,7400-Series-IC-And-Transistor-Digital-Circuits,69407,1,2024-01-23 20:19:26+00:00,[],None
53,https://github.com/MahdiHaeri/Logic_Circuit_Project.git,2024-01-22 04:00:17+00:00,This is a simple fighting game created using Verilog for the final project of a Logic Circuit course,0,MahdiHaeri/Logic_Circuit_Project,746470410,Verilog,Logic_Circuit_Project,989,1,2024-02-02 01:41:27+00:00,['verilog'],None
54,https://github.com/pietrea2/8-Bit-Breadboard-Processor.git,2024-01-24 00:27:50+00:00,,0,pietrea2/8-Bit-Breadboard-Processor,747451811,Verilog,8-Bit-Breadboard-Processor,995,1,2024-02-06 00:22:36+00:00,[],None
55,https://github.com/Chihan-Zheng/AHB2APB_bridge.git,2024-01-18 03:04:03+00:00,,0,Chihan-Zheng/AHB2APB_bridge,744801904,Verilog,AHB2APB_bridge,39109,1,2024-02-19 14:05:43+00:00,[],None
56,https://github.com/p810105b/ICDC.git,2024-01-22 18:58:02+00:00,,0,p810105b/ICDC,746830747,Verilog,ICDC,16624,1,2024-02-07 12:47:12+00:00,[],None
57,https://github.com/qulad/simple-8-bit-processor.git,2024-01-11 18:36:02+00:00,A simple 8-bit processor Computer Design and Architecture,0,qulad/simple-8-bit-processor,742090418,Verilog,simple-8-bit-processor,22,1,2024-01-12 17:34:15+00:00,[],None
58,https://github.com/Dianne722/temp-FPGA.git,2024-01-15 09:24:08+00:00,Âü∫‰∫éFPGAÁöÑÂÜú‰∏öÊ∏©ÂÆ§Â§ßÊ£öÁõëÊµãÊéßÂà∂Á≥ªÁªü,0,Dianne722/temp-FPGA,743455914,Verilog,temp-FPGA,6825,1,2024-01-15 10:43:47+00:00,[],None
59,https://github.com/tylkostudent/PBL.git,2024-01-08 09:16:24+00:00,,0,tylkostudent/PBL,740400739,Verilog,PBL,2436,1,2024-01-22 11:31:55+00:00,[],None
60,https://github.com/visaladi/Risc-32-bit-processor.git,2024-01-21 04:02:33+00:00,,0,visaladi/Risc-32-bit-processor,746103961,Verilog,Risc-32-bit-processor,34,1,2024-02-19 14:06:03+00:00,[],None
61,https://github.com/italown/IF674-CPU.git,2024-01-16 18:38:26+00:00,Projeto da cadeira Infraestrutura de Hardware (IF674). Uma cpu que executa fun√ß√µes b√°sicas do assembly mips e algumas customizadas.,1,italown/IF674-CPU,744162422,Verilog,IF674-CPU,4525,1,2024-02-23 00:16:38+00:00,[],None
62,https://github.com/adervay1/BCIM.git,2024-01-07 03:25:24+00:00,Block-Cipher-In-Memory,0,adervay1/BCIM,739950449,Verilog,BCIM,417,1,2024-04-11 02:16:14+00:00,[],https://api.github.com/licenses/mit
63,https://github.com/ArrowElectronics/ghrd-socfpga.git,2024-01-18 12:38:17+00:00,,1,ArrowElectronics/ghrd-socfpga,744996289,Verilog,ghrd-socfpga,1859,1,2024-04-10 12:02:57+00:00,[],None
64,https://github.com/HB2102/T-Flip-Flop-Verilog.git,2024-01-15 23:47:14+00:00,,0,HB2102/T-Flip-Flop-Verilog,743762608,Verilog,T-Flip-Flop-Verilog,0,1,2024-01-27 07:03:47+00:00,[],None
65,https://github.com/HB2102/Bus-Input-Verilog.git,2024-01-18 00:23:48+00:00,,0,HB2102/Bus-Input-Verilog,744760573,Verilog,Bus-Input-Verilog,51,1,2024-01-27 07:03:40+00:00,[],None
66,https://github.com/Labourguignonn/CPU-verilog.git,2024-01-10 14:23:04+00:00,,0,Labourguignonn/CPU-verilog,741500010,Verilog,CPU-verilog,99,1,2024-02-19 21:04:32+00:00,[],None
67,https://github.com/TONYHEGUAGUA/CPU-ON-FPGA.git,2024-01-18 12:55:30+00:00,,0,TONYHEGUAGUA/CPU-ON-FPGA,745003199,Verilog,CPU-ON-FPGA,16431,1,2024-02-26 09:14:26+00:00,[],None
68,https://github.com/yangbright-2001/5-stage-pipelined-CPU-ALU.git,2024-01-06 11:06:32+00:00,,0,yangbright-2001/5-stage-pipelined-CPU-ALU,739726833,Verilog,5-stage-pipelined-CPU-ALU,1197,1,2024-03-09 02:13:14+00:00,[],None
69,https://github.com/YukiJuda111/Arch.git,2024-01-13 16:42:48+00:00,labs for computer architecture,0,YukiJuda111/Arch,742880919,Verilog,Arch,151,1,2024-03-10 13:44:15+00:00,[],None
70,https://github.com/rishabh4749/Serial_Peripheral_Interface.git,2024-01-14 15:08:35+00:00,,0,rishabh4749/Serial_Peripheral_Interface,743176670,Verilog,Serial_Peripheral_Interface,17,1,2024-01-21 05:11:50+00:00,[],None
71,https://github.com/pudaykiran07/75daysRTL.git,2024-01-22 17:27:06+00:00,75 Days of RTL covering all the designs used in logic circuits for VLSI using Verilog Language,0,pudaykiran07/75daysRTL,746793448,Verilog,75daysRTL,3092,1,2024-02-04 13:11:07+00:00,[],None
72,https://github.com/hvdanyan/CPU-ON-FPGA.git,2024-01-20 16:20:55+00:00,,2,hvdanyan/CPU-ON-FPGA,745946301,Verilog,CPU-ON-FPGA,18392,1,2024-04-01 07:46:41+00:00,[],None
73,https://github.com/elafatal/ALU-verilog.git,2024-01-15 22:25:21+00:00,,0,elafatal/ALU-verilog,743744521,Verilog,ALU-verilog,117,1,2024-01-18 10:50:44+00:00,[],None
74,https://github.com/HB2102/JK-Flip-Flop-Verilog.git,2024-01-15 23:40:32+00:00,,0,HB2102/JK-Flip-Flop-Verilog,743761206,Verilog,JK-Flip-Flop-Verilog,0,1,2024-01-27 07:03:50+00:00,[],None
75,https://github.com/luis-fk/Laboratorio-Digital.git,2024-01-20 02:22:46+00:00,,0,luis-fk/Laboratorio-Digital,745742033,Verilog,Laboratorio-Digital,18676,1,2024-01-28 18:56:00+00:00,[],None
76,https://github.com/luminousleek/fyp.git,2024-01-09 05:30:33+00:00,isaac's fyp,0,luminousleek/fyp,740808297,Verilog,fyp,186,1,2024-04-04 07:15:26+00:00,[],https://api.github.com/licenses/mit
77,https://github.com/NaClCode/whut_digit_logic.git,2024-01-16 13:31:45+00:00,Ê≠¶Ê±âÁêÜÂ∑•Â§ßÂ≠¶Êï∞Â≠óÈÄªËæëÂÆûÈ™å,0,NaClCode/whut_digit_logic,744021562,Verilog,whut_digit_logic,2617,1,2024-01-24 07:40:01+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/chanchaltiwari01/verilog.git,2024-01-17 18:45:23+00:00,Digital design with verilog ,0,chanchaltiwari01/verilog,744658459,Verilog,verilog,2,1,2024-02-14 20:22:53+00:00,[],None
79,https://github.com/npz7yyk/2PGreedySnake.git,2024-01-12 07:44:27+00:00,,0,npz7yyk/2PGreedySnake,742313355,Verilog,2PGreedySnake,4004,1,2024-01-12 11:20:35+00:00,[],None
80,https://github.com/SyedMisbahUrRehman/RISCV-PIPELINE.git,2024-01-13 15:17:12+00:00,A Risc V pipelined processor designed in verilog,0,SyedMisbahUrRehman/RISCV-PIPELINE,742855275,Verilog,RISCV-PIPELINE,117,1,2024-01-13 17:22:21+00:00,[],None
81,https://github.com/v5run/DE1-SoC-ComboLock.git,2024-01-12 21:01:19+00:00,"The project below orients the likes of Verilog, Intel Quartus Prime, and DE1_SoC boards to compute a combination lock through Moore FSM applications!",0,v5run/DE1-SoC-ComboLock,742601800,Verilog,DE1-SoC-ComboLock,9766,1,2024-01-18 22:13:33+00:00,"['fsm', 'moore-machine', 'verilog']",None
82,https://github.com/mattgirard/374.git,2024-01-25 21:10:30+00:00,Designing a Processor in Verilog,1,mattgirard/374,748380818,Verilog,374,2090,1,2024-02-25 20:12:31+00:00,[],None
83,https://github.com/Revenantx86/uart_v1.git,2024-01-08 18:57:18+00:00,uart module verilog,0,Revenantx86/uart_v1,740639837,Verilog,uart_v1,35170,1,2024-02-08 16:37:24+00:00,[],None
84,https://github.com/Aggerio/Verilog-Code-Dump.git,2024-01-16 15:35:29+00:00,Verilog codes dump ,0,Aggerio/Verilog-Code-Dump,744083002,Verilog,Verilog-Code-Dump,11,1,2024-01-16 18:40:57+00:00,[],None
85,https://github.com/nycu-caslab/CO2024_source.git,2024-01-16 12:03:51+00:00,,1,nycu-caslab/CO2024_source,743986346,Verilog,CO2024_source,19,1,2024-03-04 05:51:38+00:00,[],None
86,https://github.com/shalan/TinyPDP.git,2024-01-06 12:07:14+00:00,Tiny Programmable Digital Peripheral (Tiny PDP),0,shalan/TinyPDP,739742332,Verilog,TinyPDP,26,1,2024-01-06 21:13:16+00:00,[],https://api.github.com/licenses/apache-2.0
87,https://github.com/146snk/FYP.git,2024-01-17 03:50:06+00:00,HKUST ECEFYP ZW01a_23 Hardware acceleration for data processing,0,146snk/FYP,744320919,Verilog,FYP,53068,1,2024-01-23 03:43:43+00:00,[],None
88,https://github.com/WangXinTong1202/RISC-V-pipeline-cpu.git,2024-01-25 07:42:41+00:00,,0,WangXinTong1202/RISC-V-pipeline-cpu,748064516,Verilog,RISC-V-pipeline-cpu,155,1,2024-01-30 14:14:27+00:00,[],None
89,https://github.com/mapkkkk/hust-cse-crypto-verilog.git,2024-01-05 05:46:49+00:00,Âçé‰∏≠ÁßëÊäÄÂ§ßÂ≠¶ÁΩëÁªúÁ©∫Èó¥ÂÆâÂÖ®Â≠¶Èô¢ÂØÜÁ†ÅÂ∑•Á®ãÂ≠¶Âü∫Á°Ä2023(ÂØÜÁ†ÅÁ°¨‰ª∂Â∑•Á®ã),0,mapkkkk/hust-cse-crypto-verilog,739250094,Verilog,hust-cse-crypto-verilog,9407,1,2024-02-27 00:55:19+00:00,"['aes', 'crypto', 'cse', 'fifo', 'hardware', 'hust', 'montgomery', 'sha2', 'verilog']",None
90,https://github.com/ivansamardzic/CPUDesignProject.git,2024-01-22 18:40:25+00:00,,2,ivansamardzic/CPUDesignProject,746823915,Verilog,CPUDesignProject,924,1,2024-02-06 14:22:59+00:00,[],None
91,https://github.com/Metaphysicist0/RISC-V-Verilog-Design.git,2024-01-08 04:27:35+00:00,Âü∫‰∫éRISCVÊåá‰ª§ÈõÜÁöÑÂ§ÑÁêÜÂô®ËÆæËÆ°Ôºà2023 Áßã Êô∫ËÉΩËäØÁâáËÆæËÆ° ËØæËÆæÔºâ,0,Metaphysicist0/RISC-V-Verilog-Design,740306615,Verilog,RISC-V-Verilog-Design,11763,1,2024-04-09 08:13:41+00:00,[],None
92,https://github.com/ayaDahbour/Courses.git,2024-01-19 19:11:27+00:00,,0,ayaDahbour/Courses,745638585,Verilog,Courses,22642,1,2024-01-25 17:40:25+00:00,[],None
93,https://github.com/Coloquinte/locked-tapeout.git,2024-01-18 10:27:55+00:00,Logic locking of a design build on TinyTapeout,0,Coloquinte/locked-tapeout,744946573,Verilog,locked-tapeout,154,1,2024-01-19 11:28:33+00:00,[],https://api.github.com/licenses/apache-2.0
94,https://github.com/xie-1399/ICTools.git,2024-01-11 03:18:44+00:00,Here is some really useful tools for the ASIC/FPGA Design,0,xie-1399/ICTools,741753296,Verilog,ICTools,35,1,2024-01-14 08:39:32+00:00,[],https://api.github.com/licenses/mit
95,https://github.com/mostafa-kermaninia/Accelerator-for-calculation-of-cos-x-.git,2024-01-11 12:26:21+00:00,,0,mostafa-kermaninia/Accelerator-for-calculation-of-cos-x-,741938076,Verilog,Accelerator-for-calculation-of-cos-x-,8234,1,2024-01-11 12:30:58+00:00,[],None
96,https://github.com/stefanfaur/fdt16.git,2024-01-05 16:28:58+00:00,Fundamentals of Computer Engineering project: 16-bit processor designed from the ground up.,0,stefanfaur/fdt16,739467251,Verilog,fdt16,7840,1,2024-01-11 08:31:10+00:00,[],None
97,https://github.com/stringzc/CPUS.git,2024-01-15 01:45:03+00:00,"ËÆ°ÁªÑËØæËÆæ„ÄÇvivado,Verilog",0,stringzc/CPUS,743330588,Verilog,CPUS,13904,1,2024-01-15 01:53:09+00:00,[],None
98,https://github.com/elafatal/Arithmetic-Circuit.git,2024-01-16 07:03:04+00:00,,0,elafatal/Arithmetic-Circuit,743872522,Verilog,Arithmetic-Circuit,103,1,2024-01-18 10:50:41+00:00,[],None
99,https://github.com/Sgnza/HDL-Adders.git,2024-01-12 16:16:02+00:00,,0,Sgnza/HDL-Adders,742503443,Verilog,HDL-Adders,229,1,2024-01-16 16:27:09+00:00,[],None
100,https://github.com/Ajeet-18/Computer-Organisation-and-Systems.git,2024-01-24 14:51:19+00:00,,0,Ajeet-18/Computer-Organisation-and-Systems,747740731,Verilog,Computer-Organisation-and-Systems,10,1,2024-01-24 19:04:33+00:00,[],None
101,https://github.com/M-Burenzaya/RISC_Processor.git,2024-01-20 12:51:44+00:00,HDL design and implementation of 32 bit RISC Processor,0,M-Burenzaya/RISC_Processor,745885232,Verilog,RISC_Processor,21942,1,2024-02-23 03:41:01+00:00,[],https://api.github.com/licenses/mit
102,https://github.com/SathwikChivukula/openlaneapbmaster.git,2024-01-09 07:28:54+00:00,,0,SathwikChivukula/openlaneapbmaster,740846586,Verilog,openlaneapbmaster,223,1,2024-03-17 03:30:39+00:00,[],None
103,https://github.com/FaisalShahkar/Processor-Design.git,2024-01-19 11:45:01+00:00,Simple Processor Design according to RISC-V ,0,FaisalShahkar/Processor-Design,745463488,Verilog,Processor-Design,42,1,2024-03-02 10:33:14+00:00,[],None
104,https://github.com/ESN2024/FAUGERE_lab2.git,2024-01-16 13:06:10+00:00,,0,ESN2024/FAUGERE_lab2,744010856,Verilog,FAUGERE_lab2,293,0,2024-01-16 14:20:19+00:00,[],None
105,https://github.com/ESN2024/DESFRICHES-DORIA_lab1.git,2024-01-09 10:51:20+00:00,,0,ESN2024/DESFRICHES-DORIA_lab1,740923322,Verilog,DESFRICHES-DORIA_lab1,1264,0,2024-01-12 07:32:37+00:00,[],None
106,https://github.com/MYNAMEHOLO/ChipDev-Second-Largest.git,2024-01-22 12:12:12+00:00,ChipDev Problem 2 Second Largest,0,MYNAMEHOLO/ChipDev-Second-Largest,746637584,Verilog,ChipDev-Second-Largest,3,0,2024-01-22 12:13:30+00:00,[],None
107,https://github.com/solor-wind/BUAA_CO.git,2024-01-10 09:05:01+00:00,,0,solor-wind/BUAA_CO,741373182,Verilog,BUAA_CO,40,0,2024-01-23 01:04:20+00:00,[],None
108,https://github.com/lesc-ufv/RISC-V-Trojan.git,2024-01-22 00:08:22+00:00,,0,lesc-ufv/RISC-V-Trojan,746419127,Verilog,RISC-V-Trojan,5273,0,2024-01-22 13:42:17+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/kaneflores/Virtual-CPU.git,2024-01-23 03:36:13+00:00,"Implemented a Pipelined CPU using the Xilinx design package for FPGAs for the R-type, I-type, and J-type instructions using Verilog.",0,kaneflores/Virtual-CPU,746994673,Verilog,Virtual-CPU,10,0,2024-01-23 04:04:41+00:00,[],None
110,https://github.com/mahallawy1/EDA.git,2024-01-23 11:53:55+00:00,,0,mahallawy1/EDA,747164788,Verilog,EDA,46,0,2024-01-23 11:56:30+00:00,[],None
111,https://github.com/mj1069/xor-puf.git,2024-01-23 12:22:28+00:00,XOR - Physically unclonable function,0,mj1069/xor-puf,747175985,Verilog,xor-puf,12,0,2024-01-23 12:23:15+00:00,[],None
112,https://github.com/bquoc1010/Vending-Machine.git,2024-01-22 10:41:02+00:00,,0,bquoc1010/Vending-Machine,746602886,Verilog,Vending-Machine,7451,0,2024-01-22 10:43:56+00:00,[],None
113,https://github.com/Niyathi3011/Lab01-ClocksAndTestBenches.git,2024-01-11 23:06:06+00:00,,0,Niyathi3011/Lab01-ClocksAndTestBenches,742178099,Verilog,Lab01-ClocksAndTestBenches,12075,0,2024-01-27 04:08:43+00:00,[],None
114,https://github.com/LucasLan666666/USTC-VLab.git,2024-01-21 15:41:52+00:00,‰∏≠ÁßëÂ§ß VLab Verilog ÁªÉ‰π†,0,LucasLan666666/USTC-VLab,746275919,Verilog,USTC-VLab,31,0,2024-01-22 05:13:06+00:00,[],None
115,https://github.com/Nevanp/EE465.git,2024-01-23 22:50:13+00:00,EE 465 deliverable files,0,Nevanp/EE465,747428434,Verilog,EE465,86,0,2024-01-23 22:55:23+00:00,[],None
116,https://github.com/Lovmy/Verilog.git,2024-01-05 07:15:39+00:00,Apprentissage de Verilog.,0,Lovmy/Verilog,739276292,Verilog,Verilog,288,0,2024-02-01 12:36:30+00:00,[],https://api.github.com/licenses/gpl-2.0
117,https://github.com/jakos260/WdPM.git,2024-01-19 15:13:17+00:00,,0,jakos260/WdPM,745545459,Verilog,WdPM,3934,0,2024-02-04 23:44:36+00:00,[],None
118,https://github.com/kiran-vuksanaj/ov5640-probe.git,2024-01-09 00:41:46+00:00,various efforts toward understanding and implementing ov5640 interaction on fpga,0,kiran-vuksanaj/ov5640-probe,740736338,Verilog,ov5640-probe,1896,0,2024-01-09 16:35:51+00:00,[],None
119,https://github.com/DouglasWWolf/tb_sensor_emu.git,2024-01-12 02:15:48+00:00,Testbed design for sensor emulator,0,DouglasWWolf/tb_sensor_emu,742223530,Verilog,tb_sensor_emu,600,0,2024-01-12 02:16:24+00:00,[],None
120,https://github.com/artecs-group/transpad.git,2024-01-05 16:13:10+00:00,Sample hardware address translator for hybrid cache-SPM systems,0,artecs-group/transpad,739461471,Verilog,transpad,44,0,2024-01-05 16:22:39+00:00,[],None
121,https://github.com/hasankuspinar/DigiHockey.git,2024-01-06 17:56:07+00:00,A basic hockey game implemented in verilog to be played on an fpga board,0,hasankuspinar/DigiHockey,739842091,Verilog,DigiHockey,6,0,2024-01-06 17:56:37+00:00,[],None
122,https://github.com/KennythK/FSM-with-Seven-Segment-Display.git,2024-01-08 14:31:55+00:00,,0,KennythK/FSM-with-Seven-Segment-Display,740529857,Verilog,FSM-with-Seven-Segment-Display,7816,0,2024-01-08 14:32:34+00:00,[],None
123,https://github.com/waelmarwan7/PIC_PROJECT_CA.git,2024-01-07 18:44:10+00:00,,0,waelmarwan7/PIC_PROJECT_CA,740178230,Verilog,PIC_PROJECT_CA,668,0,2024-01-07 18:44:43+00:00,[],None
124,https://github.com/mohamed1yousef/Verilog-project-add-3-numbers-each-one-4bit.git,2024-01-07 20:35:19+00:00,,0,mohamed1yousef/Verilog-project-add-3-numbers-each-one-4bit,740206994,Verilog,Verilog-project-add-3-numbers-each-one-4bit,173,0,2024-01-07 20:48:00+00:00,[],None
125,https://github.com/Retr0r0cket/OVERTURE.git,2024-01-05 01:18:12+00:00,My first computer architecture from Turing Complete.,0,Retr0r0cket/OVERTURE,739187998,Verilog,OVERTURE,25,0,2024-01-05 01:49:31+00:00,[],https://api.github.com/licenses/unlicense
126,https://github.com/ptchan/Integrated-Circuit-Design-Project3.git,2024-01-09 03:00:05+00:00,,0,ptchan/Integrated-Circuit-Design-Project3,740770474,Verilog,Integrated-Circuit-Design-Project3,1869,0,2024-01-09 03:43:49+00:00,[],None
127,https://github.com/haibao0920/NCNU-project-.git,2024-01-09 05:01:34+00:00,,0,haibao0920/NCNU-project-,740800428,Verilog,NCNU-project-,20423,0,2024-01-09 19:09:34+00:00,[],None
128,https://github.com/Jonathan684/caravel.git,2024-01-09 21:34:24+00:00,,0,Jonathan684/caravel,741181444,Verilog,caravel,11927,0,2024-01-09 21:35:11+00:00,[],https://api.github.com/licenses/apache-2.0
129,https://github.com/octavius41/Digital-System-Design-Laboratory-in-Verilog.git,2024-01-11 11:40:18+00:00,,0,octavius41/Digital-System-Design-Laboratory-in-Verilog,741920367,Verilog,Digital-System-Design-Laboratory-in-Verilog,3,0,2024-01-11 11:40:41+00:00,[],None
130,https://github.com/tumax0512/NYCU-CO.git,2024-01-11 15:11:01+00:00,,0,tumax0512/NYCU-CO,742006516,Verilog,NYCU-CO,108,0,2024-01-11 15:12:55+00:00,[],None
131,https://github.com/MeganTsou/Computer-Architecture-Final-Project-CPU.git,2024-01-11 15:50:08+00:00,,0,MeganTsou/Computer-Architecture-Final-Project-CPU,742023038,Verilog,Computer-Architecture-Final-Project-CPU,2195,0,2024-01-11 15:54:53+00:00,[],None
132,https://github.com/clwe/vscode-verilog-workflow.git,2024-01-10 18:55:01+00:00,vscode template to run and simulate verilog code,0,clwe/vscode-verilog-workflow,741614544,Verilog,vscode-verilog-workflow,8,0,2024-01-10 18:56:56+00:00,[],None
133,https://github.com/predrag-curcic-bitsolver/bitsolver.git,2024-01-11 22:44:16+00:00,,0,predrag-curcic-bitsolver/bitsolver,742171931,Verilog,bitsolver,5,0,2024-01-11 22:54:14+00:00,[],None
134,https://github.com/Aneesh-VS/ALU.git,2024-01-12 06:38:54+00:00,,0,Aneesh-VS/ALU,742291809,Verilog,ALU,1,0,2024-01-12 06:39:45+00:00,[],None
135,https://github.com/jagadishb12/Risc6pipeline-processor.git,2024-01-13 08:59:28+00:00,,0,jagadishb12/Risc6pipeline-processor,742751718,Verilog,Risc6pipeline-processor,2,0,2024-01-13 09:00:13+00:00,[],None
136,https://github.com/wyping314/FPGA_FinalProject.git,2024-01-06 17:43:04+00:00,,0,wyping314/FPGA_FinalProject,739838463,Verilog,FPGA_FinalProject,10,0,2024-01-06 18:28:28+00:00,[],None
137,https://github.com/Hiro-Alter/Neural_Network.git,2024-01-12 19:34:52+00:00,Implementaci√≥n de una Red Neuronal tipo perceptr√≥n en el procesador Nios II,0,Hiro-Alter/Neural_Network,742575764,Verilog,Neural_Network,29787,0,2024-01-12 19:46:48+00:00,[],https://api.github.com/licenses/mit
138,https://github.com/Mingtse-Ma/MWCPU.git,2024-01-07 04:02:55+00:00,A Practice Project wirting by MingtseMa and InfiWang,0,Mingtse-Ma/MWCPU,739956433,Verilog,MWCPU,151235,0,2024-01-12 15:30:20+00:00,[],None
139,https://github.com/BRIANMMARI10/Princeton-University-Computer-PUnC-.git,2024-01-13 05:24:56+00:00,,0,BRIANMMARI10/Princeton-University-Computer-PUnC-,742701766,Verilog,Princeton-University-Computer-PUnC-,2143,0,2024-01-13 19:36:14+00:00,[],None
140,https://github.com/xchinmaydh/Physical-Design-of-Approximate-Multiplier.git,2024-01-14 14:11:35+00:00,An OpenROAD project,0,xchinmaydh/Physical-Design-of-Approximate-Multiplier,743159007,Verilog,Physical-Design-of-Approximate-Multiplier,1966,0,2024-01-14 14:23:30+00:00,[],None
141,https://github.com/mkkkkkkkqw/8.git,2024-01-14 19:53:11+00:00,,0,mkkkkkkkqw/8,743259164,Verilog,8,1229,0,2024-01-14 19:54:13+00:00,[],None
142,https://github.com/Sriram7720/vlsi_lab.git,2024-01-16 14:25:55+00:00,,0,Sriram7720/vlsi_lab,744046483,Verilog,vlsi_lab,22,0,2024-01-16 14:27:16+00:00,[],None
143,https://github.com/pranavanantharam/TAMU-ECEN651.git,2024-01-17 23:03:15+00:00,ECEN 651 Lab Assignments ( Microprogrammed Control of Digital Systems ),0,pranavanantharam/TAMU-ECEN651,744741368,Verilog,TAMU-ECEN651,6127,0,2024-01-17 23:26:56+00:00,[],None
144,https://github.com/KumarPujala/GCD.git,2024-01-19 09:37:28+00:00,,0,KumarPujala/GCD,745415587,Verilog,GCD,11,0,2024-01-19 09:38:34+00:00,[],None
145,https://github.com/rishabh4749/Lemmings_Game1.git,2024-01-18 13:40:32+00:00,,0,rishabh4749/Lemmings_Game1,745021663,Verilog,Lemmings_Game1,1,0,2024-01-18 13:42:22+00:00,[],None
146,https://github.com/NedimDzelilovic/Waste-sorting-using-sensors-on-FPGA-Cyclone-IV.git,2024-01-19 15:27:30+00:00,,0,NedimDzelilovic/Waste-sorting-using-sensors-on-FPGA-Cyclone-IV,745551277,Verilog,Waste-sorting-using-sensors-on-FPGA-Cyclone-IV,7,0,2024-01-19 15:28:42+00:00,[],None
147,https://github.com/HoangTu910/Verilog.git,2024-01-20 10:04:24+00:00,,0,HoangTu910/Verilog,745842126,Verilog,Verilog,4,0,2024-01-20 10:17:21+00:00,[],None
148,https://github.com/NedimDzelilovic/Bottle-filling-line-using-FPGA-and-Raspberry-Pi.git,2024-01-20 12:54:43+00:00,,0,NedimDzelilovic/Bottle-filling-line-using-FPGA-and-Raspberry-Pi,745886021,Verilog,Bottle-filling-line-using-FPGA-and-Raspberry-Pi,11097,0,2024-01-20 12:56:43+00:00,[],None
149,https://github.com/SabaEmamjomeh/8-bit-cpu.git,2024-01-21 20:19:21+00:00,An 8-bit CPU written in Verilog,0,SabaEmamjomeh/8-bit-cpu,746358824,Verilog,8-bit-cpu,7,0,2024-01-21 20:27:04+00:00,[],None
150,https://github.com/omarzalahh/Automatic-Garage-Door-Controller-.git,2024-01-21 12:38:45+00:00,,0,omarzalahh/Automatic-Garage-Door-Controller-,746220462,Verilog,Automatic-Garage-Door-Controller-,5,0,2024-01-21 12:39:02+00:00,[],None
151,https://github.com/mambahuang/ZedBoard_Lab.git,2024-01-16 14:18:23+00:00,,0,mambahuang/ZedBoard_Lab,744042542,Verilog,ZedBoard_Lab,2252,0,2024-01-16 14:27:36+00:00,[],None
152,https://github.com/IonutBirjovanu/RISC-V-Processor-Implementation.git,2024-01-24 14:03:22+00:00,A 5-stage pipelined RISC-V Processor implemented in Verilog,0,IonutBirjovanu/RISC-V-Processor-Implementation,747718880,Verilog,RISC-V-Processor-Implementation,26,0,2024-01-24 22:21:13+00:00,[],None
153,https://github.com/xmy01/scan-control.git,2024-01-11 15:34:22+00:00,,0,xmy01/scan-control,742016339,Verilog,scan-control,14,0,2024-01-11 16:36:04+00:00,[],None
154,https://github.com/srikala-reddi/verilog.git,2024-01-08 09:41:58+00:00,,0,srikala-reddi/verilog,740410931,Verilog,verilog,4,0,2024-03-07 09:29:05+00:00,[],None
155,https://github.com/Vmykfmp/NYCU_CAD_2023F.git,2024-01-24 07:44:36+00:00,,0,Vmykfmp/NYCU_CAD_2023F,747570210,Verilog,NYCU_CAD_2023F,10803,0,2024-03-11 06:24:48+00:00,[],https://api.github.com/licenses/apache-2.0
156,https://github.com/wengloon/FPGA_Verilog.git,2024-01-16 13:11:56+00:00,Create a digital clock using verilog in DE10-Lite Board,0,wengloon/FPGA_Verilog,744013232,Verilog,FPGA_Verilog,1505,0,2024-02-17 03:29:29+00:00,[],None
157,https://github.com/ManjuLanjewar/vsd-hdp.git,2024-01-20 05:08:13+00:00,,0,ManjuLanjewar/vsd-hdp,745773269,Verilog,vsd-hdp,32791,0,2024-04-05 04:57:58+00:00,[],None
158,https://github.com/matixmaj100/FPGA-Verilog-.git,2024-01-25 17:25:46+00:00,,0,matixmaj100/FPGA-Verilog-,748297995,Verilog,FPGA-Verilog-,7,0,2024-01-25 17:37:34+00:00,[],None
159,https://github.com/ucrdrk/Lab02-ALU.git,2024-01-25 22:25:38+00:00,,0,ucrdrk/Lab02-ALU,748403636,Verilog,Lab02-ALU,12349,0,2024-01-25 22:25:46+00:00,[],None
160,https://github.com/Cengizhan18/caravel_f.git,2024-01-25 10:09:52+00:00,,0,Cengizhan18/caravel_f,748118860,Verilog,caravel_f,11927,0,2024-01-25 10:10:34+00:00,[],https://api.github.com/licenses/apache-2.0
161,https://github.com/Miladbaf/CS303-Codes.git,2024-01-25 09:28:29+00:00,This repository contains codes developed for CS303 - Logic and Digital System Design course Fall 2023 at Sabanci University.,0,Miladbaf/CS303-Codes,748102648,Verilog,CS303-Codes,42,0,2024-01-25 09:31:54+00:00,[],https://api.github.com/licenses/mit
162,https://github.com/amr-elberry/Sequence-detector-using-FSM-finite-state-machine.git,2024-01-10 04:52:37+00:00,,0,amr-elberry/Sequence-detector-using-FSM-finite-state-machine,741290403,Verilog,Sequence-detector-using-FSM-finite-state-machine,3,0,2024-01-30 19:27:17+00:00,[],None
163,https://github.com/RESMIRNAIR/FULL_SUBTRACTOR.git,2024-01-22 08:38:23+00:00,,55,RESMIRNAIR/FULL_SUBTRACTOR,746552995,Verilog,FULL_SUBTRACTOR,8,0,2024-01-22 08:50:18+00:00,[],None
164,https://github.com/hugodiasg/clock_divider.git,2024-01-16 20:13:33+00:00,Clock divider to reduce the clock frequency by setting a divider. This divider will be multiplied by a constant and this result will divide the clock frequency.,0,hugodiasg/clock_divider,744198343,Verilog,clock_divider,11,0,2024-01-16 20:18:05+00:00,[],None
165,https://github.com/seyyedsinangh/Logic_Circuit_Project.git,2024-01-24 08:58:59+00:00,,1,seyyedsinangh/Logic_Circuit_Project,747596999,Verilog,Logic_Circuit_Project,897,0,2024-02-03 17:54:24+00:00,[],None
166,https://github.com/DuRuofu/HDLBits_Practies.git,2024-01-05 01:20:36+00:00,Learning  Verilog  in HDLBits website ,0,DuRuofu/HDLBits_Practies,739188548,Verilog,HDLBits_Practies,4,0,2024-01-08 14:20:17+00:00,[],None
167,https://github.com/lakpahana/32bit_RISC_Processor.git,2024-01-18 08:40:07+00:00,,1,lakpahana/32bit_RISC_Processor,744902999,Verilog,32bit_RISC_Processor,9,0,2024-02-18 16:34:24+00:00,[],None
168,https://github.com/FlavioRobertoTavares/InfraH.git,2024-01-12 23:32:45+00:00,Projeto de Infrag-Hardware,0,FlavioRobertoTavares/InfraH,742637341,Verilog,InfraH,104,0,2024-02-12 22:57:17+00:00,[],None
169,https://github.com/Thomas180105/RISCV-CPU.git,2024-01-16 04:54:03+00:00,,0,Thomas180105/RISCV-CPU,743834393,Verilog,RISCV-CPU,219,0,2024-02-20 07:11:10+00:00,[],None
170,https://github.com/moisesibanez17/Procesador_Verilog.git,2024-01-09 02:07:39+00:00,,0,moisesibanez17/Procesador_Verilog,740757088,Verilog,Procesador_Verilog,30,0,2024-01-09 02:09:43+00:00,[],None
171,https://github.com/pocper/112_SOC_final_project.git,2024-01-07 14:15:04+00:00,,0,pocper/112_SOC_final_project,740096257,Verilog,112_SOC_final_project,15099,0,2024-01-07 14:18:51+00:00,[],None
172,https://github.com/ahan10/EECS-3201-Final-Project.git,2024-01-07 19:18:53+00:00,,0,ahan10/EECS-3201-Final-Project,740187894,Verilog,EECS-3201-Final-Project,145,0,2024-01-07 19:20:43+00:00,[],https://api.github.com/licenses/gpl-3.0
173,https://github.com/SharathArvapally/Sequence_detector.git,2024-01-14 04:26:53+00:00,,0,SharathArvapally/Sequence_detector,743023398,Verilog,Sequence_detector,3,0,2024-01-14 04:28:50+00:00,[],None
174,https://github.com/woni1213/KAERI-TRBDS100.git,2024-01-10 09:01:14+00:00,ÌëúÏ†ÅÏã§ Îπî ÏßÑÎã® Ï†úÏñ¥ÏãúÏä§ÌÖú,0,woni1213/KAERI-TRBDS100,741371749,Verilog,KAERI-TRBDS100,31,0,2024-01-10 09:02:05+00:00,[],None
175,https://github.com/adamrt27/ECE241.git,2024-01-10 17:25:02+00:00,Labs from ECE241 (Digital Systems).,0,adamrt27/ECE241,741578207,Verilog,ECE241,32,0,2024-01-10 17:30:46+00:00,[],None
176,https://github.com/YousifEsmail/RISC-V.git,2024-01-10 21:45:54+00:00,This Repo Contains Digital Implementation of RISC-V Processor with some Advanced Computer Architecture Feature's   ,0,YousifEsmail/RISC-V,741671089,Verilog,RISC-V,25,0,2024-01-10 21:51:19+00:00,[],None
177,https://github.com/andrewisawesomer/ECE25.git,2024-01-10 18:57:53+00:00,,0,andrewisawesomer/ECE25,741615695,Verilog,ECE25,3,0,2024-01-10 19:02:39+00:00,[],None
178,https://github.com/avdssrk/Restoring_divider.git,2024-01-12 05:59:49+00:00,Restoring Divider architecture implementation in Verilog,0,avdssrk/Restoring_divider,742279814,Verilog,Restoring_divider,148,0,2024-01-12 06:01:59+00:00,[],None
179,https://github.com/clanza21/VGA_TypingGame.git,2024-01-11 21:26:48+00:00,,0,clanza21/VGA_TypingGame,742149105,Verilog,VGA_TypingGame,1759,0,2024-01-11 21:27:08+00:00,[],None
180,https://github.com/Trirosmos/adequate-risc.git,2024-01-11 20:04:47+00:00,A RISC V RV32I implementation.,0,Trirosmos/adequate-risc,742122569,Verilog,adequate-risc,10,0,2024-01-11 20:05:27+00:00,[],None
181,https://github.com/N4g3stic/Synchronous-FIFO.git,2024-01-11 15:07:55+00:00,Synchronous FIFO with Testbench,0,N4g3stic/Synchronous-FIFO,742005245,Verilog,Synchronous-FIFO,1,0,2024-01-11 15:09:08+00:00,[],None
182,https://github.com/BPang724/Final-Project.git,2024-01-11 15:25:18+00:00,,0,BPang724/Final-Project,742012631,Verilog,Final-Project,7,0,2024-01-11 15:49:00+00:00,[],None
183,https://github.com/thhongee/SoC_fINAL.git,2024-01-17 04:02:29+00:00,,0,thhongee/SoC_fINAL,744323765,Verilog,SoC_fINAL,535,0,2024-01-17 04:09:36+00:00,[],None
184,https://github.com/tangleiSA22219069/falcon.git,2024-01-19 11:22:41+00:00,an i2c slave component,0,tangleiSA22219069/falcon,745455538,Verilog,falcon,32,0,2024-01-19 11:37:02+00:00,[],None
185,https://github.com/davidsiaw/cpudev.git,2024-01-20 09:09:42+00:00,,0,davidsiaw/cpudev,745828322,Verilog,cpudev,27,0,2024-01-20 09:10:08+00:00,[],None
186,https://github.com/RithanyaN/HDLBits-Solution.git,2024-01-18 15:12:20+00:00,,0,RithanyaN/HDLBits-Solution,745061870,Verilog,HDLBits-Solution,35,0,2024-01-18 15:20:37+00:00,[],None
187,https://github.com/sidd2423/Multifuctional-Calculator.git,2024-01-20 22:35:13+00:00,,0,sidd2423/Multifuctional-Calculator,746045216,Verilog,Multifuctional-Calculator,12,0,2024-01-20 22:36:44+00:00,[],None
188,https://github.com/thahail/RF-Transceiver.git,2024-01-06 16:56:52+00:00,,0,thahail/RF-Transceiver,739825268,Verilog,RF-Transceiver,11927,0,2024-01-06 17:01:43+00:00,[],https://api.github.com/licenses/apache-2.0
189,https://github.com/Justin-Henrotte/TFE.git,2024-01-08 17:15:12+00:00,,0,Justin-Henrotte/TFE,740600539,Verilog,TFE,3144,0,2024-01-08 17:19:41+00:00,[],None
190,https://github.com/Smruti-2001/Design-and-verify-UART-master-and-slave.git,2024-01-09 06:44:41+00:00,,0,Smruti-2001/Design-and-verify-UART-master-and-slave,740831412,Verilog,Design-and-verify-UART-master-and-slave,106,0,2024-01-09 06:47:09+00:00,[],None
191,https://github.com/BellaYanWenqing/Tetris.git,2024-01-09 03:09:56+00:00,verilog code for Tetris,0,BellaYanWenqing/Tetris,740772908,Verilog,Tetris,7527,0,2024-01-09 03:14:20+00:00,[],None
192,https://github.com/VishalPV2004/MIPS32-RISC-V-Pipelined.git,2024-01-20 13:28:19+00:00,"Explore a pipelined processor for MIPS32 RISC-V architecture. Efficiently execute instructions through key stages, each contributing to seamless operation. Embrace the simplicity and power of reduced instruction set computing (RISC) with a focus on performance. üöÄ",0,VishalPV2004/MIPS32-RISC-V-Pipelined,745895147,Verilog,MIPS32-RISC-V-Pipelined,8,0,2024-01-20 14:08:39+00:00,[],None
193,https://github.com/DackJempsey/Simon32_64_ASIC.git,2024-01-21 19:43:39+00:00,,0,DackJempsey/Simon32_64_ASIC,746349162,Verilog,Simon32_64_ASIC,5130,0,2024-01-22 18:35:19+00:00,[],None
194,https://github.com/DouglasWWolf/nexys_tb_template.git,2024-01-23 00:40:15+00:00,Testbed template for Nexys A7,0,DouglasWWolf/nexys_tb_template,746949044,Verilog,nexys_tb_template,171,0,2024-01-23 00:40:55+00:00,[],None
195,https://github.com/mj1069/dual-mode-puf.git,2024-01-23 12:55:49+00:00,Dual Mode - Physically unclonable function,0,mj1069/dual-mode-puf,747189716,Verilog,dual-mode-puf,22,0,2024-01-23 12:57:45+00:00,[],None
196,https://github.com/urish/tt06-simon-game.git,2024-01-23 08:51:22+00:00,Simon Says game submission for TT06,0,urish/tt06-simon-game,747092681,Verilog,tt06-simon-game,450,0,2024-01-23 09:06:00+00:00,[],https://api.github.com/licenses/apache-2.0
197,https://github.com/steezyneo/vhdl.git,2024-01-23 15:39:24+00:00,,0,steezyneo/vhdl,747264221,Verilog,vhdl,9,0,2024-01-23 15:47:00+00:00,[],None
198,https://github.com/DouglasWWolf/nexys_keyboard.git,2024-01-24 22:18:46+00:00,Demo ps2_keyboard module,0,DouglasWWolf/nexys_keyboard,747915014,Verilog,nexys_keyboard,111,0,2024-01-24 22:21:21+00:00,[],None
199,https://github.com/BLAKBLAD/branchprediction.git,2024-01-07 11:38:30+00:00,,0,BLAKBLAD/branchprediction,740052843,Verilog,branchprediction,5,0,2024-01-07 11:42:01+00:00,[],None
200,https://github.com/aloretocornidez/574-computer-aided-logic-design.git,2024-01-11 04:31:02+00:00,,0,aloretocornidez/574-computer-aided-logic-design,741770557,Verilog,574-computer-aided-logic-design,310,0,2024-01-11 19:40:20+00:00,[],None
201,https://github.com/aulonalivoreka/AK_CPU16bit.git,2024-01-12 00:52:59+00:00,,0,aulonalivoreka/AK_CPU16bit,742203092,Verilog,AK_CPU16bit,1267,0,2024-03-27 10:06:36+00:00,[],None
202,https://github.com/Jiawey1227/HDLBits_answer.git,2024-01-09 00:00:36+00:00,,0,Jiawey1227/HDLBits_answer,740727464,Verilog,HDLBits_answer,36,0,2024-04-05 18:33:29+00:00,[],None
203,https://github.com/mfkiwl/SuperScalar_RISCV.git,2024-01-11 21:29:26+00:00,,0,mfkiwl/SuperScalar_RISCV,742149943,Verilog,SuperScalar_RISCV,265,0,2024-01-30 03:20:16+00:00,[],None
204,https://github.com/shreyashi98/i2c_master.git,2024-01-23 08:41:38+00:00,,0,shreyashi98/i2c_master,747088831,Verilog,i2c_master,168,0,2024-04-11 01:32:53+00:00,[],None
205,https://github.com/kevin861222/SOC_Final_Proj.git,2024-01-07 06:45:30+00:00,soc lab final project ,0,kevin861222/SOC_Final_Proj,739986821,Verilog,SOC_Final_Proj,7,0,2024-01-07 06:47:22+00:00,[],None
206,https://github.com/del10208102/del.git,2024-01-06 13:13:36+00:00,,0,del10208102/del,739760023,Verilog,del,15,0,2024-01-06 13:14:34+00:00,[],None
207,https://github.com/quyenpro123/fifo_verilog.git,2024-01-08 18:35:57+00:00,design of fifo buffer using verilog,0,quyenpro123/fifo_verilog,740632052,Verilog,fifo_verilog,4,0,2024-01-09 03:17:36+00:00,[],None
208,https://github.com/Jonathan684/8-bit-cpu.git,2024-01-09 14:07:57+00:00,Proyecto Integrador,0,Jonathan684/8-bit-cpu,741007764,Verilog,8-bit-cpu,11927,0,2024-01-09 14:08:37+00:00,[],https://api.github.com/licenses/apache-2.0
209,https://github.com/zerosignal0101/Mores_Code_Verilog.git,2024-01-10 14:14:30+00:00,,0,zerosignal0101/Mores_Code_Verilog,741496056,Verilog,Mores_Code_Verilog,23,0,2024-01-10 14:22:05+00:00,[],https://api.github.com/licenses/gpl-3.0
210,https://github.com/Rahul-Cheruku/N-Bit-Ripple-Carry-Adder.git,2024-01-09 16:01:30+00:00,,0,Rahul-Cheruku/N-Bit-Ripple-Carry-Adder,741057401,Verilog,N-Bit-Ripple-Carry-Adder,1,0,2024-01-09 16:02:43+00:00,[],None
211,https://github.com/kelvin0207/RISC-V.git,2024-01-11 08:07:51+00:00,A implement of 5-stage RV32I processsor that support M/S/U mode and virtual memory access.,0,kelvin0207/RISC-V,741838258,Verilog,RISC-V,1974,0,2024-01-11 08:13:31+00:00,[],https://api.github.com/licenses/gpl-3.0
212,https://github.com/xunying123/nm.git,2024-01-10 20:43:09+00:00,,0,xunying123/nm,741652229,Verilog,nm,366,0,2024-01-11 11:13:29+00:00,[],None
213,https://github.com/TobiNguyen21/SOC_LAB_PROJECT.git,2024-01-09 09:55:28+00:00,Implement UART on the FPGA DE10 Standard,0,TobiNguyen21/SOC_LAB_PROJECT,740901733,Verilog,SOC_LAB_PROJECT,26308,0,2024-01-09 09:59:24+00:00,[],None
214,https://github.com/MhkaPR/chanceLooper.git,2024-01-11 16:40:24+00:00,,0,MhkaPR/chanceLooper,742043846,Verilog,chanceLooper,52,0,2024-01-11 16:49:07+00:00,[],None
215,https://github.com/martinowiczzz/uart-rxtx.git,2024-01-11 15:03:21+00:00,RTL implementation of UART RX and TX using Verilog,0,martinowiczzz/uart-rxtx,742003238,Verilog,uart-rxtx,6,0,2024-01-12 07:06:00+00:00,[],https://api.github.com/licenses/mit
216,https://github.com/Sushovanb22/Synchronous-FIFO.git,2024-01-12 18:03:23+00:00,,0,Sushovanb22/Synchronous-FIFO,742544190,Verilog,Synchronous-FIFO,2,0,2024-01-12 18:05:52+00:00,[],None
217,https://github.com/josedelarosados/ESCA_8bit.git,2024-01-12 21:09:20+00:00,,0,josedelarosados/ESCA_8bit,742604136,Verilog,ESCA_8bit,120937,0,2024-01-12 21:10:01+00:00,[],https://api.github.com/licenses/apache-2.0
218,https://github.com/faithfullk/Rover-5-.git,2024-01-12 23:18:14+00:00,,0,faithfullk/Rover-5-,742634420,Verilog,Rover-5-,16,0,2024-01-13 02:04:56+00:00,[],None
219,https://github.com/rishabh4749/3Input_LUT.git,2024-01-13 17:01:28+00:00,,0,rishabh4749/3Input_LUT,742886260,Verilog,3Input_LUT,1,0,2024-01-13 17:02:27+00:00,[],None
220,https://github.com/WilsNTHU/Paper-Tape-Music-Player.git,2024-01-13 13:17:28+00:00,,0,WilsNTHU/Paper-Tape-Music-Player,742819701,Verilog,Paper-Tape-Music-Player,839,0,2024-01-14 14:32:04+00:00,[],https://api.github.com/licenses/mit
221,https://github.com/enrique-carbonel/16_bit_risc_processor.git,2024-01-16 04:05:25+00:00,"Verliog code implementing a 16-bit RISC processor to execute instructions in a streamlined manner, employing a simplified instruction set to enhance performance. This project was made for my Introduction to VLSI Design class.",0,enrique-carbonel/16_bit_risc_processor,743822566,Verilog,16_bit_risc_processor,90,0,2024-01-16 04:14:07+00:00,[],None
222,https://github.com/dpks2003/my_ulx3s_repo.git,2024-01-15 15:03:47+00:00,This repository contains all of my project implemented on ulx3s-12f FPGA board ,0,dpks2003/my_ulx3s_repo,743591378,Verilog,my_ulx3s_repo,4,0,2024-01-15 15:06:03+00:00,[],None
223,https://github.com/YnuGuoLab/Approx_Mul_FPGA.git,2024-01-09 11:35:21+00:00,,0,YnuGuoLab/Approx_Mul_FPGA,740939760,Verilog,Approx_Mul_FPGA,26,0,2024-01-09 11:57:01+00:00,[],None
224,https://github.com/rishabh4749/4State_1Input_Simple_Moore.git,2024-01-18 11:00:04+00:00,,0,rishabh4749/4State_1Input_Simple_Moore,744959054,Verilog,4State_1Input_Simple_Moore,1,0,2024-01-18 11:00:56+00:00,[],None
225,https://github.com/Sheng08/SoC-Lab-Final.git,2024-01-07 19:17:35+00:00,,0,Sheng08/SoC-Lab-Final,740187532,Verilog,SoC-Lab-Final,58579,0,2024-01-18 13:33:39+00:00,[],None
226,https://github.com/rishabh4749/Lemmings_Goes_AAAAH.git,2024-01-18 14:39:58+00:00,,0,rishabh4749/Lemmings_Goes_AAAAH,745047486,Verilog,Lemmings_Goes_AAAAH,1,0,2024-01-18 14:41:14+00:00,[],None
227,https://github.com/sdakul19/Synchronous-Serial-Port.git,2024-01-17 19:46:05+00:00,A synchronous serial port that performs parallel to serial conversion to a peripheral and serial to parallel conversion for incoming data,0,sdakul19/Synchronous-Serial-Port,744681353,Verilog,Synchronous-Serial-Port,21,0,2024-01-17 19:46:49+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/faezekeshmiri/-Mips.git,2024-01-20 15:11:33+00:00,,0,faezekeshmiri/-Mips,745925603,Verilog,-Mips,8,0,2024-01-20 15:26:49+00:00,[],None
229,https://github.com/Aditikushwah/behavioral-examples.git,2024-01-11 18:18:16+00:00,some of the behavioral verilog code,0,Aditikushwah/behavioral-examples,742083361,Verilog,behavioral-examples,4,0,2024-01-19 17:32:40+00:00,[],None
230,https://github.com/nastaran-nekounam/MIPS.git,2024-01-19 19:56:50+00:00,Design and model a MIPS processor using Multi-cycle architecture with Verilog in ModelSim.,0,nastaran-nekounam/MIPS,745653445,Verilog,MIPS,13,0,2024-01-19 20:07:06+00:00,[],None
231,https://github.com/rishabh4749/DualEdge_TriggeredFF.git,2024-01-20 13:52:08+00:00,,0,rishabh4749/DualEdge_TriggeredFF,745901780,Verilog,DualEdge_TriggeredFF,1,0,2024-01-20 13:52:50+00:00,[],None
232,https://github.com/omarzalahh/DATA_Synchronization.git,2024-01-21 12:43:44+00:00,,0,omarzalahh/DATA_Synchronization,746221794,Verilog,DATA_Synchronization,3,0,2024-01-21 12:44:13+00:00,[],None
233,https://github.com/AmirhosseinKoochakian2003/CE223-DigitalSystemsDesign-project.git,2024-01-23 14:34:18+00:00,A repository for Digital Systems Design course project,0,AmirhosseinKoochakian2003/CE223-DigitalSystemsDesign-project,747233702,Verilog,CE223-DigitalSystemsDesign-project,1799,0,2024-01-23 18:24:19+00:00,[],None
234,https://github.com/edwardhumi/FootballPGA.git,2024-01-22 12:57:38+00:00,Football Game on FPGA!,0,edwardhumi/FootballPGA,746655766,Verilog,FootballPGA,169,0,2024-01-22 13:01:49+00:00,[],None
235,https://github.com/chetanyed/PROjects.git,2024-01-16 14:22:53+00:00,,0,chetanyed/PROjects,744044894,Verilog,PROjects,14,0,2024-01-24 16:26:07+00:00,[],None
236,https://github.com/ErfanXH/Multiplier.git,2024-01-17 10:51:15+00:00,Designing 4-Bit Multiplier,0,ErfanXH/Multiplier,744461244,Verilog,Multiplier,9,0,2024-01-21 15:17:23+00:00,[],None
237,https://github.com/avdssrk/Square-root-in-Verilog.git,2024-01-17 11:37:23+00:00,,0,avdssrk/Square-root-in-Verilog,744479022,Verilog,Square-root-in-Verilog,45,0,2024-01-17 11:39:01+00:00,[],None
238,https://github.com/tarobuns/UCR-CS161L-Lab01-ClocksAndTestBenches.git,2024-01-25 22:52:24+00:00,,0,tarobuns/UCR-CS161L-Lab01-ClocksAndTestBenches,748410677,Verilog,UCR-CS161L-Lab01-ClocksAndTestBenches,12196,0,2024-01-25 22:52:31+00:00,[],None
239,https://github.com/Hariharan112/Comp-Arch-Lab.git,2024-01-23 08:18:16+00:00,,0,Hariharan112/Comp-Arch-Lab,747079954,Verilog,Comp-Arch-Lab,4,0,2024-01-27 14:13:16+00:00,[],None
240,https://github.com/kagandikmen/Single-Cycle-RISCV-CPU.git,2024-01-17 14:54:32+00:00,Single-cycle-CPU based on RISC-V ISA (RV32I),0,kagandikmen/Single-Cycle-RISCV-CPU,744561806,Verilog,Single-Cycle-RISCV-CPU,49,0,2024-01-20 20:46:46+00:00,[],https://api.github.com/licenses/mit
241,https://github.com/johnymeng/241project.git,2024-01-18 06:39:10+00:00,,0,johnymeng/241project,744860509,Verilog,241project,99133,0,2024-01-18 06:43:31+00:00,[],None
242,https://github.com/LTKNgan/RV32IM.git,2024-01-18 01:05:33+00:00,,0,LTKNgan/RV32IM,744771247,Verilog,RV32IM,14,0,2024-01-18 01:07:55+00:00,[],None
243,https://github.com/Little0witch/5_Sem.git,2024-01-13 11:30:37+00:00,,0,Little0witch/5_Sem,742790549,Verilog,5_Sem,251157,0,2024-01-15 15:40:12+00:00,[],None
244,https://github.com/Unlimitosu/HDLBits.git,2024-01-22 06:51:35+00:00,,0,Unlimitosu/HDLBits,746516838,Verilog,HDLBits,8,0,2024-01-22 06:52:55+00:00,[],None
245,https://github.com/H0risans/FPGA-Edge-detection-module-based-on-sobel-operator.git,2024-01-15 09:02:29+00:00,"This simple module is implemented by Verilog,so it has good portability.",0,H0risans/FPGA-Edge-detection-module-based-on-sobel-operator,743447944,Verilog,FPGA-Edge-detection-module-based-on-sobel-operator,6,0,2024-02-01 07:31:40+00:00,[],None
246,https://github.com/MahmoudMohamed9988/Debouncing_Circuit.git,2024-01-21 21:59:26+00:00,,0,MahmoudMohamed9988/Debouncing_Circuit,746383443,Verilog,Debouncing_Circuit,9,0,2024-02-06 15:46:29+00:00,[],None
247,https://github.com/ArjunSasidaran/Four-Input-Combination-Lock.git,2024-01-18 23:10:18+00:00,,0,ArjunSasidaran/Four-Input-Combination-Lock,745241955,Verilog,Four-Input-Combination-Lock,2,0,2024-02-06 15:43:50+00:00,[],None
248,https://github.com/develone/verilator-tests.git,2024-01-13 18:12:44+00:00,starting with make_hello_c,0,develone/verilator-tests,742906688,Verilog,verilator-tests,2220,0,2024-01-13 18:25:11+00:00,[],None
249,https://github.com/aurora324/SUSTECH-CS207-FINAL-PROJECT-Digital-Logic-Yifan.git,2024-01-07 11:15:10+00:00,,0,aurora324/SUSTECH-CS207-FINAL-PROJECT-Digital-Logic-Yifan,740047397,Verilog,SUSTECH-CS207-FINAL-PROJECT-Digital-Logic-Yifan,26,0,2024-02-29 11:35:36+00:00,[],None
250,https://github.com/iversonshao/HDLBits.git,2024-01-24 13:31:55+00:00,,0,iversonshao/HDLBits,747705113,Verilog,HDLBits,192,0,2024-01-24 14:01:48+00:00,[],None
251,https://github.com/JYan-YaJ/Stopwatcht_FPGA.git,2024-01-23 09:00:32+00:00,,0,JYan-YaJ/Stopwatcht_FPGA,747096139,Verilog,Stopwatcht_FPGA,16,0,2024-03-08 07:34:41+00:00,[],None
252,https://github.com/canyu0/cs_lab5.git,2024-01-08 10:33:57+00:00,lab5 of xjtu Computer Organization,0,canyu0/cs_lab5,740431513,Verilog,cs_lab5,161,0,2024-03-10 06:42:44+00:00,[],None
253,https://github.com/whensungoesdown/soc2.git,2024-01-20 11:03:33+00:00,,0,whensungoesdown/soc2,745856917,Verilog,soc2,153,0,2024-02-06 02:28:36+00:00,[],None
254,https://github.com/CYx-HHH/verilogbase.git,2024-01-25 17:00:48+00:00,,0,CYx-HHH/verilogbase,748287685,Verilog,verilogbase,260,0,2024-01-25 17:12:41+00:00,[],None
255,https://github.com/NukasaniVignatha/G16_VLSI.git,2024-01-09 17:58:16+00:00,,15,NukasaniVignatha/G16_VLSI,741107876,Verilog,G16_VLSI,11516,0,2024-02-20 15:37:26+00:00,[],None
256,https://github.com/matheus-guidoni/Multiplicador8Bits.git,2024-01-06 11:03:39+00:00,,0,matheus-guidoni/Multiplicador8Bits,739726085,Verilog,Multiplicador8Bits,4,0,2024-01-06 11:03:46+00:00,[],None
257,https://github.com/Hrushi-0606/Verilog_Projects.git,2024-01-08 16:30:08+00:00,,0,Hrushi-0606/Verilog_Projects,740581891,Verilog,Verilog_Projects,17,0,2024-01-08 16:42:42+00:00,[],None
258,https://github.com/jeffdi/sony_demo.git,2024-01-09 06:55:51+00:00,,0,jeffdi/sony_demo,740835219,Verilog,sony_demo,11927,0,2024-01-09 06:56:32+00:00,[],https://api.github.com/licenses/apache-2.0
259,https://github.com/Yourmungand/ToVerilog.git,2024-01-09 12:45:08+00:00,,0,Yourmungand/ToVerilog,740966742,Verilog,ToVerilog,2107,0,2024-01-09 12:48:16+00:00,[],None
260,https://github.com/AnoushkaTripathi/Processor-Design-from-scratch.git,2024-01-10 16:07:03+00:00,Processor Design from scratch,0,AnoushkaTripathi/Processor-Design-from-scratch,741544411,Verilog,Processor-Design-from-scratch,3,0,2024-01-10 16:21:46+00:00,[],None
261,https://github.com/mahmedadawy2013/Design_UART_TX_RX.git,2024-01-10 04:14:00+00:00,,0,mahmedadawy2013/Design_UART_TX_RX,741279889,Verilog,Design_UART_TX_RX,93,0,2024-01-10 04:16:01+00:00,[],None
262,https://github.com/Ever-glow/Watch-Sec-Min-Hour-Day.git,2024-01-10 19:53:06+00:00,,0,Ever-glow/Watch-Sec-Min-Hour-Day,741635289,Verilog,Watch-Sec-Min-Hour-Day,3,0,2024-01-10 20:00:47+00:00,[],None
263,https://github.com/JunnanLi/ThreeStage-Packet-Parser.git,2024-01-05 16:49:57+00:00,packet parser,0,JunnanLi/ThreeStage-Packet-Parser,739474547,Verilog,ThreeStage-Packet-Parser,29,0,2024-01-08 14:29:15+00:00,[],None
264,https://github.com/ngkhatu/Logic_Design_Coursework.git,2024-01-11 19:41:30+00:00,BS Electrical Engineering- Logic Design Coursework,0,ngkhatu/Logic_Design_Coursework,742114179,Verilog,Logic_Design_Coursework,267,0,2024-01-11 19:41:53+00:00,[],None
265,https://github.com/MeganTsou/EECS_Lab-SpMDV.git,2024-01-10 15:17:39+00:00,,0,MeganTsou/EECS_Lab-SpMDV,741523655,Verilog,EECS_Lab-SpMDV,2401,0,2024-01-11 16:09:59+00:00,[],None
266,https://github.com/Ghanshyam1409/Digital_CLK.git,2024-01-11 06:09:24+00:00,Digital_Clock with Stopwatch and Alarm implimentation using verilog,0,Ghanshyam1409/Digital_CLK,741798439,Verilog,Digital_CLK,431,0,2024-01-11 06:12:47+00:00,[],None
267,https://github.com/rishabh4749/3bit_LFSR.git,2024-01-13 05:43:19+00:00,,0,rishabh4749/3bit_LFSR,742705524,Verilog,3bit_LFSR,4,0,2024-01-13 15:02:23+00:00,[],None
268,https://github.com/Adnepukan/chisel-systolic-mac.git,2024-01-13 12:22:14+00:00,,0,Adnepukan/chisel-systolic-mac,742804330,Verilog,chisel-systolic-mac,677,0,2024-01-13 12:36:14+00:00,[],https://api.github.com/licenses/bsd-2-clause
269,https://github.com/rishabh4749/MUX_Gates.git,2024-01-13 07:04:39+00:00,,0,rishabh4749/MUX_Gates,742723947,Verilog,MUX_Gates,4,0,2024-01-13 15:07:32+00:00,[],None
270,https://github.com/SONAMSHANDILYA/Mod-2-5-10-Counter-Using-7490-IC.git,2024-01-13 09:19:23+00:00,,0,SONAMSHANDILYA/Mod-2-5-10-Counter-Using-7490-IC,742756474,Verilog,Mod-2-5-10-Counter-Using-7490-IC,4,0,2024-01-13 09:20:35+00:00,[],None
271,https://github.com/Abhinav-863/Vending-Machine.git,2024-01-13 07:25:23+00:00,,0,Abhinav-863/Vending-Machine,742728698,Verilog,Vending-Machine,170,0,2024-01-13 07:36:19+00:00,[],None
272,https://github.com/rroykuo/AAML-Final.git,2024-01-09 00:02:23+00:00,,0,rroykuo/AAML-Final,740727805,Verilog,AAML-Final,17145,0,2024-01-09 01:34:55+00:00,[],https://api.github.com/licenses/apache-2.0
273,https://github.com/mkkkkkkkqw/789.git,2024-01-14 15:28:47+00:00,,0,mkkkkkkkqw/789,743182904,Verilog,789,52,0,2024-01-14 15:37:27+00:00,[],None
274,https://github.com/mtnkrc/CustomInstructionSetCPU.git,2024-01-15 21:13:01+00:00,CPU with customized Assembly Instruction Sets.,0,mtnkrc/CustomInstructionSetCPU,743725680,Verilog,CustomInstructionSetCPU,2,0,2024-01-15 21:13:22+00:00,[],None
275,https://github.com/AdwaithRK/NewVerilog.git,2024-01-18 17:42:33+00:00,,0,AdwaithRK/NewVerilog,745129047,Verilog,NewVerilog,19,0,2024-01-18 17:43:03+00:00,[],None
276,https://github.com/develone/tang-nano-notes.git,2024-01-19 00:25:51+00:00,notes for building tools Rpi,0,develone/tang-nano-notes,745260038,Verilog,tang-nano-notes,81,0,2024-01-19 00:50:44+00:00,[],None
277,https://github.com/VyshnaviChilukamukku/Synthesis-Verification-of-Router-1X3-Design.git,2024-01-21 13:46:29+00:00,To verify Router 1x3 design using Verilog testbench,0,VyshnaviChilukamukku/Synthesis-Verification-of-Router-1X3-Design,746240162,Verilog,Synthesis-Verification-of-Router-1X3-Design,7574,0,2024-01-21 14:23:14+00:00,[],None
278,https://github.com/TsaiMingZhe/Simple-MIPS-CPU.git,2024-01-21 09:24:46+00:00,,0,TsaiMingZhe/Simple-MIPS-CPU,746170744,Verilog,Simple-MIPS-CPU,11,0,2024-01-21 09:25:18+00:00,[],None
279,https://github.com/Pritham13/ADLD_assgignment_2.git,2024-01-12 19:29:00+00:00,,0,Pritham13/ADLD_assgignment_2,742573987,Verilog,ADLD_assgignment_2,31,0,2024-01-12 19:49:46+00:00,[],None
280,https://github.com/LudoProvost/VGA-controller-basic-shape-rendering.git,2024-01-19 18:21:32+00:00,basic shape rendering from a VGA controller in PPM format,0,LudoProvost/VGA-controller-basic-shape-rendering,745621334,Verilog,VGA-controller-basic-shape-rendering,12031,0,2024-01-19 19:49:41+00:00,"['2d-rendering', 'ppm', 'python', 'vga-controller']",None
281,https://github.com/sabrinaahsiaa/Tic_Tac_Toe.git,2024-01-23 01:38:32+00:00,,0,sabrinaahsiaa/Tic_Tac_Toe,746963831,Verilog,Tic_Tac_Toe,35,0,2024-01-23 01:42:14+00:00,[],None
282,https://github.com/kaamya-k/Verilog.git,2024-01-24 09:51:51+00:00,,0,kaamya-k/Verilog,747617836,Verilog,Verilog,1273,0,2024-01-24 09:59:31+00:00,[],None
283,https://github.com/P72i1ip/Computer-Architecture.git,2024-01-24 16:56:45+00:00,Computer Architecture @NTU,0,P72i1ip/Computer-Architecture,747797455,Verilog,Computer-Architecture,5440,0,2024-01-24 17:29:53+00:00,[],
284,https://github.com/SONAMSHANDILYA/Rom-15-15-.git,2024-01-23 15:18:50+00:00,,0,SONAMSHANDILYA/Rom-15-15-,747254677,Verilog,Rom-15-15-,3,0,2024-01-23 15:20:35+00:00,[],None
285,https://github.com/syrup999/FPGA_DAC7811.git,2024-01-23 12:17:28+00:00,DAC and FIR test,0,syrup999/FPGA_DAC7811,747173997,Verilog,FPGA_DAC7811,6683,0,2024-01-23 12:22:23+00:00,[],None
286,https://github.com/Ashwin-Sarathi/Quantum-Computing-Emulator.git,2024-01-24 00:35:13+00:00,"Implementation of a nearly fully functional quantum emulator with complex values, with qubits ranging from 2 to 4.",0,Ashwin-Sarathi/Quantum-Computing-Emulator,747453578,Verilog,Quantum-Computing-Emulator,2275,0,2024-01-26 08:33:34+00:00,[],None
287,https://github.com/And9686/cortex-m0.git,2024-01-12 22:37:52+00:00,"This is a replica made in Verilog language data flow of the ARM processor Cortex M0 with Instruction Set Architecture based in ARMv6. Although this is far from being the same, specially in the memory part, the functionality and usability its the most aproximate we could get in a Zybo Z7-10 in the small time space I had to do this. (UNFINISHED)",0,And9686/cortex-m0,742625812,Verilog,cortex-m0,122488,0,2024-01-18 11:05:03+00:00,"['cortex-m0', 'verilog']",None
288,https://github.com/Lena-2023/counter2.git,2024-01-10 13:46:02+00:00,,0,Lena-2023/counter2,741483643,Verilog,counter2,12,0,2024-01-10 13:46:31+00:00,[],https://api.github.com/licenses/mit
289,https://github.com/Hitesh-K18/Asynchronous_FIFO.git,2024-01-16 04:57:30+00:00,,0,Hitesh-K18/Asynchronous_FIFO,743835223,Verilog,Asynchronous_FIFO,14,0,2024-02-01 16:41:46+00:00,[],None
290,https://github.com/Niyathi3011/Verilog_Basics.git,2024-01-18 23:47:12+00:00,,0,Niyathi3011/Verilog_Basics,745250340,Verilog,Verilog_Basics,2,0,2024-02-06 15:44:47+00:00,[],None
291,https://github.com/RobertChen998/HDLbits-solution.git,2024-01-07 20:54:01+00:00,This is a HDLbits website verilog solution created by myself.,0,RobertChen998/HDLbits-solution,740211707,Verilog,HDLbits-solution,90,0,2024-02-19 12:25:36+00:00,[],None
292,https://github.com/ESN2024/TAIBI_Lab1.git,2024-01-12 13:51:55+00:00,,0,ESN2024/TAIBI_Lab1,742445659,Verilog,TAIBI_Lab1,47204,0,2024-02-28 11:50:37+00:00,[],None
293,https://github.com/elec374/elec374test.git,2024-01-25 15:58:05+00:00,,0,elec374/elec374test,748260608,Verilog,elec374test,7658,0,2024-02-01 14:03:20+00:00,[],None
294,https://github.com/RedRightH/Multiplier_Circuit.git,2024-01-21 07:10:59+00:00,This repository will contain the implementation of Dadda and Wallace multiplier,0,RedRightH/Multiplier_Circuit,746140670,Verilog,Multiplier_Circuit,16,0,2024-01-26 00:20:02+00:00,[],None
295,https://github.com/wei-shen-wang/Computer-aided_VLSI_System_Design.git,2024-01-12 06:02:47+00:00,Computer-aided VLSI System Design,0,wei-shen-wang/Computer-aided_VLSI_System_Design,742280631,Verilog,Computer-aided_VLSI_System_Design,9473,0,2024-03-10 17:08:41+00:00,[],None
296,https://github.com/Weinihsiang/WhackaButton.git,2024-01-10 01:08:22+00:00,,0,Weinihsiang/WhackaButton,741233950,Verilog,WhackaButton,1417,0,2024-01-10 01:17:11+00:00,[],None
297,https://github.com/imhonghong/TY_proj.git,2024-01-22 07:17:20+00:00,,0,imhonghong/TY_proj,746524860,Verilog,TY_proj,45,0,2024-01-22 07:18:23+00:00,[],None
298,https://github.com/henrynvn09/m152a.git,2024-01-17 01:41:40+00:00,"Hands-on design, implementation, and debugging of digital logic circuits, use of computer-aided design tools for schematic capture and simulation, implementation of complex circuits using programmed array logic, design projects. ",0,henrynvn09/m152a,744288321,Verilog,m152a,38711,0,2024-04-08 00:18:15+00:00,[],None
299,https://github.com/HLingLu/EECS598_Formal_Verification.git,2024-01-24 01:47:08+00:00,,0,HLingLu/EECS598_Formal_Verification,747471675,Verilog,EECS598_Formal_Verification,3859,0,2024-03-12 20:42:59+00:00,[],None
300,https://github.com/googleguru/OpenROAD-GUI.git,2024-01-19 10:11:59+00:00,,0,googleguru/OpenROAD-GUI,745429226,Verilog,OpenROAD-GUI,298703,0,2024-01-19 10:16:06+00:00,[],https://api.github.com/licenses/bsd-3-clause
301,https://github.com/thongzenka/LSI_LAB.git,2024-01-19 18:17:39+00:00,Contain 4 labs LSI,0,thongzenka/LSI_LAB,745619939,Verilog,LSI_LAB,7667,0,2024-01-19 18:19:19+00:00,[],None
302,https://github.com/AnoushkaTripathi/Radix4BoothMultiplier.git,2024-01-19 15:34:52+00:00,Radix4BoothMultiplier,0,AnoushkaTripathi/Radix4BoothMultiplier,745554181,Verilog,Radix4BoothMultiplier,6,0,2024-01-19 15:35:59+00:00,[],None
303,https://github.com/rishabh4749/4State_1Input_Simple_Moore_Syn.git,2024-01-18 11:50:54+00:00,,0,rishabh4749/4State_1Input_Simple_Moore_Syn,744977789,Verilog,4State_1Input_Simple_Moore_Syn,1,0,2024-01-18 11:54:16+00:00,[],None
304,https://github.com/edgarigl/libsystemctlm-soc.git,2024-01-17 19:47:30+00:00,Co-simulation library,0,edgarigl/libsystemctlm-soc,744681873,Verilog,libsystemctlm-soc,2791,0,2024-01-17 19:49:00+00:00,[],
305,https://github.com/sifferman/fpnew_sv2v.git,2024-01-17 22:03:42+00:00,,0,sifferman/fpnew_sv2v,744725829,Verilog,fpnew_sv2v,136,0,2024-01-18 02:14:52+00:00,[],None
306,https://github.com/nskspb/Trachtenberg_Multiplication.git,2024-01-20 17:28:46+00:00,,0,nskspb/Trachtenberg_Multiplication,745966650,Verilog,Trachtenberg_Multiplication,1,0,2024-01-20 17:37:06+00:00,[],None
307,https://github.com/u66u/fpga1612.git,2024-01-21 12:33:44+00:00,,0,u66u/fpga1612,746219162,Verilog,fpga1612,84,0,2024-01-21 12:33:56+00:00,[],None
308,https://github.com/minhsun-c/SingleCycleMIPSCPU.git,2024-01-21 16:21:05+00:00,,0,minhsun-c/SingleCycleMIPSCPU,746288153,Verilog,SingleCycleMIPSCPU,126,0,2024-01-21 16:21:48+00:00,[],None
309,https://github.com/97changmin/FORTEST.git,2024-01-22 11:38:47+00:00,,0,97changmin/FORTEST,746624829,Verilog,FORTEST,54,0,2024-01-22 11:40:37+00:00,[],None
310,https://github.com/tim21525/SOC-final_project.git,2024-01-22 10:59:03+00:00,,0,tim21525/SOC-final_project,746609666,Verilog,SOC-final_project,2202,0,2024-01-22 10:59:56+00:00,[],None
311,https://github.com/MahmoudMohamed9988/dual_edge_detector.git,2024-01-21 23:47:16+00:00,,0,MahmoudMohamed9988/dual_edge_detector,746415171,Verilog,dual_edge_detector,5,0,2024-01-21 23:49:27+00:00,[],None
312,https://github.com/musakartalengin/MatlabGui-FloatingPointUnit.git,2024-01-22 15:26:56+00:00,Making a testbed for Floating Point numbers through a calculator/bir hesap makinesi aray√ºz√º sayesinde Floating Point sayƒ±lar i√ßin bir test ortamƒ± yapƒ±mƒ± interface,0,musakartalengin/MatlabGui-FloatingPointUnit,746740298,Verilog,MatlabGui-FloatingPointUnit,14284,0,2024-01-22 15:38:14+00:00,[],None
313,https://github.com/lowry0502/SOC_Final-Project-SDRAM.git,2024-01-22 15:33:57+00:00,,0,lowry0502/SOC_Final-Project-SDRAM,746743360,Verilog,SOC_Final-Project-SDRAM,975,0,2024-01-22 15:36:35+00:00,[],None
314,https://github.com/aligrand/verilog-switchLevel-homework.git,2024-01-23 12:34:49+00:00,HomeWork of VerilogHDL in switch-level abstraction,0,aligrand/verilog-switchLevel-homework,747181000,Verilog,verilog-switchLevel-homework,191,0,2024-01-23 12:35:46+00:00,[],None
315,https://github.com/MYNAMEHOLO/ChipDev-ReversingBit.git,2024-01-23 12:03:34+00:00,ChipDev ReversingBit,0,MYNAMEHOLO/ChipDev-ReversingBit,747168501,Verilog,ChipDev-ReversingBit,2,0,2024-01-23 12:04:38+00:00,[],None
316,https://github.com/davesplace/verilog_fundamentals.git,2024-01-19 19:58:58+00:00,,0,davesplace/verilog_fundamentals,745654100,Verilog,verilog_fundamentals,75,0,2024-01-20 22:40:56+00:00,[],None
317,https://github.com/23373/TLV2548.git,2024-01-25 09:36:30+00:00,,0,23373/TLV2548,748105807,Verilog,TLV2548,6,0,2024-01-25 09:36:49+00:00,[],None
318,https://github.com/rohx17/COMMAND-CONTROL-ROBOT-ON-FIELD-PROGRAMMABLE-GATE-ARRAY.git,2024-01-25 02:42:38+00:00,,0,rohx17/COMMAND-CONTROL-ROBOT-ON-FIELD-PROGRAMMABLE-GATE-ARRAY,747980879,Verilog,COMMAND-CONTROL-ROBOT-ON-FIELD-PROGRAMMABLE-GATE-ARRAY,5373,0,2024-01-25 02:44:45+00:00,[],None
319,https://github.com/Cengizhan18/caravel_f1.git,2024-01-25 10:13:45+00:00,,0,Cengizhan18/caravel_f1,748120394,Verilog,caravel_f1,11927,0,2024-01-25 10:14:27+00:00,[],https://api.github.com/licenses/apache-2.0
320,https://github.com/ljqljqljq8/test.git,2024-01-23 14:44:23+00:00,,0,ljqljqljq8/test,747238464,Verilog,test,33,0,2024-01-23 15:03:45+00:00,[],None
321,https://github.com/Ashwin4514/Modified_AES256.git,2024-01-10 21:00:12+00:00,A different approach than just using Rinjdahl's sbox values using Verilog.,0,Ashwin4514/Modified_AES256,741657674,Verilog,Modified_AES256,80,0,2024-01-10 21:05:06+00:00,[],None
322,https://github.com/putoze/2021_Spring_IC_LAB_Public.git,2024-01-07 08:39:45+00:00,,0,putoze/2021_Spring_IC_LAB_Public,740011217,Verilog,2021_Spring_IC_LAB_Public,46375,0,2024-01-07 08:42:38+00:00,[],None
323,https://github.com/WajeehaTahir/anti_theft_fsm.git,2024-01-19 19:40:33+00:00,,0,WajeehaTahir/anti_theft_fsm,745648387,Verilog,anti_theft_fsm,12,0,2024-02-05 16:40:54+00:00,[],None
324,https://github.com/SelahattinAbakay/spi.git,2024-01-07 12:25:36+00:00,,0,SelahattinAbakay/spi,740064746,Verilog,spi,3,0,2024-02-07 19:45:16+00:00,[],None
325,https://github.com/nguyendaithien/convolution_line_buffer_verilog.git,2024-01-05 12:32:48+00:00,,0,nguyendaithien/convolution_line_buffer_verilog,739381282,Verilog,convolution_line_buffer_verilog,30,0,2024-01-05 12:34:38+00:00,[],None
326,https://github.com/VirtiMehta/EE214.git,2024-01-07 01:43:33+00:00,Self peoject of course,0,VirtiMehta/EE214,739934810,Verilog,EE214,1005,0,2024-01-07 01:47:29+00:00,[],None
327,https://github.com/skibo/RiscVToo.git,2024-01-07 05:50:37+00:00,Yet another Risc V processor.,0,skibo/RiscVToo,739975754,Verilog,RiscVToo,43,0,2024-01-07 05:51:29+00:00,[],None
328,https://github.com/cp024s/Switch-Arbiter.git,2024-01-09 05:22:27+00:00,Switch Arbiter Project - Verification,0,cp024s/Switch-Arbiter,740806117,Verilog,Switch-Arbiter,10,0,2024-01-09 05:24:20+00:00,[],None
329,https://github.com/yildiraysabanci/OpenLaneChipDesign.git,2024-01-09 23:45:03+00:00,,0,yildiraysabanci/OpenLaneChipDesign,741214895,Verilog,OpenLaneChipDesign,11927,0,2024-01-09 23:45:44+00:00,[],https://api.github.com/licenses/apache-2.0
330,https://github.com/mahmedadawy2013/Design_Simple_Arithmetic_Logic_Unit-.git,2024-01-10 04:24:33+00:00,,0,mahmedadawy2013/Design_Simple_Arithmetic_Logic_Unit-,741283030,Verilog,Design_Simple_Arithmetic_Logic_Unit-,21,0,2024-01-10 04:25:42+00:00,[],None
331,https://github.com/george91731/Verilog_small_project.git,2024-01-10 07:43:36+00:00,,0,george91731/Verilog_small_project,741343341,Verilog,Verilog_small_project,4,0,2024-01-10 07:50:03+00:00,[],None
332,https://github.com/madhu0369/microprocessor.git,2024-01-10 11:09:28+00:00,,0,madhu0369/microprocessor,741421507,Verilog,microprocessor,3,0,2024-01-10 11:10:26+00:00,[],None
333,https://github.com/shibawu/iclab_final.git,2024-01-07 14:13:21+00:00,,0,shibawu/iclab_final,740095708,Verilog,iclab_final,205,0,2024-01-07 14:14:41+00:00,[],None
334,https://github.com/MeganTsou/EECS_Lab-IC-contest-Geofence.git,2024-01-11 15:56:38+00:00,,0,MeganTsou/EECS_Lab-IC-contest-Geofence,742025648,Verilog,EECS_Lab-IC-contest-Geofence,86,0,2024-01-11 16:09:47+00:00,[],None
335,https://github.com/vanphuc1208/Simple-SPI-with-Verilog.git,2024-01-11 02:58:56+00:00,,0,vanphuc1208/Simple-SPI-with-Verilog,741748391,Verilog,Simple-SPI-with-Verilog,6,0,2024-01-11 02:59:54+00:00,[],None
336,https://github.com/chokkapuvandana/Advanced-Encryption-Standard.git,2024-01-12 16:02:00+00:00,,0,chokkapuvandana/Advanced-Encryption-Standard,742498088,Verilog,Advanced-Encryption-Standard,73,0,2024-01-12 16:04:05+00:00,[],None
337,https://github.com/NivedK-S/Verilog_Implementation_of_SPI_Communication_Protocol.git,2024-01-12 19:12:11+00:00,,0,NivedK-S/Verilog_Implementation_of_SPI_Communication_Protocol,742568552,Verilog,Verilog_Implementation_of_SPI_Communication_Protocol,8,0,2024-01-12 19:13:07+00:00,[],None
338,https://github.com/hsiang20/CVSD_final_project.git,2024-01-15 16:41:52+00:00,VLSI Design of 5G MIMO Demodulation ,0,hsiang20/CVSD_final_project,743631097,Verilog,CVSD_final_project,3940,0,2024-01-15 16:49:14+00:00,[],None
339,https://github.com/C-Tadaki-S/LABDIGI_2024.git,2024-01-14 02:49:27+00:00,,0,C-Tadaki-S/LABDIGI_2024,743007746,Verilog,LABDIGI_2024,8,0,2024-01-14 02:51:39+00:00,[],None
340,https://github.com/wt2590/FPGA-.git,2024-01-13 05:02:45+00:00,,0,wt2590/FPGA-,742697335,Verilog,FPGA-,9,0,2024-01-13 05:08:21+00:00,[],None
341,https://github.com/majiddrn/ComputerArchitectureCourse.git,2024-01-13 12:07:16+00:00,,0,majiddrn/ComputerArchitectureCourse,742800195,Verilog,ComputerArchitectureCourse,4,0,2024-01-13 12:12:35+00:00,[],None
342,https://github.com/hihio112/systolic-array.git,2024-01-13 15:29:21+00:00,implementation of systolic array,0,hihio112/systolic-array,742859040,Verilog,systolic-array,9,0,2024-01-13 15:31:45+00:00,[],None
343,https://github.com/rishabh4749/2State_2Input_Syn_Moore.git,2024-01-16 12:19:36+00:00,,0,rishabh4749/2State_2Input_Syn_Moore,743992599,Verilog,2State_2Input_Syn_Moore,1,0,2024-01-16 12:20:10+00:00,[],None
344,https://github.com/spklmt/CQU_Project.git,2024-01-16 12:51:14+00:00,,0,spklmt/CQU_Project,744004879,Verilog,CQU_Project,23,0,2024-01-16 13:11:42+00:00,[],None
345,https://github.com/Chitak1439/nsritcollege.git,2024-01-17 08:50:14+00:00,this is my btech college,0,Chitak1439/nsritcollege,744413092,Verilog,nsritcollege,4,0,2024-01-17 09:07:35+00:00,[],None
346,https://github.com/KElgenidy/DD1-Simple-Calculator.git,2024-01-20 14:12:28+00:00,,0,KElgenidy/DD1-Simple-Calculator,745907825,Verilog,DD1-Simple-Calculator,729,0,2024-03-10 11:54:15+00:00,[],None
347,https://github.com/mercurius-rl/HardwareMacro.git,2024-01-21 16:55:30+00:00,,0,mercurius-rl/HardwareMacro,746299378,Verilog,HardwareMacro,122,0,2024-01-21 17:10:05+00:00,[],None
348,https://github.com/CastleFirstKR/systolic_array_processor.git,2024-01-08 07:39:45+00:00,"systolic_array_processor for CNN, DNN, GEMM (16x16 PE array)",0,CastleFirstKR/systolic_array_processor,740363967,Verilog,systolic_array_processor,24,0,2024-03-13 12:24:49+00:00,[],None
349,https://github.com/DouglasWWolf/sidewinder_rdmx.git,2024-01-13 01:21:30+00:00,"RDMX reference design, implemented on a Sidewinder ",0,DouglasWWolf/sidewinder_rdmx,742657207,Verilog,sidewinder_rdmx,1693,0,2024-01-13 01:22:46+00:00,[],None
350,https://github.com/hank09901/CVSD_FinalProject.git,2024-01-19 06:46:35+00:00,,0,hank09901/CVSD_FinalProject,745356395,Verilog,CVSD_FinalProject,30110,0,2024-01-19 14:58:57+00:00,[],None
351,https://github.com/R0h1th-1DD4E2/HDL.git,2024-01-13 12:11:00+00:00,All My Vivado Projects are stored here as a part of learning ,0,R0h1th-1DD4E2/HDL,742801237,Verilog,HDL,1114,0,2024-01-18 13:15:38+00:00,[],None
352,https://github.com/vanphuc1208/RAM-with-Verilog.git,2024-01-11 06:22:13+00:00,,0,vanphuc1208/RAM-with-Verilog,741802908,Verilog,RAM-with-Verilog,7,0,2024-01-11 06:24:14+00:00,[],None
353,https://github.com/Fossum2523/Digital-IC-Contest.git,2024-01-05 09:21:10+00:00,,0,Fossum2523/Digital-IC-Contest,739316464,Verilog,Digital-IC-Contest,489629,0,2024-01-19 17:12:11+00:00,[],None
354,https://github.com/ttwag/EEC180.git,2024-01-11 00:03:11+00:00,,0,ttwag/EEC180,741704703,Verilog,EEC180,38365,0,2024-02-26 00:04:23+00:00,[],None
355,https://github.com/tyrotoxism1/MIPS_project.git,2024-01-17 18:04:56+00:00,,0,tyrotoxism1/MIPS_project,744642353,Verilog,MIPS_project,773,0,2024-04-07 00:26:25+00:00,[],None
356,https://github.com/aadarsh-chouragade/Elevator-Controller.git,2024-01-20 14:33:39+00:00,Verilog ,0,aadarsh-chouragade/Elevator-Controller,745914131,Verilog,Elevator-Controller,1047,0,2024-01-20 14:37:53+00:00,[],https://api.github.com/licenses/mit
357,https://github.com/zayedu/Verilog-Combination-Lock.git,2024-01-05 05:03:28+00:00,,0,zayedu/Verilog-Combination-Lock,739238867,Verilog,Verilog-Combination-Lock,7787,0,2024-01-05 05:09:36+00:00,[],None
358,https://github.com/Saaaaaaaaaaaaaaaari/-FPGA-.git,2024-01-05 07:27:22+00:00,Âà©Áî®FPGAÂØ¶Ë∏êÁöÑ8X8ÈªûÁü©Èô£Â∞èÈÅäÊà≤,0,Saaaaaaaaaaaaaaaari/-FPGA-,739279924,Verilog,-FPGA-,2057,0,2024-01-05 07:28:03+00:00,[],None
359,https://github.com/Asad674/Pipelined-RISC-V-Integer-Scalar-Unit.git,2024-01-05 12:17:27+00:00,,0,Asad674/Pipelined-RISC-V-Integer-Scalar-Unit,739376143,Verilog,Pipelined-RISC-V-Integer-Scalar-Unit,12,0,2024-01-05 12:20:39+00:00,[],None
360,https://github.com/pingi0131/FPGA_tetris.git,2024-01-05 08:11:17+00:00,,1,pingi0131/FPGA_tetris,739293294,Verilog,FPGA_tetris,27984,0,2024-01-05 13:46:15+00:00,[],https://api.github.com/licenses/lgpl-2.1
361,https://github.com/bagayoko89/VHDL-project.git,2024-01-06 23:00:35+00:00,,0,bagayoko89/VHDL-project,739909993,Verilog,VHDL-project,35031,0,2024-01-06 23:07:16+00:00,[],None
362,https://github.com/PeterChen7274/ASIC-CPU-in-Verilog.git,2024-01-08 02:19:44+00:00,,0,PeterChen7274/ASIC-CPU-in-Verilog,740277027,Verilog,ASIC-CPU-in-Verilog,17,0,2024-01-08 02:20:58+00:00,[],None
363,https://github.com/oOWinOo/Pong-Game-Hardwaresys.git,2024-01-08 09:38:49+00:00,Vivado with board Basys3 final project as PongGame,0,oOWinOo/Pong-Game-Hardwaresys,740409713,Verilog,Pong-Game-Hardwaresys,1375,0,2024-01-08 09:40:00+00:00,[],None
364,https://github.com/RodSchz/timer_test.git,2024-01-08 17:49:05+00:00,Prueba de tutorial de temporizador por Efabless,0,RodSchz/timer_test,740614371,Verilog,timer_test,11927,0,2024-01-08 17:49:47+00:00,[],https://api.github.com/licenses/apache-2.0
365,https://github.com/PriscillaJCorn/Top-module.git,2024-01-05 14:38:03+00:00,,0,PriscillaJCorn/Top-module,739425775,Verilog,Top-module,25,0,2024-01-05 15:24:05+00:00,[],None
366,https://github.com/mkkkkkkkqw/135.git,2024-01-13 19:53:32+00:00,,0,mkkkkkkkqw/135,742933009,Verilog,135,1221,0,2024-01-13 19:56:24+00:00,[],None
367,https://github.com/mkkkkkkkqw/114.git,2024-01-14 19:34:44+00:00,,0,mkkkkkkkqw/114,743254294,Verilog,114,1232,0,2024-01-14 19:36:10+00:00,[],None
368,https://github.com/rishabh4749/VGA_FPGA_Interfacing.git,2024-01-14 18:41:14+00:00,,0,rishabh4749/VGA_FPGA_Interfacing,743240226,Verilog,VGA_FPGA_Interfacing,1,0,2024-01-14 18:41:58+00:00,[],None
369,https://github.com/dashuthe1/VLSI.git,2024-01-13 17:46:14+00:00,,0,dashuthe1/VLSI,742899192,Verilog,VLSI,26,0,2024-01-13 17:48:09+00:00,[],None
370,https://github.com/CatKingWoof/soc_lab4.git,2024-01-11 17:56:32+00:00,,0,CatKingWoof/soc_lab4,742074306,Verilog,soc_lab4,14954,0,2024-01-11 18:46:41+00:00,[],None
371,https://github.com/Aneesh-VS/Vending-Machine.git,2024-01-12 06:40:14+00:00,,0,Aneesh-VS/Vending-Machine,742292175,Verilog,Vending-Machine,1,0,2024-01-12 06:40:40+00:00,[],None
372,https://github.com/puranikvinit/traffic-control-system.git,2024-01-12 08:42:49+00:00,A caravel-based traffic light control system using image processing.,0,puranikvinit/traffic-control-system,742333472,Verilog,traffic-control-system,11932,0,2024-01-12 08:43:32+00:00,[],https://api.github.com/licenses/apache-2.0
373,https://github.com/edwardchang9/2023-FALL-NYCU-SOC-LAB-D.git,2024-01-12 17:04:54+00:00,2023-FALL-NYCU-SOC-LAB-D,0,edwardchang9/2023-FALL-NYCU-SOC-LAB-D,742521878,Verilog,2023-FALL-NYCU-SOC-LAB-D,1144,0,2024-01-12 17:06:34+00:00,[],None
374,https://github.com/obliguedon/asciidoc-2-pdf-kit.git,2024-01-23 13:29:09+00:00,a ready to use container image to generate pdf from asciidoc files,0,obliguedon/asciidoc-2-pdf-kit,747203775,Verilog,asciidoc-2-pdf-kit,6787,0,2024-01-23 14:25:39+00:00,[],https://api.github.com/licenses/apache-2.0
375,https://github.com/ESN2024/LACHENAL_Lab1.git,2024-01-12 13:51:11+00:00,,0,ESN2024/LACHENAL_Lab1,742445354,Verilog,LACHENAL_Lab1,20036,0,2024-01-17 08:52:25+00:00,[],None
376,https://github.com/lowry0502/SOC_Final-Project-UART_v2.git,2024-01-22 09:41:12+00:00,,0,lowry0502/SOC_Final-Project-UART_v2,746578513,Verilog,SOC_Final-Project-UART_v2,13972,0,2024-01-22 09:43:01+00:00,[],None
377,https://github.com/dmridmrir/verilog.git,2024-01-24 06:52:03+00:00,,0,dmridmrir/verilog,747552906,Verilog,verilog,3,0,2024-01-24 06:52:36+00:00,[],None
378,https://github.com/DouglasWWolf/nexys_sevenseg.git,2024-01-23 07:54:25+00:00,Demonstration of 7-Segment AXI slave on Nexys A7,0,DouglasWWolf/nexys_sevenseg,747071130,Verilog,nexys_sevenseg,5016,0,2024-01-23 09:02:36+00:00,[],None
379,https://github.com/amrkhalid-star902/RISC-V_GPU.git,2024-01-24 16:36:20+00:00,An open source Graphics Processing Unit (GPU) based on RISC-V architecture,0,amrkhalid-star902/RISC-V_GPU,747788405,Verilog,RISC-V_GPU,171,0,2024-01-24 16:48:07+00:00,[],https://api.github.com/licenses/mit
380,https://github.com/kanishkan/caraveltimer.git,2024-01-24 13:00:27+00:00,Simple test for Skywater130 flow,0,kanishkan/caraveltimer,747691135,Verilog,caraveltimer,11927,0,2024-01-24 13:58:04+00:00,[],https://api.github.com/licenses/apache-2.0
381,https://github.com/sus11s53/2023_Spring_NCTU_ICLAB.git,2024-01-10 09:30:59+00:00,NCTU 2023 Spring Integrated Circuit Design Laboratory,0,sus11s53/2023_Spring_NCTU_ICLAB,741383459,Verilog,2023_Spring_NCTU_ICLAB,21518,0,2024-01-25 01:50:37+00:00,[],None
382,https://github.com/Griseoh/MIPS32-Implement.git,2024-01-25 18:08:05+00:00,"This repository contains a basic implementation of a MIPS32 , a RISC architecture type processor, done in Verilog HDL",0,Griseoh/MIPS32-Implement,748314214,Verilog,MIPS32-Implement,8,0,2024-01-25 18:09:58+00:00,[],None
383,https://github.com/haibaoAzarashi/LFSR-testbench.git,2024-01-16 10:36:44+00:00,LFSR testbench,0,haibaoAzarashi/LFSR-testbench,743952779,Verilog,LFSR-testbench,1,0,2024-01-16 11:06:21+00:00,[],None
384,https://github.com/Prajwaln2002/Internship_R_type.git,2024-01-16 18:25:37+00:00,,0,Prajwaln2002/Internship_R_type,744157268,Verilog,Internship_R_type,7,0,2024-01-16 18:55:01+00:00,[],None
385,https://github.com/Fann-level-MAX/jadwal.git,2024-01-11 18:58:10+00:00,,0,Fann-level-MAX/jadwal,742098939,Verilog,jadwal,3,0,2024-01-16 11:46:36+00:00,[],None
386,https://github.com/rafmillan/verilog_HDL_bits.git,2024-01-07 22:55:46+00:00,HDLBits is a collection of small circuit design exercises for practicing digital hardware design using Verilog Hardware Description Language (HDL).,0,rafmillan/verilog_HDL_bits,740237767,Verilog,verilog_HDL_bits,73,0,2024-01-07 23:08:35+00:00,[],None
387,https://github.com/Ivan890129/Soc_final_project.git,2024-01-16 17:47:36+00:00,,0,Ivan890129/Soc_final_project,744141405,Verilog,Soc_final_project,3786,0,2024-01-16 17:56:31+00:00,[],None
388,https://github.com/CalvinHsu0901/16-points-Radix-2-FFT-Processor-with-Delay-Feedback-Architecture.git,2024-01-10 14:44:11+00:00,Implementation of DIF FFT algorithm,0,CalvinHsu0901/16-points-Radix-2-FFT-Processor-with-Delay-Feedback-Architecture,741509165,Verilog,16-points-Radix-2-FFT-Processor-with-Delay-Feedback-Architecture,2409,0,2024-01-16 16:11:41+00:00,[],None
389,https://github.com/yeahxun/EX_Digital.git,2024-01-17 08:15:28+00:00,,0,yeahxun/EX_Digital,744400208,Verilog,EX_Digital,12,0,2024-01-17 08:18:38+00:00,[],None
390,https://github.com/KumarPujala/uart.git,2024-01-17 08:13:59+00:00,,0,KumarPujala/uart,744399685,Verilog,uart,99,0,2024-01-17 08:25:23+00:00,[],None
391,https://github.com/yrabbit/led-water.git,2024-01-17 22:09:45+00:00,,0,yrabbit/led-water,744727462,Verilog,led-water,4,0,2024-01-17 22:14:07+00:00,[],None
392,https://github.com/kieranC0s/elec-374-digital-systems-engineering.git,2024-01-17 17:06:46+00:00,,0,kieranC0s/elec-374-digital-systems-engineering,744619024,Verilog,elec-374-digital-systems-engineering,30,0,2024-01-17 18:14:19+00:00,[],None
393,https://github.com/Wing1ok/SYSU_cpu_verilog_FPGA_vivado.git,2024-01-20 12:42:11+00:00,‰∏≠Â±±Â§ßÂ≠¶ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜcpuÂÆûÈ™åÔºå‰æõÂèÇËÄÉÂ≠¶‰π†,0,Wing1ok/SYSU_cpu_verilog_FPGA_vivado,745882608,Verilog,SYSU_cpu_verilog_FPGA_vivado,37316,0,2024-01-20 12:56:07+00:00,[],None
394,https://github.com/narajoEmmanuel/ALU-Design-and-Implementation.git,2024-01-20 06:05:32+00:00,,0,narajoEmmanuel/ALU-Design-and-Implementation,745785218,Verilog,ALU-Design-and-Implementation,3013,0,2024-01-20 06:06:53+00:00,[],None
395,https://github.com/narajoEmmanuel/Millisecond-Counter-Circuit.git,2024-01-20 05:53:58+00:00,,0,narajoEmmanuel/Millisecond-Counter-Circuit,745782793,Verilog,Millisecond-Counter-Circuit,1066,0,2024-01-30 23:02:56+00:00,['fpga-programming'],None
396,https://github.com/osowatzke/ECE_574A_Assignment1.git,2024-01-12 01:20:22+00:00,,0,osowatzke/ECE_574A_Assignment1,742209235,Verilog,ECE_574A_Assignment1,829,0,2024-02-03 03:10:49+00:00,[],None
397,https://github.com/jbiggins-cyber/fpga-projects.git,2024-01-23 07:51:09+00:00,A repository to maintain all my FPGA projects developed using APIO on Raspberry Pi OS.,0,jbiggins-cyber/fpga-projects,747070029,Verilog,fpga-projects,332,0,2024-02-06 05:48:01+00:00,[],None
398,https://github.com/tsarnadelis/RISC-V.git,2024-01-19 10:34:58+00:00,"Project as part of the class HW-1, 7th semester, in ECE Aristotle University of Thessaloniki.",0,tsarnadelis/RISC-V,745438119,Verilog,RISC-V,1458,0,2024-02-08 11:26:44+00:00,"['ece', 'risc-v', 'verilog']",None
399,https://github.com/telos27/rv-fpga.git,2024-01-22 05:55:45+00:00,"RV32I CPU, initially targeting Xilinx FPGA",0,telos27/rv-fpga,746500008,Verilog,rv-fpga,23500,0,2024-01-22 05:55:56+00:00,[],https://api.github.com/licenses/gpl-3.0
400,https://github.com/KT0331/NTU_2023_Fall_CVSD.git,2024-01-23 13:14:24+00:00,Professor: C.H. Yang,0,KT0331/NTU_2023_Fall_CVSD,747197543,Verilog,NTU_2023_Fall_CVSD,207904,0,2024-02-23 13:30:58+00:00,[],None
401,https://github.com/M4rkX-Y/embedded_design.git,2024-01-14 17:03:36+00:00,Embedded Design course at Northeastern. Include all assignments source code and FPGA schema.,0,M4rkX-Y/embedded_design,743211877,Verilog,embedded_design,146552,0,2024-02-18 17:43:31+00:00,[],None
402,https://github.com/yoshiki9636/tiny_axi.git,2024-01-06 23:43:25+00:00,tiny axi bus model,0,yoshiki9636/tiny_axi,739916763,Verilog,tiny_axi,89,0,2024-01-21 20:11:49+00:00,[],https://api.github.com/licenses/mit
403,https://github.com/pfrrodrigues/SimpleModelCpp.git,2024-01-17 21:22:04+00:00,,0,pfrrodrigues/SimpleModelCpp,744713464,Verilog,SimpleModelCpp,6445,0,2024-02-27 21:17:05+00:00,[],
404,https://github.com/N4g3stic/JK-Flip-Flop.git,2024-01-11 15:01:06+00:00,JK Flip Flop using NOR Latch with TestBench,0,N4g3stic/JK-Flip-Flop,742002310,Verilog,JK-Flip-Flop,2,0,2024-01-11 15:02:18+00:00,[],None
405,https://github.com/harshanabandara/cache.git,2024-01-10 15:54:21+00:00,cache design for RISC-V architecture,0,harshanabandara/cache,741539301,Verilog,cache,43,0,2024-01-15 12:01:35+00:00,[],None
406,https://github.com/5S-Peter/TestVerilog.git,2024-01-18 10:04:53+00:00,,0,5S-Peter/TestVerilog,744937513,Verilog,TestVerilog,14,0,2024-03-09 17:08:26+00:00,[],None
407,https://github.com/BavQueens/ELEC-374-Group-28.git,2024-01-25 02:03:42+00:00,,0,BavQueens/ELEC-374-Group-28,747970588,Verilog,ELEC-374-Group-28,728,0,2024-01-25 15:40:30+00:00,[],None
408,https://github.com/CarlosEngler/LabDigi.git,2024-01-20 16:47:46+00:00,"Repository for the course PCS3635 - Digital circuits lab, from Poli USP",0,CarlosEngler/LabDigi,745954354,Verilog,LabDigi,148,0,2024-04-06 13:58:46+00:00,[],None
409,https://github.com/leoxxx00/three-in-with-two-out-Verilog-digital-design.git,2024-01-06 18:08:13+00:00,,0,leoxxx00/three-in-with-two-out-Verilog-digital-design,739845591,Verilog,three-in-with-two-out-Verilog-digital-design,637,0,2024-01-06 18:11:40+00:00,[],None
410,https://github.com/FluffyGazelle/hockey_new.git,2024-01-06 15:15:25+00:00,,0,FluffyGazelle/hockey_new,739795935,Verilog,hockey_new,44,0,2024-01-07 15:35:22+00:00,[],None
411,https://github.com/BEpaul/fpga-cnn.git,2024-01-06 08:24:04+00:00,,0,BEpaul/fpga-cnn,739687772,Verilog,fpga-cnn,13,0,2024-01-08 06:51:41+00:00,[],None
412,https://github.com/BhoomiVarshney/Alarm-System.git,2024-01-08 04:03:04+00:00,,0,BhoomiVarshney/Alarm-System,740300609,Verilog,Alarm-System,3,0,2024-01-08 04:04:17+00:00,[],None
413,https://github.com/nikhil730/washing_machine.git,2024-01-05 14:59:57+00:00,,0,nikhil730/washing_machine,739434296,Verilog,washing_machine,4,0,2024-01-05 15:02:02+00:00,[],None
414,https://github.com/EmperorPenguin18/mycore.git,2024-01-05 17:13:46+00:00,Messing around in Verilog,0,EmperorPenguin18/mycore,739483247,Verilog,mycore,106,0,2024-01-05 17:14:21+00:00,[],https://api.github.com/licenses/gpl-2.0
415,https://github.com/Retr0r0cket/LEG.git,2024-01-05 01:46:16+00:00,An 8-bit computer architecture with memory and wide instruction support,0,Retr0r0cket/LEG,739194215,Verilog,LEG,51,0,2024-01-05 01:52:45+00:00,[],https://api.github.com/licenses/gpl-3.0
416,https://github.com/PABL186/pdp.git,2024-01-09 03:38:09+00:00,,0,PABL186/pdp,740779750,Verilog,pdp,11927,0,2024-01-09 03:43:08+00:00,[],https://api.github.com/licenses/apache-2.0
417,https://github.com/vanphuc1208/UART-with-Verilog.git,2024-01-09 04:45:08+00:00,,0,vanphuc1208/UART-with-Verilog,740796090,Verilog,UART-with-Verilog,5,0,2024-01-09 04:47:05+00:00,[],None
418,https://github.com/Smruti-2001/Design-A-single-Clock-FIFO.git,2024-01-09 06:38:28+00:00,,0,Smruti-2001/Design-A-single-Clock-FIFO,740829427,Verilog,Design-A-single-Clock-FIFO,29,0,2024-01-09 06:42:14+00:00,[],None
419,https://github.com/Andresr35/3300VerilogProjects.git,2024-01-11 18:41:44+00:00,3300 class Digital circuit design using verilog projects,0,Andresr35/3300VerilogProjects,742092517,Verilog,3300VerilogProjects,36,0,2024-01-11 19:20:39+00:00,[],None
420,https://github.com/Lojain-Abdalrazaq/ENCS4370-Computer-Architecture-Course-Project-Multicycle-Processor.git,2024-01-10 01:41:28+00:00,Multicycle Processor Implementation,0,Lojain-Abdalrazaq/ENCS4370-Computer-Architecture-Course-Project-Multicycle-Processor,741241813,Verilog,ENCS4370-Computer-Architecture-Course-Project-Multicycle-Processor,4350,0,2024-01-10 01:50:54+00:00,[],None
421,https://github.com/MdOmarFaruque/caravel_v2.git,2024-01-10 23:27:58+00:00,,0,MdOmarFaruque/caravel_v2,741697017,Verilog,caravel_v2,11927,0,2024-01-10 23:28:39+00:00,[],https://api.github.com/licenses/apache-2.0
422,https://github.com/MdOmarFaruque/caravel_walkthrough_v2.git,2024-01-10 23:27:16+00:00,,0,MdOmarFaruque/caravel_walkthrough_v2,741696873,Verilog,caravel_walkthrough_v2,11927,0,2024-01-10 23:27:58+00:00,[],https://api.github.com/licenses/apache-2.0
423,https://github.com/kanishk1605/BCD_Adder.git,2024-01-10 16:56:19+00:00,,0,kanishk1605/BCD_Adder,741566226,Verilog,BCD_Adder,9,0,2024-01-10 17:03:50+00:00,[],None
424,https://github.com/kai2777/Breakout-clone.git,2024-01-11 14:16:11+00:00,,0,kai2777/Breakout-clone,741982875,Verilog,Breakout-clone,3,0,2024-01-11 14:27:43+00:00,[],None
425,https://github.com/Mohamed-Adel-ELshiemy/floating-point-unit.git,2024-01-12 13:02:57+00:00,,0,Mohamed-Adel-ELshiemy/floating-point-unit,742426810,Verilog,floating-point-unit,1893,0,2024-01-12 13:05:24+00:00,[],None
426,https://github.com/BHa2R00/float.git,2024-01-13 08:58:34+00:00,ieee754 operators,0,BHa2R00/float,742751508,Verilog,float,15,0,2024-01-13 08:59:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
427,https://github.com/mkkkkkkkqw/10.git,2024-01-14 20:27:09+00:00,,0,mkkkkkkkqw/10,743267306,Verilog,10,785,0,2024-01-14 20:27:54+00:00,[],None
428,https://github.com/mohzakaria/AES-Encryption-Decryption.git,2024-01-15 22:19:38+00:00,,0,mohzakaria/AES-Encryption-Decryption,743743048,Verilog,AES-Encryption-Decryption,16,0,2024-01-15 22:22:34+00:00,[],None
429,https://github.com/duyhieubui/xup_embedded_system_design_flow.git,2024-01-16 02:45:07+00:00,,0,duyhieubui/xup_embedded_system_design_flow,743802481,Verilog,xup_embedded_system_design_flow,20767,0,2024-01-16 02:45:28+00:00,[],https://api.github.com/licenses/mit
430,https://github.com/ashrav2912/HeadSoccer.git,2024-01-12 01:23:43+00:00,My partner and I created a head soccer game using the Field Programmable Gated Array (FPGA) using Verilog as part of out ECE241 project. ,0,ashrav2912/HeadSoccer,742210049,Verilog,HeadSoccer,242,0,2024-01-12 01:30:15+00:00,[],None
431,https://github.com/cp024s/Altera-CookBook-Reference.git,2024-01-08 04:55:10+00:00,CookBook reference guide,0,cp024s/Altera-CookBook-Reference,740313744,Verilog,Altera-CookBook-Reference,2790,0,2024-01-09 05:54:02+00:00,[],https://api.github.com/licenses/mit
432,https://github.com/hihio112/risc.git,2024-01-13 15:25:25+00:00,pipeline risc processor with hazard solution,0,hihio112/risc,742857802,Verilog,risc,486,0,2024-01-13 15:28:12+00:00,[],None
433,https://github.com/HayatGamal2000/Image-Processing-using-Verilog.git,2024-01-14 11:54:14+00:00,,0,HayatGamal2000/Image-Processing-using-Verilog,743120281,Verilog,Image-Processing-using-Verilog,12,0,2024-01-14 12:01:56+00:00,[],None
434,https://github.com/HelloFiona6/SUSTech_CS207_Project-Piano-.git,2024-01-11 10:14:09+00:00,ÁîµÂ≠êÁê¥Â≠¶‰π†Êú∫,0,HelloFiona6/SUSTech_CS207_Project-Piano-,741887037,Verilog,SUSTech_CS207_Project-Piano-,39,0,2024-01-11 10:16:09+00:00,[],None
435,https://github.com/long385552/SoC_LabD.git,2024-01-17 15:41:19+00:00,,0,long385552/SoC_LabD,744582385,Verilog,SoC_LabD,1102,0,2024-01-17 15:42:11+00:00,[],None
436,https://github.com/waseemnabi08/4-bit-Carry-Look-Ahead-Adder-CLA-.git,2024-01-17 20:29:09+00:00,,0,waseemnabi08/4-bit-Carry-Look-Ahead-Adder-CLA-,744696507,Verilog,4-bit-Carry-Look-Ahead-Adder-CLA-,5,0,2024-01-17 20:31:08+00:00,[],None
437,https://github.com/yrabbit/bram-infer.git,2024-01-17 04:16:58+00:00,bram inferring ,1,yrabbit/bram-infer,744327232,Verilog,bram-infer,79,0,2024-01-17 04:20:20+00:00,[],None
438,https://github.com/Lewis-panda/Simple-CPU-Simulaor.git,2024-01-18 07:52:30+00:00,,0,Lewis-panda/Simple-CPU-Simulaor,744885623,Verilog,Simple-CPU-Simulaor,23,0,2024-01-18 07:54:00+00:00,[],None
439,https://github.com/tara2556/2023-nycu-computer-organization.git,2024-01-18 09:46:57+00:00,‰ΩúÊ•≠Âèä‰∏äË™≤Ë≥áÊñô,0,tara2556/2023-nycu-computer-organization,744930164,Verilog,2023-nycu-computer-organization,14849,0,2024-01-18 09:48:55+00:00,[],None
440,https://github.com/gyuho1228/verilog-metacode.git,2024-01-20 08:59:31+00:00,,0,gyuho1228/verilog-metacode,745825867,Verilog,verilog-metacode,2,0,2024-01-20 09:00:47+00:00,[],None
441,https://github.com/ShengdaChen1212/SOC_Final.git,2024-01-20 12:41:32+00:00,,0,ShengdaChen1212/SOC_Final,745882410,Verilog,SOC_Final,179,0,2024-01-20 15:21:58+00:00,[],None
442,https://github.com/AsahiroKenpachi/2scomplement_8bit_adder.git,2024-01-21 07:22:05+00:00,,0,AsahiroKenpachi/2scomplement_8bit_adder,746143003,Verilog,2scomplement_8bit_adder,3,0,2024-01-21 11:09:09+00:00,[],None
443,https://github.com/im2juyong/UART_Verilog.git,2024-01-21 08:38:15+00:00,,0,im2juyong/UART_Verilog,746159853,Verilog,UART_Verilog,0,0,2024-01-21 09:00:44+00:00,[],None
444,https://github.com/Ashborn-SM/FFT-in-Verilog.git,2024-01-20 18:23:53+00:00,,0,Ashborn-SM/FFT-in-Verilog,745982075,Verilog,FFT-in-Verilog,7,0,2024-01-23 04:40:52+00:00,[],None
445,https://github.com/maazhamidexe/Fastest-Finger-First-Circuit.git,2024-01-25 12:27:56+00:00,This project aims to implement the fastest finger first circuit based on mealy machine,2,maazhamidexe/Fastest-Finger-First-Circuit,748171256,Verilog,Fastest-Finger-First-Circuit,570,0,2024-01-25 12:50:05+00:00,[],None
446,https://github.com/ntienthanh75/lcd_nios.git,2024-01-25 18:56:03+00:00,,0,ntienthanh75/lcd_nios,748332818,Verilog,lcd_nios,19018,0,2024-01-25 18:58:30+00:00,[],None
447,https://github.com/Priya-Sivalingam/Priya-Sivalingam-Smart-Traffic-Control-System-using-VHDL.git,2024-01-25 19:36:55+00:00,"VHDL-based Smart Traffic Control: Adaptive lights prioritize hospital road vehicles, ensure safe pedestrian crossings. Efficient state machine transitions enhance traffic¬†management",0,Priya-Sivalingam/Priya-Sivalingam-Smart-Traffic-Control-System-using-VHDL,748349169,Verilog,Priya-Sivalingam-Smart-Traffic-Control-System-using-VHDL,8250,0,2024-01-25 19:58:40+00:00,[],None
448,https://github.com/ViktorBalan/FPGA.git,2024-01-17 18:47:25+00:00,,0,ViktorBalan/FPGA,744659250,Verilog,FPGA,20,0,2024-01-23 12:41:42+00:00,[],None
449,https://github.com/spacecat-max/FPGA-Calculator.git,2024-01-24 22:36:02+00:00,,0,spacecat-max/FPGA-Calculator,747920061,Verilog,FPGA-Calculator,1,0,2024-01-24 22:37:07+00:00,[],None
450,https://github.com/danglevm/Game-Controller.git,2024-01-06 20:56:02+00:00,,0,danglevm/Game-Controller,739885930,Verilog,Game-Controller,59,0,2024-01-12 03:12:32+00:00,[],None
451,https://github.com/CastleFirstKR/RV32I_single_cycle.git,2024-01-19 04:36:33+00:00,RISC-V Integer 32bit Single Cycle,0,CastleFirstKR/RV32I_single_cycle,745320256,Verilog,RV32I_single_cycle,1803,0,2024-01-31 05:14:14+00:00,[],None
452,https://github.com/JeanSokolov/sysverification.git,2024-01-22 17:12:28+00:00,,0,JeanSokolov/sysverification,746786910,Verilog,sysverification,6353,0,2024-01-31 01:04:38+00:00,[],None
453,https://github.com/Griseoh/Verilog.git,2024-01-25 18:02:17+00:00,This repository contains modules written in Verilog Hardware Descriptive Language.,0,Griseoh/Verilog,748311973,Verilog,Verilog,28,0,2024-02-08 06:43:02+00:00,[],None
454,https://github.com/moquan4543/moquanMIPS.git,2024-01-23 09:20:36+00:00,CPU,0,moquan4543/moquanMIPS,747104151,Verilog,moquanMIPS,16,0,2024-02-23 17:42:31+00:00,[],None
455,https://github.com/kyun1016/Image_Filter_using_verilog.git,2024-01-21 10:55:53+00:00,,0,kyun1016/Image_Filter_using_verilog,746192935,Verilog,Image_Filter_using_verilog,204196,0,2024-01-31 10:22:42+00:00,[],https://api.github.com/licenses/mit
456,https://github.com/SrimedhaK/RTLcodes.git,2024-01-18 12:31:40+00:00,,0,SrimedhaK/RTLcodes,744993734,Verilog,RTLcodes,4106,0,2024-03-03 18:30:50+00:00,[],None
457,https://github.com/ayush-mohril/AES_fpga_implementation.git,2024-01-08 19:14:16+00:00,,0,ayush-mohril/AES_fpga_implementation,740645692,Verilog,AES_fpga_implementation,2652,0,2024-03-04 01:10:17+00:00,[],None
458,https://github.com/lamby-yang/BUAA_CO_2023.git,2024-01-15 01:54:59+00:00,22Á∫ßÂåóËà™6Á≥ªËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ,0,lamby-yang/BUAA_CO_2023,743332611,Verilog,BUAA_CO_2023,4137,0,2024-01-15 01:58:18+00:00,[],None
459,https://github.com/aryapandit200408/Beginner_Verilog_Projects.git,2024-01-18 08:30:20+00:00,This is a repository of my personal FPGA projects,0,aryapandit200408/Beginner_Verilog_Projects,744899233,Verilog,Beginner_Verilog_Projects,19,0,2024-03-08 14:04:12+00:00,[],None
460,https://github.com/Erikovsky/dac82002.git,2024-01-10 21:41:25+00:00,convert i2s to spi w/ dac82002,0,Erikovsky/dac82002,741669863,,dac82002,6200,0,2024-01-10 21:41:26+00:00,[],https://api.github.com/licenses/mit
461,https://github.com/iChenwei/CPU_Y86.git,2024-01-22 03:00:11+00:00,,0,iChenwei/CPU_Y86,746456065,Verilog,CPU_Y86,46,0,2024-01-23 13:20:25+00:00,[],None
462,https://github.com/VigneshKarthikV/Mini-Project-in-VLSI-Design-EC383-.git,2024-01-13 18:27:29+00:00,Repository for the RTL to GDSII flow run on Openlane for Mini Project in VLSI Design,0,VigneshKarthikV/Mini-Project-in-VLSI-Design-EC383-,742910808,Verilog,Mini-Project-in-VLSI-Design-EC383-,521276,0,2024-03-29 11:44:38+00:00,[],None
463,https://github.com/UCR-CS161L/Lab01-ClocksAndTestBenches.git,2024-01-09 19:39:41+00:00,,1,UCR-CS161L/Lab01-ClocksAndTestBenches,741144726,Verilog,Lab01-ClocksAndTestBenches,12068,0,2024-01-11 23:01:49+00:00,[],None
464,https://github.com/Magio-Xiang/cpu_mips32.git,2024-01-22 13:46:14+00:00,,0,Magio-Xiang/cpu_mips32,746694978,Verilog,cpu_mips32,96568,0,2024-02-22 13:33:54+00:00,[],None
465,https://github.com/levyashvin/verilog_codes.git,2024-01-24 06:48:57+00:00,basic implementation of logic structures using verilog (revising github),0,levyashvin/verilog_codes,747551873,Verilog,verilog_codes,18,0,2024-04-10 16:02:43+00:00,"['verilog-testbenches', 'd-flipflop', 'full-adder', 'full-subtractor', 'half-subtractor', 'jk-flipflop', 'pipo', 'piso', 'priority-encoder', 'registers', 'sequence-detector', 'sipo', 'siso', 'sr-flip-flop', 'synchronous-counter', 't-flipflop']",https://api.github.com/licenses/mit
466,https://github.com/xunqianxun/LongArch-liguoqi-CPU.git,2024-01-11 08:59:26+00:00,Longarch disorder  Four launches,0,xunqianxun/LongArch-liguoqi-CPU,741857685,Verilog,LongArch-liguoqi-CPU,12896,0,2024-03-21 11:26:33+00:00,[],None
467,https://github.com/Sayak8351/VERILOG-PROJECTS.git,2024-01-06 13:31:21+00:00,,0,Sayak8351/VERILOG-PROJECTS,739765176,Verilog,VERILOG-PROJECTS,1,0,2024-01-06 13:34:54+00:00,[],None
468,https://github.com/hhhh1300/CALab3.git,2024-01-07 11:31:01+00:00,,0,hhhh1300/CALab3,740051086,Verilog,CALab3,40,0,2024-01-07 11:32:00+00:00,[],None
469,https://github.com/111213026angel/FPGA-Flappy-Bird.git,2024-01-07 07:55:29+00:00,USE FPGA 8x8 led to create a Flappy Bird game,0,111213026angel/FPGA-Flappy-Bird,740001899,Verilog,FPGA-Flappy-Bird,13,0,2024-01-07 10:09:46+00:00,[],None
470,https://github.com/renozhan/Greedy-Snake-in-FPGA.git,2024-01-05 02:07:33+00:00,,0,renozhan/Greedy-Snake-in-FPGA,739198972,Verilog,Greedy-Snake-in-FPGA,56,0,2024-01-05 06:54:34+00:00,[],None
471,https://github.com/huankai0731/soc_labD.git,2024-01-05 08:36:22+00:00,,0,huankai0731/soc_labD,739301562,Verilog,soc_labD,785,0,2024-01-05 08:37:42+00:00,[],https://api.github.com/licenses/mit
472,https://github.com/RecepSaid/FPGA_Examples.git,2024-01-10 20:47:31+00:00,,0,RecepSaid/FPGA_Examples,741653771,Verilog,FPGA_Examples,2,0,2024-01-10 20:59:52+00:00,[],None
473,https://github.com/IgaZaj/Ledy-linijka-.git,2024-01-09 10:51:11+00:00,,0,IgaZaj/Ledy-linijka-,740923242,Verilog,Ledy-linijka-,1,0,2024-01-09 10:51:42+00:00,[],None
474,https://github.com/magnus-hoangninh/Semicon_2023_IP_Timer.git,2024-01-06 17:05:52+00:00,,0,magnus-hoangninh/Semicon_2023_IP_Timer,739827790,Verilog,Semicon_2023_IP_Timer,19,0,2024-01-06 17:08:07+00:00,[],None
475,https://github.com/vk467/fibonacci-lfsr.git,2024-01-11 03:38:54+00:00,32 bit - Fibonnaci Linear Feedback Shift Register implement in basys3 FPGA,0,vk467/fibonacci-lfsr,741758072,Verilog,fibonacci-lfsr,2,0,2024-01-11 03:41:10+00:00,[],None
476,https://github.com/andtyldai/Four-Digit-Stopwatch.git,2024-01-11 16:02:38+00:00,,0,andtyldai/Four-Digit-Stopwatch,742028007,Verilog,Four-Digit-Stopwatch,3,0,2024-01-11 16:05:07+00:00,[],None
477,https://github.com/zhix1008/1121-project.git,2024-01-12 13:12:33+00:00,,0,zhix1008/1121-project,742430506,Verilog,1121-project,19762,0,2024-01-12 15:22:23+00:00,[],None
478,https://github.com/Mohamed-Adel-ELshiemy/Tools.git,2024-01-13 14:41:41+00:00,,0,Mohamed-Adel-ELshiemy/Tools,742844410,Verilog,Tools,31087,0,2024-01-13 14:46:13+00:00,[],None
479,https://github.com/Adnepukan/chisel-softmax.git,2024-01-13 12:13:45+00:00,,0,Adnepukan/chisel-softmax,742801941,Verilog,chisel-softmax,2521,0,2024-01-13 12:21:14+00:00,[],https://api.github.com/licenses/bsd-2-clause
480,https://github.com/InfiniteAzure/RISCV-CPU.git,2024-01-12 20:35:28+00:00,,0,InfiniteAzure/RISCV-CPU,742594639,Verilog,RISCV-CPU,103,0,2024-01-12 20:39:12+00:00,[],None
481,https://github.com/Penguin-N/5-stage-pipeline-CPU.git,2024-01-14 08:37:18+00:00,This program is aimed to implement 5-stage pipeline CPU using verilog language,0,Penguin-N/5-stage-pipeline-CPU,743073278,Verilog,5-stage-pipeline-CPU,1596,0,2024-01-14 08:42:09+00:00,[],None
482,https://github.com/RAJ9852/Mini_project.git,2024-01-14 17:29:49+00:00,Finite State Machine-based Traffic Light Controller,0,RAJ9852/Mini_project,743219504,Verilog,Mini_project,2,0,2024-01-14 17:33:23+00:00,[],None
483,https://github.com/Tan-ruicong/asyn_fifo.git,2024-01-15 15:29:05+00:00,,0,Tan-ruicong/asyn_fifo,743602024,Verilog,asyn_fifo,2,0,2024-01-15 15:31:29+00:00,[],None
484,https://github.com/lowry0502/SOC_LAB-D.git,2024-01-15 09:28:41+00:00,,0,lowry0502/SOC_LAB-D,743457656,Verilog,SOC_LAB-D,1490,0,2024-01-15 09:41:52+00:00,[],None
485,https://github.com/djt9/caravel_user_project.git,2024-01-15 09:59:27+00:00,,0,djt9/caravel_user_project,743469241,Verilog,caravel_user_project,11927,0,2024-01-15 10:00:06+00:00,[],https://api.github.com/licenses/apache-2.0
486,https://github.com/SonalSinha237/Ripple_Carry_Adder.git,2024-01-13 07:39:37+00:00,,0,SonalSinha237/Ripple_Carry_Adder,742732099,Verilog,Ripple_Carry_Adder,4,0,2024-01-13 07:41:30+00:00,[],None
487,https://github.com/unknownwyj/FlappyBird-in-DE2-115-FPGA.git,2024-01-15 15:08:03+00:00,,0,unknownwyj/FlappyBird-in-DE2-115-FPGA,743593270,Verilog,FlappyBird-in-DE2-115-FPGA,5201,0,2024-01-15 15:57:59+00:00,[],None
488,https://github.com/johnrscott/fpga_projects.git,2024-01-10 20:49:37+00:00,Collection of basic Xilinx FPGA examples,0,johnrscott/fpga_projects,741654499,Verilog,fpga_projects,207,0,2024-01-11 00:26:15+00:00,[],None
489,https://github.com/SOrosco1/GNSS_Caravel.git,2024-01-16 03:38:26+00:00,,0,SOrosco1/GNSS_Caravel,743815674,Verilog,GNSS_Caravel,11927,0,2024-01-16 03:39:07+00:00,[],https://api.github.com/licenses/apache-2.0
490,https://github.com/BatuCem/CPU_design.git,2024-01-16 13:45:52+00:00,Multicycle CPU Based on RISC-V Instruction Set Design In Verilog Hardening in OpenLane,0,BatuCem/CPU_design,744027757,Verilog,CPU_design,11241,0,2024-01-16 14:07:55+00:00,[],None
491,https://github.com/AsahiroKenpachi/edgedetection_verilog.git,2024-01-18 16:30:16+00:00,Th following verilog code is used to descibe a hardware for edge detection. Icarus verilog is the compiler used,0,AsahiroKenpachi/edgedetection_verilog,745096618,Verilog,edgedetection_verilog,3,0,2024-01-18 16:30:56+00:00,[],None
492,https://github.com/TsaiMingZhe/Arithmetic-Logic-Unit.git,2024-01-21 09:20:50+00:00,,0,TsaiMingZhe/Arithmetic-Logic-Unit,746169760,Verilog,Arithmetic-Logic-Unit,64,0,2024-01-21 09:22:47+00:00,[],None
493,https://github.com/HannahAlex004/Alarm-Clock.git,2024-01-21 09:00:15+00:00,SEM III _Digital Design And Computer Organization_MiniProject,0,HannahAlex004/Alarm-Clock,746164934,Verilog,Alarm-Clock,4,0,2024-01-21 09:06:58+00:00,[],None
494,https://github.com/VitoXie/HDLBits-Solutions.git,2024-01-21 10:18:19+00:00,,0,VitoXie/HDLBits-Solutions,746183626,Verilog,HDLBits-Solutions,10,0,2024-01-21 10:25:23+00:00,[],None
495,https://github.com/lowry0502/SOC_Final-Project-UART_v1.git,2024-01-22 09:32:21+00:00,,0,lowry0502/SOC_Final-Project-UART_v1,746574806,Verilog,SOC_Final-Project-UART_v1,13986,0,2024-01-22 09:35:55+00:00,[],None
496,https://github.com/Anusha-Aenugu1/HalfAdder.git,2024-01-20 09:31:38+00:00,,0,Anusha-Aenugu1/HalfAdder,745833743,Verilog,HalfAdder,0,0,2024-01-20 09:59:45+00:00,[],None
497,https://github.com/ffdm/chip.git,2024-01-22 02:39:54+00:00,,0,ffdm/chip,746451293,Verilog,chip,11927,0,2024-01-22 02:40:35+00:00,[],https://api.github.com/licenses/apache-2.0
498,https://github.com/MahmoudMohamed9988/Sign-Magnitude-adder.git,2024-01-21 20:14:13+00:00,,0,MahmoudMohamed9988/Sign-Magnitude-adder,746357411,Verilog,Sign-Magnitude-adder,7,0,2024-01-21 20:16:17+00:00,[],None
499,https://github.com/vjkr/Building_RISC-V_CPU_Core.git,2024-01-16 06:19:19+00:00,https://learning.edx.org/course/course-v1:LinuxFoundationX+LFD111x+3T2022/home,1,vjkr/Building_RISC-V_CPU_Core,743858364,Verilog,Building_RISC-V_CPU_Core,77,0,2024-01-23 06:30:25+00:00,[],None
500,https://github.com/Attilas98/CaravelTest_24.01.24.git,2024-01-24 11:03:46+00:00,,0,Attilas98/CaravelTest_24.01.24,747645577,Verilog,CaravelTest_24.01.24,11927,0,2024-01-24 11:04:28+00:00,[],https://api.github.com/licenses/apache-2.0
501,https://github.com/mj1069/configurable-puf.git,2024-01-24 03:17:48+00:00,Configurable - Physically unclonable function,0,mj1069/configurable-puf,747494666,Verilog,configurable-puf,17,0,2024-01-24 03:18:33+00:00,[],None
502,https://github.com/amr-elberry/RTL-Design-of-SPI-Master-in-verilog.git,2024-01-09 19:04:23+00:00,,0,amr-elberry/RTL-Design-of-SPI-Master-in-verilog,741132559,Verilog,RTL-Design-of-SPI-Master-in-verilog,18,0,2024-01-28 18:51:57+00:00,[],None
503,https://github.com/CastleFirstKR/UOS_ECE_clock.git,2024-01-08 07:39:09+00:00,,0,CastleFirstKR/UOS_ECE_clock,740363747,Verilog,UOS_ECE_clock,1586,0,2024-01-30 13:22:57+00:00,[],None
504,https://github.com/Panda-Code-Master/HDL-Bits.git,2024-01-21 18:15:59+00:00,HDL Bits,0,Panda-Code-Master/HDL-Bits,746324033,Verilog,HDL-Bits,34,0,2024-01-22 11:07:10+00:00,[],None
505,https://github.com/RESMIRNAIR/JK_FLIPFLOP.git,2024-01-23 05:14:01+00:00,,28,RESMIRNAIR/JK_FLIPFLOP,747019881,Verilog,JK_FLIPFLOP,52,0,2024-01-23 05:19:09+00:00,[],None
506,https://github.com/tebartsch/verilog-experiments.git,2024-01-24 00:21:15+00:00,,0,tebartsch/verilog-experiments,747450144,Verilog,verilog-experiments,48,0,2024-02-06 15:49:13+00:00,[],https://api.github.com/licenses/mit
507,https://github.com/Biggestapple/MCS-51-IP-Core.git,2024-01-14 03:21:48+00:00,,0,Biggestapple/MCS-51-IP-Core,743012883,Verilog,MCS-51-IP-Core,3223,0,2024-01-14 03:25:21+00:00,[],None
508,https://github.com/aurora324/SUSTECH-CS207-FINAL-Digital-Logic-PROJECT.git,2024-01-05 09:32:20+00:00,,0,aurora324/SUSTECH-CS207-FINAL-Digital-Logic-PROJECT,739320126,Verilog,SUSTECH-CS207-FINAL-Digital-Logic-PROJECT,34981,0,2024-02-29 11:34:16+00:00,[],None
509,https://github.com/Srishti262/Voting_machine.git,2024-01-23 20:02:01+00:00,,0,Srishti262/Voting_machine,747375779,Verilog,Voting_machine,5,0,2024-03-04 20:29:55+00:00,[],None
510,https://github.com/KElgenidy/RISC-V-Processor.git,2024-01-20 11:46:48+00:00,,0,KElgenidy/RISC-V-Processor,745868192,Verilog,RISC-V-Processor,1079,0,2024-03-10 13:30:54+00:00,[],None
511,https://github.com/pigLetQ/demo.git,2024-01-12 15:33:15+00:00,,0,pigLetQ/demo,742486672,Verilog,demo,10,0,2024-01-12 15:36:33+00:00,[],https://api.github.com/licenses/mit
512,https://github.com/hmoyen/Lab-Dig.git,2024-01-17 16:09:20+00:00,,1,hmoyen/Lab-Dig,744594506,Verilog,Lab-Dig,46055,0,2024-01-17 16:12:11+00:00,[],None
513,https://github.com/Liber1917/Learn_DigitalLogic.git,2024-01-22 07:44:03+00:00,ÁêÜËÆ∫Â≠¶‰π†Âíå‰ª£Á†Å,0,Liber1917/Learn_DigitalLogic,746533923,Verilog,Learn_DigitalLogic,11243,0,2024-04-07 09:39:37+00:00,[],None
514,https://github.com/hanjie-0619/Solutions_of_HDLBits.git,2024-01-12 02:23:04+00:00,This project contains all the solutions of  problem sets  in HDLBits. I hope everyone who loves verilog could learn together and give valuable advice.,0,hanjie-0619/Solutions_of_HDLBits,742225416,Verilog,Solutions_of_HDLBits,36,0,2024-01-12 15:21:53+00:00,[],https://api.github.com/licenses/mit
515,https://github.com/EECS150/eecs150.github.io.git,2024-01-16 12:44:59+00:00,Website for Sp24 hosted on Github Pages,0,EECS150/eecs150.github.io,744002374,Verilog,eecs150.github.io,328413,0,2024-01-17 20:28:53+00:00,[],None
516,https://github.com/ZAIN-ALI-02/AXI4-Lite.git,2024-01-05 07:47:42+00:00,,0,ZAIN-ALI-02/AXI4-Lite,739285960,Verilog,AXI4-Lite,47,0,2024-01-05 07:50:06+00:00,[],None
517,https://github.com/antonetjuarez/Vending-Machine-RTL.git,2024-01-08 02:01:39+00:00,"A vending machine that will give candy and return change after user enters coins, which can be reset with a button",0,antonetjuarez/Vending-Machine-RTL,740273044,Verilog,Vending-Machine-RTL,47,0,2024-01-08 02:36:56+00:00,[],None
518,https://github.com/Samuelisusername/MIPS_processor.git,2024-01-06 17:53:38+00:00,,0,Samuelisusername/MIPS_processor,739841377,Verilog,MIPS_processor,9161,0,2024-01-08 15:12:58+00:00,[],None
519,https://github.com/Lingo823/Minesweeper.git,2024-01-09 10:55:21+00:00,Verilog,0,Lingo823/Minesweeper,740925027,Verilog,Minesweeper,8197,0,2024-01-09 11:19:29+00:00,[],None
520,https://github.com/shun6-6/Time_Syn_fpga.git,2024-01-09 07:32:26+00:00,,0,shun6-6/Time_Syn_fpga,740847754,Verilog,Time_Syn_fpga,12,0,2024-01-09 08:42:04+00:00,[],None
521,https://github.com/chatJohn/HardWare-Design.git,2024-01-10 10:11:20+00:00,,0,chatJohn/HardWare-Design,741399492,Verilog,HardWare-Design,58,0,2024-01-10 10:15:25+00:00,[],None
522,https://github.com/Sherr1Fu/Processor.git,2024-01-10 15:43:54+00:00,,0,Sherr1Fu/Processor,741534877,Verilog,Processor,3772,0,2024-01-10 18:53:43+00:00,[],None
523,https://github.com/ZONG-RUI1216/SOC-Design-Lab4.git,2024-01-11 07:00:20+00:00,,0,ZONG-RUI1216/SOC-Design-Lab4,741815014,Verilog,SOC-Design-Lab4,4188,0,2024-01-11 07:09:03+00:00,[],None
524,https://github.com/collegebuddy1/handwriting-recognition-using-neural-networks-on-FPGA.git,2024-01-12 10:05:37+00:00,,0,collegebuddy1/handwriting-recognition-using-neural-networks-on-FPGA,742364506,Verilog,handwriting-recognition-using-neural-networks-on-FPGA,656,0,2024-01-12 10:05:50+00:00,[],None
525,https://github.com/alyQamar/verilog-playground.git,2024-01-12 13:30:48+00:00,,0,alyQamar/verilog-playground,742437672,Verilog,verilog-playground,1898,0,2024-01-12 13:31:39+00:00,[],None
526,https://github.com/jeremy-joy/electronic-engineering.git,2024-01-14 13:45:41+00:00,,0,jeremy-joy/electronic-engineering,743151149,Verilog,electronic-engineering,6,0,2024-01-14 13:56:00+00:00,[],None
527,https://github.com/riccardognt/IIR-Filter.git,2024-01-10 22:01:59+00:00,Design and implementation of an IIR Filter,0,riccardognt/IIR-Filter,741675508,Verilog,IIR-Filter,12863,0,2024-01-10 22:30:13+00:00,[],None
528,https://github.com/mkkkkkkkqw/123.git,2024-01-13 19:40:36+00:00,,0,mkkkkkkkqw/123,742929817,Verilog,123,1602,0,2024-01-13 19:42:10+00:00,[],None
529,https://github.com/chloewangmeow/SoC_LabD.git,2024-01-13 14:14:21+00:00,,0,chloewangmeow/SoC_LabD,742836071,Verilog,SoC_LabD,3277,0,2024-01-13 14:16:14+00:00,[],None
530,https://github.com/mkkkkkkkqw/514.git,2024-01-14 19:42:02+00:00,,0,mkkkkkkkqw/514,743256198,Verilog,514,1226,0,2024-01-14 19:46:01+00:00,[],None
531,https://github.com/rishabh4749/2State_SimpleMoore_Asyn.git,2024-01-16 08:12:21+00:00,,0,rishabh4749/2State_SimpleMoore_Asyn,743896658,Verilog,2State_SimpleMoore_Asyn,1,0,2024-01-16 08:13:05+00:00,[],None
532,https://github.com/danielgonzadelga/PONG.git,2024-01-16 01:53:57+00:00,,0,danielgonzadelga/PONG,743789986,Verilog,PONG,74,0,2024-01-16 01:59:24+00:00,[],None
533,https://github.com/312510017Erison88/DIC_Final_Project.git,2024-01-17 08:39:51+00:00,ÈªÉÊüèËíºDIC Final project,0,312510017Erison88/DIC_Final_Project,744409063,Verilog,DIC_Final_Project,1025,0,2024-01-17 09:25:33+00:00,[],None
534,https://github.com/Sas-ry/z16CPUemulator.git,2024-01-06 16:39:12+00:00,,0,Sas-ry/z16CPUemulator,739820161,Verilog,z16CPUemulator,33,0,2024-01-06 16:59:39+00:00,[],None
535,https://github.com/jurgz42/ic_test.git,2024-01-18 21:16:06+00:00,A simple test repo to figure out the steps needed to make a larger IC project work through this method. Should not contain any substantial code.,0,jurgz42/ic_test,745209517,Verilog,ic_test,11927,0,2024-01-18 21:16:48+00:00,[],https://api.github.com/licenses/apache-2.0
536,https://github.com/shalan/AUCOHL_CCC16.git,2024-01-16 11:38:25+00:00,"A 16-bit Counter, Capture and Compare peripheral",0,shalan/AUCOHL_CCC16,743976703,Verilog,AUCOHL_CCC16,24,0,2024-01-16 11:47:22+00:00,[],https://api.github.com/licenses/apache-2.0
537,https://github.com/MYNAMEHOLO/LinearInverseTonemapping.git,2024-01-19 05:52:29+00:00,,0,MYNAMEHOLO/LinearInverseTonemapping,745340176,Verilog,LinearInverseTonemapping,224,0,2024-01-19 05:55:30+00:00,[],None
538,https://github.com/KumarPujala/Single_Port_RAM.git,2024-01-17 08:41:17+00:00,,0,KumarPujala/Single_Port_RAM,744409601,Verilog,Single_Port_RAM,1613,0,2024-01-17 08:44:12+00:00,[],None
539,https://github.com/HanPU-Code/Verilog-HDL.git,2024-01-18 07:42:12+00:00,,0,HanPU-Code/Verilog-HDL,744882105,Verilog,Verilog-HDL,10,0,2024-01-18 07:42:47+00:00,[],None
540,https://github.com/SONAMSHANDILYA/SR-flip-flop-using-JK-D-T-flip-flops.git,2024-01-20 05:16:59+00:00,,0,SONAMSHANDILYA/SR-flip-flop-using-JK-D-T-flip-flops,745775065,Verilog,SR-flip-flop-using-JK-D-T-flip-flops,6,0,2024-01-20 05:19:11+00:00,[],None
541,https://github.com/MohamedSherifNoureldin/VerilogPipelinedRISCVProcessor.git,2024-01-22 10:38:03+00:00," A verilog implementation of a pipelined processor for the RISC-V architecture, with support for all 40 instructions of the RV32I instruction set; as well as an additional 8 for the RV32M instruction set. Supports implementation on a Nexys A7 board. Implemented as the CSCE 3301 (Computer Architecture) course's first project, in Spring 2023. ",0,MohamedSherifNoureldin/VerilogPipelinedRISCVProcessor,746601767,Verilog,VerilogPipelinedRISCVProcessor,670,0,2024-01-22 10:38:52+00:00,[],None
542,https://github.com/kyle174/Verilog-Combination-Lock.git,2024-01-24 02:47:57+00:00,,0,kyle174/Verilog-Combination-Lock,747487262,Verilog,Verilog-Combination-Lock,7659,0,2024-01-24 02:50:06+00:00,[],None
543,https://github.com/NhatKlose/clockDigital.git,2024-01-24 04:32:41+00:00,,0,NhatKlose/clockDigital,747512939,Verilog,clockDigital,152,0,2024-01-24 04:34:46+00:00,[],None
544,https://github.com/mnentwig/verilogSnippets.git,2024-01-20 12:33:55+00:00,collection of Verilog code samples e.g. for FPGA,0,mnentwig/verilogSnippets,745880473,Verilog,verilogSnippets,20,0,2024-01-20 17:29:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
545,https://github.com/ESN2024/Lachenal_Lab2.git,2024-01-17 08:43:16+00:00,,0,ESN2024/Lachenal_Lab2,744410326,Verilog,Lachenal_Lab2,13642,0,2024-01-17 08:56:38+00:00,[],None
546,https://github.com/Hafsa1918/RISC_V_Pipeline.git,2024-01-24 17:11:27+00:00,,0,Hafsa1918/RISC_V_Pipeline,747804091,Verilog,RISC_V_Pipeline,20,0,2024-01-25 03:46:12+00:00,[],https://api.github.com/licenses/mit
547,https://github.com/SONAMSHANDILYA/Frequency-Divider-even-.git,2024-01-25 12:10:55+00:00,,0,SONAMSHANDILYA/Frequency-Divider-even-,748164591,Verilog,Frequency-Divider-even-,3,0,2024-01-25 12:11:54+00:00,[],None
548,https://github.com/ECSIS-lab/Cryptographic-Hardware-IPs.git,2024-01-22 05:46:04+00:00,"Sources of cryptographic circuits made by Tohoku U-AIST team, which were originally public on the website of Aoki Lab (Cryptographic Hardware Project).",0,ECSIS-lab/Cryptographic-Hardware-IPs,746497278,Verilog,Cryptographic-Hardware-IPs,4194,0,2024-01-30 06:44:41+00:00,[],None
549,https://github.com/dodododddo/openmips.git,2024-01-05 16:59:44+00:00,„ÄäËá™Â∑±Âä®ÊâãÂÜôCPU„ÄãÂ≠¶‰π†Á¨îËÆ∞‰∏é‰ª£Á†ÅÂÆûÁé∞,0,dodododddo/openmips,739478256,Verilog,openmips,31,0,2024-01-15 12:49:04+00:00,[],None
550,https://github.com/maarikazuki/master.git,2024-01-12 09:50:54+00:00,,0,maarikazuki/master,742358945,Verilog,master,157,0,2024-01-12 11:27:49+00:00,[],None
551,https://github.com/naomirehman1008/portfolio.git,2024-01-20 17:54:15+00:00,My past projects :),0,naomirehman1008/portfolio,745973730,Verilog,portfolio,34084,0,2024-01-24 18:36:59+00:00,[],None
552,https://github.com/jonghee-son/Cyclone_V_Nios_II.git,2024-01-09 07:57:38+00:00,Nios II RISC processor implementation for Intel Cyclone V (DE0-CV),0,jonghee-son/Cyclone_V_Nios_II,740856718,Verilog,Cyclone_V_Nios_II,51870,0,2024-01-13 03:00:34+00:00,[],None
553,https://github.com/Daniel20010822/NYCU-CAD-2023-FALL.git,2024-01-10 13:56:19+00:00,,0,Daniel20010822/NYCU-CAD-2023-FALL,741488108,Verilog,NYCU-CAD-2023-FALL,5327,0,2024-01-10 14:55:10+00:00,[],None
554,https://github.com/kero-mina/ITI.git,2024-01-09 18:33:27+00:00,,0,kero-mina/ITI,741121476,Verilog,ITI,5668,0,2024-03-02 15:42:12+00:00,[],None
555,https://github.com/Akhilesh2709/Sync-FIFO.git,2024-01-19 04:58:09+00:00,,0,Akhilesh2709/Sync-FIFO,745325689,Verilog,Sync-FIFO,8,0,2024-03-04 13:18:27+00:00,[],None
556,https://github.com/Daniel20010822/NYCU-ICLAB-2023-FALL.git,2024-01-10 12:51:35+00:00,,0,Daniel20010822/NYCU-ICLAB-2023-FALL,741460680,Verilog,NYCU-ICLAB-2023-FALL,45854,0,2024-01-10 13:00:39+00:00,[],None
557,https://github.com/hare-care/CE362.git,2024-01-08 02:22:11+00:00,CE362 Computer Architecture Project,0,hare-care/CE362,740277584,Verilog,CE362,1009,0,2024-01-21 00:51:10+00:00,[],None
558,https://github.com/gyuho1228/Verilog.git,2024-01-20 09:11:59+00:00,,0,gyuho1228/Verilog,745828846,Verilog,Verilog,45,0,2024-01-23 07:50:50+00:00,[],None
559,https://github.com/benjaminpotter/risc-cpu.git,2024-01-22 16:44:40+00:00,,0,benjaminpotter/risc-cpu,746774702,Verilog,risc-cpu,863,0,2024-01-22 18:15:44+00:00,[],None
560,https://github.com/Shreesh-Kulkarni/EC792_HPC_Labs.git,2024-01-14 17:35:53+00:00,A repository for all the assembly and HDL files related to labs for the EC-792- High Performance Computing Architectures course offered by ECE Department NITK.,0,Shreesh-Kulkarni/EC792_HPC_Labs,743221283,Verilog,EC792_HPC_Labs,22,0,2024-04-06 18:49:50+00:00,[],None
561,https://github.com/prar1hana/CS2093D-Hardware-Laboratory-S4-B-Tech-.git,2024-01-08 18:57:24+00:00,Assign,0,prar1hana/CS2093D-Hardware-Laboratory-S4-B-Tech-,740639867,Verilog,CS2093D-Hardware-Laboratory-S4-B-Tech-,481,0,2024-04-07 21:47:50+00:00,[],None
562,https://github.com/paaban25/BatteryManagement.git,2024-01-24 07:04:23+00:00,,0,paaban25/BatteryManagement,747556850,Verilog,BatteryManagement,1153,0,2024-03-22 17:19:53+00:00,[],None
563,https://github.com/20rzaugg/AdvReconfigurableComputing.git,2024-01-09 02:16:59+00:00,Coursework from USU ECE 6740,0,20rzaugg/AdvReconfigurableComputing,740759497,Verilog,AdvReconfigurableComputing,734,0,2024-02-01 18:31:13+00:00,[],None
564,https://github.com/qiao-yh/fpga-pipeline-sorting.git,2024-01-15 11:40:59+00:00,finish a sorting task on self-code pipeline on fpga,0,qiao-yh/fpga-pipeline-sorting,743507159,Verilog,fpga-pipeline-sorting,20,0,2024-01-15 11:41:54+00:00,[],None
565,https://github.com/ZIAO2001/Duke-ECE550.git,2024-01-15 07:50:31+00:00,Duke ECE550,0,ZIAO2001/Duke-ECE550,743421706,Verilog,Duke-ECE550,21818,0,2024-03-04 09:38:29+00:00,[],None
566,https://github.com/facu-tolay/tp-final-mips.git,2024-01-12 23:49:12+00:00,,0,facu-tolay/tp-final-mips,742640404,Verilog,tp-final-mips,117,0,2024-03-23 15:27:18+00:00,[],https://api.github.com/licenses/apache-2.0
567,https://github.com/pranjal20498/RISCV-Single-Stage.git,2024-01-05 11:27:27+00:00,,0,pranjal20498/RISCV-Single-Stage,739359549,Verilog,RISCV-Single-Stage,5,0,2024-01-05 11:37:13+00:00,[],None
568,https://github.com/RookieT0T/Processor_Cache_Design.git,2024-01-05 08:40:52+00:00,,0,RookieT0T/Processor_Cache_Design,739303004,Verilog,Processor_Cache_Design,56,0,2024-01-05 08:58:31+00:00,[],None
569,https://github.com/siru24/traffic-signal-controller.git,2024-01-09 13:17:53+00:00,,0,siru24/traffic-signal-controller,740982016,Verilog,traffic-signal-controller,5,0,2024-01-09 13:19:06+00:00,[],None
570,https://github.com/ayaahmed20018414/UART-Communication-Protocol.git,2024-01-08 14:08:46+00:00,,0,ayaahmed20018414/UART-Communication-Protocol,740519610,Verilog,UART-Communication-Protocol,23,0,2024-01-08 14:23:45+00:00,[],None
571,https://github.com/celuk/wallace-multiplier-cmos-vlsi.git,2024-01-07 22:47:44+00:00,8bit x 8bit Signed Wallace Tree Multiplier 600nm CMOS VLSI Design,0,celuk/wallace-multiplier-cmos-vlsi,740236139,Verilog,wallace-multiplier-cmos-vlsi,161610,0,2024-01-09 08:03:20+00:00,"['cmos', 'layout', 'verilog', 'vlsi', 'cadence', 'virtuoso']",None
572,https://github.com/billybobjoe123/JTAG.git,2024-01-06 03:51:37+00:00,implementation of a jtag tap controller,0,billybobjoe123/JTAG,739628767,Verilog,JTAG,17959,0,2024-01-06 04:00:43+00:00,[],None
573,https://github.com/BhoomiVarshney/TIC_TAC_TOE_.git,2024-01-07 12:16:06+00:00,,0,BhoomiVarshney/TIC_TAC_TOE_,740062165,Verilog,TIC_TAC_TOE_,10,0,2024-01-07 12:42:17+00:00,[],None
574,https://github.com/rishabh9837khanna/Half_Adder_Day-01.git,2024-01-08 20:26:32+00:00,,0,rishabh9837khanna/Half_Adder_Day-01,740669704,Verilog,Half_Adder_Day-01,3,0,2024-01-08 20:29:35+00:00,[],None
575,https://github.com/ptchan/Integrated-Circuit-Design-Project2.git,2024-01-09 02:59:09+00:00,,0,ptchan/Integrated-Circuit-Design-Project2,740770276,Verilog,Integrated-Circuit-Design-Project2,2139,0,2024-01-09 03:36:26+00:00,[],None
576,https://github.com/gun930715/Tetris.git,2024-01-08 03:48:48+00:00,,0,gun930715/Tetris,740297255,Verilog,Tetris,42,0,2024-01-10 08:01:55+00:00,[],None
577,https://github.com/AlexDorinIrimia/ProiectFIC.git,2024-01-10 10:12:14+00:00,,0,AlexDorinIrimia/ProiectFIC,741399832,Verilog,ProiectFIC,8,0,2024-01-10 10:35:13+00:00,[],None
578,https://github.com/mahmedadawy2013/Design_Door_Controller.git,2024-01-10 04:40:58+00:00,,0,mahmedadawy2013/Design_Door_Controller,741287297,Verilog,Design_Door_Controller,11,0,2024-01-10 04:41:30+00:00,[],None
579,https://github.com/joyce820129/snake_game.git,2024-01-10 09:44:11+00:00,,0,joyce820129/snake_game,741388606,Verilog,snake_game,13,0,2024-01-10 14:20:51+00:00,[],None
580,https://github.com/vanphuc1208/PWM-with-Verilog.git,2024-01-11 03:58:48+00:00,,0,vanphuc1208/PWM-with-Verilog,741762783,Verilog,PWM-with-Verilog,2,0,2024-01-11 03:59:33+00:00,[],None
581,https://github.com/Sheng08/SoC-LabD.git,2024-01-06 11:55:08+00:00,,0,Sheng08/SoC-LabD,739739166,Verilog,SoC-LabD,5527,0,2024-01-06 12:15:26+00:00,[],None
582,https://github.com/Gigitty/5-Stage-MIPS.git,2024-01-12 01:43:08+00:00,5-Stage MIPS Pipelined Processor in Verilog,0,Gigitty/5-Stage-MIPS,742215091,Verilog,5-Stage-MIPS,15,0,2024-01-12 02:15:38+00:00,[],None
583,https://github.com/ZheChen-Bill/SoC_SDRAM.git,2024-01-12 18:20:21+00:00,,0,ZheChen-Bill/SoC_SDRAM,742550750,Verilog,SoC_SDRAM,4878,0,2024-01-12 18:21:54+00:00,[],None
584,https://github.com/FabulousMatin/DLD-Lab.git,2024-01-15 08:18:24+00:00,,0,FabulousMatin/DLD-Lab,743431822,Verilog,DLD-Lab,4186,0,2024-01-15 08:19:17+00:00,[],None
585,https://github.com/Ryten303/MyProjects.git,2024-01-14 19:38:04+00:00,Individual projects,0,Ryten303/MyProjects,743255146,Verilog,MyProjects,2198,0,2024-01-14 20:56:19+00:00,[],None
586,https://github.com/KouroshAlinaghi/digital-systems.git,2024-01-14 07:03:35+00:00,The wrath of the gods against the people on Earth,0,KouroshAlinaghi/digital-systems,743052515,Verilog,digital-systems,5245,0,2024-01-14 07:06:17+00:00,[],None
587,https://github.com/SonalSinha237/Vending_Machine.git,2024-01-11 17:15:05+00:00,,0,SonalSinha237/Vending_Machine,742058077,Verilog,Vending_Machine,55,0,2024-01-11 17:16:07+00:00,[],None
588,https://github.com/saikrishnareddy2002/DIGITAL-AUDIO-PROCESSING-WITH-LMS-FILTER-USING-VERILOG.git,2024-01-13 15:54:21+00:00,,0,saikrishnareddy2002/DIGITAL-AUDIO-PROCESSING-WITH-LMS-FILTER-USING-VERILOG,742866540,Verilog,DIGITAL-AUDIO-PROCESSING-WITH-LMS-FILTER-USING-VERILOG,19533,0,2024-01-13 17:44:52+00:00,[],None
589,https://github.com/SharathArvapally/Booth-Multiplier.git,2024-01-14 04:15:50+00:00,,0,SharathArvapally/Booth-Multiplier,743021531,Verilog,Booth-Multiplier,6,0,2024-01-14 04:22:19+00:00,[],None
590,https://github.com/AbelCategory/CPU.git,2024-01-13 04:24:01+00:00,,0,AbelCategory/CPU,742689879,Verilog,CPU,918,0,2024-01-13 04:28:27+00:00,[],None
591,https://github.com/cx1218/FPGA.git,2024-01-14 14:36:51+00:00,,0,cx1218/FPGA,743166794,Verilog,FPGA,12,0,2024-01-14 14:38:02+00:00,[],None
592,https://github.com/sozign/digital-clock.git,2024-01-14 13:44:40+00:00,21-2 [ÎÖºÎ¶¨ÌöåÎ°úÏã§Ìóò] FPGA ÏãúÍ≥ÑÏ†úÏûë ,0,sozign/digital-clock,743150824,Verilog,digital-clock,11,0,2024-01-16 07:16:01+00:00,[],None
593,https://github.com/sw96/snake_game.git,2024-01-14 18:38:17+00:00,snake_game by verilog,0,sw96/snake_game,743239362,Verilog,snake_game,41919,0,2024-01-14 18:42:41+00:00,[],None
594,https://github.com/ReliableSketch/ReliableSketch.git,2024-01-16 03:03:35+00:00,,0,ReliableSketch/ReliableSketch,743807046,Verilog,ReliableSketch,484,0,2024-01-16 03:10:51+00:00,[],None
595,https://github.com/hermanumrao/Verilog.git,2024-01-17 09:04:55+00:00,Verilog code that I have done during my 3rd semester. Simulates a simple mips processor,0,hermanumrao/Verilog,744418660,Verilog,Verilog,9794,0,2024-01-17 09:14:17+00:00,[],None
596,https://github.com/thhongee/SoC_LabD_SDRAM.git,2024-01-12 13:09:29+00:00,,0,thhongee/SoC_LabD_SDRAM,742429308,Verilog,SoC_LabD_SDRAM,2615,0,2024-01-12 13:11:38+00:00,[],None
597,https://github.com/Prajwaln2002/Internship_I_type.git,2024-01-16 17:12:36+00:00,,0,Prajwaln2002/Internship_I_type,744126440,Verilog,Internship_I_type,6,0,2024-01-16 18:41:25+00:00,[],None
598,https://github.com/gitmehrdad/Superscalar-MIPS.git,2024-01-16 21:11:06+00:00, This Verilog implementation represents a 32-bit MIPS processor featuring out-of-order execution.,0,gitmehrdad/Superscalar-MIPS,744217544,Verilog,Superscalar-MIPS,188,0,2024-01-16 21:15:04+00:00,[],https://api.github.com/licenses/mit
599,https://github.com/Ivan890129/Soc_LabD.git,2024-01-12 12:00:29+00:00,,0,Ivan890129/Soc_LabD,742404347,Verilog,Soc_LabD,6116,0,2024-01-12 12:08:58+00:00,[],None
600,https://github.com/vPIFO/Virtualization.git,2024-01-18 06:08:05+00:00,,0,vPIFO/Virtualization,744850482,Verilog,Virtualization,30569,0,2024-01-18 06:16:58+00:00,[],None
601,https://github.com/SaxonRah/CADC-F14-Tomcat.git,2024-01-18 05:46:51+00:00,,0,SaxonRah/CADC-F14-Tomcat,744843911,Verilog,CADC-F14-Tomcat,294,0,2024-01-18 05:48:56+00:00,[],None
602,https://github.com/danbaws/uart-verilog.git,2024-01-18 12:19:44+00:00,Still in the works.,0,danbaws/uart-verilog,744988956,Verilog,uart-verilog,2,0,2024-01-18 12:20:00+00:00,[],None
603,https://github.com/shalan/AUCOHL_TMR32.git,2024-01-13 15:48:33+00:00,A 32-bit Timer and PWM generator.,2,shalan/AUCOHL_TMR32,742864803,Verilog,AUCOHL_TMR32,30,0,2024-01-13 15:56:18+00:00,[],https://api.github.com/licenses/apache-2.0
604,https://github.com/shariethernet/cpu_fpga.git,2024-01-21 15:51:04+00:00,Implement all instructions for RISC-V including Branch instructions. This repository will provide the automation flow for running the design into hardware.,0,shariethernet/cpu_fpga,746278749,Verilog,cpu_fpga,37,0,2024-01-21 15:51:37+00:00,[],https://api.github.com/licenses/mit
605,https://github.com/Venkat-777/armM0.git,2024-01-22 05:35:25+00:00,,0,Venkat-777/armM0,746494398,Verilog,armM0,172,0,2024-01-22 05:55:13+00:00,[],None
606,https://github.com/cmerrill/tt06-cmerrill.git,2024-01-09 02:10:57+00:00,,0,cmerrill/tt06-cmerrill,740757951,Verilog,tt06-cmerrill,55,0,2024-01-09 17:20:19+00:00,[],https://api.github.com/licenses/apache-2.0
607,https://github.com/GentleOstrich/BUAA-CO.git,2024-01-19 18:39:35+00:00,,0,GentleOstrich/BUAA-CO,745627744,Verilog,BUAA-CO,89320,0,2024-01-19 19:12:40+00:00,[],None
608,https://github.com/Ignite2001/hdlbits_answer.git,2024-01-19 15:08:41+00:00,take care of use...,0,Ignite2001/hdlbits_answer,745543511,Verilog,hdlbits_answer,78,0,2024-01-19 15:14:20+00:00,[],None
609,https://github.com/thongzenka/win_lose.git,2024-01-19 18:22:40+00:00,,0,thongzenka/win_lose,745621740,Verilog,win_lose,1798,0,2024-01-19 18:23:38+00:00,[],None
610,https://github.com/Chandler-Kluser/Tang75.git,2024-01-21 05:12:32+00:00,HUB75 Display Driver for FPGAs written in Verilog,0,Chandler-Kluser/Tang75,746116651,Verilog,Tang75,359,0,2024-01-21 05:17:08+00:00,[],https://api.github.com/licenses/mit
611,https://github.com/omarzalahh/Bit_Sync_with_parameterized_bus.git,2024-01-21 12:42:24+00:00,,0,omarzalahh/Bit_Sync_with_parameterized_bus,746221440,Verilog,Bit_Sync_with_parameterized_bus,133,0,2024-01-21 12:42:50+00:00,[],None
612,https://github.com/omarzalahh/MIPS_PIPLINE.git,2024-01-21 12:45:33+00:00,,0,omarzalahh/MIPS_PIPLINE,746222324,Verilog,MIPS_PIPLINE,262,0,2024-01-21 14:34:33+00:00,[],None
613,https://github.com/VishalPV2004/BasicProcessor-Verilog.git,2024-01-22 13:48:19+00:00,"This circuit, driven by inputs rs1, rs2, and memoryaddr, performs arithmetic and logic operations using an ALU. Results are stored in a register file and memory, contributing to efficient data processing and advancing processor architecture.",0,VishalPV2004/BasicProcessor-Verilog,746695890,Verilog,BasicProcessor-Verilog,14,0,2024-01-22 14:44:23+00:00,[],None
614,https://github.com/VishalPV2004/RAM-Verilog.git,2024-01-20 15:05:00+00:00,"This repo placed 2 different RAMs, async and sync:  Async RAM: 1024 locations, 8-bit capacity. Enables independent read/write.  Sync RAM: 1024 locations, precise clock-controlled access. Ideal for synchronized applications.",0,VishalPV2004/RAM-Verilog,745923587,Verilog,RAM-Verilog,4,0,2024-01-20 15:10:36+00:00,[],None
615,https://github.com/aligrand/verilog-parityChecker.git,2024-01-23 12:39:45+00:00,HomeWork of VerilogHDL in parity-checking,0,aligrand/verilog-parityChecker,747183041,Verilog,verilog-parityChecker,171,0,2024-01-23 12:40:13+00:00,[],None
616,https://github.com/abdelazeem201/VID_TIMING_GEN.git,2024-01-17 11:15:20+00:00,Video Timing Generator,0,abdelazeem201/VID_TIMING_GEN,744470631,Verilog,VID_TIMING_GEN,84,0,2024-01-17 11:21:26+00:00,"['asic', 'fpga', 'soc', 'verilog']",None
617,https://github.com/Bakeu127/MIPS_Processor.git,2024-01-25 10:18:26+00:00,,0,Bakeu127/MIPS_Processor,748122190,Verilog,MIPS_Processor,6,0,2024-01-25 10:29:17+00:00,[],None
618,https://github.com/Corigine-mimic/xdma-ddr_demo.git,2024-01-25 03:01:26+00:00,,0,Corigine-mimic/xdma-ddr_demo,747985712,Verilog,xdma-ddr_demo,476,0,2024-01-25 06:09:11+00:00,[],None
619,https://github.com/poojaudupa25/adld.git,2024-01-25 07:06:59+00:00,,0,poojaudupa25/adld,748052272,Verilog,adld,170,0,2024-01-25 07:10:44+00:00,[],None
620,https://github.com/renvlers/MyCPU.git,2024-01-25 12:17:48+00:00,My CPU,0,renvlers/MyCPU,748167243,Verilog,MyCPU,23,0,2024-01-25 12:21:11+00:00,[],None
621,https://github.com/LiamSkirrow/cpu-debug-environment.git,2024-01-06 23:07:32+00:00,UART debug harness for CPUs on FPGA,0,LiamSkirrow/cpu-debug-environment,739911032,Verilog,cpu-debug-environment,27,0,2024-01-09 21:34:13+00:00,[],None
622,https://github.com/Lena-2023/counter.git,2024-01-08 14:48:40+00:00,,0,Lena-2023/counter,740537352,Verilog,counter,9,0,2024-01-08 14:52:20+00:00,[],https://api.github.com/licenses/mit
623,https://github.com/narajoEmmanuel/Digital-Adder-ASCII-code-.git,2024-01-20 05:51:09+00:00,,0,narajoEmmanuel/Digital-Adder-ASCII-code-,745782184,Verilog,Digital-Adder-ASCII-code-,1613,0,2024-01-20 05:51:48+00:00,[],None
624,https://github.com/TsaiMingZhe/Gauss-Seidel-Iteration-Machine.git,2024-01-25 12:46:07+00:00,,0,TsaiMingZhe/Gauss-Seidel-Iteration-Machine,748178036,Verilog,Gauss-Seidel-Iteration-Machine,45,0,2024-01-25 15:32:57+00:00,[],None
625,https://github.com/cesar-miranda-alberto/Verilog.git,2024-01-16 05:15:02+00:00,C√≥digos en lenguaje de descripci√≥n de hardware Verilog,0,cesar-miranda-alberto/Verilog,743839665,Verilog,Verilog,35,0,2024-01-26 20:37:39+00:00,[],None
626,https://github.com/Aniketkumarroy/NovaEdge32.git,2024-01-05 15:36:49+00:00,verilog model of a 32 bit RISC-V processor core supporting the RV32I instruction set,0,Aniketkumarroy/NovaEdge32,739448248,Verilog,NovaEdge32,804,0,2024-01-25 08:57:21+00:00,"['computer-architecture', 'digital-system-design', 'hardware-description-language', 'risc-v']",None
627,https://github.com/JariAbbas01/Verilog.git,2024-01-22 14:34:53+00:00,Verilog Tutorials,0,JariAbbas01/Verilog,746716653,Verilog,Verilog,7048,0,2024-01-22 14:42:43+00:00,[],None
628,https://github.com/TsaiMingZhe/Simple-Convolution-Image-Processing-Engine.git,2024-01-21 09:26:22+00:00,,0,TsaiMingZhe/Simple-Convolution-Image-Processing-Engine,746171109,Verilog,Simple-Convolution-Image-Processing-Engine,21258,0,2024-01-21 09:33:50+00:00,[],None
629,https://github.com/omarzalahh/MIPS-single-cycle.git,2024-01-21 12:40:02+00:00,,0,omarzalahh/MIPS-single-cycle,746220807,Verilog,MIPS-single-cycle,74,0,2024-01-21 12:41:15+00:00,[],None
630,https://github.com/omarzalahh/Reset_SYNC.git,2024-01-21 12:44:35+00:00,,0,omarzalahh/Reset_SYNC,746222043,Verilog,Reset_SYNC,5,0,2024-01-21 12:45:08+00:00,[],None
631,https://github.com/riccardognt/R8-MBE-Multiplier.git,2024-01-21 18:20:52+00:00,,0,riccardognt/R8-MBE-Multiplier,746325423,Verilog,R8-MBE-Multiplier,21554,0,2024-01-21 18:38:31+00:00,[],None
632,https://github.com/jimmy20000314/final.git,2024-01-18 09:25:07+00:00,final workload,0,jimmy20000314/final,744921031,Verilog,final,173,0,2024-01-18 09:28:55+00:00,[],None
633,https://github.com/velugotiashokkumar/Verilog-Files.git,2024-01-19 07:08:07+00:00,These are the Verilog codes of basic digital combonational and sequential  circuits,0,velugotiashokkumar/Verilog-Files,745363276,Verilog,Verilog-Files,34,0,2024-01-19 07:22:44+00:00,[],None
634,https://github.com/yukinagata3184/de0_beep_piezobuzzer.git,2024-01-10 12:07:30+00:00,This project uses Terasic DE0 (Cyclone‚Ö¢ EP3C16F484C6) to beep a piezoelectric buzzer by turning on and off the switch.,0,yukinagata3184/de0_beep_piezobuzzer,741442924,Verilog,de0_beep_piezobuzzer,7,0,2024-01-11 04:07:01+00:00,[],https://api.github.com/licenses/mit
635,https://github.com/jixi2023/caravel_counter.git,2024-01-23 17:28:43+00:00,Test run of Caravel open-source project,0,jixi2023/caravel_counter,747313915,Verilog,caravel_counter,11927,0,2024-01-23 17:29:27+00:00,[],https://api.github.com/licenses/apache-2.0
636,https://github.com/ESN2024/Regent_lab2.git,2024-01-23 13:23:25+00:00,,0,ESN2024/Regent_lab2,747201332,Verilog,Regent_lab2,245,0,2024-01-23 13:54:10+00:00,[],None
637,https://github.com/ESN2024/lacheze_lab3.git,2024-01-21 18:22:44+00:00,,0,ESN2024/lacheze_lab3,746326003,Verilog,lacheze_lab3,24297,0,2024-01-21 20:56:21+00:00,[],None
638,https://github.com/shpegun60/Lvds_serdes_tests.git,2024-01-19 16:52:05+00:00,,0,shpegun60/Lvds_serdes_tests,745585774,Verilog,Lvds_serdes_tests,6892,0,2024-01-19 16:59:04+00:00,[],None
639,https://github.com/dhruvna/MIPS-Processors.git,2024-01-24 18:21:47+00:00,,0,dhruvna/MIPS-Processors,747833119,Verilog,MIPS-Processors,14,0,2024-01-24 18:27:25+00:00,[],None
640,https://github.com/rhit-swartwba/ComputerProcessor.git,2024-01-24 02:11:26+00:00,Designed and creating my own multicycle processor with a unique instruction set architecture,0,rhit-swartwba/ComputerProcessor,747477776,Verilog,ComputerProcessor,6662,0,2024-01-24 16:21:19+00:00,[],None
641,https://github.com/MrMisterial/FIR_FILTER_WITH_CONFIGURABLE_COEFFS.git,2024-01-25 22:07:56+00:00,,0,MrMisterial/FIR_FILTER_WITH_CONFIGURABLE_COEFFS,748398714,Verilog,FIR_FILTER_WITH_CONFIGURABLE_COEFFS,10,0,2024-01-25 22:08:02+00:00,[],https://api.github.com/licenses/apache-2.0
642,https://github.com/SriramR123/fast.git,2024-01-23 07:58:37+00:00,4-bit vedic multiplier using 8-transistor fast adders,0,SriramR123/fast,747072617,Verilog,fast,166,0,2024-01-23 08:08:24+00:00,[],None
643,https://github.com/bunfloof/blm100.git,2024-01-11 10:11:06+00:00,,0,bunfloof/blm100,741885879,Verilog,blm100,907,0,2024-01-25 13:46:21+00:00,[],None
644,https://github.com/preronaghosh/ece621-pd0-verilog.git,2024-01-13 17:47:42+00:00,,0,preronaghosh/ece621-pd0-verilog,742899595,Verilog,ece621-pd0-verilog,268,0,2024-02-12 00:37:37+00:00,[],None
645,https://github.com/Raul7915/Traffic_Light_Cars-Pedestrians.git,2024-01-24 16:49:40+00:00,"This project involves implementing Verilog code on a MachXO3LF FPGA board manufactured by Lattice Semiconductor. The simulation and verification process is facilitated using ModelSim, showcasing waveform representations for thorough analysis and testing.",0,Raul7915/Traffic_Light_Cars-Pedestrians,747794038,Verilog,Traffic_Light_Cars-Pedestrians,342,0,2024-02-07 02:27:41+00:00,[],None
646,https://github.com/rfzjk9/Timer.git,2024-01-05 15:02:55+00:00,,0,rfzjk9/Timer,739435496,Verilog,Timer,22,0,2024-01-05 15:16:11+00:00,[],None
647,https://github.com/C-12-14/Verilog-based-32-bit-Processor.git,2024-01-06 10:12:25+00:00,,0,C-12-14/Verilog-based-32-bit-Processor,739713436,Verilog,Verilog-based-32-bit-Processor,373,0,2024-01-06 11:38:22+00:00,[],None
648,https://github.com/vigneshi5617/one-hot-address-Decoder.git,2024-01-07 04:55:19+00:00,"""one-hot"" decoder - only one output line is active at a time",0,vigneshi5617/one-hot-address-Decoder,739965635,Verilog,one-hot-address-Decoder,7754,0,2024-01-07 04:58:38+00:00,[],None
649,https://github.com/salehahmed03/EDA-Verilog-Code.git,2024-01-07 05:15:15+00:00,,0,salehahmed03/EDA-Verilog-Code,739969272,Verilog,EDA-Verilog-Code,1465,0,2024-01-07 05:15:27+00:00,[],None
650,https://github.com/KennythK/Altera-Cyclone-V-Passcode.git,2024-01-08 14:38:30+00:00,,0,KennythK/Altera-Cyclone-V-Passcode,740532787,Verilog,Altera-Cyclone-V-Passcode,7472,0,2024-01-08 14:40:16+00:00,[],None
651,https://github.com/pvyomakesh/SingleCycleCPU_FPGA.git,2024-01-09 00:34:52+00:00,"This repository features a Verilog implementation of a single-cycle CPU for FPGA using Xilinx. It illustrates the MIPS architecture, covering R-type, I-type, and J-type instructions across five stages (IF, ID, EXE, MEM, WB). Ideal for educational insight into CPU design. Note: Intended for learning, not for academic submission.",0,pvyomakesh/SingleCycleCPU_FPGA,740734869,Verilog,SingleCycleCPU_FPGA,30,0,2024-01-09 01:35:49+00:00,[],None
652,https://github.com/IgaZaj/Divider-verilog-.git,2024-01-09 10:49:46+00:00,,0,IgaZaj/Divider-verilog-,740922696,Verilog,Divider-verilog-,1,0,2024-01-09 10:50:25+00:00,[],None
653,https://github.com/AsahiroKenpachi/jkflipfop_from_dflipflop.git,2024-01-10 04:48:27+00:00,,0,AsahiroKenpachi/jkflipfop_from_dflipflop,741289220,Verilog,jkflipfop_from_dflipflop,3,0,2024-01-10 04:50:41+00:00,[],None
654,https://github.com/vk467/galois-lfsr.git,2024-01-11 03:42:02+00:00,32 bit - Galois Field Linear Feedback Shift Register implement in basys3 FPGA,0,vk467/galois-lfsr,741758823,Verilog,galois-lfsr,2,0,2024-01-11 03:45:09+00:00,[],None
655,https://github.com/MatiasManciniE/OSCILOSCOPIO.git,2024-01-09 14:52:34+00:00,,0,MatiasManciniE/OSCILOSCOPIO,741027820,Verilog,OSCILOSCOPIO,229,0,2024-01-10 13:12:48+00:00,[],None
656,https://github.com/ngkhatu/Verilog_LC3-Design.git,2024-01-11 19:57:47+00:00,Design of the LC3(Von Neumann Architecture) 16 Bit Computer/ Instruction Set in Verilog code for ASIC/ FPGA Design. Course: Complex Digital Systems.,0,ngkhatu/Verilog_LC3-Design,742120114,Verilog,Verilog_LC3-Design,1100,0,2024-01-11 20:04:57+00:00,[],None
657,https://github.com/onkarsm22/UART-Verilog.git,2024-01-12 15:44:26+00:00,,0,onkarsm22/UART-Verilog,742491050,Verilog,UART-Verilog,2,0,2024-01-12 15:44:58+00:00,[],None
658,https://github.com/NivedK-S/RISC_Processor_Using_MIPS32_Architecture.git,2024-01-16 05:34:36+00:00,,0,NivedK-S/RISC_Processor_Using_MIPS32_Architecture,743845167,Verilog,RISC_Processor_Using_MIPS32_Architecture,3,0,2024-01-16 05:35:16+00:00,[],None
659,https://github.com/yousungyeh/course-lab_sdram.git,2024-01-12 14:29:27+00:00,,0,yousungyeh/course-lab_sdram,742460437,Verilog,course-lab_sdram,18623,0,2024-01-12 14:31:59+00:00,[],None
660,https://github.com/ElyAi/CS207_23F_ProjectA.git,2024-01-16 03:10:18+00:00,,0,ElyAi/CS207_23F_ProjectA,743808624,Verilog,CS207_23F_ProjectA,4850,0,2024-01-16 03:13:43+00:00,[],None
661,https://github.com/StellaLin030/HIT_Computer_Architechture_Lab.git,2024-01-16 14:26:23+00:00,ÂìàÂ∑•Â§ß2023ÁßãËÆ°ÁÆóÊú∫‰ΩìÁ≥ªÁªìÊûÑÂÆûÈ™å,0,StellaLin030/HIT_Computer_Architechture_Lab,744046732,Verilog,HIT_Computer_Architechture_Lab,13,0,2024-01-16 14:35:02+00:00,[],None
662,https://github.com/deeven04/CSE-Bubble.git,2024-01-16 09:32:23+00:00,,0,deeven04/CSE-Bubble,743927198,Verilog,CSE-Bubble,161,0,2024-01-16 09:45:07+00:00,[],None
663,https://github.com/ESN2024/TAIBI_Lab2.git,2024-01-16 12:44:28+00:00,,0,ESN2024/TAIBI_Lab2,744002170,Verilog,TAIBI_Lab2,59285,0,2024-02-28 11:50:15+00:00,[],None
664,https://github.com/JandyP4/Verilog_Projects.git,2024-01-18 11:09:43+00:00,"This is where I keep my Verilog projects in an online and public manner. Take a chance to look around. These projects were done during my Independent Study course, where I focused my research in learning and understanding Verilog and System Verilog.",0,JandyP4/Verilog_Projects,744962818,Verilog,Verilog_Projects,461,0,2024-01-18 11:20:52+00:00,[],None
665,https://github.com/nag2mani/Computer_Organisation_and_Systems.git,2024-01-14 08:06:46+00:00,Computer Organisation and Systems,0,nag2mani/Computer_Organisation_and_Systems,743066357,Verilog,Computer_Organisation_and_Systems,41,0,2024-03-19 16:36:04+00:00,[],None
666,https://github.com/arunnats/NITC-HW-Lab-S4.git,2024-01-08 09:51:56+00:00,Collection of all assignment and test code from HW lab written in mips and verilog,0,arunnats/NITC-HW-Lab-S4,740415034,Verilog,NITC-HW-Lab-S4,309687,0,2024-04-12 07:34:48+00:00,[],None
667,https://github.com/YongStar99/Verilog-HDL.git,2024-01-18 07:55:42+00:00,,0,YongStar99/Verilog-HDL,744886678,Verilog,Verilog-HDL,18,0,2024-01-18 08:54:16+00:00,[],None
668,https://github.com/ESN2024/lacheze_lab1.git,2024-01-12 14:12:39+00:00,,0,ESN2024/lacheze_lab1,742453698,Verilog,lacheze_lab1,12508,0,2024-01-21 18:16:08+00:00,[],None
669,https://github.com/ESN2024/lacheze_lab2.git,2024-01-21 18:18:42+00:00,,0,ESN2024/lacheze_lab2,746324824,Verilog,lacheze_lab2,13086,0,2024-01-21 18:21:40+00:00,[],None
670,https://github.com/Jack-Begeman/Single-Cycle-Processor.git,2024-01-24 23:04:39+00:00,"Single Cycle Processor using ARMv8 architecture, implemented in Verilog.",0,Jack-Begeman/Single-Cycle-Processor,747927342,Verilog,Single-Cycle-Processor,14,0,2024-01-24 23:09:13+00:00,[],None
671,https://github.com/yashbee313839/caravel-test.git,2024-01-25 08:29:55+00:00,Carevel Test,0,yashbee313839/caravel-test,748080994,Verilog,caravel-test,11927,0,2024-01-25 08:30:37+00:00,[],https://api.github.com/licenses/apache-2.0
672,https://github.com/DavidRLindley/Caravel_example.git,2024-01-25 18:58:09+00:00,,0,DavidRLindley/Caravel_example,748333621,Verilog,Caravel_example,11927,0,2024-01-25 18:58:48+00:00,[],https://api.github.com/licenses/apache-2.0
673,https://github.com/rohx17/VLSI_Wallace_Tree.git,2024-01-25 15:31:07+00:00,,0,rohx17/VLSI_Wallace_Tree,748248770,Verilog,VLSI_Wallace_Tree,25433,0,2024-01-25 15:32:37+00:00,[],None
674,https://github.com/karuppan-the-pentester/tessolve-workshop.git,2024-01-24 02:40:13+00:00,,0,karuppan-the-pentester/tessolve-workshop,747485255,Verilog,tessolve-workshop,6,0,2024-01-26 17:50:07+00:00,[],None
675,https://github.com/mfallon90/primitives.git,2024-01-13 23:06:09+00:00,,0,mfallon90/primitives,742972469,Verilog,primitives,2010,0,2024-01-14 18:38:52+00:00,[],None
676,https://github.com/H0risans/FPGA-Traditional-face-detection-module.git,2024-01-15 09:15:53+00:00,"Which based on gowin 138k FPGA,it detects patches of color similar to skin tone and marks the area by stacking boxes.",0,H0risans/FPGA-Traditional-face-detection-module,743452852,Verilog,FPGA-Traditional-face-detection-module,6,0,2024-02-01 07:31:39+00:00,[],None
677,https://github.com/Knightmare-0/ALU-Control-Project.git,2024-01-12 17:40:02+00:00,,1,Knightmare-0/ALU-Control-Project,742535090,Verilog,ALU-Control-Project,60942,0,2024-01-13 10:43:20+00:00,[],None
678,https://github.com/SelahattinAbakay/graduation-project.git,2024-01-09 19:20:23+00:00,,0,SelahattinAbakay/graduation-project,741137979,Verilog,graduation-project,9,0,2024-02-05 11:55:10+00:00,[],None
679,https://github.com/shubhamghorpade88/100-Days-of-RTL-Coding.git,2024-01-05 07:37:24+00:00,,0,shubhamghorpade88/100-Days-of-RTL-Coding,739282858,Verilog,100-Days-of-RTL-Coding,68,0,2024-02-03 14:42:35+00:00,[],None
680,https://github.com/108368062/verilog_practice.git,2024-01-15 12:24:36+00:00,verilog pratice record,0,108368062/verilog_practice,743524150,Verilog,verilog_practice,90,0,2024-01-15 12:57:04+00:00,[],None
681,https://github.com/Arvind-Kumar-Dv/learn-git.git,2024-01-08 12:05:23+00:00,this is my first repo,0,Arvind-Kumar-Dv/learn-git,740466887,Verilog,learn-git,1,0,2024-01-09 06:58:04+00:00,[],None
682,https://github.com/crimson151/MIPS_CPU.git,2024-01-09 06:15:30+00:00,,0,crimson151/MIPS_CPU,740821903,Verilog,MIPS_CPU,5,0,2024-01-09 06:26:39+00:00,[],None
683,https://github.com/jeffdi/sony_demo_2.git,2024-01-10 01:18:39+00:00,,0,jeffdi/sony_demo_2,741236495,Verilog,sony_demo_2,11927,0,2024-01-10 01:19:19+00:00,[],https://api.github.com/licenses/apache-2.0
684,https://github.com/vk467/bowling-score-board.git,2024-01-11 03:47:32+00:00,Bowling score board Controller design implemented in FPGA,0,vk467/bowling-score-board,741760082,Verilog,bowling-score-board,2,0,2024-01-11 03:50:51+00:00,[],None
685,https://github.com/Anand6355/Mini-Project-Verilog.git,2024-01-11 15:13:50+00:00,"Here, is some of the basic project which I did while learning verilog language.",0,Anand6355/Mini-Project-Verilog,742007733,Verilog,Mini-Project-Verilog,547,0,2024-01-11 15:15:40+00:00,[],None
686,https://github.com/Lanxas1018/Lab_sdram.git,2024-01-05 03:02:28+00:00,,0,Lanxas1018/Lab_sdram,739211284,Verilog,Lab_sdram,947,0,2024-01-05 03:09:44+00:00,[],None
687,https://github.com/TomerBitton/UART-8-bit-transmitter-and-receiver.git,2024-01-05 11:17:22+00:00,,0,TomerBitton/UART-8-bit-transmitter-and-receiver,739356191,Verilog,UART-8-bit-transmitter-and-receiver,172,0,2024-01-05 11:22:17+00:00,[],None
688,https://github.com/alex-bosh/Verilog-Projects.git,2024-01-06 00:21:55+00:00,Previous Verilog projects I have worked on,0,alex-bosh/Verilog-Projects,739592881,Verilog,Verilog-Projects,60,0,2024-01-06 00:23:51+00:00,[],None
689,https://github.com/yin1245/neuq_-_5-CPU.git,2024-01-06 02:42:20+00:00,neuq_ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜËØæÁ®ãËÆæËÆ°_5Á∫ßÊµÅÊ∞¥CPU,0,yin1245/neuq_-_5-CPU,739616137,Verilog,neuq_-_5-CPU,2122,0,2024-01-06 02:45:18+00:00,[],None
690,https://github.com/donalmonahan/calculator.git,2024-01-07 00:58:34+00:00,Verilog module for a simple calculator capable of addition and multiplication. Input is taken from a module that deals with input from a keypad with 24 buttons: 16 for digits 0-F; 2 for addition; 2 for multiplication; 2 for displaying result; and 2 for clearing all. Output is sent to a digital display interface module.,0,donalmonahan/calculator,739928088,Verilog,calculator,1,0,2024-01-07 00:59:48+00:00,[],None
691,https://github.com/tianyaochou/mips32-chisel.git,2024-01-08 14:02:02+00:00,,0,tianyaochou/mips32-chisel,740516531,Verilog,mips32-chisel,48,0,2024-01-08 14:02:15+00:00,[],None
692,https://github.com/Runny-Babbitt/Infix2Postfix.git,2024-01-08 19:51:47+00:00,,0,Runny-Babbitt/Infix2Postfix,740658474,Verilog,Infix2Postfix,620,0,2024-01-08 19:52:16+00:00,[],https://api.github.com/licenses/gpl-3.0
693,https://github.com/JEET321084/HDL_Coding.git,2024-01-13 11:01:09+00:00,,0,JEET321084/HDL_Coding,742782920,Verilog,HDL_Coding,2,0,2024-01-13 15:46:15+00:00,[],None
694,https://github.com/Mohamed-Adel-ELshiemy/RISC-V-With-Cache.git,2024-01-13 14:12:12+00:00,,0,Mohamed-Adel-ELshiemy/RISC-V-With-Cache,742835431,Verilog,RISC-V-With-Cache,24889,0,2024-01-13 14:15:03+00:00,[],None
695,https://github.com/SONAMSHANDILYA/PWM-Pulse-Width-Modulation-generator.git,2024-01-14 06:54:10+00:00,,0,SONAMSHANDILYA/PWM-Pulse-Width-Modulation-generator,743050432,Verilog,PWM-Pulse-Width-Modulation-generator,3,0,2024-01-14 06:55:50+00:00,[],None
696,https://github.com/mkkkkkkkqw/d3d1ae2.git,2024-01-13 20:02:23+00:00,,0,mkkkkkkkqw/d3d1ae2,742935130,Verilog,d3d1ae2,1222,0,2024-01-13 20:04:44+00:00,[],None
697,https://github.com/shibatchii/REPEATER.git,2024-01-14 14:04:40+00:00,CQÂá∫Áâà Interface Âà•ÂÜä FPGA„Éû„Ç¨„Ç∏„É≥ REPEATER,0,shibatchii/REPEATER,743156917,Verilog,REPEATER,63,0,2024-01-14 14:48:37+00:00,[],https://api.github.com/licenses/mit
698,https://github.com/mkkkkkkkqw/9.git,2024-01-14 19:59:27+00:00,,0,mkkkkkkkqw/9,743260714,Verilog,9,707,0,2024-01-14 20:00:18+00:00,[],None
699,https://github.com/weirdmaverick/verilog-code.git,2024-01-10 13:21:29+00:00,verilog code i trained and studied,0,weirdmaverick/verilog-code,741473434,Verilog,verilog-code,16,0,2024-01-15 07:31:44+00:00,[],None
700,https://github.com/ruei7916/SOC_lab-sdram.git,2024-01-15 08:04:11+00:00,,1,ruei7916/SOC_lab-sdram,743426457,Verilog,SOC_lab-sdram,930,0,2024-01-15 08:10:06+00:00,[],None
701,https://github.com/no1jiangjiang/ws2812b_snake.git,2024-01-15 14:47:39+00:00,,0,no1jiangjiang/ws2812b_snake,743584238,Verilog,ws2812b_snake,87285,0,2024-01-15 15:04:36+00:00,[],None
702,https://github.com/Shehab-Hesham/FPGA_IP_VGA.git,2024-01-10 18:31:23+00:00,Implementing an Image Processing Library with VGA Output on a DE10-Lite Board,0,Shehab-Hesham/FPGA_IP_VGA,741605050,Verilog,FPGA_IP_VGA,32,0,2024-01-10 19:40:49+00:00,[],https://api.github.com/licenses/gpl-3.0
703,https://github.com/sid2k10/MEMORY-CONTROLLER-USING-VERILOG.git,2024-01-15 09:35:26+00:00,"Verilog-based memory controller for efficient data storage and retrieval. Implements read/write operations, addressing, and data transfer",0,sid2k10/MEMORY-CONTROLLER-USING-VERILOG,743460154,Verilog,MEMORY-CONTROLLER-USING-VERILOG,7,0,2024-01-15 09:41:10+00:00,[],None
704,https://github.com/zevv/yosys.git,2024-01-05 20:13:02+00:00,,0,zevv/yosys,739538771,Verilog,yosys,4898,0,2024-01-05 20:13:18+00:00,[],None
705,https://github.com/JekkuChen/RISC-E.git,2024-01-17 02:28:29+00:00,5 Stage RISC-V Core used for Thermal Camera Capstone Project,0,JekkuChen/RISC-E,744300506,Verilog,RISC-E,12,0,2024-01-17 02:40:17+00:00,[],None
706,https://github.com/rishabh4749/Simple_OneHot_Transitions.git,2024-01-16 13:29:35+00:00,,0,rishabh4749/Simple_OneHot_Transitions,744020627,Verilog,Simple_OneHot_Transitions,0,0,2024-01-16 13:30:16+00:00,[],None
707,https://github.com/weixiang1118/2023-Fall-DSPIC-Final-Project.git,2024-01-12 08:30:58+00:00,,0,weixiang1118/2023-Fall-DSPIC-Final-Project,742329462,Verilog,2023-Fall-DSPIC-Final-Project,1062,0,2024-01-12 08:33:29+00:00,[],None
708,https://github.com/RechenGithub/MYLZ77.git,2024-01-17 11:52:29+00:00,a LZ77 compression algorithm using Verilog to realize,0,RechenGithub/MYLZ77,744484618,Verilog,MYLZ77,10,0,2024-01-17 11:53:31+00:00,[],None
709,https://github.com/elafatal/D-flip-flop.git,2024-01-15 22:17:30+00:00,,0,elafatal/D-flip-flop,743742519,Verilog,D-flip-flop,18100,0,2024-01-18 10:50:47+00:00,[],None
710,https://github.com/rsigalov/FPGA-sandbox.git,2024-01-16 12:36:38+00:00,,0,rsigalov/FPGA-sandbox,743999210,Verilog,FPGA-sandbox,178,0,2024-01-19 01:39:01+00:00,[],None
711,https://github.com/vishruthmurthy/Verilog.git,2024-01-20 15:36:39+00:00,,0,vishruthmurthy/Verilog,745933109,Verilog,Verilog,10,0,2024-01-20 15:38:48+00:00,[],None
712,https://github.com/thahail/RFXCVR.git,2024-01-21 00:59:27+00:00,,0,thahail/RFXCVR,746070104,Verilog,RFXCVR,73703,0,2024-01-21 01:15:21+00:00,[],https://api.github.com/licenses/apache-2.0
713,https://github.com/Yifeng66666/PINGPONG.git,2024-01-21 03:34:47+00:00,Áî®verilogÂÆûÁé∞ÁÆÄÊòì‰πí‰πìÊìç‰Ωú,0,Yifeng66666/PINGPONG,746099413,Verilog,PINGPONG,69,0,2024-01-21 03:37:34+00:00,[],None
714,https://github.com/107061130/Verilog.git,2024-01-14 01:37:10+00:00,,0,107061130/Verilog,742996343,Verilog,Verilog,40634,0,2024-01-14 01:37:59+00:00,[],None
715,https://github.com/S1SH1R/FPGA-Snake-Game.git,2024-01-21 10:19:23+00:00,,0,S1SH1R/FPGA-Snake-Game,746183896,Verilog,FPGA-Snake-Game,23,0,2024-01-21 10:29:10+00:00,[],None
716,https://github.com/AnandPTi/Electrical-Verilog-Project.git,2024-01-19 16:16:14+00:00,"This project leverages Verilog hardware description language (HDL) to implement a switch state machine with debouncing logic, digital counter and clock display system for the Spartan-6 FPGA, using the Xilinx ISE Design Suite.",0,AnandPTi/Electrical-Verilog-Project,745570966,Verilog,Electrical-Verilog-Project,5,0,2024-01-19 16:20:23+00:00,[],None
717,https://github.com/adpakw/SoC.git,2024-01-21 18:12:00+00:00,Course Systems on a –°hip,0,adpakw/SoC,746322857,Verilog,SoC,618,0,2024-01-21 18:31:34+00:00,[],None
718,https://github.com/leejiwon1125/POSTECH-Computer-Architecture-cs311-project.git,2024-01-22 00:19:56+00:00,,0,leejiwon1125/POSTECH-Computer-Architecture-cs311-project,746421182,Verilog,POSTECH-Computer-Architecture-cs311-project,9987,0,2024-02-09 07:49:17+00:00,[],None
719,https://github.com/Brighton-Sibanda/Risc_takers.git,2024-01-09 17:37:45+00:00,Building a risc-v321M pipelined processor,0,Brighton-Sibanda/Risc_takers,741099579,Verilog,Risc_takers,61204,0,2024-01-09 17:42:23+00:00,[],None
720,https://github.com/EECS150/asic-labs-sp24.git,2024-01-22 01:46:41+00:00,Labs for Spring 2024 semester,8,EECS150/asic-labs-sp24,746438878,Verilog,asic-labs-sp24,28687,0,2024-01-30 09:12:19+00:00,[],None
721,https://github.com/KozlowskiMatt/DE1-SoC-Projects.git,2024-01-13 02:52:16+00:00,Various projects utilizing the Cyclone V DE1-SoC (Altera FPGA),0,KozlowskiMatt/DE1-SoC-Projects,742673142,Verilog,DE1-SoC-Projects,24145,0,2024-03-13 06:22:17+00:00,[],None
722,https://github.com/jonas-kaufmann/simbricks-lpn.git,2024-01-11 16:32:26+00:00,Repo for the SimBricks Latency Petri Net integration,0,jonas-kaufmann/simbricks-lpn,742040507,Verilog,simbricks-lpn,42147,0,2024-01-11 16:39:22+00:00,[],https://api.github.com/licenses/mit
723,https://github.com/harish16018/UART.git,2024-01-24 23:03:16+00:00,A simple uart interface,0,harish16018/UART,747927010,Verilog,UART,70,0,2024-01-24 23:08:59+00:00,[],https://api.github.com/licenses/gpl-3.0
724,https://github.com/sdakul19/ECSE_318_Labs.git,2024-01-05 13:18:59+00:00,These are Labs 1-5 for VLSI containing all HDL Labs,0,sdakul19/ECSE_318_Labs,739397019,Verilog,ECSE_318_Labs,250,0,2024-01-05 13:26:31+00:00,[],None
725,https://github.com/sislab-vnu/xup_embedded_system_design_flow.git,2024-01-16 02:51:07+00:00,,0,sislab-vnu/xup_embedded_system_design_flow,743804030,Verilog,xup_embedded_system_design_flow,20828,0,2024-01-16 02:51:28+00:00,[],https://api.github.com/licenses/mit
726,https://github.com/Lucasvw89/infraHardware-cpu.git,2024-01-14 18:10:01+00:00,,1,Lucasvw89/infraHardware-cpu,743231414,Verilog,infraHardware-cpu,168,0,2024-04-01 21:18:13+00:00,[],None
727,https://github.com/alex-951/Mips32-Pipelined.git,2024-01-05 02:44:38+00:00,,0,alex-951/Mips32-Pipelined,739207371,Verilog,Mips32-Pipelined,17,0,2024-01-05 02:47:08+00:00,[],None
728,https://github.com/DarhenWu/SPI_CHIP.git,2024-01-05 06:27:05+00:00,,0,DarhenWu/SPI_CHIP,739261576,Verilog,SPI_CHIP,89236,0,2024-01-05 07:44:54+00:00,[],None
729,https://github.com/MohamedRuby/L1-Cache.git,2024-01-05 12:36:01+00:00,01286619966,0,MohamedRuby/L1-Cache,739382416,Verilog,L1-Cache,4,0,2024-01-05 12:38:07+00:00,[],None
730,https://github.com/MdOmarFaruque/8-bit-cpu.git,2024-01-06 00:05:26+00:00,my project,0,MdOmarFaruque/8-bit-cpu,739589835,Verilog,8-bit-cpu,11927,0,2024-01-06 00:06:07+00:00,[],https://api.github.com/licenses/apache-2.0
731,https://github.com/plsngan/ecdsa_srcs.git,2024-01-05 19:19:52+00:00,,0,plsngan/ecdsa_srcs,739524048,Verilog,ecdsa_srcs,29,0,2024-01-05 19:24:02+00:00,[],None
732,https://github.com/mohamedhamiid/Verilog.git,2024-01-07 11:24:34+00:00,,0,mohamedhamiid/Verilog,740049588,Verilog,Verilog,9,0,2024-01-07 12:28:19+00:00,[],None
733,https://github.com/Otaku-hy/XJTU_VerilogCPUDesign.git,2024-01-07 14:39:29+00:00,XJTU computer organization 2023 homework,0,Otaku-hy/XJTU_VerilogCPUDesign,740103655,Verilog,XJTU_VerilogCPUDesign,793,0,2024-01-08 14:29:48+00:00,[],None
734,https://github.com/mahmedadawy2013/Design_MIPS.git,2024-01-10 04:12:33+00:00,,0,mahmedadawy2013/Design_MIPS,741279486,Verilog,Design_MIPS,27,0,2024-01-10 04:13:21+00:00,[],None
735,https://github.com/mahmedadawy2013/-Design_Simple-Up-Down-Counter-.git,2024-01-10 04:18:48+00:00,,0,mahmedadawy2013/-Design_Simple-Up-Down-Counter-,741281379,Verilog,-Design_Simple-Up-Down-Counter-,67,0,2024-01-10 04:21:51+00:00,[],None
736,https://github.com/amr-elberry/-LFSR-Linear-feedback-shift-register.git,2024-01-10 04:37:35+00:00,,0,amr-elberry/-LFSR-Linear-feedback-shift-register,741286425,Verilog,-LFSR-Linear-feedback-shift-register,3,0,2024-01-10 04:43:36+00:00,[],None
737,https://github.com/Sherr1Fu/Pong.git,2024-01-10 15:55:32+00:00,,0,Sherr1Fu/Pong,741539793,Verilog,Pong,19,0,2024-01-10 15:56:33+00:00,[],None
738,https://github.com/danielfufu/Soc-lab-dram.git,2024-01-09 16:40:15+00:00,,0,danielfufu/Soc-lab-dram,741074593,Verilog,Soc-lab-dram,5781,0,2024-01-09 16:43:39+00:00,[],None
739,https://github.com/Ghanshyam1409/Lammings-G.git,2024-01-11 06:03:05+00:00,,0,Ghanshyam1409/Lammings-G,741796301,Verilog,Lammings-G,11951,0,2024-01-11 06:05:42+00:00,[],None
740,https://github.com/vk467/ro-trng.git,2024-01-11 03:31:57+00:00,Ring Oscillator based True Random Number generator implemented in FPGA,0,vk467/ro-trng,741756498,Verilog,ro-trng,4,0,2024-01-11 03:33:30+00:00,[],None
741,https://github.com/NYCU-SOC-Design-Team13/SoC-LabD.git,2024-01-09 16:39:19+00:00,,0,NYCU-SOC-Design-Team13/SoC-LabD,741074160,Verilog,SoC-LabD,5526,0,2024-01-09 16:39:55+00:00,[],None
742,https://github.com/MODKWODK/SOC-LAB6--SDRAM.git,2024-01-12 10:57:51+00:00,,0,MODKWODK/SOC-LAB6--SDRAM,742383334,Verilog,SOC-LAB6--SDRAM,227,0,2024-01-12 11:00:44+00:00,[],None
743,https://github.com/hsuting0627/EE4292_Final.git,2024-01-06 13:36:10+00:00,,0,hsuting0627/EE4292_Final,739766582,Verilog,EE4292_Final,2385,0,2024-01-06 13:38:06+00:00,[],None
744,https://github.com/omeps/omeps-verilog-projects.git,2024-01-12 02:13:23+00:00,,0,omeps/omeps-verilog-projects,742222923,Verilog,omeps-verilog-projects,2,0,2024-01-12 02:14:27+00:00,[],None
745,https://github.com/RESMIRNAIR/4BIT_RIPPLECOUNTER.git,2024-01-23 05:55:23+00:00,,0,RESMIRNAIR/4BIT_RIPPLECOUNTER,747031845,Verilog,4BIT_RIPPLECOUNTER,57,0,2024-01-23 05:59:29+00:00,[],None
746,https://github.com/HHHBBBRRR/HDLBits.git,2024-01-22 02:04:07+00:00,,0,HHHBBBRRR/HDLBits,746442921,Verilog,HDLBits,186,0,2024-01-22 02:26:07+00:00,[],None
747,https://github.com/NKanato/HDL-DIgitalClock.git,2024-01-25 03:30:03+00:00,„Éá„Ç£„Ç∏„Çø„É´„Ç∑„Çπ„ÉÜ„É†Ë®≠Ë®à„ÅÆÊúÄÁµÇË™≤È°å,0,NKanato/HDL-DIgitalClock,747992951,Verilog,HDL-DIgitalClock,498,0,2024-01-25 03:32:17+00:00,[],None
748,https://github.com/sameed92/Projects.git,2024-01-16 19:08:10+00:00,My freelance works presented in this repository 1) Quick Sort Algorithm RTL Implementation,0,sameed92/Projects,744173994,Verilog,Projects,3734,0,2024-01-19 06:41:42+00:00,[],https://api.github.com/licenses/mit
749,https://github.com/pinkbear505/final_pro.git,2024-01-17 13:27:06+00:00,,0,pinkbear505/final_pro,744522564,Verilog,final_pro,72,0,2024-01-17 13:28:47+00:00,[],None
750,https://github.com/kshitij-r/AISS-Phase-III.git,2024-01-19 16:13:57+00:00,,0,kshitij-r/AISS-Phase-III,745570022,Verilog,AISS-Phase-III,18430,0,2024-01-19 16:14:43+00:00,[],None
751,https://github.com/omarzalahh/Counter_Up_Down_5bits.git,2024-01-21 12:24:24+00:00,counter for counting the number up and down.,0,omarzalahh/Counter_Up_Down_5bits,746216610,Verilog,Counter_Up_Down_5bits,251,0,2024-01-21 12:25:16+00:00,[],None
752,https://github.com/huixiong806/nandgame_verilog.git,2024-01-22 10:31:31+00:00,This project implement the CPU on www.nandgame.com using Verilog HDL.,0,huixiong806/nandgame_verilog,746599204,Verilog,nandgame_verilog,5,0,2024-01-22 11:35:09+00:00,[],None
753,https://github.com/ESN2024/HUANG_Lab3.git,2024-01-18 14:28:38+00:00,,0,ESN2024/HUANG_Lab3,745042396,Verilog,HUANG_Lab3,955,0,2024-01-22 12:01:44+00:00,[],None
754,https://github.com/DJ-Melvin/Artix7_Basys3_Pacman_FPGA.git,2024-01-22 15:22:54+00:00,,0,DJ-Melvin/Artix7_Basys3_Pacman_FPGA,746738616,Verilog,Artix7_Basys3_Pacman_FPGA,2688,0,2024-01-22 15:26:40+00:00,[],None
755,https://github.com/PatriChou/Final-Project.git,2024-01-22 13:40:45+00:00,,0,PatriChou/Final-Project,746692512,Verilog,Final-Project,5170,0,2024-01-22 13:43:01+00:00,[],None
756,https://github.com/PIONEER-Experiment/mfpga.git,2024-01-22 17:51:47+00:00,Master FPGA firmware for Muon g-2 WFD5 digitizers,0,PIONEER-Experiment/mfpga,746803639,Verilog,mfpga,1008,0,2024-01-22 17:53:54+00:00,[],None
757,https://github.com/Abhinav-863/Round-Robin-Arbiter.git,2024-01-13 06:05:30+00:00,,0,Abhinav-863/Round-Robin-Arbiter,742710625,Verilog,Round-Robin-Arbiter,814,0,2024-01-13 06:11:52+00:00,[],None
758,https://github.com/ngonhan134/rpt_final.git,2024-01-13 14:06:52+00:00,,0,ngonhan134/rpt_final,742833828,Verilog,rpt_final,1802,0,2024-01-13 14:10:52+00:00,[],https://api.github.com/licenses/mit
759,https://github.com/rishabh4749/Rule_110.git,2024-01-13 13:53:37+00:00,,0,rishabh4749/Rule_110,742830051,Verilog,Rule_110,4,0,2024-01-13 15:09:20+00:00,[],None
760,https://github.com/rishabh4749/2State_2Input_Asyn_Moore.git,2024-01-16 11:55:47+00:00,,0,rishabh4749/2State_2Input_Asyn_Moore,743983333,Verilog,2State_2Input_Asyn_Moore,1,0,2024-01-16 11:56:32+00:00,[],None
761,https://github.com/SonalSinha237/Array_Multiplier.git,2024-01-13 14:49:44+00:00,,0,SonalSinha237/Array_Multiplier,742846877,Verilog,Array_Multiplier,14,0,2024-01-13 14:51:08+00:00,[],None
762,https://github.com/ESN2024/Jacquet_Lab1.git,2024-01-14 15:40:33+00:00,,0,ESN2024/Jacquet_Lab1,743186504,Verilog,Jacquet_Lab1,7533,0,2024-01-14 18:09:55+00:00,[],None
763,https://github.com/ESN2024/albouquet_lab1.git,2024-01-12 13:50:18+00:00,,0,ESN2024/albouquet_lab1,742444986,Verilog,albouquet_lab1,42269,0,2024-01-14 19:18:53+00:00,[],None
764,https://github.com/BIG-melon-xx/axi_stream_insert_header.git,2024-01-14 12:52:46+00:00,,0,BIG-melon-xx/axi_stream_insert_header,743135940,Verilog,axi_stream_insert_header,26,0,2024-01-14 14:16:45+00:00,[],None
765,https://github.com/hoangphuc2611/CNN.git,2024-01-17 08:53:12+00:00,,0,hoangphuc2611/CNN,744414196,Verilog,CNN,13,0,2024-01-23 07:47:25+00:00,[],None
766,https://github.com/ESN2024/Regent_lab3.git,2024-01-23 13:23:54+00:00,,0,ESN2024/Regent_lab3,747201533,Verilog,Regent_lab3,13665,0,2024-01-23 13:55:51+00:00,[],None
767,https://github.com/ESN2024/Regent_lab1.git,2024-01-12 14:11:04+00:00,,0,ESN2024/Regent_lab1,742453109,Verilog,Regent_lab1,1431,0,2024-01-12 16:34:05+00:00,[],None
768,https://github.com/kagandikmen/eecs151-fa23-fpga-labs-self-study.git,2024-01-18 20:59:18+00:00,"My self-study repository for FPGA lab assignments of EECS151/251A (Introduction to Digital Design and Integrated Circuits, UC Berkeley, Fall 2023). For my answers, see branch ""my_answers"".",0,kagandikmen/eecs151-fa23-fpga-labs-self-study,745204040,Verilog,eecs151-fa23-fpga-labs-self-study,63,0,2024-01-28 18:19:18+00:00,"['fpga', 'verilog']",https://api.github.com/licenses/mit
769,https://github.com/lhlahnb/HDLbits.git,2024-01-17 08:33:20+00:00,ËÆ∞ÂΩï‰∏Ä‰∏ãËá™Â∑±ÂÅöÁöÑHDLbits‰Ωú‰∏ö,0,lhlahnb/HDLbits,744406679,Verilog,HDLbits,37,0,2024-01-18 07:22:32+00:00,[],https://api.github.com/licenses/apache-2.0
770,https://github.com/TheMHH/ps2Receiver.git,2024-01-07 19:38:47+00:00,,0,TheMHH/ps2Receiver,740192971,Verilog,ps2Receiver,17,0,2024-01-31 17:27:43+00:00,[],https://api.github.com/licenses/gpl-3.0
771,https://github.com/meta112/Domaze-Expansion-Verilog.git,2024-01-11 22:39:19+00:00,,1,meta112/Domaze-Expansion-Verilog,742170619,Verilog,Domaze-Expansion-Verilog,6582,0,2024-01-12 07:21:49+00:00,[],None
772,https://github.com/sneha2901varshney/verilog.git,2024-01-11 05:00:34+00:00,,0,sneha2901varshney/verilog,741778171,Verilog,verilog,12744,0,2024-01-11 05:07:59+00:00,[],None
773,https://github.com/Thewbi/DE10_Standard.git,2024-01-06 11:43:14+00:00,DE10 Standard projects,0,Thewbi/DE10_Standard,739736207,Verilog,DE10_Standard,15983,0,2024-01-06 11:49:39+00:00,[],None
774,https://github.com/RexJian/SystemVerilogLabs.git,2024-01-10 05:11:54+00:00,Construct a typical architecture of a SystemVerilog testbench,0,RexJian/SystemVerilogLabs,741295554,Verilog,SystemVerilogLabs,8796,0,2024-02-29 12:49:07+00:00,[],None
775,https://github.com/Illusion12315/Verilog_base_module.git,2024-01-14 08:50:28+00:00,‰∏Ä‰∏™Verilog‰ª£Á†ÅÂ∫ì„ÄÇÂ∞ÜÂ∑•‰ΩúÂ≠¶‰π†‰∏≠ÁöÑÁºñÂÜôÁöÑ‰ª£Á†ÅÊ®°ÂùóÂåñ„ÄÇ,0,Illusion12315/Verilog_base_module,743076244,Verilog,Verilog_base_module,5447,0,2024-02-24 07:00:43+00:00,[],None
776,https://github.com/rickyrorton/Verilog-projects.git,2024-01-07 04:40:23+00:00,Verilog codes written by Rishi Sriram,0,rickyrorton/Verilog-projects,739962826,Verilog,Verilog-projects,79,0,2024-01-07 05:06:20+00:00,[],None
777,https://github.com/os-fpga/Jira_Testcase.git,2024-01-18 13:50:54+00:00,,13,os-fpga/Jira_Testcase,745026126,Verilog,Jira_Testcase,216945,0,2024-01-30 23:43:56+00:00,['sw'],
778,https://github.com/mkkkkkkkqw/6.git,2024-01-14 15:46:27+00:00,,0,mkkkkkkkqw/6,743188308,Verilog,6,1228,0,2024-01-14 15:47:27+00:00,[],None
779,https://github.com/mkkkkkkkqw/fine.git,2024-01-14 19:19:50+00:00,,0,mkkkkkkkqw/fine,743250633,Verilog,fine,1229,0,2024-01-14 19:22:50+00:00,[],None
780,https://github.com/rishabh4749/Simple_State_Transitions.git,2024-01-15 17:36:57+00:00,,0,rishabh4749/Simple_State_Transitions,743652348,Verilog,Simple_State_Transitions,0,0,2024-01-15 17:37:32+00:00,[],None
781,https://github.com/kapi36/Verification-of-8-bit-AND-gate-using-SystemVerilog.git,2024-01-16 17:39:59+00:00,In this project i am doing verification of 8 bit and gate using systemverilog. The project is very basic and at this moment i am learning System verilog so this project is my first project in System verilog. ,0,kapi36/Verification-of-8-bit-AND-gate-using-SystemVerilog,744138077,Verilog,Verification-of-8-bit-AND-gate-using-SystemVerilog,5,0,2024-01-16 17:42:05+00:00,[],None
782,https://github.com/rishabh4749/2State_Moore_Asyn.git,2024-01-16 08:48:48+00:00,,0,rishabh4749/2State_Moore_Asyn,743910002,Verilog,2State_Moore_Asyn,1,0,2024-01-16 08:50:24+00:00,[],None
783,https://github.com/Aabha-J/Verilog-Project.git,2024-01-09 21:52:58+00:00,"Utilized  DE1-SoC Board, verilog code, PS2 keyboard and VGA display to create a dynamic game where users control a rocket and shoot lasers to defend themselves from asteroids ",0,Aabha-J/Verilog-Project,741186724,Verilog,Verilog-Project,21,0,2024-01-09 21:57:15+00:00,[],None
784,https://github.com/BHa2R00/rsa.git,2024-01-10 06:21:09+00:00,verilog implementation of RSA encrypt and decrypt,0,BHa2R00/rsa,741315906,Verilog,rsa,15,0,2024-01-10 07:00:59+00:00,[],https://api.github.com/licenses/bsd-2-clause
785,https://github.com/KelseaWasHere/Digital-Stopwatch-DLD.git,2024-01-11 20:42:08+00:00,The final project in my Digital Logic Design class in which I programmed a digital stopwatch using Verilog and an FPGA board.,0,KelseaWasHere/Digital-Stopwatch-DLD,742135207,Verilog,Digital-Stopwatch-DLD,574,0,2024-01-11 22:01:23+00:00,[],None
786,https://github.com/eterorca/Final-Project-Gomoku.git,2024-01-12 10:49:32+00:00,,0,eterorca/Final-Project-Gomoku,742380209,Verilog,Final-Project-Gomoku,25542,0,2024-01-12 14:02:23+00:00,[],None
787,https://github.com/hengwang70/I2C.git,2024-01-12 14:16:31+00:00,I2C Bus RTL implementation,0,hengwang70/I2C,742455292,Verilog,I2C,846,0,2024-01-12 14:31:52+00:00,[],None
788,https://github.com/jagadishb12/Asynchronous-FIFO.git,2024-01-13 08:57:39+00:00,,0,jagadishb12/Asynchronous-FIFO,742751286,Verilog,Asynchronous-FIFO,1385,0,2024-01-13 08:59:04+00:00,[],None
789,https://github.com/Sabnam-Parveen/RTL-to-GDS-II-Flow-of-ALU.git,2024-01-13 13:36:52+00:00,,0,Sabnam-Parveen/RTL-to-GDS-II-Flow-of-ALU,742825171,Verilog,RTL-to-GDS-II-Flow-of-ALU,373,0,2024-01-13 13:38:35+00:00,[],None
790,https://github.com/himanshu-0907/8_Bit_Booth_Multiplier.git,2024-01-13 18:13:20+00:00,Verilog implementation of Booth Multiplier algorithm for signed numbers,0,himanshu-0907/8_Bit_Booth_Multiplier,742906843,Verilog,8_Bit_Booth_Multiplier,7,0,2024-01-13 18:25:07+00:00,[],None
791,https://github.com/awesomesjh/gun_game.git,2024-01-17 12:31:43+00:00,,0,awesomesjh/gun_game,744499894,Verilog,gun_game,156,0,2024-01-17 12:38:58+00:00,[],None
792,https://github.com/PetruMicu/CPU_PipelineCore.git,2024-01-14 13:36:15+00:00,,0,PetruMicu/CPU_PipelineCore,743148301,Verilog,CPU_PipelineCore,797,0,2024-01-15 04:43:35+00:00,[],None
793,https://github.com/HoraceKuo/SoC-lab_Final.git,2024-01-10 13:42:02+00:00,,0,HoraceKuo/SoC-lab_Final,741481999,Verilog,SoC-lab_Final,15199,0,2024-01-18 07:05:24+00:00,[],None
794,https://github.com/LinHuangnan/SFU_CHECK.git,2024-01-18 09:54:28+00:00,,0,LinHuangnan/SFU_CHECK,744933300,Verilog,SFU_CHECK,3,0,2024-01-18 09:56:42+00:00,[],None
795,https://github.com/yusufaygun/CMPE240Projects.git,2024-01-19 20:09:48+00:00,,0,yusufaygun/CMPE240Projects,745657637,Verilog,CMPE240Projects,9,0,2024-01-19 20:11:32+00:00,[],None
796,https://github.com/MYNAMEHOLO/ChipDev-Router.git,2024-01-21 05:44:14+00:00,ChipDev problem1 Build a router,0,MYNAMEHOLO/ChipDev-Router,746122752,Verilog,ChipDev-Router,110,0,2024-01-21 05:45:37+00:00,[],None
797,https://github.com/geziangfinn/RePlAce_bookshelf.git,2024-01-21 14:06:41+00:00,,0,geziangfinn/RePlAce_bookshelf,746246424,Verilog,RePlAce_bookshelf,97216,0,2024-01-21 14:08:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
798,https://github.com/n4982150605/DSA.git,2024-01-05 08:02:40+00:00,,0,n4982150605/DSA,739290495,Verilog,DSA,4,0,2024-01-05 08:11:48+00:00,[],None
799,https://github.com/nikhil730/traffic_controller.git,2024-01-05 15:44:28+00:00,,0,nikhil730/traffic_controller,739450989,Verilog,traffic_controller,5,0,2024-01-05 15:45:31+00:00,[],None
800,https://github.com/bucketfish0000/ece411-mp4-dump.git,2024-01-07 08:38:38+00:00,,0,bucketfish0000/ece411-mp4-dump,740010982,Verilog,ece411-mp4-dump,6631,0,2024-01-07 08:56:24+00:00,[],None
801,https://github.com/ZheChen-Bill/DSPIC_Final.git,2024-01-08 18:08:52+00:00,,0,ZheChen-Bill/DSPIC_Final,740621905,Verilog,DSPIC_Final,1950,0,2024-01-08 18:14:37+00:00,[],None
802,https://github.com/LAMPA23/SoC.git,2024-01-16 16:50:29+00:00,,0,LAMPA23/SoC,744116802,Verilog,SoC,450695,0,2024-01-18 19:23:49+00:00,[],None
803,https://github.com/austenppm/simple23.git,2024-01-22 12:44:05+00:00,,0,austenppm/simple23,746650213,Verilog,simple23,290068,0,2024-01-22 12:48:27+00:00,[],None
804,https://github.com/baraba6u/ESD4ML-TUM-lab3-multiplier.git,2024-01-18 11:19:14+00:00,,0,baraba6u/ESD4ML-TUM-lab3-multiplier,744966263,Verilog,ESD4ML-TUM-lab3-multiplier,3,0,2024-01-22 14:48:59+00:00,[],None
805,https://github.com/oguzhantopal55/Digital-Calculator.git,2024-01-23 11:25:23+00:00,,0,oguzhantopal55/Digital-Calculator,747153644,Verilog,Digital-Calculator,458,0,2024-01-23 11:35:54+00:00,[],None
806,https://github.com/Abdelrhman-Ellithy/Verilog-Smart-Car-Garage-parking-system.git,2024-01-24 05:55:52+00:00,,0,Abdelrhman-Ellithy/Verilog-Smart-Car-Garage-parking-system,747535203,Verilog,Verilog-Smart-Car-Garage-parking-system,1122,0,2024-01-24 05:58:21+00:00,[],None
807,https://github.com/ESN2024/Lachenal_Lab3.git,2024-01-17 08:57:26+00:00,,0,ESN2024/Lachenal_Lab3,744415843,Verilog,Lachenal_Lab3,36626,0,2024-01-17 10:56:55+00:00,[],None
808,https://github.com/RedRightH/Verilog_Study.git,2024-01-24 13:27:13+00:00,,0,RedRightH/Verilog_Study,747702918,Verilog,Verilog_Study,2,0,2024-01-24 13:28:36+00:00,[],None
809,https://github.com/ESN2024/Podgorski_Lab2.git,2024-01-17 09:40:50+00:00,Conter avec timer et affichage sur 3 digits afficheur 7 segments,0,ESN2024/Podgorski_Lab2,744432918,Verilog,Podgorski_Lab2,953,0,2024-01-17 10:10:58+00:00,[],None
810,https://github.com/sus11s53/2023_Fall_NCTU_CAD.git,2024-01-10 09:51:23+00:00,NCTU 2023 Fall Special Topics in Computer Aided Design,0,sus11s53/2023_Fall_NCTU_CAD,741391566,Verilog,2023_Fall_NCTU_CAD,33447,0,2024-01-25 01:49:52+00:00,[],None
811,https://github.com/Ramagond15/BIST.git,2024-01-25 07:02:56+00:00,PUESDO RANDOM PATTERN GENERATOR FORLOW POWER BUILT IN SELF TEST,0,Ramagond15/BIST,748050995,Verilog,BIST,196,0,2024-01-25 07:05:05+00:00,[],None
812,https://github.com/MAX990ck/IC-Contest-2015-practice.git,2024-01-25 12:51:23+00:00,,0,MAX990ck/IC-Contest-2015-practice,748180027,Verilog,IC-Contest-2015-practice,60,0,2024-01-25 13:07:44+00:00,[],None
813,https://github.com/Smil3MoreGH/Fault_Simulation.git,2024-01-24 22:23:43+00:00,,0,Smil3MoreGH/Fault_Simulation,747916442,Verilog,Fault_Simulation,11564,0,2024-02-09 09:14:46+00:00,[],None
814,https://github.com/ljqljqljq8/axi_stream_insert_header.git,2024-01-25 16:11:44+00:00,,0,ljqljqljq8/axi_stream_insert_header,748266296,Verilog,axi_stream_insert_header,121,0,2024-01-25 17:07:36+00:00,[],None
815,https://github.com/SID-6921/VLSI_RTLs.git,2024-01-19 10:57:41+00:00,,0,SID-6921/VLSI_RTLs,745446644,Verilog,VLSI_RTLs,4728,0,2024-01-19 10:59:55+00:00,[],None
816,https://github.com/yufenh1999/Active_Noise_Cancellation.git,2024-01-22 03:24:03+00:00,,0,yufenh1999/Active_Noise_Cancellation,746461755,Verilog,Active_Noise_Cancellation,3602,0,2024-01-29 01:11:24+00:00,[],None
817,https://github.com/imvietp/Final_VLSI.git,2024-01-12 17:57:29+00:00,,0,imvietp/Final_VLSI,742541938,Verilog,Final_VLSI,7414,0,2024-02-01 11:32:06+00:00,[],None
818,https://github.com/ytnxneydhsx/cpu.git,2024-01-16 06:27:35+00:00,Ê†πÊçÆÂõæÁÅµÂÆåÂ§áËøôÊ¨æÊ∏∏ÊàèÂÅöÂá∫ÁöÑcpu,0,ytnxneydhsx/cpu,743860965,Verilog,cpu,771,0,2024-01-16 06:45:25+00:00,[],None
819,https://github.com/elonekrasniqi/16bitCPU.git,2024-01-25 19:06:47+00:00,CPU16-bit CPU created on EdaPlayground using Verilog,1,elonekrasniqi/16bitCPU,748337887,Verilog,16bitCPU,58,0,2024-01-25 21:04:08+00:00,[],None
820,https://github.com/TateStaples/350.git,2024-01-19 16:55:40+00:00,,0,TateStaples/350,745587312,Verilog,350,37295,0,2024-01-19 16:55:45+00:00,[],None
821,https://github.com/Sina-Ghorbani2001/ARM968E-S.git,2024-01-12 14:43:18+00:00,Implementation of ARM processor in Verilog,0,Sina-Ghorbani2001/ARM968E-S,742466028,Verilog,ARM968E-S,91,0,2024-01-12 15:01:02+00:00,[],None
822,https://github.com/manthanand/ASICDesign2.git,2024-01-24 22:08:45+00:00,This repository contains the project files for the validation of a 128 Bit AES Core for the ASIC Design 2 Course.,0,manthanand/ASICDesign2,747912023,Verilog,ASICDesign2,27865,0,2024-01-25 17:19:51+00:00,[],None
823,https://github.com/Ghaithq/AES.git,2024-01-23 18:53:02+00:00,AES encryption implementation on FPGA with verilog ,0,Ghaithq/AES,747349789,Verilog,AES,10,0,2024-01-23 18:54:08+00:00,[],None
824,https://github.com/AtmostAtmosphere/Computer-Architecture-Project.git,2024-01-25 16:09:22+00:00,Design 32-bit single core multiple cycle RISC-V CPU using Verilog,0,AtmostAtmosphere/Computer-Architecture-Project,748265329,Verilog,Computer-Architecture-Project,216,0,2024-01-25 16:17:00+00:00,[],None
825,https://github.com/hudajiang/GearBox.git,2024-01-21 04:33:22+00:00,,0,hudajiang/GearBox,746109358,Verilog,GearBox,29,0,2024-01-26 13:51:31+00:00,[],None
826,https://github.com/MMancias/DesignProjects.git,2024-01-23 20:29:32+00:00,Verilog design and verification projects,0,MMancias/DesignProjects,747385666,Verilog,DesignProjects,64,0,2024-01-23 20:37:18+00:00,[],None
827,https://github.com/RESMIRNAIR/SR_FLIPFLOP.git,2024-01-23 05:20:40+00:00,,19,RESMIRNAIR/SR_FLIPFLOP,747021802,Verilog,SR_FLIPFLOP,51,0,2024-01-23 05:24:29+00:00,[],None
828,https://github.com/mimalshaikh/Verilog-Processor.git,2024-01-15 19:40:48+00:00,A processor completed on the FPGA DE-10 LITE board using Verilog.,0,mimalshaikh/Verilog-Processor,743696926,Verilog,Verilog-Processor,30306,0,2024-02-05 19:15:27+00:00,"['fpga', 'processor', 'verilog']",None
829,https://github.com/Juninho99/FPGAOL-Caas-Tangnano9k-Test.git,2024-01-19 22:25:45+00:00,,1,Juninho99/FPGAOL-Caas-Tangnano9k-Test,745695640,Verilog,FPGAOL-Caas-Tangnano9k-Test,2,0,2024-01-19 22:25:50+00:00,[],None
830,https://github.com/TyWest13/CSCE313.git,2024-01-24 13:05:15+00:00,,0,TyWest13/CSCE313,747693265,Verilog,CSCE313,58975,0,2024-02-07 14:23:49+00:00,[],None
831,https://github.com/maatheusfp/Mips-Multi-Cycle-Processor.git,2024-01-18 18:13:18+00:00,,1,maatheusfp/Mips-Multi-Cycle-Processor,745141691,Verilog,Mips-Multi-Cycle-Processor,247,0,2024-02-16 18:25:45+00:00,[],None
832,https://github.com/knedler/5-stage-pipeline-processor.git,2024-01-21 23:42:05+00:00,A repo for the final project in ECE 473,0,knedler/5-stage-pipeline-processor,746414169,Verilog,5-stage-pipeline-processor,75,0,2024-03-05 11:14:44+00:00,[],None
833,https://github.com/KueTone/Digital-Design-Projects.git,2024-01-05 02:13:19+00:00,Small repository with labs from my Digital Design II labs that I felt were memorable and challenging,0,KueTone/Digital-Design-Projects,739200322,Verilog,Digital-Design-Projects,7896,0,2024-01-05 02:15:08+00:00,[],None
834,https://github.com/RodSchz/first-test-openlane.git,2024-01-05 21:42:11+00:00,First test,0,RodSchz/first-test-openlane,739560918,Verilog,first-test-openlane,11927,0,2024-01-05 21:42:51+00:00,[],https://api.github.com/licenses/apache-2.0
835,https://github.com/Jeyaseelankirubaharan/caravel_user_test.git,2024-01-09 18:16:51+00:00,This is for testing the caravel user test project,0,Jeyaseelankirubaharan/caravel_user_test,741115129,Verilog,caravel_user_test,11927,0,2024-01-09 18:17:30+00:00,[],https://api.github.com/licenses/apache-2.0
836,https://github.com/unofied/Shift_Register.git,2024-01-09 17:37:29+00:00,,0,unofied/Shift_Register,741099464,Verilog,Shift_Register,3,0,2024-01-09 17:39:51+00:00,[],None
837,https://github.com/amr-elberry/Reset-synchronizer.git,2024-01-10 05:03:23+00:00,,0,amr-elberry/Reset-synchronizer,741293302,Verilog,Reset-synchronizer,4,0,2024-01-10 05:11:57+00:00,[],None
838,https://github.com/leoxxx00/ID-generator-with-BCD-and-Parity.git,2024-01-06 18:17:19+00:00,,0,leoxxx00/ID-generator-with-BCD-and-Parity,739848030,Verilog,ID-generator-with-BCD-and-Parity,142,0,2024-01-06 18:20:47+00:00,[],None
839,https://github.com/YiHamm/logic_project.git,2024-01-07 09:54:54+00:00,,0,YiHamm/logic_project,740028171,Verilog,logic_project,4,0,2024-01-07 09:56:35+00:00,[],None
840,https://github.com/werble7/Projeto-Final-LCL.git,2024-01-07 15:10:27+00:00,Projeto Final de Laborat√≥rio de Circuitos L√≥gicos do semestre 2023.2,0,werble7/Projeto-Final-LCL,740113131,Verilog,Projeto-Final-LCL,235,0,2024-01-07 15:13:11+00:00,[],None
841,https://github.com/Owais-Waheed/Dodge-Plane-DLD-Project.git,2024-01-07 17:09:27+00:00,,0,Owais-Waheed/Dodge-Plane-DLD-Project,740149581,Verilog,Dodge-Plane-DLD-Project,11118,0,2024-01-07 19:39:08+00:00,[],https://api.github.com/licenses/mit
842,https://github.com/NYCU-SOC-Design-Team13/SoC-Lab-FIR_Lab3.git,2024-01-07 19:53:10+00:00,,0,NYCU-SOC-Design-Team13/SoC-Lab-FIR_Lab3,740196577,Verilog,SoC-Lab-FIR_Lab3,5321,0,2024-01-07 19:53:50+00:00,[],None
843,https://github.com/Jo0oelsayed74/Matrix_Multiplication_Acceleration.git,2024-01-07 14:46:26+00:00,Accelerating matrix multiplication using systolic arrays architecture ,0,Jo0oelsayed74/Matrix_Multiplication_Acceleration,740105778,Verilog,Matrix_Multiplication_Acceleration,2,0,2024-01-07 14:47:09+00:00,[],None
844,https://github.com/Tenatiousgoat45/EE214WSU_2023.git,2024-01-08 03:25:24+00:00,Digital logic lab,0,Tenatiousgoat45/EE214WSU_2023,740292212,Verilog,EE214WSU_2023,93,0,2024-01-08 04:34:52+00:00,[],None
845,https://github.com/AdwaithRK/Noc-verilog.git,2024-01-05 10:45:55+00:00,,0,AdwaithRK/Noc-verilog,739345589,Verilog,Noc-verilog,55,0,2024-01-05 10:46:50+00:00,[],None
846,https://github.com/jeffdi/junk2.git,2024-01-09 06:52:11+00:00,,0,jeffdi/junk2,740834034,Verilog,junk2,11927,0,2024-01-09 06:52:49+00:00,[],https://api.github.com/licenses/apache-2.0
847,https://github.com/FrankChen0930/Logic-Design-Final-Project.git,2024-01-08 06:53:33+00:00,,0,FrankChen0930/Logic-Design-Final-Project,740348465,Verilog,Logic-Design-Final-Project,49589,0,2024-01-09 05:21:54+00:00,[],None
848,https://github.com/adigelu/fic.git,2024-01-11 12:09:13+00:00,,0,adigelu/fic,741931243,Verilog,fic,10868,0,2024-01-11 12:13:29+00:00,[],None
849,https://github.com/RADHE98/Asynchronous_fifo.git,2024-01-13 07:26:20+00:00,Verilog description of asynchronous fifo,0,RADHE98/Asynchronous_fifo,742728932,Verilog,Asynchronous_fifo,306,0,2024-01-13 07:29:54+00:00,[],None
850,https://github.com/mayankp8938/Design-of-Asynchronous-FIFO.git,2024-01-13 08:13:41+00:00,Designed a 16x8 Asynchronous FIFO using Verilog and simulated it using Modelsim-Altera tool. Integrated a Binary-to-Gray code converter in the design to avoid multi-bit signal tran,0,mayankp8938/Design-of-Asynchronous-FIFO,742740419,Verilog,Design-of-Asynchronous-FIFO,6,0,2024-01-13 08:19:50+00:00,[],None
851,https://github.com/Mohamed-Adel-ELshiemy/RISC-V-Project-without-cache.git,2024-01-13 14:47:31+00:00,,0,Mohamed-Adel-ELshiemy/RISC-V-Project-without-cache,742846174,Verilog,RISC-V-Project-without-cache,1158,0,2024-01-13 14:49:08+00:00,[],None
852,https://github.com/shaarawy29/sequence_detection.git,2024-01-12 23:19:36+00:00,,0,shaarawy29/sequence_detection,742634676,Verilog,sequence_detection,62,0,2024-01-13 14:45:26+00:00,[],None
853,https://github.com/rishabh4749/32_Bit_Galois_LFSR.git,2024-01-13 06:08:30+00:00,,0,rishabh4749/32_Bit_Galois_LFSR,742711306,Verilog,32_Bit_Galois_LFSR,4,0,2024-01-13 15:03:51+00:00,[],None
854,https://github.com/mkkkkkkkqw/qwe.git,2024-01-13 19:38:30+00:00,,0,mkkkkkkkqw/qwe,742929322,Verilog,qwe,1226,0,2024-01-13 19:39:44+00:00,[],None
855,https://github.com/JIAJIA4/SOC-FINAL-PROJECT.git,2024-01-12 12:04:25+00:00,,0,JIAJIA4/SOC-FINAL-PROJECT,742405656,Verilog,SOC-FINAL-PROJECT,303,0,2024-01-12 13:10:05+00:00,[],None
856,https://github.com/bassantatef/Asynchronous-FIFO-Using-Verilog.git,2024-01-12 12:00:28+00:00,,0,bassantatef/Asynchronous-FIFO-Using-Verilog,742404342,Verilog,Asynchronous-FIFO-Using-Verilog,4,0,2024-01-12 12:02:14+00:00,[],None
857,https://github.com/Sha2nkrai/12_hour_clock.git,2024-01-11 16:59:26+00:00,,0,Sha2nkrai/12_hour_clock,742051673,Verilog,12_hour_clock,1,0,2024-01-11 17:01:02+00:00,[],None
858,https://github.com/KaihaoYuHW/Verilog_a-simple-DDS-Signal-Generator.git,2024-01-11 22:28:34+00:00,a simple DDS Signal Generator designed with AD/DA converter and FPGA,0,KaihaoYuHW/Verilog_a-simple-DDS-Signal-Generator,742167871,Verilog,Verilog_a-simple-DDS-Signal-Generator,199,0,2024-01-11 22:30:04+00:00,[],None
859,https://github.com/yihsintsai1003/lab-sdram.git,2024-01-16 14:33:35+00:00,,0,yihsintsai1003/lab-sdram,744050642,Verilog,lab-sdram,914,0,2024-01-16 14:33:42+00:00,[],None
860,https://github.com/kapi36/Verification-of-16-bit-multiplier-using-verilog.git,2024-01-17 13:42:47+00:00,In this project i am doing verification of 16 bit multiplier using systemVerilog. The project is very basic and at this moment i am learning System verilog so this project is my first project in System verilog. ,0,kapi36/Verification-of-16-bit-multiplier-using-verilog,744529508,Verilog,Verification-of-16-bit-multiplier-using-verilog,5,0,2024-01-17 13:44:52+00:00,[],None
861,https://github.com/Venkat-777/mips32.git,2024-01-19 06:27:51+00:00,,0,Venkat-777/mips32,745350566,Verilog,mips32,13,0,2024-01-19 06:28:21+00:00,[],None
862,https://github.com/lbui8311/Minigame-Basketball-Verilog-FPGA.git,2024-01-20 08:22:33+00:00,,0,lbui8311/Minigame-Basketball-Verilog-FPGA,745817034,Verilog,Minigame-Basketball-Verilog-FPGA,5,0,2024-01-20 08:25:11+00:00,[],None
863,https://github.com/omarzalahh/System-UART_TX_RX_Verilog.git,2024-01-21 11:51:15+00:00,"Introduction: The system is responsible to do some operation based on the received commands from the master through UART_RX interface, once the operation is done, the system is responsible to send the result to the master through UART_TX interface.",0,omarzalahh/System-UART_TX_RX_Verilog,746207644,Verilog,System-UART_TX_RX_Verilog,733,0,2024-01-21 11:58:12+00:00,[],None
864,https://github.com/coo122567/2023_Fall_NTHU_SOC-Design.git,2024-01-20 18:39:49+00:00,,0,coo122567/2023_Fall_NTHU_SOC-Design,745986367,Verilog,2023_Fall_NTHU_SOC-Design,23660,0,2024-01-21 08:24:04+00:00,[],None
865,https://github.com/omarzalahh/LFSR.git,2024-01-21 12:34:48+00:00,,0,omarzalahh/LFSR,746219421,Verilog,LFSR,3,0,2024-01-21 12:35:07+00:00,[],None
866,https://github.com/TsaiMingZhe/IoT-Data-Filtering.git,2024-01-21 09:39:40+00:00,,0,TsaiMingZhe/IoT-Data-Filtering,746174264,Verilog,IoT-Data-Filtering,9683,0,2024-01-21 09:41:17+00:00,[],None
867,https://github.com/omarzalahh/Alu-by-verliog-and-testbench.git,2024-01-21 12:27:15+00:00,"LU is the fundamental building block of the processor, which is responsible for carrying out the arithmetic, logic functions, Shift functions and Comparison functions.",0,omarzalahh/Alu-by-verliog-and-testbench,746217431,Verilog,Alu-by-verliog-and-testbench,642,0,2024-01-21 12:27:42+00:00,[],None
868,https://github.com/vinhquangdn/Project-2--CPU-4-bit.git,2024-01-22 05:13:35+00:00,,0,vinhquangdn/Project-2--CPU-4-bit,746488583,Verilog,Project-2--CPU-4-bit,5,0,2024-01-22 05:40:57+00:00,[],None
869,https://github.com/ESN2024/DESFRICHES-DORIA_lab2.git,2024-01-16 07:22:11+00:00,,0,ESN2024/DESFRICHES-DORIA_lab2,743879040,Verilog,DESFRICHES-DORIA_lab2,67697,0,2024-01-16 08:31:53+00:00,[],None
870,https://github.com/Mohamed-Ayman27/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System.git,2024-01-22 14:03:46+00:00,,0,Mohamed-Ayman27/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,746702745,Verilog,RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System,2682,0,2024-01-22 14:06:35+00:00,[],None
871,https://github.com/dpks2003/uart_ip.v.git,2024-01-20 17:44:39+00:00,,0,dpks2003/uart_ip.v,745971040,Verilog,uart_ip.v,74227,0,2024-01-21 06:42:44+00:00,[],None
872,https://github.com/danielcaspi/Asynchronous-FIFO.git,2024-01-09 09:45:47+00:00,,0,danielcaspi/Asynchronous-FIFO,740897761,Verilog,Asynchronous-FIFO,497,0,2024-03-11 11:29:51+00:00,[],None
873,https://github.com/hishamelreedy/cuaic.git,2024-01-06 14:41:31+00:00,VGA,0,hishamelreedy/cuaic,739786286,Verilog,cuaic,3625,0,2024-01-06 16:14:04+00:00,[],None
874,https://github.com/AndersonHsieh0330/WF8.git,2024-01-07 19:13:47+00:00,My own 8 bit ISA + RTL implementation CPU for FPGA and ASIC!,0,AndersonHsieh0330/WF8,740186512,Verilog,WF8,6628,0,2024-03-07 05:32:34+00:00,[],None
875,https://github.com/nheyr08/Integrated-Circuit-Laboratory.git,2024-01-13 10:32:20+00:00,,0,nheyr08/Integrated-Circuit-Laboratory,742775458,Verilog,Integrated-Circuit-Laboratory,41137,0,2024-03-19 00:34:05+00:00,[],None
876,https://github.com/pitman75/vsd-hdp.git,2024-01-20 15:38:48+00:00,VLSI Hardware Development program. This repository contains the entire flow from the RTL design to GDSII.,0,pitman75/vsd-hdp,745933730,Verilog,vsd-hdp,31508,0,2024-02-01 16:17:45+00:00,[],https://api.github.com/licenses/apache-2.0
877,https://github.com/JellyCo9064/Digital-Design_CSE371.git,2024-01-05 01:47:57+00:00,Class project files for UW 371 - Design of Digital Circuits and Systems. Targeted for the Altera DE1-SoC.,0,JellyCo9064/Digital-Design_CSE371,739194565,Verilog,Digital-Design_CSE371,37625,0,2024-01-05 01:51:29+00:00,[],None
878,https://github.com/afaber999/verilog_nandland.git,2024-01-07 15:04:11+00:00,Nandland go-board examples compiled using opensource tooling,0,afaber999/verilog_nandland,740111263,Verilog,verilog_nandland,13,0,2024-01-07 15:06:08+00:00,[],https://api.github.com/licenses/mit
879,https://github.com/Azure461003/first.git,2024-01-06 02:16:00+00:00,‰∏Ä‰∏™ÊµãËØï,0,Azure461003/first,739611752,Verilog,first,6,0,2024-01-06 02:33:28+00:00,[],None
880,https://github.com/AnshumatDinesh/8bit-Microprocessor.git,2024-01-08 15:39:54+00:00,,0,AnshumatDinesh/8bit-Microprocessor,740559952,Verilog,8bit-Microprocessor,75,0,2024-01-08 15:40:03+00:00,[],None
881,https://github.com/thomasyu9393/PikachuVolleyball.git,2024-01-09 06:27:54+00:00,,0,thomasyu9393/PikachuVolleyball,740826135,Verilog,PikachuVolleyball,110,0,2024-01-09 07:09:03+00:00,[],None
882,https://github.com/bmahoney1/FPGA-Tennis-Game.git,2024-01-09 18:11:57+00:00,,0,bmahoney1/FPGA-Tennis-Game,741113195,Verilog,FPGA-Tennis-Game,138,0,2024-01-09 18:13:25+00:00,[],None
883,https://github.com/Norbi76/proiect-fic.git,2024-01-06 18:09:45+00:00,,0,Norbi76/proiect-fic,739846041,Verilog,proiect-fic,43,0,2024-01-06 18:12:07+00:00,[],None
884,https://github.com/2371513443/tem.git,2024-01-11 12:54:29+00:00,Âü∫‰∫éFPGAÊ∏©Â∫¶‰∏≤Âè£,0,2371513443/tem,741949018,Verilog,tem,6,0,2024-01-11 13:31:49+00:00,[],None
885,https://github.com/odevdeneme7896354125/icden.git,2024-01-11 14:03:33+00:00,,0,odevdeneme7896354125/icden,741977316,Verilog,icden,11927,0,2024-01-11 14:04:16+00:00,[],https://api.github.com/licenses/apache-2.0
886,https://github.com/shalan/AUCOHL_UART.git,2024-01-09 10:42:52+00:00,A more complete UART,1,shalan/AUCOHL_UART,740919952,Verilog,AUCOHL_UART,32,0,2024-01-09 11:08:02+00:00,[],https://api.github.com/licenses/apache-2.0
887,https://github.com/Sha2nkrai/sequence_detect.git,2024-01-11 17:01:50+00:00,,0,Sha2nkrai/sequence_detect,742052653,Verilog,sequence_detect,1,0,2024-01-11 17:02:43+00:00,[],None
888,https://github.com/areast21/area_optmized_pipelined_AES-128_ASIC.git,2024-01-12 16:36:07+00:00,"4 staged pipeline datapath with Moore controller. Designed with open source tools iVerilog, YOSYS, openSTA and openRoad",0,areast21/area_optmized_pipelined_AES-128_ASIC,742511278,Verilog,area_optmized_pipelined_AES-128_ASIC,335,0,2024-01-12 20:14:16+00:00,[],None
889,https://github.com/jimmy20000314/labD.git,2024-01-12 14:15:14+00:00,SOC : sdram,0,jimmy20000314/labD,742454762,Verilog,labD,4373,0,2024-01-12 14:18:19+00:00,[],None
890,https://github.com/rishabh4749/5bit_LFSR.git,2024-01-13 04:57:27+00:00,,0,rishabh4749/5bit_LFSR,742696358,Verilog,5bit_LFSR,4,0,2024-01-13 14:58:36+00:00,[],None
891,https://github.com/mkkkkkkkqw/321.git,2024-01-13 19:45:25+00:00,,0,mkkkkkkkqw/321,742931019,Verilog,321,36,0,2024-01-13 19:46:05+00:00,[],None
892,https://github.com/Dan10012/caravel_hello_world.git,2024-01-14 12:26:05+00:00,A test project using the efabless's Caravel harness,0,Dan10012/caravel_hello_world,743128706,Verilog,caravel_hello_world,11927,0,2024-01-14 12:26:44+00:00,[],https://api.github.com/licenses/apache-2.0
893,https://github.com/mkkkkkkkqw/19.git,2024-01-14 19:48:32+00:00,,0,mkkkkkkkqw/19,743257995,Verilog,19,1232,0,2024-01-14 19:49:30+00:00,[],None
894,https://github.com/Hippo88902/Digital-IC.git,2024-01-15 17:49:22+00:00,,0,Hippo88902/Digital-IC,743657063,Verilog,Digital-IC,6953,0,2024-01-15 18:07:55+00:00,[],None
895,https://github.com/Aquiles2001/TP2_Arquitectura_de_computadoras.git,2024-01-08 02:44:21+00:00,,0,Aquiles2001/TP2_Arquitectura_de_computadoras,740282632,Verilog,TP2_Arquitectura_de_computadoras,13910,0,2024-01-15 04:38:10+00:00,[],None
896,https://github.com/meteturedi/caravel_chip_design.git,2024-01-15 21:21:37+00:00,,0,meteturedi/caravel_chip_design,743728062,Verilog,caravel_chip_design,11927,0,2024-01-15 21:22:15+00:00,[],https://api.github.com/licenses/apache-2.0
897,https://github.com/RasheedKibria/OR1200.git,2024-01-16 03:41:41+00:00,,0,RasheedKibria/OR1200,743816479,Verilog,OR1200,216,0,2024-01-16 03:47:43+00:00,[],None
898,https://github.com/sssh311318/SoC_finalproject.git,2024-01-16 06:08:05+00:00,,0,sssh311318/SoC_finalproject,743854694,Verilog,SoC_finalproject,4077,0,2024-01-16 06:15:29+00:00,[],None
899,https://github.com/mczerski/de0-nano-image-changer.git,2024-01-15 15:42:43+00:00,,0,mczerski/de0-nano-image-changer,743607453,Verilog,de0-nano-image-changer,37,0,2024-01-15 15:43:03+00:00,[],None
900,https://github.com/jiawei0930/Dodge-Game.git,2024-01-16 13:41:03+00:00,,0,jiawei0930/Dodge-Game,744025689,Verilog,Dodge-Game,100,0,2024-01-16 13:45:57+00:00,[],None
901,https://github.com/SuperiorLQF/Chisel_Projects.git,2024-01-10 06:23:46+00:00,,0,SuperiorLQF/Chisel_Projects,741316736,Verilog,Chisel_Projects,1256,0,2024-01-11 08:15:26+00:00,[],None
902,https://github.com/bao89/DIC2023.git,2024-01-16 17:10:36+00:00,,0,bao89/DIC2023,744125560,Verilog,DIC2023,15465,0,2024-01-16 17:17:14+00:00,[],None
903,https://github.com/rinkwork/Verilog_codes.git,2024-01-16 18:19:24+00:00,,0,rinkwork/Verilog_codes,744154722,Verilog,Verilog_codes,10,0,2024-01-16 18:32:38+00:00,[],None
904,https://github.com/geethasreekoncha/piplinedmultiplier.git,2024-01-19 10:33:58+00:00,8 bit multiplier,0,geethasreekoncha/piplinedmultiplier,745437750,Verilog,piplinedmultiplier,5,0,2024-01-19 11:01:38+00:00,[],None
905,https://github.com/erdmbarn/islemci.git,2024-01-19 10:59:56+00:00,,0,erdmbarn/islemci,745447460,Verilog,islemci,500,0,2024-01-19 11:02:52+00:00,[],None
906,https://github.com/BilalM04/combination-lock-FSM.git,2024-01-21 07:37:55+00:00,Moore FSM combination lock in Verilog for DE1-SOC Board.,0,BilalM04/combination-lock-FSM,746146426,Verilog,combination-lock-FSM,4,0,2024-01-21 07:38:59+00:00,[],None
907,https://github.com/Akhil1425/Design-and-Verification-of-AMBA-AHBLite-protocol-using-Verilog-HDL.git,2024-01-17 19:02:46+00:00,,0,Akhil1425/Design-and-Verification-of-AMBA-AHBLite-protocol-using-Verilog-HDL,744665109,Verilog,Design-and-Verification-of-AMBA-AHBLite-protocol-using-Verilog-HDL,623,0,2024-01-17 19:04:36+00:00,[],None
908,https://github.com/simonlouis15/Memory-Invaders.git,2024-01-19 05:09:40+00:00,Space Invaders inspired video game where users used an FPGA board to control a battleship on a VGA monitor and fire at moving projectiles,0,simonlouis15/Memory-Invaders,745328670,Verilog,Memory-Invaders,64,0,2024-01-19 05:15:08+00:00,[],None
909,https://github.com/SONAMSHANDILYA/Day-41.git,2024-01-15 16:57:18+00:00,,0,SONAMSHANDILYA/Day-41,743637269,Verilog,Day-41,6,0,2024-01-15 16:59:48+00:00,[],None
910,https://github.com/ESN2024/Jacquet_lab2.git,2024-01-16 07:27:20+00:00,,0,ESN2024/Jacquet_lab2,743880841,Verilog,Jacquet_lab2,6427,0,2024-01-21 23:11:39+00:00,[],None
911,https://github.com/ESN2024/FAUGERE_Lab1.git,2024-01-12 13:40:10+00:00,,0,ESN2024/FAUGERE_Lab1,742441185,Verilog,FAUGERE_Lab1,570,0,2024-01-12 15:03:48+00:00,[],None
912,https://github.com/floAfentaki/Approximation-Techniques-Targeting-Printed-MLPs.git,2024-01-08 16:08:59+00:00,,0,floAfentaki/Approximation-Techniques-Targeting-Printed-MLPs,740572312,Verilog,Approximation-Techniques-Targeting-Printed-MLPs,8903,0,2024-01-14 23:04:08+00:00,[],None
913,https://github.com/orszoooo/AsyncDataTransmission.git,2024-01-10 16:37:39+00:00,,0,orszoooo/AsyncDataTransmission,741558107,Verilog,AsyncDataTransmission,21,0,2024-01-10 16:37:47+00:00,[],None
914,https://github.com/narajoEmmanuel/Millisecond-Counter-Circuit-2.git,2024-01-20 05:56:30+00:00,,0,narajoEmmanuel/Millisecond-Counter-Circuit-2,745783340,Verilog,Millisecond-Counter-Circuit-2,520,0,2024-01-20 05:57:07+00:00,[],None
915,https://github.com/ESN2024/marimoutou_lab3.git,2024-01-15 14:05:31+00:00,Lab3 Gyroscope,0,ESN2024/marimoutou_lab3,743565882,Verilog,marimoutou_lab3,314,0,2024-01-22 13:34:40+00:00,[],https://api.github.com/licenses/gpl-3.0
916,https://github.com/drdavis65/cache_controller_verilog.git,2024-01-22 19:42:30+00:00,,0,drdavis65/cache_controller_verilog,746848116,Verilog,cache_controller_verilog,4,0,2024-01-22 19:44:27+00:00,[],None
917,https://github.com/sebphem/TrustTheProcessor.git,2024-01-09 17:49:59+00:00,,0,sebphem/TrustTheProcessor,741104500,Verilog,TrustTheProcessor,716,0,2024-03-22 17:47:37+00:00,[],None
918,https://github.com/ahmetyavuzm/BBM233_KAAN_PROJECT.git,2024-01-12 10:55:05+00:00,,0,ahmetyavuzm/BBM233_KAAN_PROJECT,742382318,Verilog,BBM233_KAAN_PROJECT,475,0,2024-03-30 09:15:14+00:00,[],None
919,https://github.com/Shylie/eightbit.git,2024-01-05 17:36:53+00:00,Custom 8-bit CPU.,0,Shylie/eightbit,739491395,Verilog,eightbit,343,0,2024-01-05 17:37:13+00:00,[],None
920,https://github.com/cepdnaclk/e18-4yp-Neuromorphic-NoC-Architecture-for-SNNs.git,2024-01-07 07:40:55+00:00,,3,cepdnaclk/e18-4yp-Neuromorphic-NoC-Architecture-for-SNNs,739998770,Verilog,e18-4yp-Neuromorphic-NoC-Architecture-for-SNNs,16663,0,2024-02-29 09:39:42+00:00,[],None
921,https://github.com/UCR-CS161L/Lab02-ALU.git,2024-01-25 00:03:16+00:00,,0,UCR-CS161L/Lab02-ALU,747941648,Verilog,Lab02-ALU,12350,0,2024-01-25 22:25:14+00:00,[],None
922,https://github.com/aka2003deb/projects.git,2024-01-14 06:53:07+00:00,,0,aka2003deb/projects,743050213,Verilog,projects,1185,0,2024-01-14 13:51:40+00:00,[],None
