You have to right click on block_design_2 in vivado then create HDL Wrapper,
after that you can synthesis and run implementation