<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'lab3_z2/C_I_dataout' to 0." projectName="lab3_z2_prj" solutionName="sol2" date="2021-10-08T16:10:57.174+0300" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [COSIM 212-73] Bus port 'C_I' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.&#xA;" projectName="lab3_z2_prj" solutionName="sol2" date="2021-10-08T16:11:28.304+0300" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
