This version requires license using cdslmd daemon.
Checking out Encounter license ...
SOC_Encounter_GPS 7.1 license checkout succeeded.
INFO: Current OA version selected: OA22
INFO: This Encounter release has been compiled with OA data Model 4 and OA version p006.
Starting console server on port samuel.nscad.org.br:8888 ..
sourcing /cds/SOC71/tools/fe/etc/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2007.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v07.10-p011_1 (32bit) 10/29/2007 17:15 (Linux 2.4)
@(#)CDS: NanoRoute v07.10-p014 NR071019-1931/USR51-UB (database version 2.30, 53.1.0) {superthreading v1.9}
@(#)CDS: CeltIC v07.10-p003_1 (32bit) 10/11/2007 00:48:27 (Linux 2.4.21-32.ELsmp)
@(#)CDS: CTE v07.10-p003_1 (32bit) Oct 17 2007 14:48:07 (Linux 2.4.21-37.ELsmp)
--- Starting "First Encounter v07.10-p011_1" on Wed Jul 15 15:54:34 (mem=72.2M) ---
--- Running on samuel (x86_64 w/Linux 2.6.9-67.ELsmp) ---
This version was compiled on Mon Oct 29 17:15:25 PDT 2007.
Set DBUPerIGU to 1000.
Set Default Mode Capacitance Scale Factor to 1.00
Set Detail Mode Capacitance Scale Factor to 1.00
Set Coupling Capacitance Scale Factor to 1.00
Set Resistance Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.conf 0
Reading config file - /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.conf
<CMD> setUIVar rda_Input ui_gndnet gnd
<CMD> setUIVar rda_Input ui_pwrnet vdd
<CMD> commitConfig
Loading Lef file /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/libs/xc06_m3_FE.lef...
Loading Lef file /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/libs/D_CELLS.lef...
**WARN: (SOCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2300.
Initializing default via types and wire widths ...
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
**ERROR: (SOCLF-53):	The layer 'VIAL' is not found in the database.
A layer must be defined before it can be referenced.
Loading Lef file /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/libs/D_CELLSL.lef...
Loading Lef file /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/libs/IO_CELLS.lef...
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'APR00P' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'APR00P' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'APR01P' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'APR04P' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'APR15P' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC16P' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC16SMP' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC16SP' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC1P' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC1SP' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC1SP' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC20P' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC20P' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC20SMP' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC20SMP' has no ANTENNAGATEAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.
**WARN: (SOCLF-200):	Pin 'PAD' in macro 'BBC20SP' has no ANTENNADIFFAREA attribute defined.
For any non-power/ground input or inout pin, The attribute should be
defined if any area ratio antenna attribute is defined on any layer.

Power Planner/ViaGen version 7.1.21 promoted on 09/14/2007.
viaInitial starts at Wed Jul 15 15:54:54 2009
viaInitial ends at Wed Jul 15 15:54:54 2009
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.v'

*** Memory Usage v0.134.2.1 (Current mem = 195.113M, initial mem = 72.199M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=195.1M) ***
Set top cell to t6507lp_io.
Reading common timing library '/home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/libs/D_CELLS_3_3V.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'SIG' of cell 'SIGNALHOLD' is not defined in the library
 read 568 cells in library 'D_CELLS_3_3V' 
ignored 1 cells in library 'D_CELLS_3_3V' because they are not defined in the LEF file, and they are not used in the verilog netlist.
Reading common timing library '/home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/libs/D_CELLSL_3_3V.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'SIG' of cell 'SIGNALHOLDL' is not defined in the library
 read 306 cells in library 'D_CELLSL_3_3V' 
ignored 1 cells in library 'D_CELLSL_3_3V' because they are not defined in the LEF file, and they are not used in the verilog netlist.
Reading common timing library '/home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/libs/IO_CELLS_33.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'PAD' of cell 'APR00P' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'Y' of cell 'APR01P' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'Y' of cell 'APR04P' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'Y' of cell 'APR15P' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'CLAMPC' of cell 'CLAMP' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_capacitance' on output/inout pin 'CLAMPC' of cell 'CORNERCLMP' is not defined in the library
 read 217 cells in library 'IO_CELLS_33' 
*** End library_loading (cpu=0.23min, mem=39.7M, fe_cpu=0.31min, fe_mem=234.8M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell t6507lp_io ...
*** Netlist is unique.
** info: there are 1207 modules.
** info: there are 1592 stdCell insts.
** info: there are 46 Pad insts.
** info: there are 3 multi-height stdCell insts (3 stdCells)

*** Memory Usage v0.134.2.1 (Current mem = 236.465M, initial mem = 72.199M) ***
CTE reading timing constraint file '/home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.sdc' ...
**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLS_3_3V/CLKVBUF' (File /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.sdc, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.sdc, Line 29).

**ERROR: (TCLCMD-917):	Cannot find 'library cells' that match 'D_CELLSL_3_3V/CLKVBUFL' (File /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.sdc, Line 54).

**ERROR: (TCLCMD-917):	Cannot find 'modules, or cells' that match '' (File /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.sdc, Line 54).

INFO (CTE): read_dc_script finished with  0 WARNING and 4 ERROR
WARNING (CTE-25): Line: 9, 10 of File /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=237.8M) ***
Total number of combinational cells: 588
Total number of sequential cells: 236
Total number of tristate cells: 48
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
List of usable buffers: BULX1 BULX2 BULX3 BULX8 BULX4 BUCX3 BUCX4 BUCX8 BUX1 BUX2 BUX4 BUX3 BUX8
Total number of usable buffers: 13
List of unusable buffers: BUCLX16 BULX16
Total number of unusable buffers: 2
List of usable inverters: INCLX3 INCLX4 INCLX8 INLX1 INLX3 INLX2 INX1 INLX4 INLX8 INX3 INX2 INX4 INX8
Total number of usable inverters: 13
List of unusable inverters: INCLX16 INLX16
Total number of unusable inverters: 2
List of identified usable delay cells: BUCLX3 BUCLX4 BUCLX8 DLY2X1 DLY4X1 DLY8X1
Total number of identified usable delay cells: 6
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Initializing I/O assignment ...
Adjusting Core to Left to: 0.1000. Core to Bottom to: 2.0000.
WARNING (SOCFP-0903): The height of site 'core' is not a multiple of single height row. Rows for this site are not created.
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
**WARN: (SOCDC-1159):	Invalid input transition time. The default 0.1ps input transition time will be used.
Set Input Pin Transition Delay as 0.1 ps.
Reading Capacitance Table File /home/nscad/samuel/Desktop/svn_atari/trunk//syn/cadence/libs//xc06m3_typ.CapTbl ...
Cap Table was created using First Encounter 06.10-s054_1.
Process name: xc06m3_typ.
**WARN: (SOCEXT-2773):	Unable to find a via resistance from LEF technology file;
**WARN: (SOCEXT-2774):	Via resistance between layer POLY and M1 is assigned 4. Ohms.
**WARN: (SOCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
**WARN: (SOCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
Set CTS cells: BUX1 BUX2 BUCX8 BUX3 BUX4 INCLX3 INCLX4 INLX8 INCLX8 INX1
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad0 is connected to non-p/g net n_30.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad1 is connected to non-p/g net n_29.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad10 is connected to non-p/g net n_18.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad11 is connected to non-p/g net n_17.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad12 is connected to non-p/g net n_16.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad2 is connected to non-p/g net n_28.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad3 is connected to non-p/g net n_27.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad4 is connected to non-p/g net n_25.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad5 is connected to non-p/g net n_24.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad6 is connected to non-p/g net n_23.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad7 is connected to non-p/g net n_22.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad8 is connected to non-p/g net n_21.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad9 is connected to non-p/g net n_19.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance clk_pad is connected to non-p/g net n_54.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad0 is connected to non-p/g net n_89.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad1 is connected to non-p/g net n_72.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad2 is connected to non-p/g net n_69.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad3 is connected to non-p/g net n_66.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad4 is connected to non-p/g net n_62.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad5 is connected to non-p/g net n_59.  Mark the net as power net and create associated snet.
<CMD> fit
<CMD> setDrawView fplan
<CMD> loadIoFile /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/extras/iofile/t6507lp_absolute.io
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> floorPlan -site core_l -r 2.14232581205 1 0.1 2.0 0.0 6.0
WARNING (SOCFP-0903): The height of site 'core' is not a multiple of single height row. Rows for this site are not created.
<CMD> setRoutingStyle -top -style m
<CMD> uiSetTool select
<CMD> fit
<CMD> floorPlan -site core_l -r 1.08982791242 0.330995 0.1 2.0 0.0 9.8
WARNING (SOCFP-0903): The height of site 'core' is not a multiple of single height row. Rows for this site are not created.
<CMD> setRoutingStyle -top -style m
<CMD> uiSetTool select
<CMD> fit
<CMD> loadIoFile /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/extras/iofile/t6507lp_absolute.io
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> uiSetTool addPoly
<CMD> editAddPoly 755.789 1371.149
<CMD> editAddPoly 1109.842 1291.487
<CMD> editAddPoly 1092.139 1099.709
<CMD> editAddPoly 844.302 1146.916
<CMD> editAddPoly 879.708 1412.455
<CMD> uiSetTool addWire
**ERROR: **ERROR: (SOCSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (SOCSPR-55):	<e> to open Edit Route form to input net name(s).**ERROR: **ERROR: (SOCSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (SOCSPR-55):	<e> to open Edit Route form to input net name(s).<CMD> uiSetTool select
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 241.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  4 Viols.
  VERIFY GEOMETRY ...... SameNet        :  10 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 14 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 2
  SameNet     : 10
  Wiring      : 0
  Antenna     : 0
  Short       : 2
  Overlap     : 0
End Summary

  Verification Complete : 14 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 1.2M)

<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> resizeFP -ySize +1 -proportional
WARNING (SOCFP-0903): The height of site 'core' is not a multiple of single height row. Rows for this site are not created.
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 242.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 0.2M)

<CMD> saveFPlan /home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/floorplan/t6507lp_io.fp
<CMD> setDrawView fplan
<CMD> addRing -spacing_bottom 1 -width_left 1.2 -width_bottom 1.2 -width_top 1.2 -spacing_top 1 -layer_bottom MET1 -stacked_via_top_layer MET3 -width_right 1.2 -around core -jog_distance 1.15 -offset_bottom 1.15 -layer_top MET1 -threshold 1.15 -offset_left 1.15 -spacing_right 1 -spacing_left 1 -offset_right 1.15 -offset_top 1.15 -layer_right MET2 -nets VDD5R -stacked_via_bottom_layer MET1 -layer_left MET2

**ERROR: (SOCPP-190):	The Net 'VDD5R' does not exist in design.
**ERROR: Error: Invalid net names specified. <CMD> checkFPlan -outFile t6507lp_io.checkFPlan
Checking routing tracks.....
Checking other grids.....
Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 34 
Floating/Unconnected IO Pins = 1 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 <CMD> setDrawView fplan
<CMD> checkFPlan -reportUtil -outFile t6507lp_io.checkFPlan
Checking routing tracks.....
Checking other grids.....
Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 34 
Floating/Unconnected IO Pins = 1 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 
Reporting Utilizations.....

Core utilization  = 32.625702
Effective Utilizations
**WARN: (SOCSP-365):	Design has inst(s) with SITE 'core', but no rows for the site.
Average module density = 0.326.
Density for the design = 0.326.
       = stdcell_area 10039 (443328 um^2) / alloc_area 30807 (1360437 um^2).
Pin Density = 0.646.
            = total # of pins 6489 / total Instant area 10039.
<CMD> setDrawView fplan
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Jul 15 16:04:53 2009

Design Name: t6507lp_io
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1986.6000, 2082.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net vdd: no routing.
Net gnd: no routing.

Begin Summary 
    2 Problem(s) [ 98]: Net has no global routing and no special routing.
    2 total info(s) created.
End Summary

End Time: Wed Jul 15 16:04:53 2009
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> zoomOut
<CMD> zoomBox 364.554 2227.846 848.658 1808.682
<CMD> selectMarker 554.5000 1990.4000 639.5000 2075.4000 -1 3 18
<CMD> deselectAll
<CMD> selectInst vdd_pad_up
<CMD> clearDrc
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectInst reset_n_pad
<CMD> deselectAll
<CMD> selectInst clk_pad
<CMD> deselectAll
<CMD> selectInst vdd_pad_up
<CMD> deselectAll
<CMD> addRing -spacing_bottom 1 -width_left 1.2 -width_bottom 1.2 -width_top 1.2 -spacing_top 1 -layer_bottom MET1 -stacked_via_top_layer MET3 -width_right 1.2 -around core -jog_distance 1.15 -offset_bottom 1.15 -layer_top MET1 -threshold 1.15 -offset_left 1.15 -spacing_right 1 -spacing_left 1 -offset_right 1.15 -offset_top 1.15 -layer_right MET2 -nets vdd -stacked_via_bottom_layer MET1 -layer_left MET2


 **WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1557.00, 429.60) (1557.15, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1195.30, 429.60) (1205.30, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1195.30, 429.60) (1206.60, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1183.70, 429.60) (1205.20, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1183.70, 429.60) (1206.60, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1171.30, 429.60) (1178.40, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1171.30, 429.60) (1179.50, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1166.70, 429.60) (1167.10, 429.65)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1180.30, 429.65) (1182.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1167.90, 429.65) (1170.50, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1163.30, 429.65) (1165.90, 430.00)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1097.40, 429.60) (1161.40, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1097.40, 429.60) (1162.50, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1097.40, 429.60) (1108.70, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1097.40, 429.60) (1107.40, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1306.30, 429.60) (1316.30, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1306.30, 429.60) (1317.60, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1294.70, 429.60) (1316.20, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1294.70, 429.60) (1317.60, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1282.30, 429.60) (1289.40, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1282.30, 429.60) (1290.50, 429.65)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1277.70, 429.60) (1278.10, 429.65)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1291.30, 429.65) (1293.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1278.90, 429.65) (1281.50, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1274.30, 429.65) (1276.90, 430.00)
**WARN: (SOCPP-573):	The power planner detects a potential spacing violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1208.40, 429.60) (1272.40, 429.65)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1394.00, 429.65) (1408.00, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1376.00, 429.65) (1390.00, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1358.00, 429.65) (1372.00, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (1340.00, 429.65) (1354.00, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (514.30, 429.65) (516.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (501.90, 429.65) (504.50, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (497.30, 429.65) (499.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (625.30, 429.65) (627.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (612.90, 429.65) (615.50, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (608.30, 429.65) (610.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (736.30, 429.65) (738.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (723.90, 429.65) (726.50, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (719.30, 429.65) (721.90, 430.00)
**WARN: (SOCPP-572):	The power planner detects a potential short violation. Run verifyGeometry to ensure DRC clean.
 	layer MET1, area (847.30, 429.65) (849.90, 430.00)

The power planner created 56 wires.
**WARN: (SOCPP-582):	155 wires violate design rules.

<CMD> setDrawView place
<CMD> zoomBox 149.697 1718.492 1962.823 345.352
<CMD> zoomBox 339.838 561.097 575.250 361.903
<CMD> zoomBox 417.721 438.576 455.928 422.999
<CMD> selectWire 427.7500 429.6500 1557.1500 430.8500 1 vdd
<CMD> zoomOut
<CMD> deselectAll
<CMD> selectWire 427.7500 451.7500 428.9500 466.2500 2 vdd
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> fit
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 245.5) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  48 Viols.
  VERIFY GEOMETRY ...... Wiring         :  30 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 78 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 48
  Wiring      : 2
  Antenna     : 0
  Short       : 28
  Overlap     : 0
End Summary

  Verification Complete : 78 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 2.4M)

<CMD> selectInst data_in_pad0
<CMD> zoomBox 377.838 542.336 584.468 338.658
<CMD> deselectAll
<CMD> zoomBox 455.037 440.235 526.167 421.862
<CMD> zoomBox 496.863 431.670 506.275 424.832
<CMD> selectInst data_in_pad0
<CMD> deselectAll
<CMD> selectMarker 497.3000 429.6500 499.9000 430.0000 1 1 6
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> zoomBox 425.970 432.716 430.247 429.238
<CMD> selectMarker 427.7500 429.6500 428.9500 430.1000 2 1 1
<CMD> deselectAll
<CMD> selectMarker 427.7500 429.6500 428.9500 430.1000 2 1 1
<CMD> deselectAll
<CMD> selectWire 427.7500 429.6500 1557.1500 430.8500 1 vdd
<CMD> deselectAll
<CMD> selectMarker 427.7500 430.8500 429.6000 431.4000 1 1 2
<CMD> deselectAll
<CMD> selectMarker 427.7500 429.6000 428.9500 429.6500 2 1 2
<CMD> deselectAll
<CMD> selectMarker 427.7500 429.6500 428.9500 430.1000 2 1 1
<CMD> deselectAll
<CMD> selectMarker 427.7500 429.6500 428.9500 430.1000 2 1 1
<CMD> deselectAll
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomBox 86.331 1781.665 2104.163 152.088
<CMD> zoomBox 411.300 1679.793 1612.930 1591.623
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomBox -338.031 1335.676 1942.216 279.561
<CMD> zoomBox 453.366 443.234 1606.299 372.065
<CMD> zoomBox 785.860 465.224 876.540 381.741
<CMD> zoomBox 831.936 430.161 839.634 424.388
<CMD> selectMarker 833.7000 429.6000 834.1000 429.6500 1 1 2
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> deselectAll
<CMD> undo
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox 474.096 1750.997 646.327 1573.844
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> zoomOut
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 251.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 10800
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.1  MEM: 0.0M)

<CMD> zoomOut
<CMD> mp::checkFence -clear
<CMD> setPlanDesignMode -powerAware -createFence -useExistingPowerRail
**WARN: (SOCTCM-70):	Option "-powerAware" for command setPlanDesignMode is obsolete and has been replaced by "-powerAware true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -powerAware true.
**WARN: (SOCTCM-70):	Option "-useExistingPowerRail" for command setPlanDesignMode is obsolete and has been replaced by "-useExistingPowerRail true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use -useExistingPowerRail true.
<CMD> planDesign
Check pre-placed instances....
Design Statistics :
Fixed StdCells: 0, Fixed HMs: 0, IO Cells: 46
*** Starting automatic seed selection ...
*** Done seed selection (HIER), (cpu = 0:00:00.0, mem = 251.3M, mem_delta = 0.0M) ***
*** Starting netlist partitioning ...
==== USING NEW MAKESEED ====
Detect 0 HInst fences.
Total 46 preplaced instances.
Total 0 non-fix I/O instances.
Total 1592 non-placed instances.
Total 834 seed instances (1 seeds).
Total 758 instances sorted into 1 bins.
	bin[0]: 758 instances (area=5332.0).
==== Seed Area ====
	Seed:         4719
Medium seed area: 0
Total Seed Area 4719, Non-seed Area 5332, Total 10051
Target Area = 280.63
Partition Bin 0 (758 inst) (area 5332.0) ...
	Group  0:       18 instances          165.
	Group  1:       26 instances          164.
	Group  2:       14 instances          153.
	Group  3:       18 instances          170.
	Group  4:       18 instances          177.
	Group  5:       37 instances          153.
	Group  6:       45 instances          168.
	Group  7:       35 instances          182.
	Group  8:       28 instances          174.
	Group  9:       32 instances          151.
	Group 10:       31 instances          159.
	Group 11:       35 instances          176.
	Group 12:       32 instances          177.
	Group 13:       35 instances          161.
	Group 14:       34 instances          158.
	Group 15:       29 instances          179.
	Group 16:       20 instances          164.
	Group 17:       14 instances          169.
	Group 18:       15 instances          162.
	Group 19:       18 instances          171.
	Group 20:       14 instances          166.
	Group 21:       19 instances          167.
	Group 22:       21 instances          177.
	Group 23:       16 instances          159.
	Group 24:       19 instances          161.
	Group 25:       23 instances          175.
	Group 26:       27 instances          150.
	Group 27:       17 instances          175.
	Group 28:       18 instances          175.
	Group 29:       13 instances          145.
	Group 30:       19 instances          173.
	Group 31:       18 instances          176.
*** Done Clustering, (cpu = 0:00:00.0, mem = 251.5M, mem_delta = 0.0M) ***
Make seed create 32 instance group seeds
*** End netlist partitioning (cpu=0:00:00.0) ***
*** Done seed selection (PART), (cpu = 0:00:00.0, mem = 251.5M, mem_delta = 0.3M) ***
*** Done automatic seed selection, (cpu = 0:00:00.0, mem = 251.5M, mem_delta = 0.3M) ***
****** Masterplan Data Statistics for Design Cell Instances ******
Hardmacros : 0 (Fixed : 0)
Considered Standard Cell Instances : 1638 (Fixed IO : 46 and Fixed non-IO : 0)
Free HM and Free non-IO Standard Cell Intances : 1592
Standard Cell Instances Ignored by MP : 0 (Physical Instances : 0)

MP Seeds Statistics:
HM Seeds : 0
Instance Seeds : 46
HInst Seeds : 1
Group Seeds : 32
*** Done Seed Creation, (cpu = 0:00:00.0, mem = 251.5M, mem_delta = 0.0M) ***
Total free seeds = 33
*** Done initial seed placement, (cpu = 0:00:00.0, mem = 251.5M, mem_delta = 0.0M) ***
refineSeed command options :
minAspectRatio=  0.20, maxAspectRatio=  5.00, seedUtilMargin=  0.15
*** Start guide refinement (mem=251.5M)
Set top-level seed density to 8.000000

..............................................................
..............................................................
..............................................................
..............................................................
..............................................................
......
Set top-level seed density to 4.000000

..............................................................
..............................................................
..............................................................
.....................
.........................................
..............................................................
..............................................................
.........................................................................................
Set top-level seed density to 2.000000

..............................................................
..............................................................
..............................................................
..............................................................
............................
Set top-level seed density to 1.330000

..............................................................
..............................................................
..............................................................
..............................................................
..............................................................
..............................................................
..........................................................................
Set top-level seed density to 1.000000

..............................................................
..............................................................
..............................................................
..............................................................
..................
Set top-level seed density to 0.830000

..............................................................
..............................................................
...........................................................
...
..............................................................
..............................................................
..............................................................
.................................................................
Set top-level seed density to 0.660000

..............................................................
..............................................................
..............................................................
..............................................................
..............................................................
...........
Set top-level seed density to 0.475082

..............................................................
..............................................................
..............................................................
.............................................
.................
..............................................................
..............................................................
................................................................................................................................
Create guide for HInst t6507lp/t6507lp_alu at (839174, 549415, 1458813, 1256658)
Create guide for Group PartInstGrp_0 at (815730, 1261651, 995878, 1346787)
Create guide for Group PartInstGrp_1 at (591323, 1123845, 831317, 1187364)
Create guide for Group PartInstGrp_2 at (587857, 1188389, 834783, 1245984)
Create guide for Group PartInstGrp_3 at (611348, 1042733, 811293, 1121764)
Create guide for Group PartInstGrp_4 at (610262, 756567, 691918, 958053)
Create guide for Group PartInstGrp_5 at (1394594, 1325086, 1451689, 1574173)
Create guide for Group PartInstGrp_6 at (1126530, 1419203, 1378909, 1481078)
Create guide for Group PartInstGrp_7 at (1139010, 1512947, 1330388, 1601344)
Create guide for Group PartInstGrp_8 at (685254, 1541963, 883857, 1623400)
Create guide for Group PartInstGrp_9 at (652097, 1493704, 917013, 1546686)
Create guide for Group PartInstGrp_10 at (530622, 1377038, 799439, 1431153)
Create guide for Group PartInstGrp_11 at (551105, 1432080, 797681, 1498427)
Create guide for Group PartInstGrp_12 at (1234299, 1285789, 1375049, 1399379)
Create guide for Group PartInstGrp_13 at (1001016, 1349580, 1224943, 1416411)
Create guide for Group PartInstGrp_14 at (810881, 1349500, 994769, 1429366)
Create guide for Group PartInstGrp_15 at (833931, 1433301, 1094293, 1497206)
Create guide for Group PartInstGrp_16 at (594266, 1247008, 804931, 1319370)
Create guide for Group PartInstGrp_17 at (1006444, 1266333, 1209025, 1343877)
Create guide for Group PartInstGrp_18 at (530275, 1321225, 804635, 1376110)
Create guide for Group PartInstGrp_19 at (523504, 1019761, 583466, 1284843)
Create guide for Group PartInstGrp_20 at (613522, 963617, 823306, 1037169)
Create guide for Group PartInstGrp_21 at (434425, 868915, 519180, 1052066)
Create guide for Group PartInstGrp_22 at (534539, 720850, 597654, 981525)
Create guide for Group PartInstGrp_23 at (695200, 757526, 770057, 954960)
Create guide for Group PartInstGrp_24 at (773339, 647022, 832870, 898407)
Create guide for Group PartInstGrp_25 at (1063867, 451200, 1230073, 549070)
Create guide for Group PartInstGrp_26 at (604610, 666672, 766382, 752860)
Create guide for Group PartInstGrp_27 at (546708, 451200, 807320, 513617)
Create guide for Group PartInstGrp_28 at (1467374, 1023246, 1548038, 1224905)
Create guide for Group PartInstGrp_29 at (1468876, 640848, 1546537, 814398)
Create guide for Group PartInstGrp_30 at (537793, 589508, 756706, 662965)
Create guide for Group PartInstGrp_31 at (563620, 509675, 790408, 581811)

*** Successfully refining guides (cpu = 0:00:03.4, mem = 251.5M, mem_delta = 0.0M) ***
*** Generate new data for Block Placer. ***
*** Done Block Placer data generation, (cpu = 0:00:00.0, mem = 251.5M, mem_delta = 0.0M) ***
MacroPlacer: Reading Data for Block Placer
MacroPlacer: total number of seeds contain macros: 0
MacroPlacer: total number of macros:               0
MacroPlacer: total number of clusters:             0
MacroPlacer: total number of ios:                  46
MacroPlacer: total number of nets:                 0
MacroPlacer: total number of keepouts:             0
MacroPlacer: total number of fences:               0
MacroPlacer: total number of fixed macros:         0
MacroPlacer:              0 2-pins nets
MacroPlacer:              0 3-pins nets
MacroPlacer:              0 4-pins nets
MacroPlacer:              0 5-pins nets
MacroPlacer: Merging nets.
MacroPlacer: total number of merged nets: 0
MacroPlacer: Finished data reading for Block Placer
MacroPlacer: Start Packing Blocks
MacroPlacer: Finished Placing Block Packs
MacroPlacer: Start Refine Block Placement.
MacroPlacer: Finished Refine Block Placement.
MacroPlacer: Start final alignment.
MacroPlacer: End final alignment.
MacroPlacer: Start final net length optimize.
MacroPlacer: Finished final net length optimize.
MacroPlacer:  weightedSeedWireLength: 0
MacroPlacer: Design has no overlapping PLACED macro.
MacroPlacer: Macro Placer completes.
*** Done Block Placer, (cpu = 0:00:00.1, mem = 277.0M, mem_delta = 25.4M) ***
-ird mode
The toggle probability ( 0.2 ) is used for power estimation.
Estimated totalPower: 0.240082 mW
  Estimated Switching Power: 0.103937 mW
  Estimated Internal Power : 0.136144 mW
  Estimated Leakage Power  : 1.17636e-07 mW
*** Done Power Estimation, (cpu = 0:00:00.0, mem = 277.1M, mem_delta = 0.1M) ***
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_4' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_5' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_6' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_3' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_49' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_14' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_11' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_20' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_15' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_12' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_8' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_9' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_10' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_7' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_0' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_1' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_31' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_34' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_36' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
**ERROR: (SOCDB-1221):	A global net connection rule for connecting P/G pins of the pattern 'n_38' was specified.  But the connections cannot be made because there is no such pin in any cell.  Check the pin name pattern and make sure it is correct.
License check succeded.

**WARN: (SOCAPP-999):	Command synthesizePowerPlan is obsolete. Use addRing command and/or addStripe command to create power structures. The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts to use addRing command and/or addStripe command.
Maximum total current that can be supplied by power pads is 2.4800e+01 mA.
*** Done Synthesizing Power Plan, (cpu = 0:00:00.0, mem = 277.4M, mem_delta = 0.3M) ***
Master Plan fast floor plan placer ...
fastPlace clustering ... 
Creating directory mp_data/soce_clu.
*** Starting netlist clustering ...
cluRatio = 30
Minimum Cluster Cell Area = 4, Maximum Cluster Cell Area = 454, # Cluster Cell = 90.

Generating clustered netlist (#insts = 126, #nets = 1004, #terms = 2695)
Average cluster size = 12.63
spCheckDesign
	Checking IO
	Checking Inst
	Checking Net
	Checking SNet
	Checking BNet
	Checking Tree Inst
	Checking Tree HInst
	Checking Tree Net
*** End netlistClustering (cpu=0:00:00.1, mem=277.4M, mem_delta=0.1M) ***
ModulePlan placer activated
**WARN: (SOCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
**WARN: (SOCSP-365):	Design has inst(s) with SITE 'core', but no rows for the site.
Iteration  1: Total net bbox = 4.311e+04 (2.11e+04 2.20e+04)
              Est.  stn bbox = 4.311e+04 (2.11e+04 2.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration  2: Total net bbox = 4.311e+04 (2.11e+04 2.20e+04)
              Est.  stn bbox = 4.311e+04 (2.11e+04 2.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration  3: Total net bbox = 5.918e+04 (3.11e+04 2.80e+04)
              Est.  stn bbox = 5.918e+04 (3.11e+04 2.80e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 278.1M
Iteration  4: Total net bbox = 1.588e+05 (9.88e+04 6.00e+04)
              Est.  stn bbox = 1.588e+05 (9.88e+04 6.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 278.1M
Iteration  5: Total net bbox = 2.415e+05 (1.39e+05 1.02e+05)
              Est.  stn bbox = 2.415e+05 (1.39e+05 1.02e+05)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 278.1M
*** cluster place finished (cpu=0:00:00.4, mem=278.1M, mem_delta=0.7M) ***
*** Done fastPlace, (cpu = 0:00:00.5, mem = 278.1M, mem_delta = 0.7M) ***
*** Starting netlist unclustering ...
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell t6507lp_io ...
*** Netlist is unique.
** info: there are 1207 modules.
** info: there are 1592 stdCell insts.
** info: there are 46 Pad insts.
** info: there are 3 multi-height stdCell insts (3 stdCells)

*** Memory Usage v0.134.2.1 (Current mem = 277.773M, initial mem = 72.199M) ***
Reading floorplan file - mp_data/soce_clu/t6507lp_io.clu.fp (mem = 277.8M).
**WARN: (SOCDB-1256):	Power pin VDD5O of instance address_pad0 is connected to non-p/g net vdd.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad0 is connected to non-p/g net n_30.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1257):	Ground pin GND5O of instance address_pad0 is connected to non-p/g net gnd.  Mark the net as ground net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad1 is connected to non-p/g net n_29.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad10 is connected to non-p/g net n_18.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad11 is connected to non-p/g net n_17.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad12 is connected to non-p/g net n_16.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad2 is connected to non-p/g net n_28.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad3 is connected to non-p/g net n_27.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad4 is connected to non-p/g net n_25.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad5 is connected to non-p/g net n_24.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad6 is connected to non-p/g net n_23.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad7 is connected to non-p/g net n_22.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad8 is connected to non-p/g net n_21.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance address_pad9 is connected to non-p/g net n_19.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance clk_pad is connected to non-p/g net n_54.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad0 is connected to non-p/g net n_89.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad1 is connected to non-p/g net n_72.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad2 is connected to non-p/g net n_69.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad3 is connected to non-p/g net n_66.  Mark the net as power net and create associated snet.
**WARN: (SOCDB-1256):	Power pin CLAMPC of instance data_in_pad4 is connected to non-p/g net n_62.  Mark the net as power net and create associated snet.
Set FPlanBox to (0 0 1986600 2082400)
WARNING (SOCFP-0903): The height of site 'core' is not a multiple of single height row. Rows for this site are not created.
Set (t6507lp/t6507lp_alu) in guide (837200 547200 1460500 1257600)
There are 46 io inst loaded
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 278.2M) ***
**WARN: (SOCSP-365):	Design has inst(s) with SITE 'core', but no rows for the site.
*** End netlist unclustering ***
spCheckDesign
	Checking IO
	Checking Inst
	Checking Net
	Checking SNet
	Checking BNet
	Checking Tree Inst
	Checking Tree HInst
	Checking Tree Net
*** End netlistUnclustering (cpu=0:00:00.1, mem=278.2M, mem_delta=0.0M) ***
congEst:Reload congestion map.
cannot open display in mp_data/
*** BoxPlacer *** 
BoxPlacer: optimizing wire length...........
BoxPlacer: spread placement ...
*** End Box Place (cpu=0:00:00.0, mem=278.2M, mem_delta=0.1M) ***
*** BoxPlacer *** 
BoxPlacer: optimizing wire length...........
BoxPlacer: spread placement .....
*** End Box Place (cpu=0:00:00.0, mem=278.2M, mem_delta=0.0M) ***
*** BoxPlacer *** 
BoxPlacer: optimizing wire length...........
BoxPlacer: spread placement ....
*** End Box Place (cpu=0:00:00.0, mem=278.2M, mem_delta=0.0M) ***
*** Done snapFPlan, (cpu = 0:00:00.0, mem = 278.2M, mem_delta = 0.0M) ***
*** fastPlace finished, so far total mp::runCongAware cpu=0:00:00.6 ***
CTE reading timing constraint file '/home/nscad/samuel/Desktop/svn_atari/trunk/syn/cadence/results/t6507lp_io.sdc' ...
*** Read timing constraints (cpu=0:00:00.0 mem=278.7M) ***
**ERROR: (SOCPARA-267):	Invalid expected power.
Usage: updatePower {-vcd <vcdFileName> ]-vcdTop <VCDTopName>]
                   [-start <time>] [-end <time>]   
                   [-timeUnit <unit>] [-noTop]  | -preCTS
                       -toggleFile <toggleFileName>
                       [-expectedPower <power>]  | -postCTS
                       -toggleFile <toggleFileName>
                       [-expectedPower <power>]  | -toggleProb
                   <probability>     -clockRate <clockrate>
                       [-expectedPower   <power>]  
                   | -estimate <filename>}  | -totalPower
                   <value> ]-readInstancePower <fileName>]{-noRailAnalysis
                   | -pad <padFileList>}[-temperature
                   <degreesCelsius>] [-mode {floorplan
                   | layout}] [-irDropAnalysis {average
                   | peak}] [-report <fileName>] [-reportInstanceVoltage
                   <fileName>] [-reportInstancePower
                   <fileName>] [-reportRailAnalysis
                   <fileName>] [-reportNetPower <fileName>]
                   [-biasVoltage <volts>] [-isSignal]
                   [-reportDCSourceCurrent <fileName>]
                   [-reportUnclockedInstances <fileName>]
                   [-readBlockPinCurrent <fileName>]
                   [-readCellPower <cellPowerFileName>]
                   [-readPackageModel <packageModelFile>]
                   [-readPackageTerminalMapping <packageTerminalMappingFile>]
                   [-readPadResistance <padResistanceFile>]
                   [-readPwrGatingCell <powerGatingFile>]
                   [-group <netsList>] [-tcf <tcfFileName>]
                   [-preCTS | -postCTS | -clockRate
                   <clockrate> | -toggleProb <prob>]
                   <powerNetNames> ]-extend]

**ERROR: (SOCSYC-194):	Incorrect usage for command 'updatePower'.
**ERROR: (SOCPARA-116):	Net vdd has not been analyzed.
