

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Mon May 13 23:43:58 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       OPT3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.638|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  402|  402|  402|  402|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter_Loop  |  400|  400|         2|          1|          1|   400|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    264|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|      76|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      76|    390|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln14_1_fu_339_p2     |     +    |      0|  0|  12|           6|           6|
    |add_ln14_2_fu_365_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln14_fu_261_p2       |     +    |      0|  0|  12|           6|           6|
    |add_ln15_1_fu_376_p2     |     +    |      0|  0|  15|           9|           1|
    |add_ln15_2_fu_299_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln15_fu_201_p2       |     +    |      0|  0|  15|           9|           7|
    |add_ln6_fu_189_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln9_fu_388_p2        |     +    |      0|  0|  15|           8|           1|
    |c_fu_293_p2              |     +    |      0|  0|  12|           3|           1|
    |f_fu_382_p2              |     +    |      0|  0|  15|           5|           1|
    |r_fu_195_p2              |     +    |      0|  0|  12|           3|           1|
    |and_ln15_fu_279_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_273_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_183_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln9_fu_207_p2       |   icmp   |      0|  0|  11|           8|           7|
    |or_ln15_fu_313_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln15_1_fu_221_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln15_2_fu_229_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln15_3_fu_237_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_4_fu_305_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln15_5_fu_319_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln15_6_fu_327_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_fu_213_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln6_fu_285_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln9_1_fu_394_p3   |  select  |      0|  0|   8|           1|           1|
    |select_ln9_fu_353_p3     |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln15_fu_267_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 264|         115|         122|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |ap_phi_mux_c_0_phi_fu_154_p4  |   9|          2|    3|          6|
    |ap_phi_mux_r_0_phi_fu_110_p4  |   9|          2|    3|          6|
    |c_0_reg_150                   |   9|          2|    3|          6|
    |f_0_reg_172                   |   9|          2|    5|         10|
    |i_0_reg_117                   |   9|          2|    9|         18|
    |i_1_reg_139                   |   9|          2|    9|         18|
    |i_2_reg_161                   |   9|          2|    9|         18|
    |indvar_flatten17_reg_95       |   9|          2|    9|         18|
    |indvar_flatten_reg_128        |   9|          2|    8|         16|
    |r_0_reg_106                   |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 126|         27|   63|        129|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_0_reg_150              |  3|   0|    3|          0|
    |f_0_reg_172              |  5|   0|    5|          0|
    |i_0_reg_117              |  9|   0|    9|          0|
    |i_1_reg_139              |  9|   0|    9|          0|
    |i_2_reg_161              |  9|   0|    9|          0|
    |icmp_ln6_reg_406         |  1|   0|    1|          0|
    |indvar_flatten17_reg_95  |  9|   0|    9|          0|
    |indvar_flatten_reg_128   |  8|   0|    8|          0|
    |r_0_reg_106              |  3|   0|    3|          0|
    |select_ln15_3_reg_415    |  3|   0|    3|          0|
    |select_ln15_4_reg_425    |  9|   0|    9|          0|
    |select_ln15_6_reg_430    |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 76|   0|   76|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |      flat      | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |      flat      | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |      flat      | return value |
|ap_done                  | out |    1| ap_ctrl_hs |      flat      | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |      flat      | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |      flat      | return value |
|flat_array_address0      | out |    9|  ap_memory |   flat_array   |     array    |
|flat_array_ce0           | out |    1|  ap_memory |   flat_array   |     array    |
|flat_array_we0           | out |    1|  ap_memory |   flat_array   |     array    |
|flat_array_d0            | out |   32|  ap_memory |   flat_array   |     array    |
|max_pool_2_out_address0  | out |    9|  ap_memory | max_pool_2_out |     array    |
|max_pool_2_out_ce0       | out |    1|  ap_memory | max_pool_2_out |     array    |
|max_pool_2_out_q0        |  in |   32|  ap_memory | max_pool_2_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

