# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"TestBaudRateGenerator_time_synth.v" \
"../../../../../UART.srcs/sim_1/imports/Downloads/TestBaudRateGenerate.v" \

# Do not sort compile order
nosort
