

================================================================
== Vitis HLS Report for 'correlation'
================================================================
* Date:           Mon May  5 03:30:35 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        correlation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.625 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   120542|  2665448|  0.603 ms|  13.327 ms|  120543|  2665449|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration  |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency   |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_20_3   |    39600|    39600|          495|          -|          -|      80|        no|
        |- VITIS_LOOP_48_7   |    32864|  2577770|  416 ~ 32630|          -|          -|      79|        no|
        | + VITIS_LOOP_51_8  |      413|    32627|          413|          -|          -|  1 ~ 79|        no|
        +--------------------+---------+---------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 68
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 47 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 3 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 64 
67 --> 68 
68 --> 66 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 69 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%float_n_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %float_n"   --->   Operation 70 'read' 'float_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 71 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add311321_loc = alloca i64 1"   --->   Operation 72 'alloca' 'add311321_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2, i64 %data, i64 %float_n_read, i64 %mean"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln20 = store i7 0, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 74 'store' 'store_ln20' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%corr_addr = getelementptr i64 %corr, i64 0, i64 6399" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:60]   --->   Operation 75 'getelementptr' 'corr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:3]   --->   Operation 76 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %float_n"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %float_n, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %corr, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %corr"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mean, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mean"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stddev, void @empty_5, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %stddev"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/2] (0.00ns)   --->   "%call_ln0 = call void @correlation_Pipeline_VITIS_LOOP_10_1_VITIS_LOOP_13_2, i64 %data, i64 %float_n_read, i64 %mean"   --->   Operation 87 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln20 = br void %VITIS_LOOP_23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 88 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.62>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%j_1 = load i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 89 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.59ns)   --->   "%icmp_ln20 = icmp_eq  i7 %j_1, i7 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 90 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.70ns)   --->   "%add_ln20 = add i7 %j_1, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 92 'add' 'add_ln20' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %VITIS_LOOP_23_4.split, void %VITIS_LOOP_37_5" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 93 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i7 %j_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 94 'zext' 'zext_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%mean_addr = getelementptr i64 %mean, i64 0, i64 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 95 'getelementptr' 'mean_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (1.20ns)   --->   "%mean_load = load i7 %mean_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 96 'load' 'mean_load' <Predicate = (!icmp_ln20)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%store_ln20 = store i7 %add_ln20, i7 %j" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 97 'store' 'store_ln20' <Predicate = (!icmp_ln20)> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%indvars_iv27 = alloca i32 1"   --->   Operation 98 'alloca' 'indvars_iv27' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 99 'alloca' 'i' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_3 : Operation 100 [17/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 100 'dsqrt' 'tmp' <Predicate = (icmp_ln20)> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.38ns)   --->   "%store_ln48 = store i7 0, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 101 'store' 'store_ln48' <Predicate = (icmp_ln20)> <Delay = 0.38>
ST_3 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln48 = store i7 1, i7 %indvars_iv27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 102 'store' 'store_ln48' <Predicate = (icmp_ln20)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 103 [1/2] (1.20ns)   --->   "%mean_load = load i7 %mean_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 103 'load' 'mean_load' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%empty_63 = bitcast i64 %mean_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 104 'bitcast' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (0.73ns)   --->   "%call_ln20 = call void @correlation_Pipeline_VITIS_LOOP_23_4, i7 %j_1, i64 %data, i64 %empty_63, i64 %add311321_loc, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 105 'call' 'call_ln20' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln20 = call void @correlation_Pipeline_VITIS_LOOP_23_4, i7 %j_1, i64 %data, i64 %empty_63, i64 %add311321_loc, i6 %pow_reduce_anonymous_namespace_log_inverse_lut_table_pow_0_5_64_array_V, i109 %pow_reduce_anonymous_namespace_log0_lut_table_array_V, i105 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_4_4_16_array_V, i102 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_7_6_64_array_V, i97 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_12_6_64_array_V, i92 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_17_6_64_array_V, i87 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_22_6_64_array_V, i82 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_27_6_64_array_V, i77 %pow_reduce_anonymous_namespace_log_lut_table_ap_fixed_32_6_64_array_V, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 106 'call' 'call_ln20' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.31>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%add311321_loc_load = load i64 %add311321_loc"   --->   Operation 107 'load' 'add311321_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [22/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 108 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.31>
ST_7 : Operation 109 [21/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 109 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.31>
ST_8 : Operation 110 [20/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 110 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.31>
ST_9 : Operation 111 [19/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 111 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.31>
ST_10 : Operation 112 [18/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 112 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.31>
ST_11 : Operation 113 [17/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 113 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.31>
ST_12 : Operation 114 [16/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 114 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.31>
ST_13 : Operation 115 [15/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 115 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.31>
ST_14 : Operation 116 [14/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 116 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.31>
ST_15 : Operation 117 [13/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 117 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.31>
ST_16 : Operation 118 [12/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 118 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.31>
ST_17 : Operation 119 [11/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 119 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.31>
ST_18 : Operation 120 [10/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 120 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.31>
ST_19 : Operation 121 [9/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 121 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.31>
ST_20 : Operation 122 [8/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 122 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.31>
ST_21 : Operation 123 [7/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 123 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.31>
ST_22 : Operation 124 [6/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 124 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.31>
ST_23 : Operation 125 [5/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 125 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.31>
ST_24 : Operation 126 [4/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 126 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.31>
ST_25 : Operation 127 [3/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 127 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.31>
ST_26 : Operation 128 [2/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 128 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.31>
ST_27 : Operation 129 [1/22] (3.31ns)   --->   "%div1 = ddiv i64 %add311321_loc_load, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26]   --->   Operation 129 'ddiv' 'div1' <Predicate = true> <Delay = 3.31> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 3.31> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.62>
ST_28 : Operation 130 [17/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 130 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.62>
ST_29 : Operation 131 [16/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 131 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.62>
ST_30 : Operation 132 [15/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 132 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.62>
ST_31 : Operation 133 [14/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 133 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.62>
ST_32 : Operation 134 [13/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 134 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.62>
ST_33 : Operation 135 [12/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 135 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.62>
ST_34 : Operation 136 [11/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 136 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.62>
ST_35 : Operation 137 [10/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 137 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.62>
ST_36 : Operation 138 [9/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 138 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.62>
ST_37 : Operation 139 [8/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 139 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.62>
ST_38 : Operation 140 [7/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 140 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.62>
ST_39 : Operation 141 [6/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 141 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.62>
ST_40 : Operation 142 [5/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 142 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.62>
ST_41 : Operation 143 [4/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 143 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.62>
ST_42 : Operation 144 [3/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 144 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.62>
ST_43 : Operation 145 [2/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 145 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.62>
ST_44 : Operation 146 [1/17] (3.62ns)   --->   "%tmp_s = dsqrt i64 @llvm.sqrt.f64, i64 %div1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27]   --->   Operation 146 'dsqrt' 'tmp_s' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 2.01>
ST_45 : Operation 147 [2/2] (2.01ns)   --->   "%tmp_6 = fcmp_ole  i64 %tmp_s, i64 0.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 147 'dcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.62>
ST_46 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:6]   --->   Operation 148 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 149 [1/1] (0.00ns)   --->   "%stddev_addr = getelementptr i64 %stddev, i64 0, i64 %zext_ln20" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:21]   --->   Operation 149 'getelementptr' 'stddev_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 150 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i64 %tmp_s" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 150 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln31, i32 52, i32 62" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 151 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i64 %bitcast_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 152 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 153 [1/1] (0.61ns)   --->   "%icmp_ln31 = icmp_ne  i11 %tmp_5, i11 2047" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 153 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 154 [1/1] (0.98ns)   --->   "%icmp_ln31_1 = icmp_eq  i52 %trunc_ln31, i52 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 154 'icmp' 'icmp_ln31_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%or_ln31 = or i1 %icmp_ln31_1, i1 %icmp_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 155 'or' 'or_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 156 [1/2] (2.01ns)   --->   "%tmp_6 = fcmp_ole  i64 %tmp_s, i64 0.1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 156 'dcmp' 'tmp_6' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln31)   --->   "%and_ln31 = and i1 %or_ln31, i1 %tmp_6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 157 'and' 'and_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 158 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln31 = select i1 %and_ln31, i64 4607182418800017408, i64 %bitcast_ln31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 158 'select' 'select_ln31' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 159 [1/1] (1.20ns)   --->   "%store_ln31 = store i64 %select_ln31, i7 %stddev_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31]   --->   Operation 159 'store' 'store_ln31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 80> <RAM>
ST_46 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln20 = br void %VITIS_LOOP_23_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20]   --->   Operation 160 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>

State 47 <SV = 3> <Delay = 3.62>
ST_47 : Operation 161 [16/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 161 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 4> <Delay = 3.62>
ST_48 : Operation 162 [15/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 162 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 5> <Delay = 3.62>
ST_49 : Operation 163 [14/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 163 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 6> <Delay = 3.62>
ST_50 : Operation 164 [13/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 164 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 7> <Delay = 3.62>
ST_51 : Operation 165 [12/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 165 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 8> <Delay = 3.62>
ST_52 : Operation 166 [11/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 166 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 53 <SV = 9> <Delay = 3.62>
ST_53 : Operation 167 [10/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 167 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 54 <SV = 10> <Delay = 3.62>
ST_54 : Operation 168 [9/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 168 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 55 <SV = 11> <Delay = 3.62>
ST_55 : Operation 169 [8/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 169 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 56 <SV = 12> <Delay = 3.62>
ST_56 : Operation 170 [7/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 170 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 57 <SV = 13> <Delay = 3.62>
ST_57 : Operation 171 [6/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 171 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 58 <SV = 14> <Delay = 3.62>
ST_58 : Operation 172 [5/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 172 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 59 <SV = 15> <Delay = 3.62>
ST_59 : Operation 173 [4/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 173 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 60 <SV = 16> <Delay = 3.62>
ST_60 : Operation 174 [3/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 174 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 61 <SV = 17> <Delay = 3.62>
ST_61 : Operation 175 [2/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 175 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>

State 62 <SV = 18> <Delay = 3.62>
ST_62 : Operation 176 [1/17] (3.62ns)   --->   "%tmp = dsqrt i64 @llvm.sqrt.f64, i64 %float_n_read" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 176 'dsqrt' 'tmp' <Predicate = true> <Delay = 3.62> <CoreInst = "DSqrt">   --->   Core 52 'DSqrt' <Latency = 16> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'dsqrt'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 177 [2/2] (0.00ns)   --->   "%call_ln41 = call void @correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6, i64 %data, i64 %mean, i64 %stddev, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 177 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 19> <Delay = 0.00>
ST_63 : Operation 178 [1/2] (0.00ns)   --->   "%call_ln41 = call void @correlation_Pipeline_VITIS_LOOP_37_5_VITIS_LOOP_39_6, i64 %data, i64 %mean, i64 %stddev, i64 %tmp" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41]   --->   Operation 178 'call' 'call_ln41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body88.lr.ph" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 179 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>

State 64 <SV = 20> <Delay = 3.58>
ST_64 : Operation 180 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 180 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 181 [1/1] (0.59ns)   --->   "%icmp_ln48 = icmp_eq  i7 %i_2, i7 79" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 181 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 182 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 79, i64 79, i64 79"   --->   Operation 182 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 183 [1/1] (0.70ns)   --->   "%add_ln51 = add i7 %i_2, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 183 'add' 'add_ln51' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.body88.lr.ph.split, void %for.end126" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 184 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %i_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 185 'zext' 'zext_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i7.i6, i7 %i_2, i6 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 186 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %i_2, i4 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 187 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i11 %tmp_24" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 188 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_64 : Operation 189 [1/1] (0.75ns)   --->   "%add_ln49 = add i13 %tmp_23, i13 %zext_ln49_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 189 'add' 'add_ln49' <Predicate = (!icmp_ln48)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 190 [1/1] (0.75ns)   --->   "%add_ln49_1 = add i13 %add_ln49, i13 %zext_ln49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 190 'add' 'add_ln49_1' <Predicate = (!icmp_ln48)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 191 [1/1] (2.98ns)   --->   "%store_ln60 = store i64 4607182418800017408, i13 %corr_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:60]   --->   Operation 191 'store' 'store_ln60' <Predicate = (icmp_ln48)> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6400> <RAM>
ST_64 : Operation 192 [1/1] (0.00ns)   --->   "%ret_ln61 = ret" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:61]   --->   Operation 192 'ret' 'ret_ln61' <Predicate = (icmp_ln48)> <Delay = 0.00>

State 65 <SV = 21> <Delay = 2.98>
ST_65 : Operation 193 [1/1] (0.00ns)   --->   "%indvars_iv27_load_1 = load i7 %indvars_iv27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 193 'load' 'indvars_iv27_load_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln49_2 = zext i13 %add_ln49_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 194 'zext' 'zext_ln49_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 195 [1/1] (0.00ns)   --->   "%corr_addr_1 = getelementptr i64 %corr, i64 0, i64 %zext_ln49_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 195 'getelementptr' 'corr_addr_1' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i7 %indvars_iv27_load_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 196 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:5]   --->   Operation 197 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 198 [1/1] (2.98ns)   --->   "%store_ln49 = store i64 4607182418800017408, i13 %corr_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49]   --->   Operation 198 'store' 'store_ln49' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6400> <RAM>
ST_65 : Operation 199 [1/1] (0.38ns)   --->   "%br_ln51 = br void %VITIS_LOOP_54_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 199 'br' 'br_ln51' <Predicate = true> <Delay = 0.38>

State 66 <SV = 22> <Delay = 1.39>
ST_66 : Operation 200 [1/1] (0.00ns)   --->   "%j_2 = phi i13 %add_ln51_1, void %VITIS_LOOP_54_9.split, i13 %zext_ln48, void %for.body88.lr.ph.split" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 200 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 201 [1/1] (0.64ns)   --->   "%icmp_ln51 = icmp_eq  i13 %j_2, i13 80" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 201 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 202 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 79, i64 0"   --->   Operation 202 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %VITIS_LOOP_54_9.split, void %for.inc124" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 203 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 204 [1/1] (0.75ns)   --->   "%add_ln52 = add i13 %add_ln49, i13 %j_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:52]   --->   Operation 204 'add' 'add_ln52' <Predicate = (!icmp_ln51)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln57 = shl i13 %j_2, i13 6" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:57]   --->   Operation 205 'shl' 'shl_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln57_1 = shl i13 %j_2, i13 4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:57]   --->   Operation 206 'shl' 'shl_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57 = add i13 %shl_ln57, i13 %shl_ln57_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:57]   --->   Operation 207 'add' 'add_ln57' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 208 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln57_1 = add i13 %add_ln57, i13 %zext_ln49" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:57]   --->   Operation 208 'add' 'add_ln57_1' <Predicate = (!icmp_ln51)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 209 [2/2] (0.75ns)   --->   "%call_ln51 = call void @correlation_Pipeline_VITIS_LOOP_54_9, i7 %i_2, i64 %data, i13 %j_2, i64 %p_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 209 'call' 'call_ln51' <Predicate = (!icmp_ln51)> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_66 : Operation 210 [1/1] (0.75ns)   --->   "%add_ln51_1 = add i13 %j_2, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 210 'add' 'add_ln51_1' <Predicate = (!icmp_ln51)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 211 [1/1] (0.00ns)   --->   "%indvars_iv27_load = load i7 %indvars_iv27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 211 'load' 'indvars_iv27_load' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_66 : Operation 212 [1/1] (0.70ns)   --->   "%add_ln48 = add i7 %indvars_iv27_load, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 212 'add' 'add_ln48' <Predicate = (icmp_ln51)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 213 [1/1] (0.38ns)   --->   "%store_ln48 = store i7 %add_ln51, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 213 'store' 'store_ln48' <Predicate = (icmp_ln51)> <Delay = 0.38>
ST_66 : Operation 214 [1/1] (0.38ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %indvars_iv27" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 214 'store' 'store_ln48' <Predicate = (icmp_ln51)> <Delay = 0.38>
ST_66 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body88.lr.ph" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48]   --->   Operation 215 'br' 'br_ln48' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 67 <SV = 23> <Delay = 0.00>
ST_67 : Operation 216 [1/2] (0.00ns)   --->   "%call_ln51 = call void @correlation_Pipeline_VITIS_LOOP_54_9, i7 %i_2, i64 %data, i13 %j_2, i64 %p_loc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 216 'call' 'call_ln51' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 24> <Delay = 2.98>
ST_68 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i13 %add_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:52]   --->   Operation 217 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 218 [1/1] (0.00ns)   --->   "%corr_addr_2 = getelementptr i64 %corr, i64 0, i64 %zext_ln52" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:52]   --->   Operation 218 'getelementptr' 'corr_addr_2' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i13 %add_ln57_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:57]   --->   Operation 219 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 220 [1/1] (0.00ns)   --->   "%corr_addr_3 = getelementptr i64 %corr, i64 0, i64 %zext_ln57" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:57]   --->   Operation 220 'getelementptr' 'corr_addr_3' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 221 [1/1] (0.00ns)   --->   "%specloopname_ln6 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:6]   --->   Operation 221 'specloopname' 'specloopname_ln6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 222 [1/1] (0.00ns)   --->   "%p_loc_load = load i64 %p_loc"   --->   Operation 222 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 223 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i64 %p_loc_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 223 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 224 [1/1] (2.98ns)   --->   "%store_ln55 = store i64 %bitcast_ln55, i13 %corr_addr_2" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55]   --->   Operation 224 'store' 'store_ln55' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6400> <RAM>
ST_68 : Operation 225 [1/1] (2.98ns)   --->   "%store_ln57 = store i64 %bitcast_ln55, i13 %corr_addr_3" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:57]   --->   Operation 225 'store' 'store_ln57' <Predicate = true> <Delay = 2.98> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.98> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 6400> <RAM>
ST_68 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln51 = br void %VITIS_LOOP_54_9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:51]   --->   Operation 226 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('j') [18]  (0 ns)
	'store' operation ('store_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20) of constant 0 on local variable 'j' [35]  (0.387 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 4>: 1.94ns
The critical path consists of the following:
	'load' operation ('mean_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20) on array 'mean' [48]  (1.2 ns)
	'call' operation ('call_ln20', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:20) to 'correlation_Pipeline_VITIS_LOOP_23_4' [50]  (0.736 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.32ns
The critical path consists of the following:
	'load' operation ('add311321_loc_load') on local variable 'add311321_loc' [51]  (0 ns)
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 7>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 8>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 9>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 10>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 11>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 12>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 13>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 14>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 15>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 16>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 17>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 18>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 19>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 20>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 21>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 22>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 23>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 25>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 26>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 27>: 3.32ns
The critical path consists of the following:
	'ddiv' operation ('div1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:26) [52]  (3.32 ns)

 <State 28>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 29>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 30>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 31>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 32>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 33>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 34>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 35>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 36>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 37>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 38>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 39>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 40>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 41>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 42>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 43>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 44>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp_s', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:27) [53]  (3.62 ns)

 <State 45>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31) [60]  (2.01 ns)

 <State 46>: 3.62ns
The critical path consists of the following:
	'dcmp' operation ('tmp_6', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31) [60]  (2.01 ns)
	'and' operation ('and_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31) [61]  (0 ns)
	'select' operation ('select_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31) [62]  (0.411 ns)
	'store' operation ('store_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31) of variable 'select_ln31', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:31 on array 'stddev' [63]  (1.2 ns)

 <State 47>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 48>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 49>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 50>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 51>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 52>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 53>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 54>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 55>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 56>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 57>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 58>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 59>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 60>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 61>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 62>: 3.62ns
The critical path consists of the following:
	'dsqrt' operation ('tmp', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:41) [69]  (3.62 ns)

 <State 63>: 0ns
The critical path consists of the following:

 <State 64>: 3.58ns
The critical path consists of the following:
	'store' operation ('store_ln60', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:60) of constant 4607182418800017408 on array 'corr' [124]  (2.98 ns)
	blocking operation 0.6 ns on control path)

 <State 65>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('corr_addr_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49) [89]  (0 ns)
	'store' operation ('store_ln49', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:49) of constant 4607182418800017408 on array 'corr' [92]  (2.98 ns)

 <State 66>: 1.4ns
The critical path consists of the following:
	'load' operation ('indvars_iv27_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48) on local variable 'indvars_iv27' [118]  (0 ns)
	'add' operation ('add_ln48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48) [119]  (0.706 ns)
	'store' operation ('store_ln48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48) of variable 'add_ln48', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:48 on local variable 'indvars_iv27' [121]  (0.387 ns)
	blocking operation 0.303 ns on control path)

 <State 67>: 0ns
The critical path consists of the following:

 <State 68>: 2.98ns
The critical path consists of the following:
	'getelementptr' operation ('corr_addr_2', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:52) [102]  (0 ns)
	'store' operation ('store_ln55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55) of variable 'bitcast_ln55', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/correlation/correlation_slow.c:55 on array 'corr' [113]  (2.98 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
