// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/24/2021 19:52:27"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pratica2 (
	Resetn,
	PClock,
	MClock,
	Run,
	Bus,
	Done);
input 	Resetn;
input 	PClock;
input 	MClock;
input 	Run;
output 	[15:0] Bus;
output 	Done;

// Design Ports Information
// Run	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Bus[0]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[1]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[2]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[3]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[4]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[5]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[6]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[7]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[8]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[9]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[10]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[11]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[12]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[13]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[14]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Bus[15]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Done	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PClock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Resetn	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MClock	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("pratica2_v.sdo");
// synopsys translate_on

wire \processador|reg_G|Q[1]~20_combout ;
wire \processador|reg_G|Q[3]~24_combout ;
wire \processador|reg_G|Q[4]~26_combout ;
wire \processador|reg_G|Q[5]~28_combout ;
wire \processador|reg_G|Q[6]~30_combout ;
wire \processador|reg_G|Q[8]~34_combout ;
wire \processador|reg_G|Q[9]~36_combout ;
wire \processador|reg_G|Q[10]~38_combout ;
wire \processador|reg_G|Q[11]~40_combout ;
wire \processador|reg_G|Q[14]~46_combout ;
wire \processador|Mux8~2_combout ;
wire \processador|Mux13~2_combout ;
wire \processador|Mux22~0_combout ;
wire \processador|Equal5~2_combout ;
wire \processador|Add0~14_combout ;
wire \processador|Decoder4~0_combout ;
wire \processador|Add0~23_combout ;
wire \processador|Add0~26_combout ;
wire \PClock~combout ;
wire \PClock~clkctrl_outclk ;
wire \processador|reg_3|Q[0]~feeder_combout ;
wire \processador|reg_A|Q[1]~feeder_combout ;
wire \processador|reg_3|Q[1]~feeder_combout ;
wire \processador|reg_A|Q[2]~feeder_combout ;
wire \processador|reg_3|Q[3]~feeder_combout ;
wire \processador|reg_A|Q[3]~feeder_combout ;
wire \processador|reg_2|Q[3]~feeder_combout ;
wire \processador|reg_A|Q[4]~feeder_combout ;
wire \processador|reg_5|Q[4]~feeder_combout ;
wire \processador|reg_4|Q[4]~feeder_combout ;
wire \processador|reg_A|Q[5]~feeder_combout ;
wire \processador|reg_3|Q[6]~feeder_combout ;
wire \processador|reg_A|Q[6]~feeder_combout ;
wire \processador|reg_A|Q[7]~feeder_combout ;
wire \processador|reg_1|Q[8]~feeder_combout ;
wire \processador|reg_A|Q[10]~feeder_combout ;
wire \processador|reg_A|Q[13]~feeder_combout ;
wire \processador|reg_7|Q[13]~feeder_combout ;
wire \processador|reg_A|Q[14]~feeder_combout ;
wire \processador|reg_5|Q[14]~feeder_combout ;
wire \processador|reg_4|Q[14]~feeder_combout ;
wire \processador|reg_4|Q[15]~feeder_combout ;
wire \processador|reg_0|Q[0]~feeder_combout ;
wire \MClock~combout ;
wire \MClock~clkctrl_outclk ;
wire \contador|n[0]~5_combout ;
wire \Resetn~combout ;
wire \contador|n[0]~6 ;
wire \contador|n[1]~7_combout ;
wire \contador|n[1]~8 ;
wire \contador|n[2]~9_combout ;
wire \contador|n[2]~10 ;
wire \contador|n[3]~11_combout ;
wire \contador|n[3]~12 ;
wire \contador|n[4]~13_combout ;
wire \processador|Tstep|Q~1_combout ;
wire \processador|Decoder7~0_combout ;
wire \processador|Tstep|Q~0_combout ;
wire \processador|Mux16~0_combout ;
wire \processador|Mux8~3_combout ;
wire \processador|Mux21~0_combout ;
wire \processador|Mux17~0_combout ;
wire \processador|Mux17~1_combout ;
wire \processador|Mux17~2_combout ;
wire \processador|Mux24~0_combout ;
wire \processador|Mux19~0_combout ;
wire \processador|Mux21~1_combout ;
wire \processador|Mux15~2_combout ;
wire \processador|Mux20~0_combout ;
wire \processador|Mux17~3_combout ;
wire \processador|Mux20~1_combout ;
wire \processador|Mux18~0_combout ;
wire \processador|Mux18~1_combout ;
wire \processador|Mux18~2_combout ;
wire \processador|Equal2~0_combout ;
wire \processador|Mux17~4_combout ;
wire \processador|Mux17~5_combout ;
wire \processador|Equal2~1_combout ;
wire \processador|Mux19~1_combout ;
wire \processador|Mux23~3_combout ;
wire \processador|Mux23~13_combout ;
wire \processador|Mux23~12_combout ;
wire \processador|Mux24~1_combout ;
wire \processador|Equal2~2_combout ;
wire \processador|Equal2~3_combout ;
wire \processador|Mux19~2_combout ;
wire \processador|Bus[0]~10_combout ;
wire \processador|Bus[0]~11_combout ;
wire \processador|Equal5~0_combout ;
wire \processador|Bus[0]~12_combout ;
wire \processador|Bus[0]~13_combout ;
wire \processador|Mux10~2_combout ;
wire \processador|Mux9~2_combout ;
wire \processador|Equal6~0_combout ;
wire \processador|Equal8~0_combout ;
wire \processador|Bus[0]~14_combout ;
wire \processador|Equal5~1_combout ;
wire \processador|Bus[0]~15_combout ;
wire \processador|Mux13~3_combout ;
wire \processador|Bus[0]~116_combout ;
wire \processador|Mux12~2_combout ;
wire \processador|Equal1~0_combout ;
wire \processador|reg_G|Q[0]~17_cout ;
wire \processador|reg_G|Q[0]~18_combout ;
wire \processador|Gin~0_combout ;
wire \processador|Mux14~2_combout ;
wire \processador|Bus[0]~16_combout ;
wire \processador|Bus[0]~17_combout ;
wire \processador|Mux15~3_combout ;
wire \processador|Bus[0]~117_combout ;
wire \processador|Bus[0]~18_combout ;
wire \processador|Bus[0]~19_combout ;
wire \processador|Bus[0]~20_combout ;
wire \processador|Bus[0]~21_combout ;
wire \processador|Bus[0]~22_combout ;
wire \processador|Bus[0]~23_combout ;
wire \processador|Bus[0]~24_combout ;
wire \processador|Bus[0]~25_combout ;
wire \processador|reg_1|Q[1]~feeder_combout ;
wire \processador|Bus[1]~26_combout ;
wire \processador|Bus[1]~27_combout ;
wire \processador|Bus[1]~28_combout ;
wire \processador|Bus[1]~29_combout ;
wire \processador|Bus[1]~30_combout ;
wire \processador|Bus[1]~31_combout ;
wire \processador|Mux11~2_combout ;
wire \processador|Add0~16_combout ;
wire \processador|Add0~15_combout ;
wire \processador|reg_G|Q[0]~19 ;
wire \processador|reg_G|Q[1]~21 ;
wire \processador|reg_G|Q[2]~22_combout ;
wire \processador|Bus[2]~32_combout ;
wire \processador|Bus[2]~33_combout ;
wire \processador|Bus[2]~34_combout ;
wire \processador|Bus[2]~35_combout ;
wire \processador|Bus[2]~36_combout ;
wire \processador|Bus[2]~37_combout ;
wire \processador|reg_0|Q[3]~feeder_combout ;
wire \processador|reg_7|Q[3]~feeder_combout ;
wire \processador|Bus[3]~38_combout ;
wire \processador|Bus[3]~39_combout ;
wire \processador|Bus[3]~40_combout ;
wire \processador|Bus[3]~41_combout ;
wire \processador|Bus[3]~42_combout ;
wire \processador|Bus[3]~43_combout ;
wire \processador|reg_3|Q[4]~feeder_combout ;
wire \processador|Bus[4]~44_combout ;
wire \processador|Bus[4]~45_combout ;
wire \processador|Bus[4]~46_combout ;
wire \processador|Bus[4]~47_combout ;
wire \processador|Bus[4]~48_combout ;
wire \processador|Bus[4]~49_combout ;
wire \processador|reg_1|Q[5]~feeder_combout ;
wire \processador|reg_4|Q[5]~feeder_combout ;
wire \processador|reg_7|Q[5]~feeder_combout ;
wire \processador|Bus[5]~50_combout ;
wire \processador|Bus[5]~51_combout ;
wire \processador|Bus[5]~52_combout ;
wire \processador|Bus[5]~53_combout ;
wire \processador|Bus[5]~54_combout ;
wire \processador|Bus[5]~55_combout ;
wire \processador|reg_2|Q[6]~feeder_combout ;
wire \processador|reg_5|Q[6]~feeder_combout ;
wire \processador|reg_6|Q[6]~feeder_combout ;
wire \processador|Bus[6]~56_combout ;
wire \processador|Bus[6]~57_combout ;
wire \processador|Bus[6]~58_combout ;
wire \processador|Bus[6]~59_combout ;
wire \processador|Bus[6]~60_combout ;
wire \processador|Bus[6]~61_combout ;
wire \processador|reg_4|Q[7]~feeder_combout ;
wire \processador|reg_6|Q[7]~feeder_combout ;
wire \processador|Add0~21_combout ;
wire \processador|Add0~20_combout ;
wire \processador|Add0~19_combout ;
wire \processador|Add0~18_combout ;
wire \processador|Add0~17_combout ;
wire \processador|reg_G|Q[2]~23 ;
wire \processador|reg_G|Q[3]~25 ;
wire \processador|reg_G|Q[4]~27 ;
wire \processador|reg_G|Q[5]~29 ;
wire \processador|reg_G|Q[6]~31 ;
wire \processador|reg_G|Q[7]~32_combout ;
wire \processador|Bus[7]~62_combout ;
wire \processador|Bus[7]~63_combout ;
wire \processador|Bus[7]~64_combout ;
wire \processador|Bus[7]~65_combout ;
wire \processador|Bus[7]~66_combout ;
wire \processador|Bus[7]~67_combout ;
wire \processador|reg_0|Q[8]~feeder_combout ;
wire \processador|Bus[8]~68_combout ;
wire \processador|Bus[8]~69_combout ;
wire \processador|Bus[8]~70_combout ;
wire \processador|Bus[8]~71_combout ;
wire \processador|Bus[8]~72_combout ;
wire \processador|Bus[8]~73_combout ;
wire \processador|reg_4|Q[9]~feeder_combout ;
wire \processador|reg_6|Q[9]~feeder_combout ;
wire \processador|Bus[9]~74_combout ;
wire \processador|Bus[9]~75_combout ;
wire \processador|Bus[9]~76_combout ;
wire \processador|Bus[9]~77_combout ;
wire \processador|Bus[9]~78_combout ;
wire \processador|Bus[9]~79_combout ;
wire \processador|Bus[10]~80_combout ;
wire \processador|Bus[10]~81_combout ;
wire \processador|Bus[10]~82_combout ;
wire \processador|Bus[10]~83_combout ;
wire \processador|Bus[10]~84_combout ;
wire \processador|Bus[10]~85_combout ;
wire \processador|reg_4|Q[11]~feeder_combout ;
wire \processador|Bus[11]~86_combout ;
wire \processador|Bus[11]~87_combout ;
wire \processador|Bus[11]~88_combout ;
wire \processador|Bus[11]~89_combout ;
wire \processador|Bus[11]~90_combout ;
wire \processador|Bus[11]~91_combout ;
wire \processador|reg_2|Q[12]~feeder_combout ;
wire \processador|reg_5|Q[12]~feeder_combout ;
wire \processador|reg_A|Q[12]~feeder_combout ;
wire \processador|Add0~25_combout ;
wire \processador|Add0~24_combout ;
wire \processador|reg_A|Q[9]~feeder_combout ;
wire \processador|Add0~22_combout ;
wire \processador|reg_G|Q[7]~33 ;
wire \processador|reg_G|Q[8]~35 ;
wire \processador|reg_G|Q[9]~37 ;
wire \processador|reg_G|Q[10]~39 ;
wire \processador|reg_G|Q[11]~41 ;
wire \processador|reg_G|Q[12]~42_combout ;
wire \processador|Bus[12]~92_combout ;
wire \processador|Bus[12]~93_combout ;
wire \processador|Bus[12]~94_combout ;
wire \processador|Bus[12]~95_combout ;
wire \processador|Bus[12]~96_combout ;
wire \processador|Bus[12]~97_combout ;
wire \processador|reg_1|Q[13]~feeder_combout ;
wire \processador|Add0~27_combout ;
wire \processador|reg_G|Q[12]~43 ;
wire \processador|reg_G|Q[13]~44_combout ;
wire \processador|Bus[13]~98_combout ;
wire \processador|Bus[13]~99_combout ;
wire \processador|Bus[13]~100_combout ;
wire \processador|Bus[13]~101_combout ;
wire \processador|Bus[13]~102_combout ;
wire \processador|Bus[13]~103_combout ;
wire \processador|reg_2|Q[14]~feeder_combout ;
wire \processador|reg_3|Q[14]~feeder_combout ;
wire \processador|Bus[14]~104_combout ;
wire \processador|Bus[14]~105_combout ;
wire \processador|Bus[14]~106_combout ;
wire \processador|Bus[14]~107_combout ;
wire \processador|Bus[14]~108_combout ;
wire \processador|Bus[14]~109_combout ;
wire \processador|reg_1|Q[15]~feeder_combout ;
wire \processador|reg_2|Q[15]~feeder_combout ;
wire \processador|reg_3|Q[15]~feeder_combout ;
wire \processador|reg_7|Q[15]~feeder_combout ;
wire \processador|Add0~29_combout ;
wire \processador|Add0~28_combout ;
wire \processador|reg_G|Q[13]~45 ;
wire \processador|reg_G|Q[14]~47 ;
wire \processador|reg_G|Q[15]~48_combout ;
wire \processador|Bus[15]~110_combout ;
wire \processador|Bus[15]~111_combout ;
wire \processador|Bus[15]~112_combout ;
wire \processador|Bus[15]~113_combout ;
wire \processador|Bus[15]~114_combout ;
wire \processador|Bus[15]~115_combout ;
wire [8:0] \processador|reg_IR|Q ;
wire [15:0] \memoria|altsyncram_component|auto_generated|q_a ;
wire [4:0] \contador|n ;
wire [15:0] \processador|reg_6|Q ;
wire [15:0] \processador|reg_7|Q ;
wire [15:0] \processador|reg_2|Q ;
wire [15:0] \processador|reg_4|Q ;
wire [1:0] \processador|Tstep|Q ;
wire [15:0] \processador|reg_1|Q ;
wire [15:0] \processador|reg_A|Q ;
wire [15:0] \processador|reg_G|Q ;
wire [15:0] \processador|reg_5|Q ;
wire [15:0] \processador|reg_3|Q ;
wire [15:0] \processador|reg_0|Q ;

wire [15:0] \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \memoria|altsyncram_component|auto_generated|q_a [0] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \memoria|altsyncram_component|auto_generated|q_a [1] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \memoria|altsyncram_component|auto_generated|q_a [2] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \memoria|altsyncram_component|auto_generated|q_a [3] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \memoria|altsyncram_component|auto_generated|q_a [4] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \memoria|altsyncram_component|auto_generated|q_a [5] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \memoria|altsyncram_component|auto_generated|q_a [6] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \memoria|altsyncram_component|auto_generated|q_a [7] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \memoria|altsyncram_component|auto_generated|q_a [8] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \memoria|altsyncram_component|auto_generated|q_a [9] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \memoria|altsyncram_component|auto_generated|q_a [10] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \memoria|altsyncram_component|auto_generated|q_a [11] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \memoria|altsyncram_component|auto_generated|q_a [12] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \memoria|altsyncram_component|auto_generated|q_a [13] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \memoria|altsyncram_component|auto_generated|q_a [14] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \memoria|altsyncram_component|auto_generated|q_a [15] = \memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: M4K_X13_Y32
cycloneii_ram_block \memoria|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\MClock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\contador|n [4],\contador|n [3],\contador|n [2],\contador|n [1],\contador|n [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\memoria|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory2.mif";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "memory2:memoria|altsyncram:altsyncram_component|altsyncram_as71:auto_generated|ALTSYNCRAM";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \memoria|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020040;
// synopsys translate_on

// Location: LCFF_X9_Y35_N21
cycloneii_lcell_ff \processador|reg_G|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[1]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [1]));

// Location: LCFF_X9_Y35_N25
cycloneii_lcell_ff \processador|reg_G|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[3]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [3]));

// Location: LCFF_X9_Y35_N27
cycloneii_lcell_ff \processador|reg_G|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[4]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [4]));

// Location: LCFF_X9_Y35_N29
cycloneii_lcell_ff \processador|reg_G|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[5]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [5]));

// Location: LCFF_X9_Y35_N31
cycloneii_lcell_ff \processador|reg_G|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[6]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [6]));

// Location: LCFF_X9_Y34_N3
cycloneii_lcell_ff \processador|reg_G|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[8]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [8]));

// Location: LCFF_X9_Y34_N5
cycloneii_lcell_ff \processador|reg_G|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[9]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [9]));

// Location: LCFF_X9_Y34_N7
cycloneii_lcell_ff \processador|reg_G|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[10]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [10]));

// Location: LCFF_X9_Y34_N9
cycloneii_lcell_ff \processador|reg_G|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[11]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [11]));

// Location: LCFF_X9_Y34_N15
cycloneii_lcell_ff \processador|reg_G|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[14]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [14]));

// Location: LCCOMB_X9_Y35_N20
cycloneii_lcell_comb \processador|reg_G|Q[1]~20 (
// Equation(s):
// \processador|reg_G|Q[1]~20_combout  = ((\processador|reg_A|Q [1] $ (\processador|Add0~15_combout  $ (!\processador|reg_G|Q[0]~19 )))) # (GND)
// \processador|reg_G|Q[1]~21  = CARRY((\processador|reg_A|Q [1] & ((\processador|Add0~15_combout ) # (!\processador|reg_G|Q[0]~19 ))) # (!\processador|reg_A|Q [1] & (\processador|Add0~15_combout  & !\processador|reg_G|Q[0]~19 )))

	.dataa(\processador|reg_A|Q [1]),
	.datab(\processador|Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[0]~19 ),
	.combout(\processador|reg_G|Q[1]~20_combout ),
	.cout(\processador|reg_G|Q[1]~21 ));
// synopsys translate_off
defparam \processador|reg_G|Q[1]~20 .lut_mask = 16'h698E;
defparam \processador|reg_G|Q[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N24
cycloneii_lcell_comb \processador|reg_G|Q[3]~24 (
// Equation(s):
// \processador|reg_G|Q[3]~24_combout  = ((\processador|reg_A|Q [3] $ (\processador|Add0~17_combout  $ (!\processador|reg_G|Q[2]~23 )))) # (GND)
// \processador|reg_G|Q[3]~25  = CARRY((\processador|reg_A|Q [3] & ((\processador|Add0~17_combout ) # (!\processador|reg_G|Q[2]~23 ))) # (!\processador|reg_A|Q [3] & (\processador|Add0~17_combout  & !\processador|reg_G|Q[2]~23 )))

	.dataa(\processador|reg_A|Q [3]),
	.datab(\processador|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[2]~23 ),
	.combout(\processador|reg_G|Q[3]~24_combout ),
	.cout(\processador|reg_G|Q[3]~25 ));
// synopsys translate_off
defparam \processador|reg_G|Q[3]~24 .lut_mask = 16'h698E;
defparam \processador|reg_G|Q[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N26
cycloneii_lcell_comb \processador|reg_G|Q[4]~26 (
// Equation(s):
// \processador|reg_G|Q[4]~26_combout  = (\processador|reg_A|Q [4] & ((\processador|Add0~18_combout  & (\processador|reg_G|Q[3]~25  & VCC)) # (!\processador|Add0~18_combout  & (!\processador|reg_G|Q[3]~25 )))) # (!\processador|reg_A|Q [4] & 
// ((\processador|Add0~18_combout  & (!\processador|reg_G|Q[3]~25 )) # (!\processador|Add0~18_combout  & ((\processador|reg_G|Q[3]~25 ) # (GND)))))
// \processador|reg_G|Q[4]~27  = CARRY((\processador|reg_A|Q [4] & (!\processador|Add0~18_combout  & !\processador|reg_G|Q[3]~25 )) # (!\processador|reg_A|Q [4] & ((!\processador|reg_G|Q[3]~25 ) # (!\processador|Add0~18_combout ))))

	.dataa(\processador|reg_A|Q [4]),
	.datab(\processador|Add0~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[3]~25 ),
	.combout(\processador|reg_G|Q[4]~26_combout ),
	.cout(\processador|reg_G|Q[4]~27 ));
// synopsys translate_off
defparam \processador|reg_G|Q[4]~26 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N28
cycloneii_lcell_comb \processador|reg_G|Q[5]~28 (
// Equation(s):
// \processador|reg_G|Q[5]~28_combout  = ((\processador|reg_A|Q [5] $ (\processador|Add0~19_combout  $ (!\processador|reg_G|Q[4]~27 )))) # (GND)
// \processador|reg_G|Q[5]~29  = CARRY((\processador|reg_A|Q [5] & ((\processador|Add0~19_combout ) # (!\processador|reg_G|Q[4]~27 ))) # (!\processador|reg_A|Q [5] & (\processador|Add0~19_combout  & !\processador|reg_G|Q[4]~27 )))

	.dataa(\processador|reg_A|Q [5]),
	.datab(\processador|Add0~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[4]~27 ),
	.combout(\processador|reg_G|Q[5]~28_combout ),
	.cout(\processador|reg_G|Q[5]~29 ));
// synopsys translate_off
defparam \processador|reg_G|Q[5]~28 .lut_mask = 16'h698E;
defparam \processador|reg_G|Q[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N30
cycloneii_lcell_comb \processador|reg_G|Q[6]~30 (
// Equation(s):
// \processador|reg_G|Q[6]~30_combout  = (\processador|reg_A|Q [6] & ((\processador|Add0~20_combout  & (\processador|reg_G|Q[5]~29  & VCC)) # (!\processador|Add0~20_combout  & (!\processador|reg_G|Q[5]~29 )))) # (!\processador|reg_A|Q [6] & 
// ((\processador|Add0~20_combout  & (!\processador|reg_G|Q[5]~29 )) # (!\processador|Add0~20_combout  & ((\processador|reg_G|Q[5]~29 ) # (GND)))))
// \processador|reg_G|Q[6]~31  = CARRY((\processador|reg_A|Q [6] & (!\processador|Add0~20_combout  & !\processador|reg_G|Q[5]~29 )) # (!\processador|reg_A|Q [6] & ((!\processador|reg_G|Q[5]~29 ) # (!\processador|Add0~20_combout ))))

	.dataa(\processador|reg_A|Q [6]),
	.datab(\processador|Add0~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[5]~29 ),
	.combout(\processador|reg_G|Q[6]~30_combout ),
	.cout(\processador|reg_G|Q[6]~31 ));
// synopsys translate_off
defparam \processador|reg_G|Q[6]~30 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N2
cycloneii_lcell_comb \processador|reg_G|Q[8]~34 (
// Equation(s):
// \processador|reg_G|Q[8]~34_combout  = (\processador|reg_A|Q [8] & ((\processador|Add0~22_combout  & (\processador|reg_G|Q[7]~33  & VCC)) # (!\processador|Add0~22_combout  & (!\processador|reg_G|Q[7]~33 )))) # (!\processador|reg_A|Q [8] & 
// ((\processador|Add0~22_combout  & (!\processador|reg_G|Q[7]~33 )) # (!\processador|Add0~22_combout  & ((\processador|reg_G|Q[7]~33 ) # (GND)))))
// \processador|reg_G|Q[8]~35  = CARRY((\processador|reg_A|Q [8] & (!\processador|Add0~22_combout  & !\processador|reg_G|Q[7]~33 )) # (!\processador|reg_A|Q [8] & ((!\processador|reg_G|Q[7]~33 ) # (!\processador|Add0~22_combout ))))

	.dataa(\processador|reg_A|Q [8]),
	.datab(\processador|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[7]~33 ),
	.combout(\processador|reg_G|Q[8]~34_combout ),
	.cout(\processador|reg_G|Q[8]~35 ));
// synopsys translate_off
defparam \processador|reg_G|Q[8]~34 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N4
cycloneii_lcell_comb \processador|reg_G|Q[9]~36 (
// Equation(s):
// \processador|reg_G|Q[9]~36_combout  = ((\processador|Add0~23_combout  $ (\processador|reg_A|Q [9] $ (!\processador|reg_G|Q[8]~35 )))) # (GND)
// \processador|reg_G|Q[9]~37  = CARRY((\processador|Add0~23_combout  & ((\processador|reg_A|Q [9]) # (!\processador|reg_G|Q[8]~35 ))) # (!\processador|Add0~23_combout  & (\processador|reg_A|Q [9] & !\processador|reg_G|Q[8]~35 )))

	.dataa(\processador|Add0~23_combout ),
	.datab(\processador|reg_A|Q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[8]~35 ),
	.combout(\processador|reg_G|Q[9]~36_combout ),
	.cout(\processador|reg_G|Q[9]~37 ));
// synopsys translate_off
defparam \processador|reg_G|Q[9]~36 .lut_mask = 16'h698E;
defparam \processador|reg_G|Q[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N6
cycloneii_lcell_comb \processador|reg_G|Q[10]~38 (
// Equation(s):
// \processador|reg_G|Q[10]~38_combout  = (\processador|reg_A|Q [10] & ((\processador|Add0~24_combout  & (\processador|reg_G|Q[9]~37  & VCC)) # (!\processador|Add0~24_combout  & (!\processador|reg_G|Q[9]~37 )))) # (!\processador|reg_A|Q [10] & 
// ((\processador|Add0~24_combout  & (!\processador|reg_G|Q[9]~37 )) # (!\processador|Add0~24_combout  & ((\processador|reg_G|Q[9]~37 ) # (GND)))))
// \processador|reg_G|Q[10]~39  = CARRY((\processador|reg_A|Q [10] & (!\processador|Add0~24_combout  & !\processador|reg_G|Q[9]~37 )) # (!\processador|reg_A|Q [10] & ((!\processador|reg_G|Q[9]~37 ) # (!\processador|Add0~24_combout ))))

	.dataa(\processador|reg_A|Q [10]),
	.datab(\processador|Add0~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[9]~37 ),
	.combout(\processador|reg_G|Q[10]~38_combout ),
	.cout(\processador|reg_G|Q[10]~39 ));
// synopsys translate_off
defparam \processador|reg_G|Q[10]~38 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N8
cycloneii_lcell_comb \processador|reg_G|Q[11]~40 (
// Equation(s):
// \processador|reg_G|Q[11]~40_combout  = ((\processador|reg_A|Q [11] $ (\processador|Add0~25_combout  $ (!\processador|reg_G|Q[10]~39 )))) # (GND)
// \processador|reg_G|Q[11]~41  = CARRY((\processador|reg_A|Q [11] & ((\processador|Add0~25_combout ) # (!\processador|reg_G|Q[10]~39 ))) # (!\processador|reg_A|Q [11] & (\processador|Add0~25_combout  & !\processador|reg_G|Q[10]~39 )))

	.dataa(\processador|reg_A|Q [11]),
	.datab(\processador|Add0~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[10]~39 ),
	.combout(\processador|reg_G|Q[11]~40_combout ),
	.cout(\processador|reg_G|Q[11]~41 ));
// synopsys translate_off
defparam \processador|reg_G|Q[11]~40 .lut_mask = 16'h698E;
defparam \processador|reg_G|Q[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N14
cycloneii_lcell_comb \processador|reg_G|Q[14]~46 (
// Equation(s):
// \processador|reg_G|Q[14]~46_combout  = (\processador|reg_A|Q [14] & ((\processador|Add0~28_combout  & (\processador|reg_G|Q[13]~45  & VCC)) # (!\processador|Add0~28_combout  & (!\processador|reg_G|Q[13]~45 )))) # (!\processador|reg_A|Q [14] & 
// ((\processador|Add0~28_combout  & (!\processador|reg_G|Q[13]~45 )) # (!\processador|Add0~28_combout  & ((\processador|reg_G|Q[13]~45 ) # (GND)))))
// \processador|reg_G|Q[14]~47  = CARRY((\processador|reg_A|Q [14] & (!\processador|Add0~28_combout  & !\processador|reg_G|Q[13]~45 )) # (!\processador|reg_A|Q [14] & ((!\processador|reg_G|Q[13]~45 ) # (!\processador|Add0~28_combout ))))

	.dataa(\processador|reg_A|Q [14]),
	.datab(\processador|Add0~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[13]~45 ),
	.combout(\processador|reg_G|Q[14]~46_combout ),
	.cout(\processador|reg_G|Q[14]~47 ));
// synopsys translate_off
defparam \processador|reg_G|Q[14]~46 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N30
cycloneii_lcell_comb \processador|Mux8~2 (
// Equation(s):
// \processador|Mux8~2_combout  = (!\processador|reg_IR|Q [4] & !\processador|reg_IR|Q [3])

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [4]),
	.datac(vcc),
	.datad(\processador|reg_IR|Q [3]),
	.cin(gnd),
	.combout(\processador|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux8~2 .lut_mask = 16'h0033;
defparam \processador|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N8
cycloneii_lcell_comb \processador|Mux13~2 (
// Equation(s):
// \processador|Mux13~2_combout  = (\processador|reg_IR|Q [3] & !\processador|reg_IR|Q [4])

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [3]),
	.datac(vcc),
	.datad(\processador|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\processador|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux13~2 .lut_mask = 16'h00CC;
defparam \processador|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N12
cycloneii_lcell_comb \processador|Mux22~0 (
// Equation(s):
// \processador|Mux22~0_combout  = (\processador|Mux21~0_combout  & ((\processador|Mux18~0_combout ) # ((\processador|Mux13~2_combout  & \processador|Mux24~0_combout )))) # (!\processador|Mux21~0_combout  & (((\processador|Mux13~2_combout  & 
// \processador|Mux24~0_combout ))))

	.dataa(\processador|Mux21~0_combout ),
	.datab(\processador|Mux18~0_combout ),
	.datac(\processador|Mux13~2_combout ),
	.datad(\processador|Mux24~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux22~0 .lut_mask = 16'hF888;
defparam \processador|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N6
cycloneii_lcell_comb \processador|Equal5~2 (
// Equation(s):
// \processador|Equal5~2_combout  = (!\processador|Mux17~4_combout  & \processador|Equal2~2_combout )

	.dataa(\processador|Mux17~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal5~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal5~2 .lut_mask = 16'h5500;
defparam \processador|Equal5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N31
cycloneii_lcell_ff \processador|reg_3|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_3|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [0]));

// Location: LCFF_X12_Y32_N17
cycloneii_lcell_ff \processador|reg_7|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[1]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [1]));

// Location: LCFF_X10_Y32_N1
cycloneii_lcell_ff \processador|reg_3|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_3|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [1]));

// Location: LCFF_X9_Y32_N17
cycloneii_lcell_ff \processador|reg_2|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_2|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [3]));

// Location: LCFF_X10_Y32_N15
cycloneii_lcell_ff \processador|reg_3|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_3|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [3]));

// Location: LCFF_X12_Y35_N25
cycloneii_lcell_ff \processador|reg_5|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_5|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [4]));

// Location: LCFF_X10_Y31_N7
cycloneii_lcell_ff \processador|reg_4|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_4|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [4]));

// Location: LCFF_X11_Y32_N7
cycloneii_lcell_ff \processador|reg_4|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[6]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [6]));

// Location: LCFF_X11_Y35_N7
cycloneii_lcell_ff \processador|reg_3|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_3|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [6]));

// Location: LCFF_X9_Y31_N9
cycloneii_lcell_ff \processador|reg_1|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_1|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [8]));

// Location: LCFF_X12_Y31_N21
cycloneii_lcell_ff \processador|reg_5|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[8]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [8]));

// Location: LCFF_X12_Y32_N15
cycloneii_lcell_ff \processador|reg_7|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_7|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [13]));

// Location: LCFF_X12_Y35_N7
cycloneii_lcell_ff \processador|reg_5|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_5|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [14]));

// Location: LCFF_X10_Y31_N31
cycloneii_lcell_ff \processador|reg_4|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_4|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [14]));

// Location: LCFF_X10_Y33_N13
cycloneii_lcell_ff \processador|reg_4|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_4|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [15]));

// Location: LCFF_X10_Y34_N31
cycloneii_lcell_ff \processador|reg_5|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[15]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [15]));

// Location: LCCOMB_X9_Y35_N10
cycloneii_lcell_comb \processador|Add0~14 (
// Equation(s):
// \processador|Add0~14_combout  = \processador|Bus[0]~25_combout  $ (((!\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & \processador|Equal1~0_combout ))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|Equal1~0_combout ),
	.datad(\processador|Bus[0]~25_combout ),
	.cin(gnd),
	.combout(\processador|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~14 .lut_mask = 16'hBF40;
defparam \processador|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N8
cycloneii_lcell_comb \processador|Decoder4~0 (
// Equation(s):
// \processador|Decoder4~0_combout  = (!\processador|Tstep|Q [0] & \processador|Tstep|Q [1])

	.dataa(\processador|Tstep|Q [0]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Decoder4~0 .lut_mask = 16'h5050;
defparam \processador|Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y32_N25
cycloneii_lcell_ff \processador|reg_A|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [1]));

// Location: LCFF_X8_Y35_N15
cycloneii_lcell_ff \processador|reg_A|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [2]));

// Location: LCFF_X8_Y32_N7
cycloneii_lcell_ff \processador|reg_A|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [3]));

// Location: LCFF_X8_Y35_N1
cycloneii_lcell_ff \processador|reg_A|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [4]));

// Location: LCFF_X8_Y32_N29
cycloneii_lcell_ff \processador|reg_A|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [5]));

// Location: LCFF_X8_Y35_N31
cycloneii_lcell_ff \processador|reg_A|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [6]));

// Location: LCFF_X8_Y34_N13
cycloneii_lcell_ff \processador|reg_A|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [7]));

// Location: LCFF_X11_Y34_N23
cycloneii_lcell_ff \processador|reg_A|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[8]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [8]));

// Location: LCFF_X8_Y34_N1
cycloneii_lcell_ff \processador|reg_A|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [10]));

// Location: LCFF_X8_Y32_N31
cycloneii_lcell_ff \processador|reg_A|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[11]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [11]));

// Location: LCFF_X8_Y32_N9
cycloneii_lcell_ff \processador|reg_A|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [13]));

// Location: LCFF_X8_Y35_N9
cycloneii_lcell_ff \processador|reg_A|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [14]));

// Location: LCFF_X11_Y34_N21
cycloneii_lcell_ff \processador|reg_A|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[15]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [15]));

// Location: LCCOMB_X9_Y34_N24
cycloneii_lcell_comb \processador|Add0~23 (
// Equation(s):
// \processador|Add0~23_combout  = \processador|Bus[9]~79_combout  $ (((\processador|Tstep|Q [1] & (\processador|Equal1~0_combout  & !\processador|Tstep|Q [0]))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Equal1~0_combout ),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Bus[9]~79_combout ),
	.cin(gnd),
	.combout(\processador|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~23 .lut_mask = 16'hF708;
defparam \processador|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N20
cycloneii_lcell_comb \processador|Add0~26 (
// Equation(s):
// \processador|Add0~26_combout  = \processador|Bus[12]~97_combout  $ (((\processador|Tstep|Q [1] & (\processador|Equal1~0_combout  & !\processador|Tstep|Q [0]))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Equal1~0_combout ),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Bus[12]~97_combout ),
	.cin(gnd),
	.combout(\processador|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~26 .lut_mask = 16'hF708;
defparam \processador|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PClock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PClock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PClock));
// synopsys translate_off
defparam \PClock~I .input_async_reset = "none";
defparam \PClock~I .input_power_up = "low";
defparam \PClock~I .input_register_mode = "none";
defparam \PClock~I .input_sync_reset = "none";
defparam \PClock~I .oe_async_reset = "none";
defparam \PClock~I .oe_power_up = "low";
defparam \PClock~I .oe_register_mode = "none";
defparam \PClock~I .oe_sync_reset = "none";
defparam \PClock~I .operation_mode = "input";
defparam \PClock~I .output_async_reset = "none";
defparam \PClock~I .output_power_up = "low";
defparam \PClock~I .output_register_mode = "none";
defparam \PClock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \PClock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\PClock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PClock~clkctrl_outclk ));
// synopsys translate_off
defparam \PClock~clkctrl .clock_type = "global clock";
defparam \PClock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N30
cycloneii_lcell_comb \processador|reg_3|Q[0]~feeder (
// Equation(s):
// \processador|reg_3|Q[0]~feeder_combout  = \processador|Bus[0]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[0]~25_combout ),
	.cin(gnd),
	.combout(\processador|reg_3|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_3|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_3|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N24
cycloneii_lcell_comb \processador|reg_A|Q[1]~feeder (
// Equation(s):
// \processador|reg_A|Q[1]~feeder_combout  = \processador|Bus[1]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[1]~31_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N0
cycloneii_lcell_comb \processador|reg_3|Q[1]~feeder (
// Equation(s):
// \processador|reg_3|Q[1]~feeder_combout  = \processador|Bus[1]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[1]~31_combout ),
	.cin(gnd),
	.combout(\processador|reg_3|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_3|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_3|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N14
cycloneii_lcell_comb \processador|reg_A|Q[2]~feeder (
// Equation(s):
// \processador|reg_A|Q[2]~feeder_combout  = \processador|Bus[2]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[2]~37_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[2]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N14
cycloneii_lcell_comb \processador|reg_3|Q[3]~feeder (
// Equation(s):
// \processador|reg_3|Q[3]~feeder_combout  = \processador|Bus[3]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[3]~43_combout ),
	.cin(gnd),
	.combout(\processador|reg_3|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_3|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_3|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N6
cycloneii_lcell_comb \processador|reg_A|Q[3]~feeder (
// Equation(s):
// \processador|reg_A|Q[3]~feeder_combout  = \processador|Bus[3]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[3]~43_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N16
cycloneii_lcell_comb \processador|reg_2|Q[3]~feeder (
// Equation(s):
// \processador|reg_2|Q[3]~feeder_combout  = \processador|Bus[3]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[3]~43_combout ),
	.cin(gnd),
	.combout(\processador|reg_2|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_2|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_2|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N0
cycloneii_lcell_comb \processador|reg_A|Q[4]~feeder (
// Equation(s):
// \processador|reg_A|Q[4]~feeder_combout  = \processador|Bus[4]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[4]~49_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N24
cycloneii_lcell_comb \processador|reg_5|Q[4]~feeder (
// Equation(s):
// \processador|reg_5|Q[4]~feeder_combout  = \processador|Bus[4]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[4]~49_combout ),
	.cin(gnd),
	.combout(\processador|reg_5|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_5|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_5|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N6
cycloneii_lcell_comb \processador|reg_4|Q[4]~feeder (
// Equation(s):
// \processador|reg_4|Q[4]~feeder_combout  = \processador|Bus[4]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[4]~49_combout ),
	.cin(gnd),
	.combout(\processador|reg_4|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_4|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_4|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N28
cycloneii_lcell_comb \processador|reg_A|Q[5]~feeder (
// Equation(s):
// \processador|reg_A|Q[5]~feeder_combout  = \processador|Bus[5]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[5]~55_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N6
cycloneii_lcell_comb \processador|reg_3|Q[6]~feeder (
// Equation(s):
// \processador|reg_3|Q[6]~feeder_combout  = \processador|Bus[6]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[6]~61_combout ),
	.cin(gnd),
	.combout(\processador|reg_3|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_3|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_3|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N30
cycloneii_lcell_comb \processador|reg_A|Q[6]~feeder (
// Equation(s):
// \processador|reg_A|Q[6]~feeder_combout  = \processador|Bus[6]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[6]~61_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y34_N12
cycloneii_lcell_comb \processador|reg_A|Q[7]~feeder (
// Equation(s):
// \processador|reg_A|Q[7]~feeder_combout  = \processador|Bus[7]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[7]~67_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y31_N8
cycloneii_lcell_comb \processador|reg_1|Q[8]~feeder (
// Equation(s):
// \processador|reg_1|Q[8]~feeder_combout  = \processador|Bus[8]~73_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[8]~73_combout ),
	.cin(gnd),
	.combout(\processador|reg_1|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_1|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_1|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y34_N0
cycloneii_lcell_comb \processador|reg_A|Q[10]~feeder (
// Equation(s):
// \processador|reg_A|Q[10]~feeder_combout  = \processador|Bus[10]~85_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[10]~85_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[10]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N8
cycloneii_lcell_comb \processador|reg_A|Q[13]~feeder (
// Equation(s):
// \processador|reg_A|Q[13]~feeder_combout  = \processador|Bus[13]~103_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[13]~103_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N14
cycloneii_lcell_comb \processador|reg_7|Q[13]~feeder (
// Equation(s):
// \processador|reg_7|Q[13]~feeder_combout  = \processador|Bus[13]~103_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[13]~103_combout ),
	.cin(gnd),
	.combout(\processador|reg_7|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_7|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_7|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N8
cycloneii_lcell_comb \processador|reg_A|Q[14]~feeder (
// Equation(s):
// \processador|reg_A|Q[14]~feeder_combout  = \processador|Bus[14]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[14]~109_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N6
cycloneii_lcell_comb \processador|reg_5|Q[14]~feeder (
// Equation(s):
// \processador|reg_5|Q[14]~feeder_combout  = \processador|Bus[14]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[14]~109_combout ),
	.cin(gnd),
	.combout(\processador|reg_5|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_5|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_5|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N30
cycloneii_lcell_comb \processador|reg_4|Q[14]~feeder (
// Equation(s):
// \processador|reg_4|Q[14]~feeder_combout  = \processador|Bus[14]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[14]~109_combout ),
	.cin(gnd),
	.combout(\processador|reg_4|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_4|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_4|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N12
cycloneii_lcell_comb \processador|reg_4|Q[15]~feeder (
// Equation(s):
// \processador|reg_4|Q[15]~feeder_combout  = \processador|Bus[15]~115_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[15]~115_combout ),
	.cin(gnd),
	.combout(\processador|reg_4|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_4|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_4|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N26
cycloneii_lcell_comb \processador|reg_0|Q[0]~feeder (
// Equation(s):
// \processador|reg_0|Q[0]~feeder_combout  = \processador|Bus[0]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[0]~25_combout ),
	.cin(gnd),
	.combout(\processador|reg_0|Q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_0|Q[0]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_0|Q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MClock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MClock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MClock));
// synopsys translate_off
defparam \MClock~I .input_async_reset = "none";
defparam \MClock~I .input_power_up = "low";
defparam \MClock~I .input_register_mode = "none";
defparam \MClock~I .input_sync_reset = "none";
defparam \MClock~I .oe_async_reset = "none";
defparam \MClock~I .oe_power_up = "low";
defparam \MClock~I .oe_register_mode = "none";
defparam \MClock~I .oe_sync_reset = "none";
defparam \MClock~I .operation_mode = "input";
defparam \MClock~I .output_async_reset = "none";
defparam \MClock~I .output_power_up = "low";
defparam \MClock~I .output_register_mode = "none";
defparam \MClock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \MClock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\MClock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MClock~clkctrl_outclk ));
// synopsys translate_off
defparam \MClock~clkctrl .clock_type = "global clock";
defparam \MClock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y33_N2
cycloneii_lcell_comb \contador|n[0]~5 (
// Equation(s):
// \contador|n[0]~5_combout  = \contador|n [0] $ (VCC)
// \contador|n[0]~6  = CARRY(\contador|n [0])

	.dataa(vcc),
	.datab(\contador|n [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\contador|n[0]~5_combout ),
	.cout(\contador|n[0]~6 ));
// synopsys translate_off
defparam \contador|n[0]~5 .lut_mask = 16'h33CC;
defparam \contador|n[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Resetn));
// synopsys translate_off
defparam \Resetn~I .input_async_reset = "none";
defparam \Resetn~I .input_power_up = "low";
defparam \Resetn~I .input_register_mode = "none";
defparam \Resetn~I .input_sync_reset = "none";
defparam \Resetn~I .oe_async_reset = "none";
defparam \Resetn~I .oe_power_up = "low";
defparam \Resetn~I .oe_register_mode = "none";
defparam \Resetn~I .oe_sync_reset = "none";
defparam \Resetn~I .operation_mode = "input";
defparam \Resetn~I .output_async_reset = "none";
defparam \Resetn~I .output_power_up = "low";
defparam \Resetn~I .output_register_mode = "none";
defparam \Resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X12_Y33_N3
cycloneii_lcell_ff \contador|n[0] (
	.clk(\MClock~clkctrl_outclk ),
	.datain(\contador|n[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|n [0]));

// Location: LCCOMB_X12_Y33_N4
cycloneii_lcell_comb \contador|n[1]~7 (
// Equation(s):
// \contador|n[1]~7_combout  = (\contador|n [1] & (!\contador|n[0]~6 )) # (!\contador|n [1] & ((\contador|n[0]~6 ) # (GND)))
// \contador|n[1]~8  = CARRY((!\contador|n[0]~6 ) # (!\contador|n [1]))

	.dataa(vcc),
	.datab(\contador|n [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\contador|n[0]~6 ),
	.combout(\contador|n[1]~7_combout ),
	.cout(\contador|n[1]~8 ));
// synopsys translate_off
defparam \contador|n[1]~7 .lut_mask = 16'h3C3F;
defparam \contador|n[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y33_N5
cycloneii_lcell_ff \contador|n[1] (
	.clk(\MClock~clkctrl_outclk ),
	.datain(\contador|n[1]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|n [1]));

// Location: LCCOMB_X12_Y33_N6
cycloneii_lcell_comb \contador|n[2]~9 (
// Equation(s):
// \contador|n[2]~9_combout  = (\contador|n [2] & (\contador|n[1]~8  $ (GND))) # (!\contador|n [2] & (!\contador|n[1]~8  & VCC))
// \contador|n[2]~10  = CARRY((\contador|n [2] & !\contador|n[1]~8 ))

	.dataa(\contador|n [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\contador|n[1]~8 ),
	.combout(\contador|n[2]~9_combout ),
	.cout(\contador|n[2]~10 ));
// synopsys translate_off
defparam \contador|n[2]~9 .lut_mask = 16'hA50A;
defparam \contador|n[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y33_N7
cycloneii_lcell_ff \contador|n[2] (
	.clk(\MClock~clkctrl_outclk ),
	.datain(\contador|n[2]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|n [2]));

// Location: LCCOMB_X12_Y33_N8
cycloneii_lcell_comb \contador|n[3]~11 (
// Equation(s):
// \contador|n[3]~11_combout  = (\contador|n [3] & (!\contador|n[2]~10 )) # (!\contador|n [3] & ((\contador|n[2]~10 ) # (GND)))
// \contador|n[3]~12  = CARRY((!\contador|n[2]~10 ) # (!\contador|n [3]))

	.dataa(vcc),
	.datab(\contador|n [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\contador|n[2]~10 ),
	.combout(\contador|n[3]~11_combout ),
	.cout(\contador|n[3]~12 ));
// synopsys translate_off
defparam \contador|n[3]~11 .lut_mask = 16'h3C3F;
defparam \contador|n[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y33_N9
cycloneii_lcell_ff \contador|n[3] (
	.clk(\MClock~clkctrl_outclk ),
	.datain(\contador|n[3]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|n [3]));

// Location: LCCOMB_X12_Y33_N10
cycloneii_lcell_comb \contador|n[4]~13 (
// Equation(s):
// \contador|n[4]~13_combout  = \contador|n[3]~12  $ (!\contador|n [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\contador|n [4]),
	.cin(\contador|n[3]~12 ),
	.combout(\contador|n[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \contador|n[4]~13 .lut_mask = 16'hF00F;
defparam \contador|n[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y33_N11
cycloneii_lcell_ff \contador|n[4] (
	.clk(\MClock~clkctrl_outclk ),
	.datain(\contador|n[4]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\Resetn~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\contador|n [4]));

// Location: LCCOMB_X12_Y33_N16
cycloneii_lcell_comb \processador|Tstep|Q~1 (
// Equation(s):
// \processador|Tstep|Q~1_combout  = (!\Resetn~combout  & !\processador|Tstep|Q [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Resetn~combout ),
	.datad(\processador|Tstep|Q [0]),
	.cin(gnd),
	.combout(\processador|Tstep|Q~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|Q~1 .lut_mask = 16'h000F;
defparam \processador|Tstep|Q~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y34_N25
cycloneii_lcell_ff \processador|Tstep|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Tstep|Q~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|Q [0]));

// Location: LCCOMB_X12_Y34_N24
cycloneii_lcell_comb \processador|Decoder7~0 (
// Equation(s):
// \processador|Decoder7~0_combout  = (!\processador|Tstep|Q [1] & !\processador|Tstep|Q [0])

	.dataa(\processador|Tstep|Q [1]),
	.datab(vcc),
	.datac(\processador|Tstep|Q [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\processador|Decoder7~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Decoder7~0 .lut_mask = 16'h0505;
defparam \processador|Decoder7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y34_N31
cycloneii_lcell_ff \processador|reg_IR|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [5]));

// Location: LCFF_X10_Y34_N29
cycloneii_lcell_ff \processador|reg_IR|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [3]));

// Location: LCCOMB_X12_Y34_N0
cycloneii_lcell_comb \processador|Tstep|Q~0 (
// Equation(s):
// \processador|Tstep|Q~0_combout  = (!\processador|Mux16~0_combout  & (!\Resetn~combout  & (\processador|Tstep|Q [0] $ (\processador|Tstep|Q [1]))))

	.dataa(\processador|Mux16~0_combout ),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\Resetn~combout ),
	.cin(gnd),
	.combout(\processador|Tstep|Q~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Tstep|Q~0 .lut_mask = 16'h0014;
defparam \processador|Tstep|Q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y34_N1
cycloneii_lcell_ff \processador|Tstep|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Tstep|Q~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|Tstep|Q [1]));

// Location: LCFF_X12_Y34_N3
cycloneii_lcell_ff \processador|reg_IR|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [8]));

// Location: LCFF_X12_Y34_N15
cycloneii_lcell_ff \processador|reg_IR|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [7]));

// Location: LCCOMB_X12_Y34_N2
cycloneii_lcell_comb \processador|Mux16~0 (
// Equation(s):
// \processador|Mux16~0_combout  = (\processador|Tstep|Q [0] & (!\processador|reg_IR|Q [8] & (\processador|Tstep|Q [1] $ (!\processador|reg_IR|Q [7]))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|reg_IR|Q [8]),
	.datad(\processador|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processador|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux16~0 .lut_mask = 16'h0802;
defparam \processador|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N16
cycloneii_lcell_comb \processador|Mux8~3 (
// Equation(s):
// \processador|Mux8~3_combout  = (!\processador|reg_IR|Q [4] & (!\processador|reg_IR|Q [5] & (!\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux8~3 .lut_mask = 16'h0100;
defparam \processador|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y35_N27
cycloneii_lcell_ff \processador|reg_0|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_0|Q[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [0]));

// Location: LCFF_X11_Y34_N15
cycloneii_lcell_ff \processador|reg_IR|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [1]));

// Location: LCFF_X11_Y34_N25
cycloneii_lcell_ff \processador|reg_IR|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [2]));

// Location: LCCOMB_X10_Y34_N4
cycloneii_lcell_comb \processador|Mux21~0 (
// Equation(s):
// \processador|Mux21~0_combout  = (!\processador|reg_IR|Q [1] & \processador|reg_IR|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|reg_IR|Q [1]),
	.datad(\processador|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\processador|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~0 .lut_mask = 16'h0F00;
defparam \processador|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y34_N5
cycloneii_lcell_ff \processador|reg_IR|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [6]));

// Location: LCCOMB_X12_Y34_N18
cycloneii_lcell_comb \processador|Mux17~0 (
// Equation(s):
// \processador|Mux17~0_combout  = (\processador|reg_IR|Q [7] & ((\processador|Tstep|Q [1]))) # (!\processador|reg_IR|Q [7] & (!\processador|reg_IR|Q [6] & !\processador|Tstep|Q [1]))

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [6]),
	.datac(\processador|reg_IR|Q [7]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux17~0 .lut_mask = 16'hF003;
defparam \processador|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N8
cycloneii_lcell_comb \processador|Mux17~1 (
// Equation(s):
// \processador|Mux17~1_combout  = (!\processador|reg_IR|Q [8] & (\processador|Tstep|Q [0] $ (\processador|Tstep|Q [1])))

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [8]),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux17~1 .lut_mask = 16'h0330;
defparam \processador|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N30
cycloneii_lcell_comb \processador|Mux17~2 (
// Equation(s):
// \processador|Mux17~2_combout  = (\processador|Tstep|Q [0] & (!\processador|reg_IR|Q [8] & (\processador|reg_IR|Q [7] & !\processador|Tstep|Q [1])))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|reg_IR|Q [8]),
	.datac(\processador|reg_IR|Q [7]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux17~2 .lut_mask = 16'h0020;
defparam \processador|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N16
cycloneii_lcell_comb \processador|Mux24~0 (
// Equation(s):
// \processador|Mux24~0_combout  = (\processador|reg_IR|Q [5] & (\processador|Mux17~2_combout  & ((!\processador|Mux17~1_combout ) # (!\processador|Mux17~0_combout ))))

	.dataa(\processador|reg_IR|Q [5]),
	.datab(\processador|Mux17~0_combout ),
	.datac(\processador|Mux17~1_combout ),
	.datad(\processador|Mux17~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~0 .lut_mask = 16'h2A00;
defparam \processador|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N28
cycloneii_lcell_comb \processador|Mux19~0 (
// Equation(s):
// \processador|Mux19~0_combout  = (!\processador|reg_IR|Q [0] & (\processador|Mux17~1_combout  & \processador|Mux17~0_combout ))

	.dataa(\processador|reg_IR|Q [0]),
	.datab(vcc),
	.datac(\processador|Mux17~1_combout ),
	.datad(\processador|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~0 .lut_mask = 16'h5000;
defparam \processador|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N4
cycloneii_lcell_comb \processador|Mux21~1 (
// Equation(s):
// \processador|Mux21~1_combout  = (\processador|Mux8~2_combout  & ((\processador|Mux24~0_combout ) # ((\processador|Mux21~0_combout  & \processador|Mux19~0_combout )))) # (!\processador|Mux8~2_combout  & (\processador|Mux21~0_combout  & 
// ((\processador|Mux19~0_combout ))))

	.dataa(\processador|Mux8~2_combout ),
	.datab(\processador|Mux21~0_combout ),
	.datac(\processador|Mux24~0_combout ),
	.datad(\processador|Mux19~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux21~1 .lut_mask = 16'hECA0;
defparam \processador|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y34_N29
cycloneii_lcell_ff \processador|reg_IR|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [4]));

// Location: LCCOMB_X10_Y34_N26
cycloneii_lcell_comb \processador|Mux15~2 (
// Equation(s):
// \processador|Mux15~2_combout  = (\processador|reg_IR|Q [3] & \processador|reg_IR|Q [4])

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [3]),
	.datac(vcc),
	.datad(\processador|reg_IR|Q [4]),
	.cin(gnd),
	.combout(\processador|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~2 .lut_mask = 16'hCC00;
defparam \processador|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y34_N27
cycloneii_lcell_ff \processador|reg_IR|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_IR|Q [0]));

// Location: LCCOMB_X12_Y34_N10
cycloneii_lcell_comb \processador|Mux20~0 (
// Equation(s):
// \processador|Mux20~0_combout  = (\processador|reg_IR|Q [1] & (\processador|reg_IR|Q [0] & (\processador|Mux17~1_combout  & \processador|Mux17~0_combout )))

	.dataa(\processador|reg_IR|Q [1]),
	.datab(\processador|reg_IR|Q [0]),
	.datac(\processador|Mux17~1_combout ),
	.datad(\processador|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~0 .lut_mask = 16'h8000;
defparam \processador|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N30
cycloneii_lcell_comb \processador|Mux17~3 (
// Equation(s):
// \processador|Mux17~3_combout  = (\processador|Mux17~2_combout  & (!\processador|reg_IR|Q [5] & ((!\processador|Mux17~0_combout ) # (!\processador|Mux17~1_combout ))))

	.dataa(\processador|Mux17~2_combout ),
	.datab(\processador|Mux17~1_combout ),
	.datac(\processador|reg_IR|Q [5]),
	.datad(\processador|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux17~3 .lut_mask = 16'h020A;
defparam \processador|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N8
cycloneii_lcell_comb \processador|Mux20~1 (
// Equation(s):
// \processador|Mux20~1_combout  = (\processador|reg_IR|Q [2] & (\processador|Mux15~2_combout  & ((\processador|Mux17~3_combout )))) # (!\processador|reg_IR|Q [2] & ((\processador|Mux20~0_combout ) # ((\processador|Mux15~2_combout  & 
// \processador|Mux17~3_combout ))))

	.dataa(\processador|reg_IR|Q [2]),
	.datab(\processador|Mux15~2_combout ),
	.datac(\processador|Mux20~0_combout ),
	.datad(\processador|Mux17~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux20~1 .lut_mask = 16'hDC50;
defparam \processador|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N20
cycloneii_lcell_comb \processador|Mux18~0 (
// Equation(s):
// \processador|Mux18~0_combout  = (\processador|reg_IR|Q [0] & (\processador|Mux17~1_combout  & \processador|Mux17~0_combout ))

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [0]),
	.datac(\processador|Mux17~1_combout ),
	.datad(\processador|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~0 .lut_mask = 16'hC000;
defparam \processador|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N6
cycloneii_lcell_comb \processador|Mux18~1 (
// Equation(s):
// \processador|Mux18~1_combout  = (!\processador|reg_IR|Q [1] & !\processador|reg_IR|Q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\processador|reg_IR|Q [1]),
	.datad(\processador|reg_IR|Q [2]),
	.cin(gnd),
	.combout(\processador|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~1 .lut_mask = 16'h000F;
defparam \processador|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N6
cycloneii_lcell_comb \processador|Mux18~2 (
// Equation(s):
// \processador|Mux18~2_combout  = (\processador|Mux13~2_combout  & ((\processador|Mux17~3_combout ) # ((\processador|Mux18~0_combout  & \processador|Mux18~1_combout )))) # (!\processador|Mux13~2_combout  & (\processador|Mux18~0_combout  & 
// (\processador|Mux18~1_combout )))

	.dataa(\processador|Mux13~2_combout ),
	.datab(\processador|Mux18~0_combout ),
	.datac(\processador|Mux18~1_combout ),
	.datad(\processador|Mux17~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux18~2 .lut_mask = 16'hEAC0;
defparam \processador|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N16
cycloneii_lcell_comb \processador|Equal2~0 (
// Equation(s):
// \processador|Equal2~0_combout  = (!\processador|Mux19~2_combout  & (!\processador|Mux21~1_combout  & (!\processador|Mux20~1_combout  & !\processador|Mux18~2_combout )))

	.dataa(\processador|Mux19~2_combout ),
	.datab(\processador|Mux21~1_combout ),
	.datac(\processador|Mux20~1_combout ),
	.datad(\processador|Mux18~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~0 .lut_mask = 16'h0001;
defparam \processador|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N18
cycloneii_lcell_comb \processador|Mux17~4 (
// Equation(s):
// \processador|Mux17~4_combout  = (\processador|Mux8~2_combout  & ((\processador|Mux17~3_combout ) # ((\processador|Mux18~1_combout  & \processador|Mux19~0_combout )))) # (!\processador|Mux8~2_combout  & (((\processador|Mux18~1_combout  & 
// \processador|Mux19~0_combout ))))

	.dataa(\processador|Mux8~2_combout ),
	.datab(\processador|Mux17~3_combout ),
	.datac(\processador|Mux18~1_combout ),
	.datad(\processador|Mux19~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux17~4 .lut_mask = 16'hF888;
defparam \processador|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N26
cycloneii_lcell_comb \processador|Mux17~5 (
// Equation(s):
// \processador|Mux17~5_combout  = (\processador|Tstep|Q [0] & !\processador|reg_IR|Q [8])

	.dataa(\processador|Tstep|Q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\processador|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux17~5 .lut_mask = 16'h00AA;
defparam \processador|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N4
cycloneii_lcell_comb \processador|Equal2~1 (
// Equation(s):
// \processador|Equal2~1_combout  = ((\processador|Tstep|Q [1] & (!\processador|reg_IR|Q [7])) # (!\processador|Tstep|Q [1] & ((\processador|reg_IR|Q [7]) # (!\processador|reg_IR|Q [6])))) # (!\processador|Mux17~5_combout )

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|reg_IR|Q [7]),
	.datac(\processador|reg_IR|Q [6]),
	.datad(\processador|Mux17~5_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~1 .lut_mask = 16'h67FF;
defparam \processador|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N14
cycloneii_lcell_comb \processador|Mux19~1 (
// Equation(s):
// \processador|Mux19~1_combout  = (!\processador|reg_IR|Q [0] & (\processador|Mux17~1_combout  & (\processador|reg_IR|Q [1] & \processador|Mux17~0_combout )))

	.dataa(\processador|reg_IR|Q [0]),
	.datab(\processador|Mux17~1_combout ),
	.datac(\processador|reg_IR|Q [1]),
	.datad(\processador|Mux17~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~1 .lut_mask = 16'h4000;
defparam \processador|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N28
cycloneii_lcell_comb \processador|Mux23~3 (
// Equation(s):
// \processador|Mux23~3_combout  = (!\processador|reg_IR|Q [3] & (\processador|reg_IR|Q [4] & !\processador|reg_IR|Q [8]))

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [3]),
	.datac(\processador|reg_IR|Q [4]),
	.datad(\processador|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\processador|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~3 .lut_mask = 16'h0030;
defparam \processador|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N6
cycloneii_lcell_comb \processador|Mux23~13 (
// Equation(s):
// \processador|Mux23~13_combout  = (\processador|Tstep|Q [0] & (!\processador|Tstep|Q [1] & (\processador|reg_IR|Q [7] & \processador|Mux23~3_combout )))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|reg_IR|Q [7]),
	.datad(\processador|Mux23~3_combout ),
	.cin(gnd),
	.combout(\processador|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~13 .lut_mask = 16'h2000;
defparam \processador|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N12
cycloneii_lcell_comb \processador|Mux23~12 (
// Equation(s):
// \processador|Mux23~12_combout  = (\processador|reg_IR|Q [5] & ((\processador|Mux23~13_combout ) # ((\processador|reg_IR|Q [2] & \processador|Mux19~1_combout )))) # (!\processador|reg_IR|Q [5] & (\processador|reg_IR|Q [2] & (\processador|Mux19~1_combout 
// )))

	.dataa(\processador|reg_IR|Q [5]),
	.datab(\processador|reg_IR|Q [2]),
	.datac(\processador|Mux19~1_combout ),
	.datad(\processador|Mux23~13_combout ),
	.cin(gnd),
	.combout(\processador|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux23~12 .lut_mask = 16'hEAC0;
defparam \processador|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N26
cycloneii_lcell_comb \processador|Mux24~1 (
// Equation(s):
// \processador|Mux24~1_combout  = (\processador|reg_IR|Q [2] & ((\processador|Mux20~0_combout ) # ((\processador|Mux24~0_combout  & \processador|Mux15~2_combout )))) # (!\processador|reg_IR|Q [2] & (((\processador|Mux24~0_combout  & 
// \processador|Mux15~2_combout ))))

	.dataa(\processador|reg_IR|Q [2]),
	.datab(\processador|Mux20~0_combout ),
	.datac(\processador|Mux24~0_combout ),
	.datad(\processador|Mux15~2_combout ),
	.cin(gnd),
	.combout(\processador|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux24~1 .lut_mask = 16'hF888;
defparam \processador|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N30
cycloneii_lcell_comb \processador|Equal2~2 (
// Equation(s):
// \processador|Equal2~2_combout  = (!\processador|Mux22~0_combout  & (\processador|Equal2~1_combout  & (!\processador|Mux23~12_combout  & !\processador|Mux24~1_combout )))

	.dataa(\processador|Mux22~0_combout ),
	.datab(\processador|Equal2~1_combout ),
	.datac(\processador|Mux23~12_combout ),
	.datad(\processador|Mux24~1_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~2 .lut_mask = 16'h0004;
defparam \processador|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N20
cycloneii_lcell_comb \processador|Equal2~3 (
// Equation(s):
// \processador|Equal2~3_combout  = (\processador|Equal2~0_combout  & (\processador|Mux17~4_combout  & \processador|Equal2~2_combout ))

	.dataa(vcc),
	.datab(\processador|Equal2~0_combout ),
	.datac(\processador|Mux17~4_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal2~3 .lut_mask = 16'hC000;
defparam \processador|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N10
cycloneii_lcell_comb \processador|Mux19~2 (
// Equation(s):
// \processador|Mux19~2_combout  = (\processador|reg_IR|Q [5] & (!\processador|reg_IR|Q [2] & (\processador|Mux19~1_combout ))) # (!\processador|reg_IR|Q [5] & ((\processador|Mux23~13_combout ) # ((!\processador|reg_IR|Q [2] & \processador|Mux19~1_combout 
// ))))

	.dataa(\processador|reg_IR|Q [5]),
	.datab(\processador|reg_IR|Q [2]),
	.datac(\processador|Mux19~1_combout ),
	.datad(\processador|Mux23~13_combout ),
	.cin(gnd),
	.combout(\processador|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux19~2 .lut_mask = 16'h7530;
defparam \processador|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N26
cycloneii_lcell_comb \processador|Bus[0]~10 (
// Equation(s):
// \processador|Bus[0]~10_combout  = (!\processador|Mux20~1_combout  & (\processador|Mux19~2_combout  & !\processador|Mux18~2_combout ))

	.dataa(vcc),
	.datab(\processador|Mux20~1_combout ),
	.datac(\processador|Mux19~2_combout ),
	.datad(\processador|Mux18~2_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~10 .lut_mask = 16'h0030;
defparam \processador|Bus[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N8
cycloneii_lcell_comb \processador|Bus[0]~11 (
// Equation(s):
// \processador|Bus[0]~11_combout  = (!\processador|Mux21~1_combout  & (\processador|Bus[0]~10_combout  & (!\processador|Mux17~4_combout  & \processador|Equal2~2_combout )))

	.dataa(\processador|Mux21~1_combout ),
	.datab(\processador|Bus[0]~10_combout ),
	.datac(\processador|Mux17~4_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~11 .lut_mask = 16'h0400;
defparam \processador|Bus[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N8
cycloneii_lcell_comb \processador|Equal5~0 (
// Equation(s):
// \processador|Equal5~0_combout  = (!\processador|Mux21~1_combout  & (!\processador|Mux17~4_combout  & (!\processador|Mux19~2_combout  & \processador|Equal2~2_combout )))

	.dataa(\processador|Mux21~1_combout ),
	.datab(\processador|Mux17~4_combout ),
	.datac(\processador|Mux19~2_combout ),
	.datad(\processador|Equal2~2_combout ),
	.cin(gnd),
	.combout(\processador|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal5~0 .lut_mask = 16'h0100;
defparam \processador|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y31_N0
cycloneii_lcell_comb \processador|Bus[0]~12 (
// Equation(s):
// \processador|Bus[0]~12_combout  = \processador|Equal2~3_combout  $ (((!\processador|Mux20~1_combout  & (\processador|Equal5~0_combout  & \processador|Mux18~2_combout ))))

	.dataa(\processador|Mux20~1_combout ),
	.datab(\processador|Equal5~0_combout ),
	.datac(\processador|Mux18~2_combout ),
	.datad(\processador|Equal2~3_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~12 .lut_mask = 16'hBF40;
defparam \processador|Bus[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y31_N22
cycloneii_lcell_comb \processador|Bus[0]~13 (
// Equation(s):
// \processador|Bus[0]~13_combout  = (\processador|Bus[0]~12_combout  & (\processador|Equal2~3_combout )) # (!\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~11_combout )))

	.dataa(vcc),
	.datab(\processador|Equal2~3_combout ),
	.datac(\processador|Bus[0]~11_combout ),
	.datad(\processador|Bus[0]~12_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~13 .lut_mask = 16'hCCF0;
defparam \processador|Bus[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N10
cycloneii_lcell_comb \processador|Mux10~2 (
// Equation(s):
// \processador|Mux10~2_combout  = (\processador|reg_IR|Q [4] & (!\processador|reg_IR|Q [5] & (!\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux10~2 .lut_mask = 16'h0200;
defparam \processador|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y35_N13
cycloneii_lcell_ff \processador|reg_2|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[0]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [0]));

// Location: LCCOMB_X10_Y34_N12
cycloneii_lcell_comb \processador|Mux9~2 (
// Equation(s):
// \processador|Mux9~2_combout  = (!\processador|reg_IR|Q [4] & (!\processador|reg_IR|Q [5] & (\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux9~2 .lut_mask = 16'h1000;
defparam \processador|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y35_N25
cycloneii_lcell_ff \processador|reg_1|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[0]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [0]));

// Location: LCCOMB_X10_Y34_N24
cycloneii_lcell_comb \processador|Equal6~0 (
// Equation(s):
// \processador|Equal6~0_combout  = (!\processador|Mux18~2_combout  & (!\processador|Mux19~2_combout  & (!\processador|Mux20~1_combout  & \processador|Mux21~1_combout )))

	.dataa(\processador|Mux18~2_combout ),
	.datab(\processador|Mux19~2_combout ),
	.datac(\processador|Mux20~1_combout ),
	.datad(\processador|Mux21~1_combout ),
	.cin(gnd),
	.combout(\processador|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal6~0 .lut_mask = 16'h0100;
defparam \processador|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N20
cycloneii_lcell_comb \processador|Equal8~0 (
// Equation(s):
// \processador|Equal8~0_combout  = (\processador|Equal2~1_combout  & (!\processador|Mux17~4_combout  & \processador|Equal2~0_combout ))

	.dataa(\processador|Equal2~1_combout ),
	.datab(\processador|Mux17~4_combout ),
	.datac(vcc),
	.datad(\processador|Equal2~0_combout ),
	.cin(gnd),
	.combout(\processador|Equal8~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal8~0 .lut_mask = 16'h2200;
defparam \processador|Equal8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N8
cycloneii_lcell_comb \processador|Bus[0]~14 (
// Equation(s):
// \processador|Bus[0]~14_combout  = (\processador|Mux22~0_combout  & (!\processador|Mux24~1_combout  & (!\processador|Mux23~12_combout  & \processador|Equal8~0_combout )))

	.dataa(\processador|Mux22~0_combout ),
	.datab(\processador|Mux24~1_combout ),
	.datac(\processador|Mux23~12_combout ),
	.datad(\processador|Equal8~0_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~14 .lut_mask = 16'h0200;
defparam \processador|Bus[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N10
cycloneii_lcell_comb \processador|Equal5~1 (
// Equation(s):
// \processador|Equal5~1_combout  = (!\processador|Mux18~2_combout  & (\processador|Mux20~1_combout  & \processador|Equal5~0_combout ))

	.dataa(\processador|Mux18~2_combout ),
	.datab(\processador|Mux20~1_combout ),
	.datac(vcc),
	.datad(\processador|Equal5~0_combout ),
	.cin(gnd),
	.combout(\processador|Equal5~1_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal5~1 .lut_mask = 16'h4400;
defparam \processador|Equal5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N16
cycloneii_lcell_comb \processador|Bus[0]~15 (
// Equation(s):
// \processador|Bus[0]~15_combout  = (\processador|Bus[0]~14_combout  & (((\processador|Equal5~1_combout ) # (!\processador|Equal6~0_combout )) # (!\processador|Equal5~2_combout ))) # (!\processador|Bus[0]~14_combout  & (\processador|Equal5~1_combout  & 
// ((!\processador|Equal6~0_combout ) # (!\processador|Equal5~2_combout ))))

	.dataa(\processador|Equal5~2_combout ),
	.datab(\processador|Equal6~0_combout ),
	.datac(\processador|Bus[0]~14_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~15 .lut_mask = 16'hF770;
defparam \processador|Bus[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N2
cycloneii_lcell_comb \processador|Mux13~3 (
// Equation(s):
// \processador|Mux13~3_combout  = (!\processador|reg_IR|Q [4] & (\processador|reg_IR|Q [5] & (\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux13~3 .lut_mask = 16'h4000;
defparam \processador|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y32_N1
cycloneii_lcell_ff \processador|reg_5|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[0]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [0]));

// Location: LCCOMB_X11_Y32_N2
cycloneii_lcell_comb \processador|Bus[0]~116 (
// Equation(s):
// \processador|Bus[0]~116_combout  = \processador|Equal5~1_combout  $ (((\processador|Equal6~0_combout  & (\processador|Equal2~2_combout  & !\processador|Mux17~4_combout ))))

	.dataa(\processador|Equal6~0_combout ),
	.datab(\processador|Equal2~2_combout ),
	.datac(\processador|Mux17~4_combout ),
	.datad(\processador|Equal5~1_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~116_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~116 .lut_mask = 16'hF708;
defparam \processador|Bus[0]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N20
cycloneii_lcell_comb \processador|Mux12~2 (
// Equation(s):
// \processador|Mux12~2_combout  = (!\processador|reg_IR|Q [4] & (\processador|reg_IR|Q [5] & (!\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux12~2 .lut_mask = 16'h0400;
defparam \processador|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y32_N27
cycloneii_lcell_ff \processador|reg_4|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[0]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [0]));

// Location: LCFF_X8_Y35_N21
cycloneii_lcell_ff \processador|reg_A|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[0]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [0]));

// Location: LCCOMB_X12_Y34_N14
cycloneii_lcell_comb \processador|Equal1~0 (
// Equation(s):
// \processador|Equal1~0_combout  = (\processador|reg_IR|Q [6] & (\processador|reg_IR|Q [7] & !\processador|reg_IR|Q [8]))

	.dataa(vcc),
	.datab(\processador|reg_IR|Q [6]),
	.datac(\processador|reg_IR|Q [7]),
	.datad(\processador|reg_IR|Q [8]),
	.cin(gnd),
	.combout(\processador|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Equal1~0 .lut_mask = 16'h00C0;
defparam \processador|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N16
cycloneii_lcell_comb \processador|reg_G|Q[0]~17 (
// Equation(s):
// \processador|reg_G|Q[0]~17_cout  = CARRY((\processador|Decoder4~0_combout  & \processador|Equal1~0_combout ))

	.dataa(\processador|Decoder4~0_combout ),
	.datab(\processador|Equal1~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\processador|reg_G|Q[0]~17_cout ));
// synopsys translate_off
defparam \processador|reg_G|Q[0]~17 .lut_mask = 16'h0088;
defparam \processador|reg_G|Q[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N18
cycloneii_lcell_comb \processador|reg_G|Q[0]~18 (
// Equation(s):
// \processador|reg_G|Q[0]~18_combout  = (\processador|Add0~14_combout  & ((\processador|reg_A|Q [0] & (\processador|reg_G|Q[0]~17_cout  & VCC)) # (!\processador|reg_A|Q [0] & (!\processador|reg_G|Q[0]~17_cout )))) # (!\processador|Add0~14_combout  & 
// ((\processador|reg_A|Q [0] & (!\processador|reg_G|Q[0]~17_cout )) # (!\processador|reg_A|Q [0] & ((\processador|reg_G|Q[0]~17_cout ) # (GND)))))
// \processador|reg_G|Q[0]~19  = CARRY((\processador|Add0~14_combout  & (!\processador|reg_A|Q [0] & !\processador|reg_G|Q[0]~17_cout )) # (!\processador|Add0~14_combout  & ((!\processador|reg_G|Q[0]~17_cout ) # (!\processador|reg_A|Q [0]))))

	.dataa(\processador|Add0~14_combout ),
	.datab(\processador|reg_A|Q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[0]~17_cout ),
	.combout(\processador|reg_G|Q[0]~18_combout ),
	.cout(\processador|reg_G|Q[0]~19 ));
// synopsys translate_off
defparam \processador|reg_G|Q[0]~18 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[0]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y34_N22
cycloneii_lcell_comb \processador|Gin~0 (
// Equation(s):
// \processador|Gin~0_combout  = (!\processador|reg_IR|Q [8] & (!\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & \processador|reg_IR|Q [7])))

	.dataa(\processador|reg_IR|Q [8]),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|reg_IR|Q [7]),
	.cin(gnd),
	.combout(\processador|Gin~0_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Gin~0 .lut_mask = 16'h1000;
defparam \processador|Gin~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y35_N19
cycloneii_lcell_ff \processador|reg_G|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[0]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [0]));

// Location: LCCOMB_X10_Y34_N0
cycloneii_lcell_comb \processador|Mux14~2 (
// Equation(s):
// \processador|Mux14~2_combout  = (\processador|reg_IR|Q [4] & (\processador|reg_IR|Q [5] & (!\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux14~2 .lut_mask = 16'h0800;
defparam \processador|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y32_N3
cycloneii_lcell_ff \processador|reg_6|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[0]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [0]));

// Location: LCCOMB_X11_Y34_N22
cycloneii_lcell_comb \processador|Bus[0]~16 (
// Equation(s):
// \processador|Bus[0]~16_combout  = (\processador|Equal2~1_combout  & (\processador|Mux24~1_combout  $ (\processador|Mux23~12_combout )))

	.dataa(\processador|Equal2~1_combout ),
	.datab(\processador|Mux24~1_combout ),
	.datac(vcc),
	.datad(\processador|Mux23~12_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~16 .lut_mask = 16'h2288;
defparam \processador|Bus[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N0
cycloneii_lcell_comb \processador|Bus[0]~17 (
// Equation(s):
// \processador|Bus[0]~17_combout  = (!\processador|Mux22~0_combout  & (!\processador|Mux17~4_combout  & (\processador|Equal2~0_combout  & \processador|Bus[0]~16_combout )))

	.dataa(\processador|Mux22~0_combout ),
	.datab(\processador|Mux17~4_combout ),
	.datac(\processador|Equal2~0_combout ),
	.datad(\processador|Bus[0]~16_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~17 .lut_mask = 16'h1000;
defparam \processador|Bus[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N22
cycloneii_lcell_comb \processador|Mux15~3 (
// Equation(s):
// \processador|Mux15~3_combout  = (\processador|reg_IR|Q [4] & (\processador|reg_IR|Q [5] & (\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux15~3 .lut_mask = 16'h8000;
defparam \processador|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y32_N13
cycloneii_lcell_ff \processador|reg_7|Q[0] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[0]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [0]));

// Location: LCCOMB_X12_Y34_N12
cycloneii_lcell_comb \processador|Bus[0]~117 (
// Equation(s):
// \processador|Bus[0]~117_combout  = (\processador|reg_IR|Q [7] & (!\processador|reg_IR|Q [8] & (\processador|Tstep|Q [0] & \processador|Tstep|Q [1])))

	.dataa(\processador|reg_IR|Q [7]),
	.datab(\processador|reg_IR|Q [8]),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Bus[0]~117_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~117 .lut_mask = 16'h2000;
defparam \processador|Bus[0]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N2
cycloneii_lcell_comb \processador|Bus[0]~18 (
// Equation(s):
// \processador|Bus[0]~18_combout  = (\processador|Mux23~12_combout  & (((\processador|Equal8~0_combout  & \processador|Bus[0]~17_combout )))) # (!\processador|Mux23~12_combout  & (\processador|Bus[0]~117_combout  & ((!\processador|Bus[0]~17_combout ))))

	.dataa(\processador|Mux23~12_combout ),
	.datab(\processador|Bus[0]~117_combout ),
	.datac(\processador|Equal8~0_combout ),
	.datad(\processador|Bus[0]~17_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~18 .lut_mask = 16'hA044;
defparam \processador|Bus[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y34_N24
cycloneii_lcell_comb \processador|Bus[0]~19 (
// Equation(s):
// \processador|Bus[0]~19_combout  = (!\processador|Mux22~0_combout  & (!\processador|Mux24~1_combout  & \processador|Bus[0]~18_combout ))

	.dataa(\processador|Mux22~0_combout ),
	.datab(\processador|Mux24~1_combout ),
	.datac(vcc),
	.datad(\processador|Bus[0]~18_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~19 .lut_mask = 16'h1100;
defparam \processador|Bus[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N12
cycloneii_lcell_comb \processador|Bus[0]~20 (
// Equation(s):
// \processador|Bus[0]~20_combout  = (\processador|Bus[0]~17_combout  & (((\processador|reg_7|Q [0]) # (\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & (\memoria|altsyncram_component|auto_generated|q_a [0] & 
// ((!\processador|Bus[0]~19_combout ))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [0]),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_7|Q [0]),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~20 .lut_mask = 16'hCCE2;
defparam \processador|Bus[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N2
cycloneii_lcell_comb \processador|Bus[0]~21 (
// Equation(s):
// \processador|Bus[0]~21_combout  = (\processador|Bus[0]~19_combout  & ((\processador|Bus[0]~20_combout  & ((\processador|reg_6|Q [0]))) # (!\processador|Bus[0]~20_combout  & (\processador|reg_G|Q [0])))) # (!\processador|Bus[0]~19_combout  & 
// (((\processador|Bus[0]~20_combout ))))

	.dataa(\processador|Bus[0]~19_combout ),
	.datab(\processador|reg_G|Q [0]),
	.datac(\processador|reg_6|Q [0]),
	.datad(\processador|Bus[0]~20_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~21 .lut_mask = 16'hF588;
defparam \processador|Bus[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N26
cycloneii_lcell_comb \processador|Bus[0]~22 (
// Equation(s):
// \processador|Bus[0]~22_combout  = (\processador|Bus[0]~15_combout  & (\processador|Bus[0]~116_combout )) # (!\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout  & (\processador|reg_4|Q [0])) # (!\processador|Bus[0]~116_combout  & 
// ((\processador|Bus[0]~21_combout )))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_4|Q [0]),
	.datad(\processador|Bus[0]~21_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~22 .lut_mask = 16'hD9C8;
defparam \processador|Bus[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N0
cycloneii_lcell_comb \processador|Bus[0]~23 (
// Equation(s):
// \processador|Bus[0]~23_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~22_combout  & (\processador|reg_3|Q [0])) # (!\processador|Bus[0]~22_combout  & ((\processador|reg_5|Q [0]))))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[0]~22_combout ))))

	.dataa(\processador|reg_3|Q [0]),
	.datab(\processador|Bus[0]~15_combout ),
	.datac(\processador|reg_5|Q [0]),
	.datad(\processador|Bus[0]~22_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~23 .lut_mask = 16'hBBC0;
defparam \processador|Bus[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N24
cycloneii_lcell_comb \processador|Bus[0]~24 (
// Equation(s):
// \processador|Bus[0]~24_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout ) # ((\processador|reg_1|Q [0])))) # (!\processador|Bus[0]~12_combout  & (!\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~23_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_1|Q [0]),
	.datad(\processador|Bus[0]~23_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~24 .lut_mask = 16'hB9A8;
defparam \processador|Bus[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N12
cycloneii_lcell_comb \processador|Bus[0]~25 (
// Equation(s):
// \processador|Bus[0]~25_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~24_combout  & (\processador|reg_0|Q [0])) # (!\processador|Bus[0]~24_combout  & ((\processador|reg_2|Q [0]))))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[0]~24_combout ))))

	.dataa(\processador|reg_0|Q [0]),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_2|Q [0]),
	.datad(\processador|Bus[0]~24_combout ),
	.cin(gnd),
	.combout(\processador|Bus[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[0]~25 .lut_mask = 16'hBBC0;
defparam \processador|Bus[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N20
cycloneii_lcell_comb \processador|reg_1|Q[1]~feeder (
// Equation(s):
// \processador|reg_1|Q[1]~feeder_combout  = \processador|Bus[1]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[1]~31_combout ),
	.cin(gnd),
	.combout(\processador|reg_1|Q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_1|Q[1]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_1|Q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y32_N21
cycloneii_lcell_ff \processador|reg_1|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_1|Q[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [1]));

// Location: LCFF_X9_Y32_N7
cycloneii_lcell_ff \processador|reg_0|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[1]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [1]));

// Location: LCFF_X9_Y32_N29
cycloneii_lcell_ff \processador|reg_2|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[1]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [1]));

// Location: LCFF_X11_Y32_N25
cycloneii_lcell_ff \processador|reg_4|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[1]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [1]));

// Location: LCFF_X11_Y32_N23
cycloneii_lcell_ff \processador|reg_5|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[1]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [1]));

// Location: LCFF_X12_Y32_N5
cycloneii_lcell_ff \processador|reg_6|Q[1] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[1]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [1]));

// Location: LCCOMB_X12_Y32_N22
cycloneii_lcell_comb \processador|Bus[1]~26 (
// Equation(s):
// \processador|Bus[1]~26_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [1])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [1])))))

	.dataa(\processador|reg_G|Q [1]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [1]),
	.datac(\processador|Bus[0]~17_combout ),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[1]~26 .lut_mask = 16'hFA0C;
defparam \processador|Bus[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N4
cycloneii_lcell_comb \processador|Bus[1]~27 (
// Equation(s):
// \processador|Bus[1]~27_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[1]~26_combout  & ((\processador|reg_6|Q [1]))) # (!\processador|Bus[1]~26_combout  & (\processador|reg_7|Q [1])))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[1]~26_combout ))))

	.dataa(\processador|reg_7|Q [1]),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_6|Q [1]),
	.datad(\processador|Bus[1]~26_combout ),
	.cin(gnd),
	.combout(\processador|Bus[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[1]~27 .lut_mask = 16'hF388;
defparam \processador|Bus[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N22
cycloneii_lcell_comb \processador|Bus[1]~28 (
// Equation(s):
// \processador|Bus[1]~28_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout ) # ((\processador|reg_5|Q [1])))) # (!\processador|Bus[0]~15_combout  & (!\processador|Bus[0]~116_combout  & ((\processador|Bus[1]~27_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_5|Q [1]),
	.datad(\processador|Bus[1]~27_combout ),
	.cin(gnd),
	.combout(\processador|Bus[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[1]~28 .lut_mask = 16'hB9A8;
defparam \processador|Bus[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N24
cycloneii_lcell_comb \processador|Bus[1]~29 (
// Equation(s):
// \processador|Bus[1]~29_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[1]~28_combout  & (\processador|reg_3|Q [1])) # (!\processador|Bus[1]~28_combout  & ((\processador|reg_4|Q [1]))))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[1]~28_combout ))))

	.dataa(\processador|reg_3|Q [1]),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_4|Q [1]),
	.datad(\processador|Bus[1]~28_combout ),
	.cin(gnd),
	.combout(\processador|Bus[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[1]~29 .lut_mask = 16'hBBC0;
defparam \processador|Bus[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N28
cycloneii_lcell_comb \processador|Bus[1]~30 (
// Equation(s):
// \processador|Bus[1]~30_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~12_combout ) # ((\processador|reg_2|Q [1])))) # (!\processador|Bus[0]~13_combout  & (!\processador|Bus[0]~12_combout  & ((\processador|Bus[1]~29_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_2|Q [1]),
	.datad(\processador|Bus[1]~29_combout ),
	.cin(gnd),
	.combout(\processador|Bus[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[1]~30 .lut_mask = 16'hB9A8;
defparam \processador|Bus[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N6
cycloneii_lcell_comb \processador|Bus[1]~31 (
// Equation(s):
// \processador|Bus[1]~31_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[1]~30_combout  & ((\processador|reg_0|Q [1]))) # (!\processador|Bus[1]~30_combout  & (\processador|reg_1|Q [1])))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[1]~30_combout ))))

	.dataa(\processador|reg_1|Q [1]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_0|Q [1]),
	.datad(\processador|Bus[1]~30_combout ),
	.cin(gnd),
	.combout(\processador|Bus[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[1]~31 .lut_mask = 16'hF388;
defparam \processador|Bus[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y35_N3
cycloneii_lcell_ff \processador|reg_0|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [2]));

// Location: LCFF_X9_Y35_N7
cycloneii_lcell_ff \processador|reg_2|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[2]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [2]));

// Location: LCFF_X10_Y35_N21
cycloneii_lcell_ff \processador|reg_1|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [2]));

// Location: LCCOMB_X10_Y34_N18
cycloneii_lcell_comb \processador|Mux11~2 (
// Equation(s):
// \processador|Mux11~2_combout  = (\processador|reg_IR|Q [4] & (!\processador|reg_IR|Q [5] & (\processador|reg_IR|Q [3] & \processador|Mux16~0_combout )))

	.dataa(\processador|reg_IR|Q [4]),
	.datab(\processador|reg_IR|Q [5]),
	.datac(\processador|reg_IR|Q [3]),
	.datad(\processador|Mux16~0_combout ),
	.cin(gnd),
	.combout(\processador|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Mux11~2 .lut_mask = 16'h2000;
defparam \processador|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y32_N13
cycloneii_lcell_ff \processador|reg_3|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [2]));

// Location: LCFF_X10_Y32_N27
cycloneii_lcell_ff \processador|reg_5|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [2]));

// Location: LCFF_X11_Y32_N5
cycloneii_lcell_ff \processador|reg_4|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [2]));

// Location: LCCOMB_X9_Y35_N14
cycloneii_lcell_comb \processador|Add0~16 (
// Equation(s):
// \processador|Add0~16_combout  = \processador|Bus[2]~37_combout  $ (((!\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & \processador|Equal1~0_combout ))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|Equal1~0_combout ),
	.datad(\processador|Bus[2]~37_combout ),
	.cin(gnd),
	.combout(\processador|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~16 .lut_mask = 16'hBF40;
defparam \processador|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N0
cycloneii_lcell_comb \processador|Add0~15 (
// Equation(s):
// \processador|Add0~15_combout  = \processador|Bus[1]~31_combout  $ (((!\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & \processador|Equal1~0_combout ))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|Equal1~0_combout ),
	.datad(\processador|Bus[1]~31_combout ),
	.cin(gnd),
	.combout(\processador|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~15 .lut_mask = 16'hBF40;
defparam \processador|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N22
cycloneii_lcell_comb \processador|reg_G|Q[2]~22 (
// Equation(s):
// \processador|reg_G|Q[2]~22_combout  = (\processador|reg_A|Q [2] & ((\processador|Add0~16_combout  & (\processador|reg_G|Q[1]~21  & VCC)) # (!\processador|Add0~16_combout  & (!\processador|reg_G|Q[1]~21 )))) # (!\processador|reg_A|Q [2] & 
// ((\processador|Add0~16_combout  & (!\processador|reg_G|Q[1]~21 )) # (!\processador|Add0~16_combout  & ((\processador|reg_G|Q[1]~21 ) # (GND)))))
// \processador|reg_G|Q[2]~23  = CARRY((\processador|reg_A|Q [2] & (!\processador|Add0~16_combout  & !\processador|reg_G|Q[1]~21 )) # (!\processador|reg_A|Q [2] & ((!\processador|reg_G|Q[1]~21 ) # (!\processador|Add0~16_combout ))))

	.dataa(\processador|reg_A|Q [2]),
	.datab(\processador|Add0~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[1]~21 ),
	.combout(\processador|reg_G|Q[2]~22_combout ),
	.cout(\processador|reg_G|Q[2]~23 ));
// synopsys translate_off
defparam \processador|reg_G|Q[2]~22 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y35_N23
cycloneii_lcell_ff \processador|reg_G|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[2]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [2]));

// Location: LCFF_X12_Y32_N25
cycloneii_lcell_ff \processador|reg_6|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [2]));

// Location: LCFF_X12_Y32_N11
cycloneii_lcell_ff \processador|reg_7|Q[2] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [2]));

// Location: LCCOMB_X12_Y32_N10
cycloneii_lcell_comb \processador|Bus[2]~32 (
// Equation(s):
// \processador|Bus[2]~32_combout  = (\processador|Bus[0]~17_combout  & (((\processador|reg_7|Q [2]) # (\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & (\memoria|altsyncram_component|auto_generated|q_a [2] & 
// ((!\processador|Bus[0]~19_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [2]),
	.datac(\processador|reg_7|Q [2]),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[2]~32 .lut_mask = 16'hAAE4;
defparam \processador|Bus[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N24
cycloneii_lcell_comb \processador|Bus[2]~33 (
// Equation(s):
// \processador|Bus[2]~33_combout  = (\processador|Bus[0]~19_combout  & ((\processador|Bus[2]~32_combout  & ((\processador|reg_6|Q [2]))) # (!\processador|Bus[2]~32_combout  & (\processador|reg_G|Q [2])))) # (!\processador|Bus[0]~19_combout  & 
// (((\processador|Bus[2]~32_combout ))))

	.dataa(\processador|Bus[0]~19_combout ),
	.datab(\processador|reg_G|Q [2]),
	.datac(\processador|reg_6|Q [2]),
	.datad(\processador|Bus[2]~32_combout ),
	.cin(gnd),
	.combout(\processador|Bus[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[2]~33 .lut_mask = 16'hF588;
defparam \processador|Bus[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N4
cycloneii_lcell_comb \processador|Bus[2]~34 (
// Equation(s):
// \processador|Bus[2]~34_combout  = (\processador|Bus[0]~15_combout  & (\processador|Bus[0]~116_combout )) # (!\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout  & (\processador|reg_4|Q [2])) # (!\processador|Bus[0]~116_combout  & 
// ((\processador|Bus[2]~33_combout )))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_4|Q [2]),
	.datad(\processador|Bus[2]~33_combout ),
	.cin(gnd),
	.combout(\processador|Bus[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[2]~34 .lut_mask = 16'hD9C8;
defparam \processador|Bus[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N26
cycloneii_lcell_comb \processador|Bus[2]~35 (
// Equation(s):
// \processador|Bus[2]~35_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[2]~34_combout  & (\processador|reg_3|Q [2])) # (!\processador|Bus[2]~34_combout  & ((\processador|reg_5|Q [2]))))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[2]~34_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|reg_3|Q [2]),
	.datac(\processador|reg_5|Q [2]),
	.datad(\processador|Bus[2]~34_combout ),
	.cin(gnd),
	.combout(\processador|Bus[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[2]~35 .lut_mask = 16'hDDA0;
defparam \processador|Bus[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N20
cycloneii_lcell_comb \processador|Bus[2]~36 (
// Equation(s):
// \processador|Bus[2]~36_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout ) # ((\processador|reg_1|Q [2])))) # (!\processador|Bus[0]~12_combout  & (!\processador|Bus[0]~13_combout  & ((\processador|Bus[2]~35_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_1|Q [2]),
	.datad(\processador|Bus[2]~35_combout ),
	.cin(gnd),
	.combout(\processador|Bus[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[2]~36 .lut_mask = 16'hB9A8;
defparam \processador|Bus[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N6
cycloneii_lcell_comb \processador|Bus[2]~37 (
// Equation(s):
// \processador|Bus[2]~37_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[2]~36_combout  & (\processador|reg_0|Q [2])) # (!\processador|Bus[2]~36_combout  & ((\processador|reg_2|Q [2]))))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[2]~36_combout ))))

	.dataa(\processador|reg_0|Q [2]),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_2|Q [2]),
	.datad(\processador|Bus[2]~36_combout ),
	.cin(gnd),
	.combout(\processador|Bus[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[2]~37 .lut_mask = 16'hBBC0;
defparam \processador|Bus[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N22
cycloneii_lcell_comb \processador|reg_0|Q[3]~feeder (
// Equation(s):
// \processador|reg_0|Q[3]~feeder_combout  = \processador|Bus[3]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[3]~43_combout ),
	.cin(gnd),
	.combout(\processador|reg_0|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_0|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_0|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y32_N23
cycloneii_lcell_ff \processador|reg_0|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_0|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [3]));

// Location: LCFF_X8_Y32_N19
cycloneii_lcell_ff \processador|reg_1|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[3]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [3]));

// Location: LCFF_X11_Y32_N19
cycloneii_lcell_ff \processador|reg_4|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[3]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [3]));

// Location: LCFF_X11_Y32_N29
cycloneii_lcell_ff \processador|reg_5|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[3]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [3]));

// Location: LCCOMB_X12_Y32_N18
cycloneii_lcell_comb \processador|reg_7|Q[3]~feeder (
// Equation(s):
// \processador|reg_7|Q[3]~feeder_combout  = \processador|Bus[3]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[3]~43_combout ),
	.cin(gnd),
	.combout(\processador|reg_7|Q[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_7|Q[3]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_7|Q[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y32_N19
cycloneii_lcell_ff \processador|reg_7|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_7|Q[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [3]));

// Location: LCFF_X12_Y32_N31
cycloneii_lcell_ff \processador|reg_6|Q[3] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[3]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [3]));

// Location: LCCOMB_X12_Y32_N28
cycloneii_lcell_comb \processador|Bus[3]~38 (
// Equation(s):
// \processador|Bus[3]~38_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [3])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [3])))))

	.dataa(\processador|reg_G|Q [3]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [3]),
	.datac(\processador|Bus[0]~17_combout ),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[3]~38 .lut_mask = 16'hFA0C;
defparam \processador|Bus[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N30
cycloneii_lcell_comb \processador|Bus[3]~39 (
// Equation(s):
// \processador|Bus[3]~39_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[3]~38_combout  & ((\processador|reg_6|Q [3]))) # (!\processador|Bus[3]~38_combout  & (\processador|reg_7|Q [3])))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[3]~38_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_7|Q [3]),
	.datac(\processador|reg_6|Q [3]),
	.datad(\processador|Bus[3]~38_combout ),
	.cin(gnd),
	.combout(\processador|Bus[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[3]~39 .lut_mask = 16'hF588;
defparam \processador|Bus[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N28
cycloneii_lcell_comb \processador|Bus[3]~40 (
// Equation(s):
// \processador|Bus[3]~40_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout ) # ((\processador|reg_5|Q [3])))) # (!\processador|Bus[0]~15_combout  & (!\processador|Bus[0]~116_combout  & ((\processador|Bus[3]~39_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_5|Q [3]),
	.datad(\processador|Bus[3]~39_combout ),
	.cin(gnd),
	.combout(\processador|Bus[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[3]~40 .lut_mask = 16'hB9A8;
defparam \processador|Bus[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N18
cycloneii_lcell_comb \processador|Bus[3]~41 (
// Equation(s):
// \processador|Bus[3]~41_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[3]~40_combout  & (\processador|reg_3|Q [3])) # (!\processador|Bus[3]~40_combout  & ((\processador|reg_4|Q [3]))))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[3]~40_combout ))))

	.dataa(\processador|reg_3|Q [3]),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_4|Q [3]),
	.datad(\processador|Bus[3]~40_combout ),
	.cin(gnd),
	.combout(\processador|Bus[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[3]~41 .lut_mask = 16'hBBC0;
defparam \processador|Bus[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N12
cycloneii_lcell_comb \processador|Bus[3]~42 (
// Equation(s):
// \processador|Bus[3]~42_combout  = (\processador|Bus[0]~12_combout  & (((\processador|Bus[0]~13_combout )))) # (!\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout  & (\processador|reg_2|Q [3])) # (!\processador|Bus[0]~13_combout  & 
// ((\processador|Bus[3]~41_combout )))))

	.dataa(\processador|reg_2|Q [3]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|Bus[0]~13_combout ),
	.datad(\processador|Bus[3]~41_combout ),
	.cin(gnd),
	.combout(\processador|Bus[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[3]~42 .lut_mask = 16'hE3E0;
defparam \processador|Bus[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N18
cycloneii_lcell_comb \processador|Bus[3]~43 (
// Equation(s):
// \processador|Bus[3]~43_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[3]~42_combout  & (\processador|reg_0|Q [3])) # (!\processador|Bus[3]~42_combout  & ((\processador|reg_1|Q [3]))))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[3]~42_combout ))))

	.dataa(\processador|reg_0|Q [3]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_1|Q [3]),
	.datad(\processador|Bus[3]~42_combout ),
	.cin(gnd),
	.combout(\processador|Bus[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[3]~43 .lut_mask = 16'hBBC0;
defparam \processador|Bus[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y35_N9
cycloneii_lcell_ff \processador|reg_2|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[4]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [4]));

// Location: LCFF_X10_Y35_N15
cycloneii_lcell_ff \processador|reg_0|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[4]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [4]));

// Location: LCFF_X10_Y35_N29
cycloneii_lcell_ff \processador|reg_1|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[4]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [4]));

// Location: LCCOMB_X10_Y31_N16
cycloneii_lcell_comb \processador|reg_3|Q[4]~feeder (
// Equation(s):
// \processador|reg_3|Q[4]~feeder_combout  = \processador|Bus[4]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[4]~49_combout ),
	.cin(gnd),
	.combout(\processador|reg_3|Q[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_3|Q[4]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_3|Q[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y31_N17
cycloneii_lcell_ff \processador|reg_3|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_3|Q[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [4]));

// Location: LCFF_X11_Y31_N1
cycloneii_lcell_ff \processador|reg_6|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[4]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [4]));

// Location: LCFF_X12_Y32_N21
cycloneii_lcell_ff \processador|reg_7|Q[4] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[4]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [4]));

// Location: LCCOMB_X12_Y32_N20
cycloneii_lcell_comb \processador|Bus[4]~44 (
// Equation(s):
// \processador|Bus[4]~44_combout  = (\processador|Bus[0]~17_combout  & (((\processador|reg_7|Q [4]) # (\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & (\memoria|altsyncram_component|auto_generated|q_a [4] & 
// ((!\processador|Bus[0]~19_combout ))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [4]),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_7|Q [4]),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[4]~44 .lut_mask = 16'hCCE2;
defparam \processador|Bus[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N0
cycloneii_lcell_comb \processador|Bus[4]~45 (
// Equation(s):
// \processador|Bus[4]~45_combout  = (\processador|Bus[0]~19_combout  & ((\processador|Bus[4]~44_combout  & ((\processador|reg_6|Q [4]))) # (!\processador|Bus[4]~44_combout  & (\processador|reg_G|Q [4])))) # (!\processador|Bus[0]~19_combout  & 
// (((\processador|Bus[4]~44_combout ))))

	.dataa(\processador|reg_G|Q [4]),
	.datab(\processador|Bus[0]~19_combout ),
	.datac(\processador|reg_6|Q [4]),
	.datad(\processador|Bus[4]~44_combout ),
	.cin(gnd),
	.combout(\processador|Bus[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[4]~45 .lut_mask = 16'hF388;
defparam \processador|Bus[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N22
cycloneii_lcell_comb \processador|Bus[4]~46 (
// Equation(s):
// \processador|Bus[4]~46_combout  = (\processador|Bus[0]~116_combout  & ((\processador|reg_4|Q [4]) # ((\processador|Bus[0]~15_combout )))) # (!\processador|Bus[0]~116_combout  & (((!\processador|Bus[0]~15_combout  & \processador|Bus[4]~45_combout ))))

	.dataa(\processador|reg_4|Q [4]),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|Bus[0]~15_combout ),
	.datad(\processador|Bus[4]~45_combout ),
	.cin(gnd),
	.combout(\processador|Bus[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[4]~46 .lut_mask = 16'hCBC8;
defparam \processador|Bus[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N24
cycloneii_lcell_comb \processador|Bus[4]~47 (
// Equation(s):
// \processador|Bus[4]~47_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[4]~46_combout  & ((\processador|reg_3|Q [4]))) # (!\processador|Bus[4]~46_combout  & (\processador|reg_5|Q [4])))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[4]~46_combout ))))

	.dataa(\processador|reg_5|Q [4]),
	.datab(\processador|reg_3|Q [4]),
	.datac(\processador|Bus[0]~15_combout ),
	.datad(\processador|Bus[4]~46_combout ),
	.cin(gnd),
	.combout(\processador|Bus[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[4]~47 .lut_mask = 16'hCFA0;
defparam \processador|Bus[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N28
cycloneii_lcell_comb \processador|Bus[4]~48 (
// Equation(s):
// \processador|Bus[4]~48_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout ) # ((\processador|reg_1|Q [4])))) # (!\processador|Bus[0]~12_combout  & (!\processador|Bus[0]~13_combout  & ((\processador|Bus[4]~47_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_1|Q [4]),
	.datad(\processador|Bus[4]~47_combout ),
	.cin(gnd),
	.combout(\processador|Bus[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[4]~48 .lut_mask = 16'hB9A8;
defparam \processador|Bus[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N14
cycloneii_lcell_comb \processador|Bus[4]~49 (
// Equation(s):
// \processador|Bus[4]~49_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[4]~48_combout  & ((\processador|reg_0|Q [4]))) # (!\processador|Bus[4]~48_combout  & (\processador|reg_2|Q [4])))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[4]~48_combout ))))

	.dataa(\processador|reg_2|Q [4]),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_0|Q [4]),
	.datad(\processador|Bus[4]~48_combout ),
	.cin(gnd),
	.combout(\processador|Bus[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[4]~49 .lut_mask = 16'hF388;
defparam \processador|Bus[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N10
cycloneii_lcell_comb \processador|reg_1|Q[5]~feeder (
// Equation(s):
// \processador|reg_1|Q[5]~feeder_combout  = \processador|Bus[5]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[5]~55_combout ),
	.cin(gnd),
	.combout(\processador|reg_1|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_1|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_1|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y32_N11
cycloneii_lcell_ff \processador|reg_1|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_1|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [5]));

// Location: LCFF_X9_Y32_N15
cycloneii_lcell_ff \processador|reg_0|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[5]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [5]));

// Location: LCFF_X9_Y32_N13
cycloneii_lcell_ff \processador|reg_2|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[5]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [5]));

// Location: LCCOMB_X11_Y32_N14
cycloneii_lcell_comb \processador|reg_4|Q[5]~feeder (
// Equation(s):
// \processador|reg_4|Q[5]~feeder_combout  = \processador|Bus[5]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[5]~55_combout ),
	.cin(gnd),
	.combout(\processador|reg_4|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_4|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_4|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y32_N15
cycloneii_lcell_ff \processador|reg_4|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_4|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [5]));

// Location: LCFF_X10_Y32_N5
cycloneii_lcell_ff \processador|reg_3|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[5]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [5]));

// Location: LCFF_X11_Y32_N21
cycloneii_lcell_ff \processador|reg_5|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[5]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [5]));

// Location: LCCOMB_X12_Y32_N26
cycloneii_lcell_comb \processador|reg_7|Q[5]~feeder (
// Equation(s):
// \processador|reg_7|Q[5]~feeder_combout  = \processador|Bus[5]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[5]~55_combout ),
	.cin(gnd),
	.combout(\processador|reg_7|Q[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_7|Q[5]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_7|Q[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y32_N27
cycloneii_lcell_ff \processador|reg_7|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_7|Q[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [5]));

// Location: LCFF_X12_Y32_N7
cycloneii_lcell_ff \processador|reg_6|Q[5] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[5]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [5]));

// Location: LCCOMB_X12_Y32_N0
cycloneii_lcell_comb \processador|Bus[5]~50 (
// Equation(s):
// \processador|Bus[5]~50_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [5])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [5])))))

	.dataa(\processador|reg_G|Q [5]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [5]),
	.datac(\processador|Bus[0]~17_combout ),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[5]~50_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[5]~50 .lut_mask = 16'hFA0C;
defparam \processador|Bus[5]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y32_N6
cycloneii_lcell_comb \processador|Bus[5]~51 (
// Equation(s):
// \processador|Bus[5]~51_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[5]~50_combout  & ((\processador|reg_6|Q [5]))) # (!\processador|Bus[5]~50_combout  & (\processador|reg_7|Q [5])))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[5]~50_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_7|Q [5]),
	.datac(\processador|reg_6|Q [5]),
	.datad(\processador|Bus[5]~50_combout ),
	.cin(gnd),
	.combout(\processador|Bus[5]~51_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[5]~51 .lut_mask = 16'hF588;
defparam \processador|Bus[5]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y32_N20
cycloneii_lcell_comb \processador|Bus[5]~52 (
// Equation(s):
// \processador|Bus[5]~52_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout ) # ((\processador|reg_5|Q [5])))) # (!\processador|Bus[0]~15_combout  & (!\processador|Bus[0]~116_combout  & ((\processador|Bus[5]~51_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_5|Q [5]),
	.datad(\processador|Bus[5]~51_combout ),
	.cin(gnd),
	.combout(\processador|Bus[5]~52_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[5]~52 .lut_mask = 16'hB9A8;
defparam \processador|Bus[5]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N4
cycloneii_lcell_comb \processador|Bus[5]~53 (
// Equation(s):
// \processador|Bus[5]~53_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[5]~52_combout  & ((\processador|reg_3|Q [5]))) # (!\processador|Bus[5]~52_combout  & (\processador|reg_4|Q [5])))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[5]~52_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|reg_4|Q [5]),
	.datac(\processador|reg_3|Q [5]),
	.datad(\processador|Bus[5]~52_combout ),
	.cin(gnd),
	.combout(\processador|Bus[5]~53_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[5]~53 .lut_mask = 16'hF588;
defparam \processador|Bus[5]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N12
cycloneii_lcell_comb \processador|Bus[5]~54 (
// Equation(s):
// \processador|Bus[5]~54_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~12_combout ) # ((\processador|reg_2|Q [5])))) # (!\processador|Bus[0]~13_combout  & (!\processador|Bus[0]~12_combout  & ((\processador|Bus[5]~53_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_2|Q [5]),
	.datad(\processador|Bus[5]~53_combout ),
	.cin(gnd),
	.combout(\processador|Bus[5]~54_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[5]~54 .lut_mask = 16'hB9A8;
defparam \processador|Bus[5]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N14
cycloneii_lcell_comb \processador|Bus[5]~55 (
// Equation(s):
// \processador|Bus[5]~55_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[5]~54_combout  & ((\processador|reg_0|Q [5]))) # (!\processador|Bus[5]~54_combout  & (\processador|reg_1|Q [5])))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[5]~54_combout ))))

	.dataa(\processador|reg_1|Q [5]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_0|Q [5]),
	.datad(\processador|Bus[5]~54_combout ),
	.cin(gnd),
	.combout(\processador|Bus[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[5]~55 .lut_mask = 16'hF388;
defparam \processador|Bus[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N0
cycloneii_lcell_comb \processador|reg_2|Q[6]~feeder (
// Equation(s):
// \processador|reg_2|Q[6]~feeder_combout  = \processador|Bus[6]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[6]~61_combout ),
	.cin(gnd),
	.combout(\processador|reg_2|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_2|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_2|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y35_N1
cycloneii_lcell_ff \processador|reg_2|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_2|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [6]));

// Location: LCFF_X10_Y35_N11
cycloneii_lcell_ff \processador|reg_0|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[6]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [6]));

// Location: LCFF_X10_Y35_N13
cycloneii_lcell_ff \processador|reg_1|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[6]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [6]));

// Location: LCCOMB_X12_Y35_N14
cycloneii_lcell_comb \processador|reg_5|Q[6]~feeder (
// Equation(s):
// \processador|reg_5|Q[6]~feeder_combout  = \processador|Bus[6]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[6]~61_combout ),
	.cin(gnd),
	.combout(\processador|reg_5|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_5|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_5|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y35_N15
cycloneii_lcell_ff \processador|reg_5|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_5|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [6]));

// Location: LCCOMB_X12_Y35_N28
cycloneii_lcell_comb \processador|reg_6|Q[6]~feeder (
// Equation(s):
// \processador|reg_6|Q[6]~feeder_combout  = \processador|Bus[6]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[6]~61_combout ),
	.cin(gnd),
	.combout(\processador|reg_6|Q[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_6|Q[6]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_6|Q[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y35_N29
cycloneii_lcell_ff \processador|reg_6|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_6|Q[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [6]));

// Location: LCFF_X12_Y32_N9
cycloneii_lcell_ff \processador|reg_7|Q[6] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[6]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [6]));

// Location: LCCOMB_X12_Y32_N8
cycloneii_lcell_comb \processador|Bus[6]~56 (
// Equation(s):
// \processador|Bus[6]~56_combout  = (\processador|Bus[0]~17_combout  & (((\processador|reg_7|Q [6]) # (\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & (\memoria|altsyncram_component|auto_generated|q_a [6] & 
// ((!\processador|Bus[0]~19_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [6]),
	.datac(\processador|reg_7|Q [6]),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[6]~56_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[6]~56 .lut_mask = 16'hAAE4;
defparam \processador|Bus[6]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N18
cycloneii_lcell_comb \processador|Bus[6]~57 (
// Equation(s):
// \processador|Bus[6]~57_combout  = (\processador|Bus[6]~56_combout  & (((\processador|reg_6|Q [6]) # (!\processador|Bus[0]~19_combout )))) # (!\processador|Bus[6]~56_combout  & (\processador|reg_G|Q [6] & ((\processador|Bus[0]~19_combout ))))

	.dataa(\processador|reg_G|Q [6]),
	.datab(\processador|reg_6|Q [6]),
	.datac(\processador|Bus[6]~56_combout ),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[6]~57_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[6]~57 .lut_mask = 16'hCAF0;
defparam \processador|Bus[6]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N12
cycloneii_lcell_comb \processador|Bus[6]~58 (
// Equation(s):
// \processador|Bus[6]~58_combout  = (\processador|Bus[0]~116_combout  & ((\processador|reg_4|Q [6]) # ((\processador|Bus[0]~15_combout )))) # (!\processador|Bus[0]~116_combout  & (((!\processador|Bus[0]~15_combout  & \processador|Bus[6]~57_combout ))))

	.dataa(\processador|reg_4|Q [6]),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|Bus[0]~15_combout ),
	.datad(\processador|Bus[6]~57_combout ),
	.cin(gnd),
	.combout(\processador|Bus[6]~58_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[6]~58 .lut_mask = 16'hCBC8;
defparam \processador|Bus[6]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N20
cycloneii_lcell_comb \processador|Bus[6]~59 (
// Equation(s):
// \processador|Bus[6]~59_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[6]~58_combout  & (\processador|reg_3|Q [6])) # (!\processador|Bus[6]~58_combout  & ((\processador|reg_5|Q [6]))))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[6]~58_combout ))))

	.dataa(\processador|reg_3|Q [6]),
	.datab(\processador|reg_5|Q [6]),
	.datac(\processador|Bus[0]~15_combout ),
	.datad(\processador|Bus[6]~58_combout ),
	.cin(gnd),
	.combout(\processador|Bus[6]~59_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[6]~59 .lut_mask = 16'hAFC0;
defparam \processador|Bus[6]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N12
cycloneii_lcell_comb \processador|Bus[6]~60 (
// Equation(s):
// \processador|Bus[6]~60_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout ) # ((\processador|reg_1|Q [6])))) # (!\processador|Bus[0]~12_combout  & (!\processador|Bus[0]~13_combout  & ((\processador|Bus[6]~59_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_1|Q [6]),
	.datad(\processador|Bus[6]~59_combout ),
	.cin(gnd),
	.combout(\processador|Bus[6]~60_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[6]~60 .lut_mask = 16'hB9A8;
defparam \processador|Bus[6]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N10
cycloneii_lcell_comb \processador|Bus[6]~61 (
// Equation(s):
// \processador|Bus[6]~61_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[6]~60_combout  & ((\processador|reg_0|Q [6]))) # (!\processador|Bus[6]~60_combout  & (\processador|reg_2|Q [6])))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[6]~60_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|reg_2|Q [6]),
	.datac(\processador|reg_0|Q [6]),
	.datad(\processador|Bus[6]~60_combout ),
	.cin(gnd),
	.combout(\processador|Bus[6]~61_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[6]~61 .lut_mask = 16'hF588;
defparam \processador|Bus[6]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y32_N19
cycloneii_lcell_ff \processador|reg_0|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[7]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [7]));

// Location: LCFF_X9_Y34_N23
cycloneii_lcell_ff \processador|reg_1|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[7]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [7]));

// Location: LCFF_X9_Y32_N25
cycloneii_lcell_ff \processador|reg_2|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[7]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [7]));

// Location: LCCOMB_X8_Y34_N16
cycloneii_lcell_comb \processador|reg_4|Q[7]~feeder (
// Equation(s):
// \processador|reg_4|Q[7]~feeder_combout  = \processador|Bus[7]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[7]~67_combout ),
	.cin(gnd),
	.combout(\processador|reg_4|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_4|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_4|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y34_N17
cycloneii_lcell_ff \processador|reg_4|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_4|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [7]));

// Location: LCFF_X10_Y32_N25
cycloneii_lcell_ff \processador|reg_3|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[7]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [7]));

// Location: LCFF_X10_Y32_N3
cycloneii_lcell_ff \processador|reg_5|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[7]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [7]));

// Location: LCCOMB_X14_Y34_N8
cycloneii_lcell_comb \processador|reg_6|Q[7]~feeder (
// Equation(s):
// \processador|reg_6|Q[7]~feeder_combout  = \processador|Bus[7]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[7]~67_combout ),
	.cin(gnd),
	.combout(\processador|reg_6|Q[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_6|Q[7]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_6|Q[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y34_N9
cycloneii_lcell_ff \processador|reg_6|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_6|Q[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [7]));

// Location: LCFF_X14_Y32_N29
cycloneii_lcell_ff \processador|reg_7|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[7]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [7]));

// Location: LCCOMB_X9_Y34_N26
cycloneii_lcell_comb \processador|Add0~21 (
// Equation(s):
// \processador|Add0~21_combout  = \processador|Bus[7]~67_combout  $ (((\processador|Tstep|Q [1] & (\processador|Equal1~0_combout  & !\processador|Tstep|Q [0]))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Equal1~0_combout ),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Bus[7]~67_combout ),
	.cin(gnd),
	.combout(\processador|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~21 .lut_mask = 16'hF708;
defparam \processador|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N30
cycloneii_lcell_comb \processador|Add0~20 (
// Equation(s):
// \processador|Add0~20_combout  = \processador|Bus[6]~61_combout  $ (((\processador|Equal1~0_combout  & (!\processador|Tstep|Q [0] & \processador|Tstep|Q [1]))))

	.dataa(\processador|Equal1~0_combout ),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Bus[6]~61_combout ),
	.cin(gnd),
	.combout(\processador|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~20 .lut_mask = 16'hDF20;
defparam \processador|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N2
cycloneii_lcell_comb \processador|Add0~19 (
// Equation(s):
// \processador|Add0~19_combout  = \processador|Bus[5]~55_combout  $ (((!\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & \processador|Equal1~0_combout ))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|Equal1~0_combout ),
	.datad(\processador|Bus[5]~55_combout ),
	.cin(gnd),
	.combout(\processador|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~19 .lut_mask = 16'hBF40;
defparam \processador|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N8
cycloneii_lcell_comb \processador|Add0~18 (
// Equation(s):
// \processador|Add0~18_combout  = \processador|Bus[4]~49_combout  $ (((!\processador|Tstep|Q [0] & (\processador|Equal1~0_combout  & \processador|Tstep|Q [1]))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Equal1~0_combout ),
	.datac(\processador|Bus[4]~49_combout ),
	.datad(\processador|Tstep|Q [1]),
	.cin(gnd),
	.combout(\processador|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~18 .lut_mask = 16'hB4F0;
defparam \processador|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N4
cycloneii_lcell_comb \processador|Add0~17 (
// Equation(s):
// \processador|Add0~17_combout  = \processador|Bus[3]~43_combout  $ (((!\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & \processador|Equal1~0_combout ))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|Equal1~0_combout ),
	.datad(\processador|Bus[3]~43_combout ),
	.cin(gnd),
	.combout(\processador|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~17 .lut_mask = 16'hBF40;
defparam \processador|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N0
cycloneii_lcell_comb \processador|reg_G|Q[7]~32 (
// Equation(s):
// \processador|reg_G|Q[7]~32_combout  = ((\processador|reg_A|Q [7] $ (\processador|Add0~21_combout  $ (!\processador|reg_G|Q[6]~31 )))) # (GND)
// \processador|reg_G|Q[7]~33  = CARRY((\processador|reg_A|Q [7] & ((\processador|Add0~21_combout ) # (!\processador|reg_G|Q[6]~31 ))) # (!\processador|reg_A|Q [7] & (\processador|Add0~21_combout  & !\processador|reg_G|Q[6]~31 )))

	.dataa(\processador|reg_A|Q [7]),
	.datab(\processador|Add0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[6]~31 ),
	.combout(\processador|reg_G|Q[7]~32_combout ),
	.cout(\processador|reg_G|Q[7]~33 ));
// synopsys translate_off
defparam \processador|reg_G|Q[7]~32 .lut_mask = 16'h698E;
defparam \processador|reg_G|Q[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y34_N1
cycloneii_lcell_ff \processador|reg_G|Q[7] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[7]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [7]));

// Location: LCCOMB_X14_Y32_N22
cycloneii_lcell_comb \processador|Bus[7]~62 (
// Equation(s):
// \processador|Bus[7]~62_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [7])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_G|Q [7]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [7]),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[7]~62 .lut_mask = 16'hEE50;
defparam \processador|Bus[7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y32_N28
cycloneii_lcell_comb \processador|Bus[7]~63 (
// Equation(s):
// \processador|Bus[7]~63_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[7]~62_combout  & (\processador|reg_6|Q [7])) # (!\processador|Bus[7]~62_combout  & ((\processador|reg_7|Q [7]))))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[7]~62_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_6|Q [7]),
	.datac(\processador|reg_7|Q [7]),
	.datad(\processador|Bus[7]~62_combout ),
	.cin(gnd),
	.combout(\processador|Bus[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[7]~63 .lut_mask = 16'hDDA0;
defparam \processador|Bus[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N2
cycloneii_lcell_comb \processador|Bus[7]~64 (
// Equation(s):
// \processador|Bus[7]~64_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout ) # ((\processador|reg_5|Q [7])))) # (!\processador|Bus[0]~15_combout  & (!\processador|Bus[0]~116_combout  & ((\processador|Bus[7]~63_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_5|Q [7]),
	.datad(\processador|Bus[7]~63_combout ),
	.cin(gnd),
	.combout(\processador|Bus[7]~64_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[7]~64 .lut_mask = 16'hB9A8;
defparam \processador|Bus[7]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N24
cycloneii_lcell_comb \processador|Bus[7]~65 (
// Equation(s):
// \processador|Bus[7]~65_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[7]~64_combout  & ((\processador|reg_3|Q [7]))) # (!\processador|Bus[7]~64_combout  & (\processador|reg_4|Q [7])))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[7]~64_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|reg_4|Q [7]),
	.datac(\processador|reg_3|Q [7]),
	.datad(\processador|Bus[7]~64_combout ),
	.cin(gnd),
	.combout(\processador|Bus[7]~65_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[7]~65 .lut_mask = 16'hF588;
defparam \processador|Bus[7]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N24
cycloneii_lcell_comb \processador|Bus[7]~66 (
// Equation(s):
// \processador|Bus[7]~66_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~12_combout ) # ((\processador|reg_2|Q [7])))) # (!\processador|Bus[0]~13_combout  & (!\processador|Bus[0]~12_combout  & ((\processador|Bus[7]~65_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_2|Q [7]),
	.datad(\processador|Bus[7]~65_combout ),
	.cin(gnd),
	.combout(\processador|Bus[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[7]~66 .lut_mask = 16'hB9A8;
defparam \processador|Bus[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N22
cycloneii_lcell_comb \processador|Bus[7]~67 (
// Equation(s):
// \processador|Bus[7]~67_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[7]~66_combout  & (\processador|reg_0|Q [7])) # (!\processador|Bus[7]~66_combout  & ((\processador|reg_1|Q [7]))))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[7]~66_combout ))))

	.dataa(\processador|reg_0|Q [7]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_1|Q [7]),
	.datad(\processador|Bus[7]~66_combout ),
	.cin(gnd),
	.combout(\processador|Bus[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[7]~67 .lut_mask = 16'hBBC0;
defparam \processador|Bus[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y31_N14
cycloneii_lcell_comb \processador|reg_0|Q[8]~feeder (
// Equation(s):
// \processador|reg_0|Q[8]~feeder_combout  = \processador|Bus[8]~73_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[8]~73_combout ),
	.cin(gnd),
	.combout(\processador|reg_0|Q[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_0|Q[8]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_0|Q[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y31_N15
cycloneii_lcell_ff \processador|reg_0|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_0|Q[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [8]));

// Location: LCFF_X11_Y31_N31
cycloneii_lcell_ff \processador|reg_2|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[8]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [8]));

// Location: LCFF_X10_Y31_N1
cycloneii_lcell_ff \processador|reg_3|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[8]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [8]));

// Location: LCFF_X10_Y31_N19
cycloneii_lcell_ff \processador|reg_4|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[8]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [8]));

// Location: LCFF_X11_Y31_N21
cycloneii_lcell_ff \processador|reg_6|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[8]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [8]));

// Location: LCFF_X12_Y31_N31
cycloneii_lcell_ff \processador|reg_7|Q[8] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[8]~73_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [8]));

// Location: LCCOMB_X12_Y31_N30
cycloneii_lcell_comb \processador|Bus[8]~68 (
// Equation(s):
// \processador|Bus[8]~68_combout  = (\processador|Bus[0]~19_combout  & (\processador|Bus[0]~17_combout )) # (!\processador|Bus[0]~19_combout  & ((\processador|Bus[0]~17_combout  & (\processador|reg_7|Q [8])) # (!\processador|Bus[0]~17_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [8])))))

	.dataa(\processador|Bus[0]~19_combout ),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_7|Q [8]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\processador|Bus[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[8]~68 .lut_mask = 16'hD9C8;
defparam \processador|Bus[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N20
cycloneii_lcell_comb \processador|Bus[8]~69 (
// Equation(s):
// \processador|Bus[8]~69_combout  = (\processador|Bus[0]~19_combout  & ((\processador|Bus[8]~68_combout  & ((\processador|reg_6|Q [8]))) # (!\processador|Bus[8]~68_combout  & (\processador|reg_G|Q [8])))) # (!\processador|Bus[0]~19_combout  & 
// (((\processador|Bus[8]~68_combout ))))

	.dataa(\processador|reg_G|Q [8]),
	.datab(\processador|Bus[0]~19_combout ),
	.datac(\processador|reg_6|Q [8]),
	.datad(\processador|Bus[8]~68_combout ),
	.cin(gnd),
	.combout(\processador|Bus[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[8]~69 .lut_mask = 16'hF388;
defparam \processador|Bus[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N18
cycloneii_lcell_comb \processador|Bus[8]~70 (
// Equation(s):
// \processador|Bus[8]~70_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[0]~15_combout ) # ((\processador|reg_4|Q [8])))) # (!\processador|Bus[0]~116_combout  & (!\processador|Bus[0]~15_combout  & ((\processador|Bus[8]~69_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|Bus[0]~15_combout ),
	.datac(\processador|reg_4|Q [8]),
	.datad(\processador|Bus[8]~69_combout ),
	.cin(gnd),
	.combout(\processador|Bus[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[8]~70 .lut_mask = 16'hB9A8;
defparam \processador|Bus[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N0
cycloneii_lcell_comb \processador|Bus[8]~71 (
// Equation(s):
// \processador|Bus[8]~71_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[8]~70_combout  & ((\processador|reg_3|Q [8]))) # (!\processador|Bus[8]~70_combout  & (\processador|reg_5|Q [8])))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[8]~70_combout ))))

	.dataa(\processador|reg_5|Q [8]),
	.datab(\processador|Bus[0]~15_combout ),
	.datac(\processador|reg_3|Q [8]),
	.datad(\processador|Bus[8]~70_combout ),
	.cin(gnd),
	.combout(\processador|Bus[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[8]~71 .lut_mask = 16'hF388;
defparam \processador|Bus[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N14
cycloneii_lcell_comb \processador|Bus[8]~72 (
// Equation(s):
// \processador|Bus[8]~72_combout  = (\processador|Bus[0]~13_combout  & (((\processador|Bus[0]~12_combout )))) # (!\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~12_combout  & (\processador|reg_1|Q [8])) # (!\processador|Bus[0]~12_combout  & 
// ((\processador|Bus[8]~71_combout )))))

	.dataa(\processador|reg_1|Q [8]),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|Bus[0]~12_combout ),
	.datad(\processador|Bus[8]~71_combout ),
	.cin(gnd),
	.combout(\processador|Bus[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[8]~72 .lut_mask = 16'hE3E0;
defparam \processador|Bus[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N30
cycloneii_lcell_comb \processador|Bus[8]~73 (
// Equation(s):
// \processador|Bus[8]~73_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[8]~72_combout  & (\processador|reg_0|Q [8])) # (!\processador|Bus[8]~72_combout  & ((\processador|reg_2|Q [8]))))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[8]~72_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|reg_0|Q [8]),
	.datac(\processador|reg_2|Q [8]),
	.datad(\processador|Bus[8]~72_combout ),
	.cin(gnd),
	.combout(\processador|Bus[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[8]~73 .lut_mask = 16'hDDA0;
defparam \processador|Bus[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y32_N11
cycloneii_lcell_ff \processador|reg_0|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[9]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [9]));

// Location: LCFF_X9_Y34_N29
cycloneii_lcell_ff \processador|reg_1|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[9]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [9]));

// Location: LCFF_X9_Y32_N9
cycloneii_lcell_ff \processador|reg_2|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[9]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [9]));

// Location: LCCOMB_X8_Y34_N2
cycloneii_lcell_comb \processador|reg_4|Q[9]~feeder (
// Equation(s):
// \processador|reg_4|Q[9]~feeder_combout  = \processador|Bus[9]~79_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[9]~79_combout ),
	.cin(gnd),
	.combout(\processador|reg_4|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_4|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_4|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y34_N3
cycloneii_lcell_ff \processador|reg_4|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_4|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [9]));

// Location: LCFF_X10_Y32_N17
cycloneii_lcell_ff \processador|reg_3|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[9]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [9]));

// Location: LCFF_X10_Y32_N19
cycloneii_lcell_ff \processador|reg_5|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[9]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [9]));

// Location: LCCOMB_X14_Y34_N26
cycloneii_lcell_comb \processador|reg_6|Q[9]~feeder (
// Equation(s):
// \processador|reg_6|Q[9]~feeder_combout  = \processador|Bus[9]~79_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[9]~79_combout ),
	.cin(gnd),
	.combout(\processador|reg_6|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_6|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_6|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y34_N27
cycloneii_lcell_ff \processador|reg_6|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_6|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [9]));

// Location: LCFF_X14_Y32_N25
cycloneii_lcell_ff \processador|reg_7|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[9]~79_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [9]));

// Location: LCCOMB_X14_Y32_N2
cycloneii_lcell_comb \processador|Bus[9]~74 (
// Equation(s):
// \processador|Bus[9]~74_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [9])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [9])))))

	.dataa(\processador|reg_G|Q [9]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [9]),
	.datac(\processador|Bus[0]~17_combout ),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[9]~74_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[9]~74 .lut_mask = 16'hFA0C;
defparam \processador|Bus[9]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y32_N24
cycloneii_lcell_comb \processador|Bus[9]~75 (
// Equation(s):
// \processador|Bus[9]~75_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[9]~74_combout  & (\processador|reg_6|Q [9])) # (!\processador|Bus[9]~74_combout  & ((\processador|reg_7|Q [9]))))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[9]~74_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_6|Q [9]),
	.datac(\processador|reg_7|Q [9]),
	.datad(\processador|Bus[9]~74_combout ),
	.cin(gnd),
	.combout(\processador|Bus[9]~75_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[9]~75 .lut_mask = 16'hDDA0;
defparam \processador|Bus[9]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N18
cycloneii_lcell_comb \processador|Bus[9]~76 (
// Equation(s):
// \processador|Bus[9]~76_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout ) # ((\processador|reg_5|Q [9])))) # (!\processador|Bus[0]~15_combout  & (!\processador|Bus[0]~116_combout  & ((\processador|Bus[9]~75_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_5|Q [9]),
	.datad(\processador|Bus[9]~75_combout ),
	.cin(gnd),
	.combout(\processador|Bus[9]~76_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[9]~76 .lut_mask = 16'hB9A8;
defparam \processador|Bus[9]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N16
cycloneii_lcell_comb \processador|Bus[9]~77 (
// Equation(s):
// \processador|Bus[9]~77_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[9]~76_combout  & ((\processador|reg_3|Q [9]))) # (!\processador|Bus[9]~76_combout  & (\processador|reg_4|Q [9])))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[9]~76_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|reg_4|Q [9]),
	.datac(\processador|reg_3|Q [9]),
	.datad(\processador|Bus[9]~76_combout ),
	.cin(gnd),
	.combout(\processador|Bus[9]~77_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[9]~77 .lut_mask = 16'hF588;
defparam \processador|Bus[9]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N8
cycloneii_lcell_comb \processador|Bus[9]~78 (
// Equation(s):
// \processador|Bus[9]~78_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~12_combout ) # ((\processador|reg_2|Q [9])))) # (!\processador|Bus[0]~13_combout  & (!\processador|Bus[0]~12_combout  & ((\processador|Bus[9]~77_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_2|Q [9]),
	.datad(\processador|Bus[9]~77_combout ),
	.cin(gnd),
	.combout(\processador|Bus[9]~78_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[9]~78 .lut_mask = 16'hB9A8;
defparam \processador|Bus[9]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N28
cycloneii_lcell_comb \processador|Bus[9]~79 (
// Equation(s):
// \processador|Bus[9]~79_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[9]~78_combout  & (\processador|reg_0|Q [9])) # (!\processador|Bus[9]~78_combout  & ((\processador|reg_1|Q [9]))))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[9]~78_combout ))))

	.dataa(\processador|reg_0|Q [9]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_1|Q [9]),
	.datad(\processador|Bus[9]~78_combout ),
	.cin(gnd),
	.combout(\processador|Bus[9]~79_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[9]~79 .lut_mask = 16'hBBC0;
defparam \processador|Bus[9]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y31_N27
cycloneii_lcell_ff \processador|reg_0|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[10]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [10]));

// Location: LCFF_X11_Y31_N19
cycloneii_lcell_ff \processador|reg_2|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[10]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [10]));

// Location: LCFF_X9_Y31_N5
cycloneii_lcell_ff \processador|reg_1|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[10]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [10]));

// Location: LCFF_X12_Y31_N5
cycloneii_lcell_ff \processador|reg_5|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[10]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [10]));

// Location: LCFF_X10_Y31_N23
cycloneii_lcell_ff \processador|reg_3|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[10]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [10]));

// Location: LCFF_X10_Y31_N29
cycloneii_lcell_ff \processador|reg_4|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[10]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [10]));

// Location: LCFF_X11_Y31_N29
cycloneii_lcell_ff \processador|reg_6|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[10]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [10]));

// Location: LCFF_X12_Y31_N23
cycloneii_lcell_ff \processador|reg_7|Q[10] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[10]~85_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [10]));

// Location: LCCOMB_X12_Y31_N22
cycloneii_lcell_comb \processador|Bus[10]~80 (
// Equation(s):
// \processador|Bus[10]~80_combout  = (\processador|Bus[0]~19_combout  & (\processador|Bus[0]~17_combout )) # (!\processador|Bus[0]~19_combout  & ((\processador|Bus[0]~17_combout  & (\processador|reg_7|Q [10])) # (!\processador|Bus[0]~17_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [10])))))

	.dataa(\processador|Bus[0]~19_combout ),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_7|Q [10]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\processador|Bus[10]~80_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[10]~80 .lut_mask = 16'hD9C8;
defparam \processador|Bus[10]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N28
cycloneii_lcell_comb \processador|Bus[10]~81 (
// Equation(s):
// \processador|Bus[10]~81_combout  = (\processador|Bus[0]~19_combout  & ((\processador|Bus[10]~80_combout  & ((\processador|reg_6|Q [10]))) # (!\processador|Bus[10]~80_combout  & (\processador|reg_G|Q [10])))) # (!\processador|Bus[0]~19_combout  & 
// (((\processador|Bus[10]~80_combout ))))

	.dataa(\processador|reg_G|Q [10]),
	.datab(\processador|Bus[0]~19_combout ),
	.datac(\processador|reg_6|Q [10]),
	.datad(\processador|Bus[10]~80_combout ),
	.cin(gnd),
	.combout(\processador|Bus[10]~81_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[10]~81 .lut_mask = 16'hF388;
defparam \processador|Bus[10]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N28
cycloneii_lcell_comb \processador|Bus[10]~82 (
// Equation(s):
// \processador|Bus[10]~82_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[0]~15_combout ) # ((\processador|reg_4|Q [10])))) # (!\processador|Bus[0]~116_combout  & (!\processador|Bus[0]~15_combout  & ((\processador|Bus[10]~81_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|Bus[0]~15_combout ),
	.datac(\processador|reg_4|Q [10]),
	.datad(\processador|Bus[10]~81_combout ),
	.cin(gnd),
	.combout(\processador|Bus[10]~82_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[10]~82 .lut_mask = 16'hB9A8;
defparam \processador|Bus[10]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N22
cycloneii_lcell_comb \processador|Bus[10]~83 (
// Equation(s):
// \processador|Bus[10]~83_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[10]~82_combout  & ((\processador|reg_3|Q [10]))) # (!\processador|Bus[10]~82_combout  & (\processador|reg_5|Q [10])))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[10]~82_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|reg_5|Q [10]),
	.datac(\processador|reg_3|Q [10]),
	.datad(\processador|Bus[10]~82_combout ),
	.cin(gnd),
	.combout(\processador|Bus[10]~83_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[10]~83 .lut_mask = 16'hF588;
defparam \processador|Bus[10]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N12
cycloneii_lcell_comb \processador|Bus[10]~84 (
// Equation(s):
// \processador|Bus[10]~84_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout ) # ((\processador|reg_1|Q [10])))) # (!\processador|Bus[0]~12_combout  & (!\processador|Bus[0]~13_combout  & ((\processador|Bus[10]~83_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_1|Q [10]),
	.datad(\processador|Bus[10]~83_combout ),
	.cin(gnd),
	.combout(\processador|Bus[10]~84_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[10]~84 .lut_mask = 16'hB9A8;
defparam \processador|Bus[10]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N18
cycloneii_lcell_comb \processador|Bus[10]~85 (
// Equation(s):
// \processador|Bus[10]~85_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[10]~84_combout  & (\processador|reg_0|Q [10])) # (!\processador|Bus[10]~84_combout  & ((\processador|reg_2|Q [10]))))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[10]~84_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|reg_0|Q [10]),
	.datac(\processador|reg_2|Q [10]),
	.datad(\processador|Bus[10]~84_combout ),
	.cin(gnd),
	.combout(\processador|Bus[10]~85_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[10]~85 .lut_mask = 16'hDDA0;
defparam \processador|Bus[10]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y32_N3
cycloneii_lcell_ff \processador|reg_0|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[11]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [11]));

// Location: LCFF_X8_Y32_N5
cycloneii_lcell_ff \processador|reg_1|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[11]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [11]));

// Location: LCFF_X9_Y32_N21
cycloneii_lcell_ff \processador|reg_2|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[11]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [11]));

// Location: LCCOMB_X7_Y32_N0
cycloneii_lcell_comb \processador|reg_4|Q[11]~feeder (
// Equation(s):
// \processador|reg_4|Q[11]~feeder_combout  = \processador|Bus[11]~91_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[11]~91_combout ),
	.cin(gnd),
	.combout(\processador|reg_4|Q[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_4|Q[11]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_4|Q[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y32_N1
cycloneii_lcell_ff \processador|reg_4|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_4|Q[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [11]));

// Location: LCFF_X10_Y32_N21
cycloneii_lcell_ff \processador|reg_3|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[11]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [11]));

// Location: LCFF_X10_Y32_N7
cycloneii_lcell_ff \processador|reg_5|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[11]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [11]));

// Location: LCFF_X14_Y32_N5
cycloneii_lcell_ff \processador|reg_7|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[11]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [11]));

// Location: LCFF_X14_Y32_N13
cycloneii_lcell_ff \processador|reg_6|Q[11] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[11]~91_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [11]));

// Location: LCCOMB_X14_Y32_N10
cycloneii_lcell_comb \processador|Bus[11]~86 (
// Equation(s):
// \processador|Bus[11]~86_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [11])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [11])))))

	.dataa(\processador|reg_G|Q [11]),
	.datab(\memoria|altsyncram_component|auto_generated|q_a [11]),
	.datac(\processador|Bus[0]~17_combout ),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[11]~86_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[11]~86 .lut_mask = 16'hFA0C;
defparam \processador|Bus[11]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y32_N12
cycloneii_lcell_comb \processador|Bus[11]~87 (
// Equation(s):
// \processador|Bus[11]~87_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[11]~86_combout  & ((\processador|reg_6|Q [11]))) # (!\processador|Bus[11]~86_combout  & (\processador|reg_7|Q [11])))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[11]~86_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_7|Q [11]),
	.datac(\processador|reg_6|Q [11]),
	.datad(\processador|Bus[11]~86_combout ),
	.cin(gnd),
	.combout(\processador|Bus[11]~87_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[11]~87 .lut_mask = 16'hF588;
defparam \processador|Bus[11]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N6
cycloneii_lcell_comb \processador|Bus[11]~88 (
// Equation(s):
// \processador|Bus[11]~88_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout ) # ((\processador|reg_5|Q [11])))) # (!\processador|Bus[0]~15_combout  & (!\processador|Bus[0]~116_combout  & ((\processador|Bus[11]~87_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_5|Q [11]),
	.datad(\processador|Bus[11]~87_combout ),
	.cin(gnd),
	.combout(\processador|Bus[11]~88_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[11]~88 .lut_mask = 16'hB9A8;
defparam \processador|Bus[11]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N20
cycloneii_lcell_comb \processador|Bus[11]~89 (
// Equation(s):
// \processador|Bus[11]~89_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[11]~88_combout  & ((\processador|reg_3|Q [11]))) # (!\processador|Bus[11]~88_combout  & (\processador|reg_4|Q [11])))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[11]~88_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|reg_4|Q [11]),
	.datac(\processador|reg_3|Q [11]),
	.datad(\processador|Bus[11]~88_combout ),
	.cin(gnd),
	.combout(\processador|Bus[11]~89_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[11]~89 .lut_mask = 16'hF588;
defparam \processador|Bus[11]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N20
cycloneii_lcell_comb \processador|Bus[11]~90 (
// Equation(s):
// \processador|Bus[11]~90_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~12_combout ) # ((\processador|reg_2|Q [11])))) # (!\processador|Bus[0]~13_combout  & (!\processador|Bus[0]~12_combout  & ((\processador|Bus[11]~89_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_2|Q [11]),
	.datad(\processador|Bus[11]~89_combout ),
	.cin(gnd),
	.combout(\processador|Bus[11]~90_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[11]~90 .lut_mask = 16'hB9A8;
defparam \processador|Bus[11]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N4
cycloneii_lcell_comb \processador|Bus[11]~91 (
// Equation(s):
// \processador|Bus[11]~91_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[11]~90_combout  & (\processador|reg_0|Q [11])) # (!\processador|Bus[11]~90_combout  & ((\processador|reg_1|Q [11]))))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[11]~90_combout ))))

	.dataa(\processador|reg_0|Q [11]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_1|Q [11]),
	.datad(\processador|Bus[11]~90_combout ),
	.cin(gnd),
	.combout(\processador|Bus[11]~91_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[11]~91 .lut_mask = 16'hBBC0;
defparam \processador|Bus[11]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y31_N12
cycloneii_lcell_comb \processador|reg_2|Q[12]~feeder (
// Equation(s):
// \processador|reg_2|Q[12]~feeder_combout  = \processador|Bus[12]~97_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[12]~97_combout ),
	.cin(gnd),
	.combout(\processador|reg_2|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_2|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_2|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y31_N13
cycloneii_lcell_ff \processador|reg_2|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_2|Q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [12]));

// Location: LCFF_X9_Y31_N31
cycloneii_lcell_ff \processador|reg_0|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[12]~97_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [12]));

// Location: LCFF_X9_Y31_N13
cycloneii_lcell_ff \processador|reg_1|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[12]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [12]));

// Location: LCCOMB_X8_Y31_N10
cycloneii_lcell_comb \processador|reg_5|Q[12]~feeder (
// Equation(s):
// \processador|reg_5|Q[12]~feeder_combout  = \processador|Bus[12]~97_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[12]~97_combout ),
	.cin(gnd),
	.combout(\processador|reg_5|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_5|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_5|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y31_N11
cycloneii_lcell_ff \processador|reg_5|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_5|Q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [12]));

// Location: LCFF_X10_Y31_N5
cycloneii_lcell_ff \processador|reg_3|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[12]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [12]));

// Location: LCCOMB_X8_Y34_N18
cycloneii_lcell_comb \processador|reg_A|Q[12]~feeder (
// Equation(s):
// \processador|reg_A|Q[12]~feeder_combout  = \processador|Bus[12]~97_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[12]~97_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[12]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y34_N19
cycloneii_lcell_ff \processador|reg_A|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [12]));

// Location: LCCOMB_X9_Y34_N18
cycloneii_lcell_comb \processador|Add0~25 (
// Equation(s):
// \processador|Add0~25_combout  = \processador|Bus[11]~91_combout  $ (((\processador|Tstep|Q [1] & (\processador|Equal1~0_combout  & !\processador|Tstep|Q [0]))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Equal1~0_combout ),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Bus[11]~91_combout ),
	.cin(gnd),
	.combout(\processador|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~25 .lut_mask = 16'hF708;
defparam \processador|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y34_N14
cycloneii_lcell_comb \processador|Add0~24 (
// Equation(s):
// \processador|Add0~24_combout  = \processador|Bus[10]~85_combout  $ (((\processador|Equal1~0_combout  & (!\processador|Tstep|Q [0] & \processador|Tstep|Q [1]))))

	.dataa(\processador|Equal1~0_combout ),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Bus[10]~85_combout ),
	.cin(gnd),
	.combout(\processador|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~24 .lut_mask = 16'hDF20;
defparam \processador|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y34_N6
cycloneii_lcell_comb \processador|reg_A|Q[9]~feeder (
// Equation(s):
// \processador|reg_A|Q[9]~feeder_combout  = \processador|Bus[9]~79_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[9]~79_combout ),
	.cin(gnd),
	.combout(\processador|reg_A|Q[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_A|Q[9]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_A|Q[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y34_N7
cycloneii_lcell_ff \processador|reg_A|Q[9] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_A|Q[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux17~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_A|Q [9]));

// Location: LCCOMB_X10_Y31_N10
cycloneii_lcell_comb \processador|Add0~22 (
// Equation(s):
// \processador|Add0~22_combout  = \processador|Bus[8]~73_combout  $ (((!\processador|Tstep|Q [0] & (\processador|Tstep|Q [1] & \processador|Equal1~0_combout ))))

	.dataa(\processador|Tstep|Q [0]),
	.datab(\processador|Tstep|Q [1]),
	.datac(\processador|Equal1~0_combout ),
	.datad(\processador|Bus[8]~73_combout ),
	.cin(gnd),
	.combout(\processador|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~22 .lut_mask = 16'hBF40;
defparam \processador|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N10
cycloneii_lcell_comb \processador|reg_G|Q[12]~42 (
// Equation(s):
// \processador|reg_G|Q[12]~42_combout  = (\processador|Add0~26_combout  & ((\processador|reg_A|Q [12] & (\processador|reg_G|Q[11]~41  & VCC)) # (!\processador|reg_A|Q [12] & (!\processador|reg_G|Q[11]~41 )))) # (!\processador|Add0~26_combout  & 
// ((\processador|reg_A|Q [12] & (!\processador|reg_G|Q[11]~41 )) # (!\processador|reg_A|Q [12] & ((\processador|reg_G|Q[11]~41 ) # (GND)))))
// \processador|reg_G|Q[12]~43  = CARRY((\processador|Add0~26_combout  & (!\processador|reg_A|Q [12] & !\processador|reg_G|Q[11]~41 )) # (!\processador|Add0~26_combout  & ((!\processador|reg_G|Q[11]~41 ) # (!\processador|reg_A|Q [12]))))

	.dataa(\processador|Add0~26_combout ),
	.datab(\processador|reg_A|Q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[11]~41 ),
	.combout(\processador|reg_G|Q[12]~42_combout ),
	.cout(\processador|reg_G|Q[12]~43 ));
// synopsys translate_off
defparam \processador|reg_G|Q[12]~42 .lut_mask = 16'h9617;
defparam \processador|reg_G|Q[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y34_N11
cycloneii_lcell_ff \processador|reg_G|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[12]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [12]));

// Location: LCFF_X14_Y32_N17
cycloneii_lcell_ff \processador|reg_6|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[12]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [12]));

// Location: LCFF_X14_Y32_N7
cycloneii_lcell_ff \processador|reg_7|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[12]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [12]));

// Location: LCCOMB_X14_Y32_N6
cycloneii_lcell_comb \processador|Bus[12]~92 (
// Equation(s):
// \processador|Bus[12]~92_combout  = (\processador|Bus[0]~17_combout  & (((\processador|reg_7|Q [12]) # (\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & (\memoria|altsyncram_component|auto_generated|q_a [12] & 
// ((!\processador|Bus[0]~19_combout ))))

	.dataa(\memoria|altsyncram_component|auto_generated|q_a [12]),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_7|Q [12]),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[12]~92_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[12]~92 .lut_mask = 16'hCCE2;
defparam \processador|Bus[12]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y32_N16
cycloneii_lcell_comb \processador|Bus[12]~93 (
// Equation(s):
// \processador|Bus[12]~93_combout  = (\processador|Bus[0]~19_combout  & ((\processador|Bus[12]~92_combout  & ((\processador|reg_6|Q [12]))) # (!\processador|Bus[12]~92_combout  & (\processador|reg_G|Q [12])))) # (!\processador|Bus[0]~19_combout  & 
// (((\processador|Bus[12]~92_combout ))))

	.dataa(\processador|Bus[0]~19_combout ),
	.datab(\processador|reg_G|Q [12]),
	.datac(\processador|reg_6|Q [12]),
	.datad(\processador|Bus[12]~92_combout ),
	.cin(gnd),
	.combout(\processador|Bus[12]~93_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[12]~93 .lut_mask = 16'hF588;
defparam \processador|Bus[12]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y31_N3
cycloneii_lcell_ff \processador|reg_4|Q[12] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[12]~97_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [12]));

// Location: LCCOMB_X10_Y31_N2
cycloneii_lcell_comb \processador|Bus[12]~94 (
// Equation(s):
// \processador|Bus[12]~94_combout  = (\processador|Bus[0]~116_combout  & (((\processador|reg_4|Q [12]) # (\processador|Bus[0]~15_combout )))) # (!\processador|Bus[0]~116_combout  & (\processador|Bus[12]~93_combout  & ((!\processador|Bus[0]~15_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|Bus[12]~93_combout ),
	.datac(\processador|reg_4|Q [12]),
	.datad(\processador|Bus[0]~15_combout ),
	.cin(gnd),
	.combout(\processador|Bus[12]~94_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[12]~94 .lut_mask = 16'hAAE4;
defparam \processador|Bus[12]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y31_N4
cycloneii_lcell_comb \processador|Bus[12]~95 (
// Equation(s):
// \processador|Bus[12]~95_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[12]~94_combout  & ((\processador|reg_3|Q [12]))) # (!\processador|Bus[12]~94_combout  & (\processador|reg_5|Q [12])))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[12]~94_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|reg_5|Q [12]),
	.datac(\processador|reg_3|Q [12]),
	.datad(\processador|Bus[12]~94_combout ),
	.cin(gnd),
	.combout(\processador|Bus[12]~95_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[12]~95 .lut_mask = 16'hF588;
defparam \processador|Bus[12]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y31_N12
cycloneii_lcell_comb \processador|Bus[12]~96 (
// Equation(s):
// \processador|Bus[12]~96_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout ) # ((\processador|reg_1|Q [12])))) # (!\processador|Bus[0]~12_combout  & (!\processador|Bus[0]~13_combout  & ((\processador|Bus[12]~95_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_1|Q [12]),
	.datad(\processador|Bus[12]~95_combout ),
	.cin(gnd),
	.combout(\processador|Bus[12]~96_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[12]~96 .lut_mask = 16'hB9A8;
defparam \processador|Bus[12]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y31_N30
cycloneii_lcell_comb \processador|Bus[12]~97 (
// Equation(s):
// \processador|Bus[12]~97_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[12]~96_combout  & ((\processador|reg_0|Q [12]))) # (!\processador|Bus[12]~96_combout  & (\processador|reg_2|Q [12])))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[12]~96_combout ))))

	.dataa(\processador|reg_2|Q [12]),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_0|Q [12]),
	.datad(\processador|Bus[12]~96_combout ),
	.cin(gnd),
	.combout(\processador|Bus[12]~97_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[12]~97 .lut_mask = 16'hF388;
defparam \processador|Bus[12]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y32_N14
cycloneii_lcell_comb \processador|reg_1|Q[13]~feeder (
// Equation(s):
// \processador|reg_1|Q[13]~feeder_combout  = \processador|Bus[13]~103_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[13]~103_combout ),
	.cin(gnd),
	.combout(\processador|reg_1|Q[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_1|Q[13]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_1|Q[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y32_N15
cycloneii_lcell_ff \processador|reg_1|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_1|Q[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [13]));

// Location: LCFF_X9_Y32_N31
cycloneii_lcell_ff \processador|reg_0|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[13]~103_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [13]));

// Location: LCFF_X9_Y32_N1
cycloneii_lcell_ff \processador|reg_2|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[13]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [13]));

// Location: LCFF_X11_Y32_N11
cycloneii_lcell_ff \processador|reg_4|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[13]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux12~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_4|Q [13]));

// Location: LCFF_X10_Y32_N29
cycloneii_lcell_ff \processador|reg_3|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[13]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [13]));

// Location: LCFF_X10_Y32_N23
cycloneii_lcell_ff \processador|reg_5|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[13]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux13~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_5|Q [13]));

// Location: LCFF_X11_Y31_N11
cycloneii_lcell_ff \processador|reg_6|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[13]~103_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [13]));

// Location: LCCOMB_X9_Y32_N4
cycloneii_lcell_comb \processador|Add0~27 (
// Equation(s):
// \processador|Add0~27_combout  = \processador|Bus[13]~103_combout  $ (((\processador|Equal1~0_combout  & (!\processador|Tstep|Q [0] & \processador|Tstep|Q [1]))))

	.dataa(\processador|Equal1~0_combout ),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Bus[13]~103_combout ),
	.cin(gnd),
	.combout(\processador|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~27 .lut_mask = 16'hDF20;
defparam \processador|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N12
cycloneii_lcell_comb \processador|reg_G|Q[13]~44 (
// Equation(s):
// \processador|reg_G|Q[13]~44_combout  = ((\processador|reg_A|Q [13] $ (\processador|Add0~27_combout  $ (!\processador|reg_G|Q[12]~43 )))) # (GND)
// \processador|reg_G|Q[13]~45  = CARRY((\processador|reg_A|Q [13] & ((\processador|Add0~27_combout ) # (!\processador|reg_G|Q[12]~43 ))) # (!\processador|reg_A|Q [13] & (\processador|Add0~27_combout  & !\processador|reg_G|Q[12]~43 )))

	.dataa(\processador|reg_A|Q [13]),
	.datab(\processador|Add0~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\processador|reg_G|Q[12]~43 ),
	.combout(\processador|reg_G|Q[13]~44_combout ),
	.cout(\processador|reg_G|Q[13]~45 ));
// synopsys translate_off
defparam \processador|reg_G|Q[13]~44 .lut_mask = 16'h698E;
defparam \processador|reg_G|Q[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y34_N13
cycloneii_lcell_ff \processador|reg_G|Q[13] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[13]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [13]));

// Location: LCCOMB_X12_Y31_N28
cycloneii_lcell_comb \processador|Bus[13]~98 (
// Equation(s):
// \processador|Bus[13]~98_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [13])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [13])))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_G|Q [13]),
	.datac(\processador|Bus[0]~19_combout ),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\processador|Bus[13]~98_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[13]~98 .lut_mask = 16'hE5E0;
defparam \processador|Bus[13]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N10
cycloneii_lcell_comb \processador|Bus[13]~99 (
// Equation(s):
// \processador|Bus[13]~99_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[13]~98_combout  & ((\processador|reg_6|Q [13]))) # (!\processador|Bus[13]~98_combout  & (\processador|reg_7|Q [13])))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[13]~98_combout ))))

	.dataa(\processador|reg_7|Q [13]),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_6|Q [13]),
	.datad(\processador|Bus[13]~98_combout ),
	.cin(gnd),
	.combout(\processador|Bus[13]~99_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[13]~99 .lut_mask = 16'hF388;
defparam \processador|Bus[13]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N22
cycloneii_lcell_comb \processador|Bus[13]~100 (
// Equation(s):
// \processador|Bus[13]~100_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[0]~116_combout ) # ((\processador|reg_5|Q [13])))) # (!\processador|Bus[0]~15_combout  & (!\processador|Bus[0]~116_combout  & ((\processador|Bus[13]~99_combout ))))

	.dataa(\processador|Bus[0]~15_combout ),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_5|Q [13]),
	.datad(\processador|Bus[13]~99_combout ),
	.cin(gnd),
	.combout(\processador|Bus[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[13]~100 .lut_mask = 16'hB9A8;
defparam \processador|Bus[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N28
cycloneii_lcell_comb \processador|Bus[13]~101 (
// Equation(s):
// \processador|Bus[13]~101_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[13]~100_combout  & ((\processador|reg_3|Q [13]))) # (!\processador|Bus[13]~100_combout  & (\processador|reg_4|Q [13])))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[13]~100_combout ))))

	.dataa(\processador|Bus[0]~116_combout ),
	.datab(\processador|reg_4|Q [13]),
	.datac(\processador|reg_3|Q [13]),
	.datad(\processador|Bus[13]~100_combout ),
	.cin(gnd),
	.combout(\processador|Bus[13]~101_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[13]~101 .lut_mask = 16'hF588;
defparam \processador|Bus[13]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N0
cycloneii_lcell_comb \processador|Bus[13]~102 (
// Equation(s):
// \processador|Bus[13]~102_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[0]~12_combout ) # ((\processador|reg_2|Q [13])))) # (!\processador|Bus[0]~13_combout  & (!\processador|Bus[0]~12_combout  & ((\processador|Bus[13]~101_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_2|Q [13]),
	.datad(\processador|Bus[13]~101_combout ),
	.cin(gnd),
	.combout(\processador|Bus[13]~102_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[13]~102 .lut_mask = 16'hB9A8;
defparam \processador|Bus[13]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y32_N30
cycloneii_lcell_comb \processador|Bus[13]~103 (
// Equation(s):
// \processador|Bus[13]~103_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[13]~102_combout  & ((\processador|reg_0|Q [13]))) # (!\processador|Bus[13]~102_combout  & (\processador|reg_1|Q [13])))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[13]~102_combout ))))

	.dataa(\processador|reg_1|Q [13]),
	.datab(\processador|Bus[0]~12_combout ),
	.datac(\processador|reg_0|Q [13]),
	.datad(\processador|Bus[13]~102_combout ),
	.cin(gnd),
	.combout(\processador|Bus[13]~103_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[13]~103 .lut_mask = 16'hF388;
defparam \processador|Bus[13]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N30
cycloneii_lcell_comb \processador|reg_2|Q[14]~feeder (
// Equation(s):
// \processador|reg_2|Q[14]~feeder_combout  = \processador|Bus[14]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[14]~109_combout ),
	.cin(gnd),
	.combout(\processador|reg_2|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_2|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_2|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y35_N31
cycloneii_lcell_ff \processador|reg_2|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_2|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [14]));

// Location: LCFF_X10_Y35_N23
cycloneii_lcell_ff \processador|reg_0|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[14]~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [14]));

// Location: LCFF_X10_Y35_N1
cycloneii_lcell_ff \processador|reg_1|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[14]~109_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [14]));

// Location: LCCOMB_X10_Y31_N24
cycloneii_lcell_comb \processador|reg_3|Q[14]~feeder (
// Equation(s):
// \processador|reg_3|Q[14]~feeder_combout  = \processador|Bus[14]~109_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[14]~109_combout ),
	.cin(gnd),
	.combout(\processador|reg_3|Q[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_3|Q[14]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_3|Q[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y31_N25
cycloneii_lcell_ff \processador|reg_3|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_3|Q[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [14]));

// Location: LCFF_X11_Y31_N13
cycloneii_lcell_ff \processador|reg_6|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[14]~109_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [14]));

// Location: LCFF_X12_Y31_N3
cycloneii_lcell_ff \processador|reg_7|Q[14] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[14]~109_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [14]));

// Location: LCCOMB_X12_Y31_N2
cycloneii_lcell_comb \processador|Bus[14]~104 (
// Equation(s):
// \processador|Bus[14]~104_combout  = (\processador|Bus[0]~19_combout  & (\processador|Bus[0]~17_combout )) # (!\processador|Bus[0]~19_combout  & ((\processador|Bus[0]~17_combout  & (\processador|reg_7|Q [14])) # (!\processador|Bus[0]~17_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [14])))))

	.dataa(\processador|Bus[0]~19_combout ),
	.datab(\processador|Bus[0]~17_combout ),
	.datac(\processador|reg_7|Q [14]),
	.datad(\memoria|altsyncram_component|auto_generated|q_a [14]),
	.cin(gnd),
	.combout(\processador|Bus[14]~104_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[14]~104 .lut_mask = 16'hD9C8;
defparam \processador|Bus[14]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N12
cycloneii_lcell_comb \processador|Bus[14]~105 (
// Equation(s):
// \processador|Bus[14]~105_combout  = (\processador|Bus[0]~19_combout  & ((\processador|Bus[14]~104_combout  & ((\processador|reg_6|Q [14]))) # (!\processador|Bus[14]~104_combout  & (\processador|reg_G|Q [14])))) # (!\processador|Bus[0]~19_combout  & 
// (((\processador|Bus[14]~104_combout ))))

	.dataa(\processador|reg_G|Q [14]),
	.datab(\processador|Bus[0]~19_combout ),
	.datac(\processador|reg_6|Q [14]),
	.datad(\processador|Bus[14]~104_combout ),
	.cin(gnd),
	.combout(\processador|Bus[14]~105_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[14]~105 .lut_mask = 16'hF388;
defparam \processador|Bus[14]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N26
cycloneii_lcell_comb \processador|Bus[14]~106 (
// Equation(s):
// \processador|Bus[14]~106_combout  = (\processador|Bus[0]~116_combout  & ((\processador|reg_4|Q [14]) # ((\processador|Bus[0]~15_combout )))) # (!\processador|Bus[0]~116_combout  & (((!\processador|Bus[0]~15_combout  & \processador|Bus[14]~105_combout ))))

	.dataa(\processador|reg_4|Q [14]),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|Bus[0]~15_combout ),
	.datad(\processador|Bus[14]~105_combout ),
	.cin(gnd),
	.combout(\processador|Bus[14]~106_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[14]~106 .lut_mask = 16'hCBC8;
defparam \processador|Bus[14]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y31_N4
cycloneii_lcell_comb \processador|Bus[14]~107 (
// Equation(s):
// \processador|Bus[14]~107_combout  = (\processador|Bus[0]~15_combout  & ((\processador|Bus[14]~106_combout  & ((\processador|reg_3|Q [14]))) # (!\processador|Bus[14]~106_combout  & (\processador|reg_5|Q [14])))) # (!\processador|Bus[0]~15_combout  & 
// (((\processador|Bus[14]~106_combout ))))

	.dataa(\processador|reg_5|Q [14]),
	.datab(\processador|reg_3|Q [14]),
	.datac(\processador|Bus[0]~15_combout ),
	.datad(\processador|Bus[14]~106_combout ),
	.cin(gnd),
	.combout(\processador|Bus[14]~107_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[14]~107 .lut_mask = 16'hCFA0;
defparam \processador|Bus[14]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N0
cycloneii_lcell_comb \processador|Bus[14]~108 (
// Equation(s):
// \processador|Bus[14]~108_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout ) # ((\processador|reg_1|Q [14])))) # (!\processador|Bus[0]~12_combout  & (!\processador|Bus[0]~13_combout  & ((\processador|Bus[14]~107_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|Bus[0]~13_combout ),
	.datac(\processador|reg_1|Q [14]),
	.datad(\processador|Bus[14]~107_combout ),
	.cin(gnd),
	.combout(\processador|Bus[14]~108_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[14]~108 .lut_mask = 16'hB9A8;
defparam \processador|Bus[14]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N22
cycloneii_lcell_comb \processador|Bus[14]~109 (
// Equation(s):
// \processador|Bus[14]~109_combout  = (\processador|Bus[0]~13_combout  & ((\processador|Bus[14]~108_combout  & ((\processador|reg_0|Q [14]))) # (!\processador|Bus[14]~108_combout  & (\processador|reg_2|Q [14])))) # (!\processador|Bus[0]~13_combout  & 
// (((\processador|Bus[14]~108_combout ))))

	.dataa(\processador|Bus[0]~13_combout ),
	.datab(\processador|reg_2|Q [14]),
	.datac(\processador|reg_0|Q [14]),
	.datad(\processador|Bus[14]~108_combout ),
	.cin(gnd),
	.combout(\processador|Bus[14]~109_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[14]~109 .lut_mask = 16'hF588;
defparam \processador|Bus[14]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N4
cycloneii_lcell_comb \processador|reg_1|Q[15]~feeder (
// Equation(s):
// \processador|reg_1|Q[15]~feeder_combout  = \processador|Bus[15]~115_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[15]~115_combout ),
	.cin(gnd),
	.combout(\processador|reg_1|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_1|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_1|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y35_N5
cycloneii_lcell_ff \processador|reg_1|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_1|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux9~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_1|Q [15]));

// Location: LCFF_X10_Y35_N19
cycloneii_lcell_ff \processador|reg_0|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|Bus[15]~115_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux8~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_0|Q [15]));

// Location: LCCOMB_X11_Y35_N28
cycloneii_lcell_comb \processador|reg_2|Q[15]~feeder (
// Equation(s):
// \processador|reg_2|Q[15]~feeder_combout  = \processador|Bus[15]~115_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[15]~115_combout ),
	.cin(gnd),
	.combout(\processador|reg_2|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_2|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_2|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y35_N29
cycloneii_lcell_ff \processador|reg_2|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_2|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux10~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_2|Q [15]));

// Location: LCCOMB_X11_Y35_N26
cycloneii_lcell_comb \processador|reg_3|Q[15]~feeder (
// Equation(s):
// \processador|reg_3|Q[15]~feeder_combout  = \processador|Bus[15]~115_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[15]~115_combout ),
	.cin(gnd),
	.combout(\processador|reg_3|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_3|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_3|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y35_N27
cycloneii_lcell_ff \processador|reg_3|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_3|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux11~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_3|Q [15]));

// Location: LCCOMB_X14_Y35_N8
cycloneii_lcell_comb \processador|reg_7|Q[15]~feeder (
// Equation(s):
// \processador|reg_7|Q[15]~feeder_combout  = \processador|Bus[15]~115_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Bus[15]~115_combout ),
	.cin(gnd),
	.combout(\processador|reg_7|Q[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_7|Q[15]~feeder .lut_mask = 16'hFF00;
defparam \processador|reg_7|Q[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y35_N9
cycloneii_lcell_ff \processador|reg_7|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_7|Q[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Mux15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_7|Q [15]));

// Location: LCFF_X14_Y32_N1
cycloneii_lcell_ff \processador|reg_6|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\processador|Bus[15]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\processador|Mux14~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_6|Q [15]));

// Location: LCCOMB_X9_Y34_N30
cycloneii_lcell_comb \processador|Add0~29 (
// Equation(s):
// \processador|Add0~29_combout  = \processador|Bus[15]~115_combout  $ (((\processador|Tstep|Q [1] & (\processador|Equal1~0_combout  & !\processador|Tstep|Q [0]))))

	.dataa(\processador|Tstep|Q [1]),
	.datab(\processador|Equal1~0_combout ),
	.datac(\processador|Tstep|Q [0]),
	.datad(\processador|Bus[15]~115_combout ),
	.cin(gnd),
	.combout(\processador|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~29 .lut_mask = 16'hF708;
defparam \processador|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N16
cycloneii_lcell_comb \processador|Add0~28 (
// Equation(s):
// \processador|Add0~28_combout  = \processador|Bus[14]~109_combout  $ (((\processador|Equal1~0_combout  & (!\processador|Tstep|Q [0] & \processador|Tstep|Q [1]))))

	.dataa(\processador|Equal1~0_combout ),
	.datab(\processador|Tstep|Q [0]),
	.datac(\processador|Tstep|Q [1]),
	.datad(\processador|Bus[14]~109_combout ),
	.cin(gnd),
	.combout(\processador|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Add0~28 .lut_mask = 16'hDF20;
defparam \processador|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N16
cycloneii_lcell_comb \processador|reg_G|Q[15]~48 (
// Equation(s):
// \processador|reg_G|Q[15]~48_combout  = \processador|reg_A|Q [15] $ (\processador|reg_G|Q[14]~47  $ (!\processador|Add0~29_combout ))

	.dataa(\processador|reg_A|Q [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\processador|Add0~29_combout ),
	.cin(\processador|reg_G|Q[14]~47 ),
	.combout(\processador|reg_G|Q[15]~48_combout ),
	.cout());
// synopsys translate_off
defparam \processador|reg_G|Q[15]~48 .lut_mask = 16'h5AA5;
defparam \processador|reg_G|Q[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X9_Y34_N17
cycloneii_lcell_ff \processador|reg_G|Q[15] (
	.clk(\PClock~clkctrl_outclk ),
	.datain(\processador|reg_G|Q[15]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\processador|Gin~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\processador|reg_G|Q [15]));

// Location: LCCOMB_X14_Y32_N18
cycloneii_lcell_comb \processador|Bus[15]~110 (
// Equation(s):
// \processador|Bus[15]~110_combout  = (\processador|Bus[0]~17_combout  & (((\processador|Bus[0]~19_combout )))) # (!\processador|Bus[0]~17_combout  & ((\processador|Bus[0]~19_combout  & (\processador|reg_G|Q [15])) # (!\processador|Bus[0]~19_combout  & 
// ((\memoria|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_G|Q [15]),
	.datac(\memoria|altsyncram_component|auto_generated|q_a [15]),
	.datad(\processador|Bus[0]~19_combout ),
	.cin(gnd),
	.combout(\processador|Bus[15]~110_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[15]~110 .lut_mask = 16'hEE50;
defparam \processador|Bus[15]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y32_N0
cycloneii_lcell_comb \processador|Bus[15]~111 (
// Equation(s):
// \processador|Bus[15]~111_combout  = (\processador|Bus[0]~17_combout  & ((\processador|Bus[15]~110_combout  & ((\processador|reg_6|Q [15]))) # (!\processador|Bus[15]~110_combout  & (\processador|reg_7|Q [15])))) # (!\processador|Bus[0]~17_combout  & 
// (((\processador|Bus[15]~110_combout ))))

	.dataa(\processador|Bus[0]~17_combout ),
	.datab(\processador|reg_7|Q [15]),
	.datac(\processador|reg_6|Q [15]),
	.datad(\processador|Bus[15]~110_combout ),
	.cin(gnd),
	.combout(\processador|Bus[15]~111_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[15]~111 .lut_mask = 16'hF588;
defparam \processador|Bus[15]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N26
cycloneii_lcell_comb \processador|Bus[15]~112 (
// Equation(s):
// \processador|Bus[15]~112_combout  = (\processador|Bus[0]~116_combout  & (((\processador|Bus[0]~15_combout )))) # (!\processador|Bus[0]~116_combout  & ((\processador|Bus[0]~15_combout  & (\processador|reg_5|Q [15])) # (!\processador|Bus[0]~15_combout  & 
// ((\processador|Bus[15]~111_combout )))))

	.dataa(\processador|reg_5|Q [15]),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|Bus[0]~15_combout ),
	.datad(\processador|Bus[15]~111_combout ),
	.cin(gnd),
	.combout(\processador|Bus[15]~112_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[15]~112 .lut_mask = 16'hE3E0;
defparam \processador|Bus[15]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N28
cycloneii_lcell_comb \processador|Bus[15]~113 (
// Equation(s):
// \processador|Bus[15]~113_combout  = (\processador|Bus[0]~116_combout  & ((\processador|Bus[15]~112_combout  & ((\processador|reg_3|Q [15]))) # (!\processador|Bus[15]~112_combout  & (\processador|reg_4|Q [15])))) # (!\processador|Bus[0]~116_combout  & 
// (((\processador|Bus[15]~112_combout ))))

	.dataa(\processador|reg_4|Q [15]),
	.datab(\processador|Bus[0]~116_combout ),
	.datac(\processador|reg_3|Q [15]),
	.datad(\processador|Bus[15]~112_combout ),
	.cin(gnd),
	.combout(\processador|Bus[15]~113_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[15]~113 .lut_mask = 16'hF388;
defparam \processador|Bus[15]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y33_N2
cycloneii_lcell_comb \processador|Bus[15]~114 (
// Equation(s):
// \processador|Bus[15]~114_combout  = (\processador|Bus[0]~12_combout  & (((\processador|Bus[0]~13_combout )))) # (!\processador|Bus[0]~12_combout  & ((\processador|Bus[0]~13_combout  & (\processador|reg_2|Q [15])) # (!\processador|Bus[0]~13_combout  & 
// ((\processador|Bus[15]~113_combout )))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|reg_2|Q [15]),
	.datac(\processador|Bus[0]~13_combout ),
	.datad(\processador|Bus[15]~113_combout ),
	.cin(gnd),
	.combout(\processador|Bus[15]~114_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[15]~114 .lut_mask = 16'hE5E0;
defparam \processador|Bus[15]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N18
cycloneii_lcell_comb \processador|Bus[15]~115 (
// Equation(s):
// \processador|Bus[15]~115_combout  = (\processador|Bus[0]~12_combout  & ((\processador|Bus[15]~114_combout  & ((\processador|reg_0|Q [15]))) # (!\processador|Bus[15]~114_combout  & (\processador|reg_1|Q [15])))) # (!\processador|Bus[0]~12_combout  & 
// (((\processador|Bus[15]~114_combout ))))

	.dataa(\processador|Bus[0]~12_combout ),
	.datab(\processador|reg_1|Q [15]),
	.datac(\processador|reg_0|Q [15]),
	.datad(\processador|Bus[15]~114_combout ),
	.cin(gnd),
	.combout(\processador|Bus[15]~115_combout ),
	.cout());
// synopsys translate_off
defparam \processador|Bus[15]~115 .lut_mask = 16'hF588;
defparam \processador|Bus[15]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Run~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Run));
// synopsys translate_off
defparam \Run~I .input_async_reset = "none";
defparam \Run~I .input_power_up = "low";
defparam \Run~I .input_register_mode = "none";
defparam \Run~I .input_sync_reset = "none";
defparam \Run~I .oe_async_reset = "none";
defparam \Run~I .oe_power_up = "low";
defparam \Run~I .oe_register_mode = "none";
defparam \Run~I .oe_sync_reset = "none";
defparam \Run~I .operation_mode = "input";
defparam \Run~I .output_async_reset = "none";
defparam \Run~I .output_power_up = "low";
defparam \Run~I .output_register_mode = "none";
defparam \Run~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[0]~I (
	.datain(\processador|Bus[0]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[0]));
// synopsys translate_off
defparam \Bus[0]~I .input_async_reset = "none";
defparam \Bus[0]~I .input_power_up = "low";
defparam \Bus[0]~I .input_register_mode = "none";
defparam \Bus[0]~I .input_sync_reset = "none";
defparam \Bus[0]~I .oe_async_reset = "none";
defparam \Bus[0]~I .oe_power_up = "low";
defparam \Bus[0]~I .oe_register_mode = "none";
defparam \Bus[0]~I .oe_sync_reset = "none";
defparam \Bus[0]~I .operation_mode = "output";
defparam \Bus[0]~I .output_async_reset = "none";
defparam \Bus[0]~I .output_power_up = "low";
defparam \Bus[0]~I .output_register_mode = "none";
defparam \Bus[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[1]~I (
	.datain(\processador|Bus[1]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[1]));
// synopsys translate_off
defparam \Bus[1]~I .input_async_reset = "none";
defparam \Bus[1]~I .input_power_up = "low";
defparam \Bus[1]~I .input_register_mode = "none";
defparam \Bus[1]~I .input_sync_reset = "none";
defparam \Bus[1]~I .oe_async_reset = "none";
defparam \Bus[1]~I .oe_power_up = "low";
defparam \Bus[1]~I .oe_register_mode = "none";
defparam \Bus[1]~I .oe_sync_reset = "none";
defparam \Bus[1]~I .operation_mode = "output";
defparam \Bus[1]~I .output_async_reset = "none";
defparam \Bus[1]~I .output_power_up = "low";
defparam \Bus[1]~I .output_register_mode = "none";
defparam \Bus[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[2]~I (
	.datain(\processador|Bus[2]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[2]));
// synopsys translate_off
defparam \Bus[2]~I .input_async_reset = "none";
defparam \Bus[2]~I .input_power_up = "low";
defparam \Bus[2]~I .input_register_mode = "none";
defparam \Bus[2]~I .input_sync_reset = "none";
defparam \Bus[2]~I .oe_async_reset = "none";
defparam \Bus[2]~I .oe_power_up = "low";
defparam \Bus[2]~I .oe_register_mode = "none";
defparam \Bus[2]~I .oe_sync_reset = "none";
defparam \Bus[2]~I .operation_mode = "output";
defparam \Bus[2]~I .output_async_reset = "none";
defparam \Bus[2]~I .output_power_up = "low";
defparam \Bus[2]~I .output_register_mode = "none";
defparam \Bus[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[3]~I (
	.datain(\processador|Bus[3]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[3]));
// synopsys translate_off
defparam \Bus[3]~I .input_async_reset = "none";
defparam \Bus[3]~I .input_power_up = "low";
defparam \Bus[3]~I .input_register_mode = "none";
defparam \Bus[3]~I .input_sync_reset = "none";
defparam \Bus[3]~I .oe_async_reset = "none";
defparam \Bus[3]~I .oe_power_up = "low";
defparam \Bus[3]~I .oe_register_mode = "none";
defparam \Bus[3]~I .oe_sync_reset = "none";
defparam \Bus[3]~I .operation_mode = "output";
defparam \Bus[3]~I .output_async_reset = "none";
defparam \Bus[3]~I .output_power_up = "low";
defparam \Bus[3]~I .output_register_mode = "none";
defparam \Bus[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[4]~I (
	.datain(\processador|Bus[4]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[4]));
// synopsys translate_off
defparam \Bus[4]~I .input_async_reset = "none";
defparam \Bus[4]~I .input_power_up = "low";
defparam \Bus[4]~I .input_register_mode = "none";
defparam \Bus[4]~I .input_sync_reset = "none";
defparam \Bus[4]~I .oe_async_reset = "none";
defparam \Bus[4]~I .oe_power_up = "low";
defparam \Bus[4]~I .oe_register_mode = "none";
defparam \Bus[4]~I .oe_sync_reset = "none";
defparam \Bus[4]~I .operation_mode = "output";
defparam \Bus[4]~I .output_async_reset = "none";
defparam \Bus[4]~I .output_power_up = "low";
defparam \Bus[4]~I .output_register_mode = "none";
defparam \Bus[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[5]~I (
	.datain(\processador|Bus[5]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[5]));
// synopsys translate_off
defparam \Bus[5]~I .input_async_reset = "none";
defparam \Bus[5]~I .input_power_up = "low";
defparam \Bus[5]~I .input_register_mode = "none";
defparam \Bus[5]~I .input_sync_reset = "none";
defparam \Bus[5]~I .oe_async_reset = "none";
defparam \Bus[5]~I .oe_power_up = "low";
defparam \Bus[5]~I .oe_register_mode = "none";
defparam \Bus[5]~I .oe_sync_reset = "none";
defparam \Bus[5]~I .operation_mode = "output";
defparam \Bus[5]~I .output_async_reset = "none";
defparam \Bus[5]~I .output_power_up = "low";
defparam \Bus[5]~I .output_register_mode = "none";
defparam \Bus[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[6]~I (
	.datain(\processador|Bus[6]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[6]));
// synopsys translate_off
defparam \Bus[6]~I .input_async_reset = "none";
defparam \Bus[6]~I .input_power_up = "low";
defparam \Bus[6]~I .input_register_mode = "none";
defparam \Bus[6]~I .input_sync_reset = "none";
defparam \Bus[6]~I .oe_async_reset = "none";
defparam \Bus[6]~I .oe_power_up = "low";
defparam \Bus[6]~I .oe_register_mode = "none";
defparam \Bus[6]~I .oe_sync_reset = "none";
defparam \Bus[6]~I .operation_mode = "output";
defparam \Bus[6]~I .output_async_reset = "none";
defparam \Bus[6]~I .output_power_up = "low";
defparam \Bus[6]~I .output_register_mode = "none";
defparam \Bus[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[7]~I (
	.datain(\processador|Bus[7]~67_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[7]));
// synopsys translate_off
defparam \Bus[7]~I .input_async_reset = "none";
defparam \Bus[7]~I .input_power_up = "low";
defparam \Bus[7]~I .input_register_mode = "none";
defparam \Bus[7]~I .input_sync_reset = "none";
defparam \Bus[7]~I .oe_async_reset = "none";
defparam \Bus[7]~I .oe_power_up = "low";
defparam \Bus[7]~I .oe_register_mode = "none";
defparam \Bus[7]~I .oe_sync_reset = "none";
defparam \Bus[7]~I .operation_mode = "output";
defparam \Bus[7]~I .output_async_reset = "none";
defparam \Bus[7]~I .output_power_up = "low";
defparam \Bus[7]~I .output_register_mode = "none";
defparam \Bus[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[8]~I (
	.datain(\processador|Bus[8]~73_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[8]));
// synopsys translate_off
defparam \Bus[8]~I .input_async_reset = "none";
defparam \Bus[8]~I .input_power_up = "low";
defparam \Bus[8]~I .input_register_mode = "none";
defparam \Bus[8]~I .input_sync_reset = "none";
defparam \Bus[8]~I .oe_async_reset = "none";
defparam \Bus[8]~I .oe_power_up = "low";
defparam \Bus[8]~I .oe_register_mode = "none";
defparam \Bus[8]~I .oe_sync_reset = "none";
defparam \Bus[8]~I .operation_mode = "output";
defparam \Bus[8]~I .output_async_reset = "none";
defparam \Bus[8]~I .output_power_up = "low";
defparam \Bus[8]~I .output_register_mode = "none";
defparam \Bus[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[9]~I (
	.datain(\processador|Bus[9]~79_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[9]));
// synopsys translate_off
defparam \Bus[9]~I .input_async_reset = "none";
defparam \Bus[9]~I .input_power_up = "low";
defparam \Bus[9]~I .input_register_mode = "none";
defparam \Bus[9]~I .input_sync_reset = "none";
defparam \Bus[9]~I .oe_async_reset = "none";
defparam \Bus[9]~I .oe_power_up = "low";
defparam \Bus[9]~I .oe_register_mode = "none";
defparam \Bus[9]~I .oe_sync_reset = "none";
defparam \Bus[9]~I .operation_mode = "output";
defparam \Bus[9]~I .output_async_reset = "none";
defparam \Bus[9]~I .output_power_up = "low";
defparam \Bus[9]~I .output_register_mode = "none";
defparam \Bus[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[10]~I (
	.datain(\processador|Bus[10]~85_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[10]));
// synopsys translate_off
defparam \Bus[10]~I .input_async_reset = "none";
defparam \Bus[10]~I .input_power_up = "low";
defparam \Bus[10]~I .input_register_mode = "none";
defparam \Bus[10]~I .input_sync_reset = "none";
defparam \Bus[10]~I .oe_async_reset = "none";
defparam \Bus[10]~I .oe_power_up = "low";
defparam \Bus[10]~I .oe_register_mode = "none";
defparam \Bus[10]~I .oe_sync_reset = "none";
defparam \Bus[10]~I .operation_mode = "output";
defparam \Bus[10]~I .output_async_reset = "none";
defparam \Bus[10]~I .output_power_up = "low";
defparam \Bus[10]~I .output_register_mode = "none";
defparam \Bus[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[11]~I (
	.datain(\processador|Bus[11]~91_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[11]));
// synopsys translate_off
defparam \Bus[11]~I .input_async_reset = "none";
defparam \Bus[11]~I .input_power_up = "low";
defparam \Bus[11]~I .input_register_mode = "none";
defparam \Bus[11]~I .input_sync_reset = "none";
defparam \Bus[11]~I .oe_async_reset = "none";
defparam \Bus[11]~I .oe_power_up = "low";
defparam \Bus[11]~I .oe_register_mode = "none";
defparam \Bus[11]~I .oe_sync_reset = "none";
defparam \Bus[11]~I .operation_mode = "output";
defparam \Bus[11]~I .output_async_reset = "none";
defparam \Bus[11]~I .output_power_up = "low";
defparam \Bus[11]~I .output_register_mode = "none";
defparam \Bus[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[12]~I (
	.datain(\processador|Bus[12]~97_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[12]));
// synopsys translate_off
defparam \Bus[12]~I .input_async_reset = "none";
defparam \Bus[12]~I .input_power_up = "low";
defparam \Bus[12]~I .input_register_mode = "none";
defparam \Bus[12]~I .input_sync_reset = "none";
defparam \Bus[12]~I .oe_async_reset = "none";
defparam \Bus[12]~I .oe_power_up = "low";
defparam \Bus[12]~I .oe_register_mode = "none";
defparam \Bus[12]~I .oe_sync_reset = "none";
defparam \Bus[12]~I .operation_mode = "output";
defparam \Bus[12]~I .output_async_reset = "none";
defparam \Bus[12]~I .output_power_up = "low";
defparam \Bus[12]~I .output_register_mode = "none";
defparam \Bus[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[13]~I (
	.datain(\processador|Bus[13]~103_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[13]));
// synopsys translate_off
defparam \Bus[13]~I .input_async_reset = "none";
defparam \Bus[13]~I .input_power_up = "low";
defparam \Bus[13]~I .input_register_mode = "none";
defparam \Bus[13]~I .input_sync_reset = "none";
defparam \Bus[13]~I .oe_async_reset = "none";
defparam \Bus[13]~I .oe_power_up = "low";
defparam \Bus[13]~I .oe_register_mode = "none";
defparam \Bus[13]~I .oe_sync_reset = "none";
defparam \Bus[13]~I .operation_mode = "output";
defparam \Bus[13]~I .output_async_reset = "none";
defparam \Bus[13]~I .output_power_up = "low";
defparam \Bus[13]~I .output_register_mode = "none";
defparam \Bus[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[14]~I (
	.datain(\processador|Bus[14]~109_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[14]));
// synopsys translate_off
defparam \Bus[14]~I .input_async_reset = "none";
defparam \Bus[14]~I .input_power_up = "low";
defparam \Bus[14]~I .input_register_mode = "none";
defparam \Bus[14]~I .input_sync_reset = "none";
defparam \Bus[14]~I .oe_async_reset = "none";
defparam \Bus[14]~I .oe_power_up = "low";
defparam \Bus[14]~I .oe_register_mode = "none";
defparam \Bus[14]~I .oe_sync_reset = "none";
defparam \Bus[14]~I .operation_mode = "output";
defparam \Bus[14]~I .output_async_reset = "none";
defparam \Bus[14]~I .output_power_up = "low";
defparam \Bus[14]~I .output_register_mode = "none";
defparam \Bus[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Bus[15]~I (
	.datain(\processador|Bus[15]~115_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bus[15]));
// synopsys translate_off
defparam \Bus[15]~I .input_async_reset = "none";
defparam \Bus[15]~I .input_power_up = "low";
defparam \Bus[15]~I .input_register_mode = "none";
defparam \Bus[15]~I .input_sync_reset = "none";
defparam \Bus[15]~I .oe_async_reset = "none";
defparam \Bus[15]~I .oe_power_up = "low";
defparam \Bus[15]~I .oe_register_mode = "none";
defparam \Bus[15]~I .oe_sync_reset = "none";
defparam \Bus[15]~I .operation_mode = "output";
defparam \Bus[15]~I .output_async_reset = "none";
defparam \Bus[15]~I .output_power_up = "low";
defparam \Bus[15]~I .output_register_mode = "none";
defparam \Bus[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Done~I (
	.datain(\processador|Mux16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Done));
// synopsys translate_off
defparam \Done~I .input_async_reset = "none";
defparam \Done~I .input_power_up = "low";
defparam \Done~I .input_register_mode = "none";
defparam \Done~I .input_sync_reset = "none";
defparam \Done~I .oe_async_reset = "none";
defparam \Done~I .oe_power_up = "low";
defparam \Done~I .oe_register_mode = "none";
defparam \Done~I .oe_sync_reset = "none";
defparam \Done~I .operation_mode = "output";
defparam \Done~I .output_async_reset = "none";
defparam \Done~I .output_power_up = "low";
defparam \Done~I .output_register_mode = "none";
defparam \Done~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
