addi r1 r0 4
st r0 r1
st r1 r0
ld r0 r2
send r2
halt
