<stg><name>M2S_repeat<16, 16, ap_int<16>, ap_int<256> >24</name>


<trans_list>

<trans id="113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="7" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="10" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:4 %skip = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %skip3

]]></Node>
<StgValue><ssdm name="skip"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %batchD = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %mul_ln93_1_loc

]]></Node>
<StgValue><ssdm name="batchD"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:6 %OCIC = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %ret_V_cast_loc

]]></Node>
<StgValue><ssdm name="OCIC"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:8 %REP = select i1 %skip, i32 0, i32 %batchD

]]></Node>
<StgValue><ssdm name="REP"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="44" op_0_bw="32">
<![CDATA[
entry:9 %zext_ln32 = zext i32 %REP

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="44" op_0_bw="12">
<![CDATA[
entry:10 %zext_ln32_1 = zext i12 %OCIC

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:11 %mul_ln32 = mul i44 %zext_ln32, i44 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:11 %mul_ln32 = mul i44 %zext_ln32, i44 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="20" st_id="4" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:11 %mul_ln32 = mul i44 %zext_ln32, i44 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="21" st_id="5" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:11 %mul_ln32 = mul i44 %zext_ln32, i44 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %skip3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mul_ln93_1_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %ret_V_cast_loc, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %s_scale_1, void @empty_34, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="6" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
entry:11 %mul_ln32 = mul i44 %zext_ln32, i44 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="mul_ln32"/></StgValue>
</operation>

<operation id="28" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
entry:12 %br_ln35 = br void

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="29" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="44" op_0_bw="44" op_1_bw="0" op_2_bw="44" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i44 0, void %entry, i44 %add_ln35, void %._crit_edge.loopexit.i.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="30" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:1 %i = phi i12 0, void %entry, i12 %add_ln36, void %._crit_edge.loopexit.i.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="31" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
:2 %add_ln35 = add i44 %indvar_flatten, i44 1

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>

<operation id="32" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
:3 %icmp_ln35 = icmp_eq  i44 %indvar_flatten, i44 %mul_ln32

]]></Node>
<StgValue><ssdm name="icmp_ln35"/></StgValue>
</operation>

<operation id="33" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln35 = br i1 %icmp_ln35, void %._crit_edge.loopexit.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="34" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit.i.i:1 %icmp_ln36 = icmp_eq  i12 %i, i12 %OCIC

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="35" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge.loopexit.i.i:2 %select_ln35 = select i1 %icmp_ln36, i12 0, i12 %i

]]></Node>
<StgValue><ssdm name="select_ln35"/></StgValue>
</operation>

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="12">
<![CDATA[
._crit_edge.loopexit.i.i:5 %trunc_ln215 = trunc i12 %select_ln35

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="37" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
._crit_edge.loopexit.i.i:6 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %trunc_ln215, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="38" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:7 %zext_ln215 = zext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="39" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:8 %scale_buffer3_V_0_addr = getelementptr i16 %scale_buffer3_V_0, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:9 %scale_buffer3_V_0_load = load i7 %scale_buffer3_V_0_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_0_load"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:11 %scale_buffer3_V_1_addr = getelementptr i16 %scale_buffer3_V_1, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_1_addr"/></StgValue>
</operation>

<operation id="42" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:12 %scale_buffer3_V_1_load = load i7 %scale_buffer3_V_1_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_1_load"/></StgValue>
</operation>

<operation id="43" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:14 %scale_buffer3_V_2_addr = getelementptr i16 %scale_buffer3_V_2, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_2_addr"/></StgValue>
</operation>

<operation id="44" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:15 %scale_buffer3_V_2_load = load i7 %scale_buffer3_V_2_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_2_load"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:17 %scale_buffer3_V_3_addr = getelementptr i16 %scale_buffer3_V_3, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:18 %scale_buffer3_V_3_load = load i7 %scale_buffer3_V_3_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_3_load"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:20 %scale_buffer3_V_4_addr = getelementptr i16 %scale_buffer3_V_4, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_4_addr"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:21 %scale_buffer3_V_4_load = load i7 %scale_buffer3_V_4_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_4_load"/></StgValue>
</operation>

<operation id="49" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:23 %scale_buffer3_V_5_addr = getelementptr i16 %scale_buffer3_V_5, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_5_addr"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:24 %scale_buffer3_V_5_load = load i7 %scale_buffer3_V_5_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_5_load"/></StgValue>
</operation>

<operation id="51" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:26 %scale_buffer3_V_6_addr = getelementptr i16 %scale_buffer3_V_6, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_6_addr"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:27 %scale_buffer3_V_6_load = load i7 %scale_buffer3_V_6_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_6_load"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:29 %scale_buffer3_V_7_addr = getelementptr i16 %scale_buffer3_V_7, i64 0, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_7_addr"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:30 %scale_buffer3_V_7_load = load i7 %scale_buffer3_V_7_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_7_load"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:32 %or_ln215 = or i7 %shl_ln, i7 1

]]></Node>
<StgValue><ssdm name="or_ln215"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:33 %zext_ln215_1 = zext i7 %or_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:34 %scale_buffer3_V_0_addr_1 = getelementptr i16 %scale_buffer3_V_0, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_0_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:35 %scale_buffer3_V_0_load_1 = load i7 %scale_buffer3_V_0_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_0_load_1"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:37 %scale_buffer3_V_1_addr_1 = getelementptr i16 %scale_buffer3_V_1, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_1_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:38 %scale_buffer3_V_1_load_1 = load i7 %scale_buffer3_V_1_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_1_load_1"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:40 %scale_buffer3_V_2_addr_1 = getelementptr i16 %scale_buffer3_V_2, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_2_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:41 %scale_buffer3_V_2_load_1 = load i7 %scale_buffer3_V_2_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_2_load_1"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:43 %scale_buffer3_V_3_addr_1 = getelementptr i16 %scale_buffer3_V_3, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_3_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:44 %scale_buffer3_V_3_load_1 = load i7 %scale_buffer3_V_3_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_3_load_1"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:46 %scale_buffer3_V_4_addr_1 = getelementptr i16 %scale_buffer3_V_4, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_4_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:47 %scale_buffer3_V_4_load_1 = load i7 %scale_buffer3_V_4_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_4_load_1"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:49 %scale_buffer3_V_5_addr_1 = getelementptr i16 %scale_buffer3_V_5, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_5_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:50 %scale_buffer3_V_5_load_1 = load i7 %scale_buffer3_V_5_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_5_load_1"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:52 %scale_buffer3_V_6_addr_1 = getelementptr i16 %scale_buffer3_V_6, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_6_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:53 %scale_buffer3_V_6_load_1 = load i7 %scale_buffer3_V_6_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_6_load_1"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:55 %scale_buffer3_V_7_addr_1 = getelementptr i16 %scale_buffer3_V_7, i64 0, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_7_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:56 %scale_buffer3_V_7_load_1 = load i7 %scale_buffer3_V_7_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_7_load_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge.loopexit.i.i:60 %add_ln36 = add i12 %select_ln35, i12 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="74" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:9 %scale_buffer3_V_0_load = load i7 %scale_buffer3_V_0_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_0_load"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:12 %scale_buffer3_V_1_load = load i7 %scale_buffer3_V_1_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_1_load"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:15 %scale_buffer3_V_2_load = load i7 %scale_buffer3_V_2_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_2_load"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:18 %scale_buffer3_V_3_load = load i7 %scale_buffer3_V_3_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_3_load"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:21 %scale_buffer3_V_4_load = load i7 %scale_buffer3_V_4_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_4_load"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:24 %scale_buffer3_V_5_load = load i7 %scale_buffer3_V_5_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_5_load"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:27 %scale_buffer3_V_6_load = load i7 %scale_buffer3_V_6_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_6_load"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:30 %scale_buffer3_V_7_load = load i7 %scale_buffer3_V_7_addr

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_7_load"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:35 %scale_buffer3_V_0_load_1 = load i7 %scale_buffer3_V_0_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_0_load_1"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:38 %scale_buffer3_V_1_load_1 = load i7 %scale_buffer3_V_1_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_1_load_1"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:41 %scale_buffer3_V_2_load_1 = load i7 %scale_buffer3_V_2_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_2_load_1"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:44 %scale_buffer3_V_3_load_1 = load i7 %scale_buffer3_V_3_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_3_load_1"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:47 %scale_buffer3_V_4_load_1 = load i7 %scale_buffer3_V_4_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_4_load_1"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:50 %scale_buffer3_V_5_load_1 = load i7 %scale_buffer3_V_5_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_5_load_1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:53 %scale_buffer3_V_6_load_1 = load i7 %scale_buffer3_V_6_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_6_load_1"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge.loopexit.i.i:56 %scale_buffer3_V_7_load_1 = load i7 %scale_buffer3_V_7_addr_1

]]></Node>
<StgValue><ssdm name="scale_buffer3_V_7_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_35_1_VITIS_LOOP_36_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:3 %specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18

]]></Node>
<StgValue><ssdm name="specpipeline_ln38"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:4 %specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44

]]></Node>
<StgValue><ssdm name="specloopname_ln38"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:10 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_0_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:13 %tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_1_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:16 %tmp_68 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_2_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:19 %tmp_69 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_3_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:22 %tmp_70 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_4_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:25 %tmp_71 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_5_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:28 %tmp_72 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_6_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:31 %tmp_73 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_7_load, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:36 %tmp_74 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_0_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:39 %tmp_75 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_1_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:42 %tmp_76 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_2_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:45 %tmp_77 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_3_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:48 %tmp_78 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_4_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:51 %tmp_79 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_5_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:54 %tmp_80 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_6_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="64">
<![CDATA[
._crit_edge.loopexit.i.i:57 %tmp_81 = mux i16 @_ssdm_op_Mux.ap_auto.8i16.i64, i16 %scale_buffer3_V_7_load_1, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i16 0, i64 0

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
._crit_edge.loopexit.i.i:58 %p_Result_15_i_i = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %tmp_81, i16 %tmp_80, i16 %tmp_79, i16 %tmp_78, i16 %tmp_77, i16 %tmp_76, i16 %tmp_75, i16 %tmp_74, i16 %tmp_73, i16 %tmp_72, i16 %tmp_71, i16 %tmp_70, i16 %tmp_69, i16 %tmp_68, i16 %tmp_s, i16 %tmp

]]></Node>
<StgValue><ssdm name="p_Result_15_i_i"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge.loopexit.i.i:59 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %s_scale_1, i256 %p_Result_15_i_i

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.i.i:61 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
