

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Feb 21 03:47:10 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.273 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      226|      226| 1.130 us | 1.130 us |  222|  222| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                              |                                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min   |    max   | min | max |   Type   |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_58         |gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s        |      221|      221| 1.105 us | 1.105 us |  221|  221|   none   |
        |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88    |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s   |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none   |
        |call_ret_relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s_fu_97    |relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s        |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |grp_sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_fu_106  |sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        |grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s_fu_115   |dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s   |        1|        1| 5.000 ns | 5.000 ns |    1|    1|   none   |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 9 [2/2] (1.44ns)   --->   "%call_ret1 = call fastcc { i18, i18, i18, i18, i18 } @"gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i2160* %layer1_input_V)"   --->   Operation 9 'call' 'call_ret1' <Predicate = true> <Delay = 1.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "%call_ret1 = call fastcc { i18, i18, i18, i18, i18 } @"gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"(i2160* %layer1_input_V)"   --->   Operation 10 'call' 'call_ret1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 0"   --->   Operation 11 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 1"   --->   Operation 12 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 2"   --->   Operation 13 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 3"   --->   Operation 14 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret1, 4"   --->   Operation 15 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_2 : Operation 16 [2/2] (3.79ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>"(i18 %layer2_out_0_V, i18 %layer2_out_1_V, i18 %layer2_out_2_V, i18 %layer2_out_3_V, i18 %layer2_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 16 'call' 'call_ret2' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.79>
ST_3 : Operation 17 [1/2] (3.79ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18, i18 } @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>"(i18 %layer2_out_0_V, i18 %layer2_out_1_V, i18 %layer2_out_2_V, i18 %layer2_out_3_V, i18 %layer2_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 17 'call' 'call_ret2' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%layer3_out_0_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 0" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 18 'extractvalue' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%layer3_out_1_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 1" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 19 'extractvalue' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%layer3_out_2_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 2" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 20 'extractvalue' 'layer3_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%layer3_out_3_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 3" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 21 'extractvalue' 'layer3_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%layer3_out_4_V = extractvalue { i18, i18, i18, i18, i18 } %call_ret2, 4" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:45]   --->   Operation 22 'extractvalue' 'layer3_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 4 <SV = 3> <Delay = 0.96>
ST_4 : Operation 23 [1/1] (0.96ns)   --->   "%call_ret = call fastcc { i17, i17, i17, i17, i17 } @"relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V)" [firmware/myproject.cpp:49]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 0.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 0" [firmware/myproject.cpp:49]   --->   Operation 24 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 1" [firmware/myproject.cpp:49]   --->   Operation 25 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 2" [firmware/myproject.cpp:49]   --->   Operation 26 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 3" [firmware/myproject.cpp:49]   --->   Operation 27 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%layer4_out_4_V = extractvalue { i17, i17, i17, i17, i17 } %call_ret, 4" [firmware/myproject.cpp:49]   --->   Operation 28 'extractvalue' 'layer4_out_4_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 5 <SV = 4> <Delay = 3.79>
ST_5 : Operation 29 [2/2] (3.79ns)   --->   "%layer5_out_0_V = call fastcc i18 @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>"(i17 %layer4_out_0_V, i17 %layer4_out_1_V, i17 %layer4_out_2_V, i17 %layer4_out_3_V, i17 %layer4_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53]   --->   Operation 29 'call' 'layer5_out_0_V' <Predicate = true> <Delay = 3.79> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 6 <SV = 5> <Delay = 3.79>
ST_6 : Operation 30 [1/2] (3.79ns)   --->   "%layer5_out_0_V = call fastcc i18 @"dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>"(i17 %layer4_out_0_V, i17 %layer4_out_1_V, i17 %layer4_out_2_V, i17 %layer4_out_3_V, i17 %layer4_out_4_V)" [firmware/nnet_utils/nnet_dense.h:43->firmware/myproject.cpp:53]   --->   Operation 30 'call' 'layer5_out_0_V' <Predicate = true> <Delay = 3.79> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 18> <Depth = 2> <FIFO>

State 7 <SV = 6> <Delay = 4.14>
ST_7 : Operation 31 [2/2] (4.14ns)   --->   "call fastcc void @"sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>"(i18 %layer5_out_0_V, i18* %layer6_out_0_V)" [firmware/myproject.cpp:55]   --->   Operation 31 'call' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str9) nounwind" [firmware/myproject.cpp:15]   --->   Operation 32 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %layer6_out_0_V), !map !157"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2160* %layer1_input_V), !map !163"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i2160* %layer1_input_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %layer6_out_0_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/myproject.cpp:14]   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/2] (1.15ns)   --->   "call fastcc void @"sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>"(i18 %layer5_out_0_V, i18* %layer6_out_0_V)" [firmware/myproject.cpp:55]   --->   Operation 38 'call' <Predicate = true> <Delay = 1.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:57]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer1_input_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ layer6_out_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ h_state_V_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sigmoid_table4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1111111111]; IO mode=ap_memory:ce=0
Port [ tanh_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111]; IO mode=ap_memory:ce=0
Port [ h_state_V114_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ h_state_V114_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sigmoid_table1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ret1                 (call                ) [ 000000000]
layer2_out_0_V            (extractvalue        ) [ 000100000]
layer2_out_1_V            (extractvalue        ) [ 000100000]
layer2_out_2_V            (extractvalue        ) [ 000100000]
layer2_out_3_V            (extractvalue        ) [ 000100000]
layer2_out_4_V            (extractvalue        ) [ 000100000]
call_ret2                 (call                ) [ 000000000]
layer3_out_0_V            (extractvalue        ) [ 000010000]
layer3_out_1_V            (extractvalue        ) [ 000010000]
layer3_out_2_V            (extractvalue        ) [ 000010000]
layer3_out_3_V            (extractvalue        ) [ 000010000]
layer3_out_4_V            (extractvalue        ) [ 000010000]
call_ret                  (call                ) [ 000000000]
layer4_out_0_V            (extractvalue        ) [ 000001100]
layer4_out_1_V            (extractvalue        ) [ 000001100]
layer4_out_2_V            (extractvalue        ) [ 000001100]
layer4_out_3_V            (extractvalue        ) [ 000001100]
layer4_out_4_V            (extractvalue        ) [ 000001100]
layer5_out_0_V            (call                ) [ 000000010]
specdataflowpipeline_ln15 (specdataflowpipeline) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
specbitsmap_ln0           (specbitsmap         ) [ 000000000]
spectopmodule_ln0         (spectopmodule       ) [ 000000000]
specinterface_ln0         (specinterface       ) [ 000000000]
specinterface_ln14        (specinterface       ) [ 000000000]
call_ln55                 (call                ) [ 000000000]
ret_ln57                  (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer1_input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer1_input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer6_out_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="h_state_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h_state_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="h_state_V_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="h_state_V_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="h_state_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sigmoid_table4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table4"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="tanh_table2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tanh_table2"/><MemPortTyVec>1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="h_state_V114_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="h_state_V114_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="h_state_V114_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="h_state_V114_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="h_state_V114_4">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h_state_V114_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="sigmoid_table1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gru_stack<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config2>"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config3>"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, relu_config4>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_resource<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, config5>"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid<ap_fixed<18, 8, 5, 3, 0>, ap_fixed<18, 8, 5, 3, 0>, sigmoid_config6>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="grp_gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="90" slack="0"/>
<pin id="60" dir="0" index="1" bw="2160" slack="0"/>
<pin id="61" dir="0" index="2" bw="18" slack="0"/>
<pin id="62" dir="0" index="3" bw="18" slack="0"/>
<pin id="63" dir="0" index="4" bw="18" slack="0"/>
<pin id="64" dir="0" index="5" bw="18" slack="0"/>
<pin id="65" dir="0" index="6" bw="18" slack="0"/>
<pin id="66" dir="0" index="7" bw="10" slack="0"/>
<pin id="67" dir="0" index="8" bw="11" slack="0"/>
<pin id="68" dir="0" index="9" bw="18" slack="0"/>
<pin id="69" dir="0" index="10" bw="18" slack="0"/>
<pin id="70" dir="0" index="11" bw="18" slack="0"/>
<pin id="71" dir="0" index="12" bw="18" slack="0"/>
<pin id="72" dir="0" index="13" bw="18" slack="0"/>
<pin id="73" dir="1" index="14" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="90" slack="0"/>
<pin id="90" dir="0" index="1" bw="18" slack="0"/>
<pin id="91" dir="0" index="2" bw="18" slack="0"/>
<pin id="92" dir="0" index="3" bw="18" slack="0"/>
<pin id="93" dir="0" index="4" bw="18" slack="0"/>
<pin id="94" dir="0" index="5" bw="18" slack="0"/>
<pin id="95" dir="1" index="6" bw="90" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="call_ret_relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="85" slack="0"/>
<pin id="99" dir="0" index="1" bw="18" slack="1"/>
<pin id="100" dir="0" index="2" bw="18" slack="1"/>
<pin id="101" dir="0" index="3" bw="18" slack="1"/>
<pin id="102" dir="0" index="4" bw="18" slack="1"/>
<pin id="103" dir="0" index="5" bw="18" slack="1"/>
<pin id="104" dir="1" index="6" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="18" slack="1"/>
<pin id="109" dir="0" index="2" bw="18" slack="0"/>
<pin id="110" dir="0" index="3" bw="10" slack="0"/>
<pin id="111" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="18" slack="0"/>
<pin id="117" dir="0" index="1" bw="17" slack="1"/>
<pin id="118" dir="0" index="2" bw="17" slack="1"/>
<pin id="119" dir="0" index="3" bw="17" slack="1"/>
<pin id="120" dir="0" index="4" bw="17" slack="1"/>
<pin id="121" dir="0" index="5" bw="17" slack="1"/>
<pin id="122" dir="1" index="6" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="layer5_out_0_V/5 "/>
</bind>
</comp>

<comp id="124" class="1004" name="layer2_out_0_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="90" slack="0"/>
<pin id="126" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_0_V/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="layer2_out_1_V_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="90" slack="0"/>
<pin id="131" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_1_V/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="layer2_out_2_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="90" slack="0"/>
<pin id="136" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_2_V/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="layer2_out_3_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="90" slack="0"/>
<pin id="141" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_3_V/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="layer2_out_4_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="90" slack="0"/>
<pin id="146" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer2_out_4_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="layer3_out_0_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="90" slack="0"/>
<pin id="151" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_0_V/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="layer3_out_1_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="90" slack="0"/>
<pin id="155" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_1_V/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="layer3_out_2_V_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="90" slack="0"/>
<pin id="159" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_2_V/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="layer3_out_3_V_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="90" slack="0"/>
<pin id="163" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_3_V/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="layer3_out_4_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="90" slack="0"/>
<pin id="167" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer3_out_4_V/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="layer4_out_0_V_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="85" slack="0"/>
<pin id="171" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_0_V/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="layer4_out_1_V_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="85" slack="0"/>
<pin id="175" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_1_V/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="layer4_out_2_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="85" slack="0"/>
<pin id="179" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_2_V/4 "/>
</bind>
</comp>

<comp id="181" class="1004" name="layer4_out_3_V_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="85" slack="0"/>
<pin id="183" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_3_V/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="layer4_out_4_V_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="85" slack="0"/>
<pin id="187" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer4_out_4_V/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="layer2_out_0_V_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="18" slack="1"/>
<pin id="191" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_0_V "/>
</bind>
</comp>

<comp id="194" class="1005" name="layer2_out_1_V_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="18" slack="1"/>
<pin id="196" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_1_V "/>
</bind>
</comp>

<comp id="199" class="1005" name="layer2_out_2_V_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="18" slack="1"/>
<pin id="201" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_2_V "/>
</bind>
</comp>

<comp id="204" class="1005" name="layer2_out_3_V_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="18" slack="1"/>
<pin id="206" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_3_V "/>
</bind>
</comp>

<comp id="209" class="1005" name="layer2_out_4_V_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="18" slack="1"/>
<pin id="211" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer2_out_4_V "/>
</bind>
</comp>

<comp id="214" class="1005" name="layer3_out_0_V_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="18" slack="1"/>
<pin id="216" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_0_V "/>
</bind>
</comp>

<comp id="219" class="1005" name="layer3_out_1_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="18" slack="1"/>
<pin id="221" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_1_V "/>
</bind>
</comp>

<comp id="224" class="1005" name="layer3_out_2_V_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="18" slack="1"/>
<pin id="226" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_2_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="layer3_out_3_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="1"/>
<pin id="231" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_3_V "/>
</bind>
</comp>

<comp id="234" class="1005" name="layer3_out_4_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="18" slack="1"/>
<pin id="236" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer3_out_4_V "/>
</bind>
</comp>

<comp id="239" class="1005" name="layer4_out_0_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="17" slack="1"/>
<pin id="241" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_0_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="layer4_out_1_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="1"/>
<pin id="246" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_1_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="layer4_out_2_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="17" slack="1"/>
<pin id="251" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_2_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="layer4_out_3_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="17" slack="1"/>
<pin id="256" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_3_V "/>
</bind>
</comp>

<comp id="259" class="1005" name="layer4_out_4_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="17" slack="1"/>
<pin id="261" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="layer4_out_4_V "/>
</bind>
</comp>

<comp id="264" class="1005" name="layer5_out_0_V_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="18" slack="1"/>
<pin id="266" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer5_out_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="30" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="80"><net_src comp="12" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="82"><net_src comp="16" pin="0"/><net_sink comp="58" pin=8"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="58" pin=9"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="58" pin=10"/></net>

<net id="85"><net_src comp="22" pin="0"/><net_sink comp="58" pin=11"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="58" pin=12"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="58" pin=13"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="105"><net_src comp="34" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="58" pin="14"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="132"><net_src comp="58" pin="14"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="137"><net_src comp="58" pin="14"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="142"><net_src comp="58" pin="14"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="147"><net_src comp="58" pin="14"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="152"><net_src comp="88" pin="6"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="88" pin="6"/><net_sink comp="153" pin=0"/></net>

<net id="160"><net_src comp="88" pin="6"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="88" pin="6"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="88" pin="6"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="97" pin="6"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="97" pin="6"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="97" pin="6"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="97" pin="6"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="97" pin="6"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="124" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="197"><net_src comp="129" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="202"><net_src comp="134" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="88" pin=3"/></net>

<net id="207"><net_src comp="139" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="88" pin=4"/></net>

<net id="212"><net_src comp="144" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="88" pin=5"/></net>

<net id="217"><net_src comp="149" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="222"><net_src comp="153" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="227"><net_src comp="157" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="97" pin=3"/></net>

<net id="232"><net_src comp="161" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="97" pin=4"/></net>

<net id="237"><net_src comp="165" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="97" pin=5"/></net>

<net id="242"><net_src comp="169" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="247"><net_src comp="173" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="252"><net_src comp="177" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="115" pin=3"/></net>

<net id="257"><net_src comp="181" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="115" pin=4"/></net>

<net id="262"><net_src comp="185" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="115" pin=5"/></net>

<net id="267"><net_src comp="115" pin="6"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="106" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer6_out_0_V | {8 }
	Port: h_state_V_0 | {1 2 }
	Port: h_state_V_1 | {1 2 }
	Port: h_state_V_2 | {1 2 }
	Port: h_state_V_3 | {1 2 }
	Port: h_state_V_4 | {1 2 }
	Port: h_state_V114_0 | {1 2 }
	Port: h_state_V114_1 | {1 2 }
	Port: h_state_V114_2 | {1 2 }
	Port: h_state_V114_3 | {1 2 }
	Port: h_state_V114_4 | {1 2 }
 - Input state : 
	Port: myproject : layer1_input_V | {1 2 }
	Port: myproject : h_state_V_0 | {1 2 }
	Port: myproject : h_state_V_1 | {1 2 }
	Port: myproject : h_state_V_2 | {1 2 }
	Port: myproject : h_state_V_3 | {1 2 }
	Port: myproject : h_state_V_4 | {1 2 }
	Port: myproject : sigmoid_table4 | {1 2 }
	Port: myproject : tanh_table2 | {1 2 }
	Port: myproject : h_state_V114_0 | {1 2 }
	Port: myproject : h_state_V114_1 | {1 2 }
	Port: myproject : h_state_V114_2 | {1 2 }
	Port: myproject : h_state_V114_3 | {1 2 }
	Port: myproject : h_state_V114_4 | {1 2 }
	Port: myproject : sigmoid_table1 | {7 8 }
  - Chain level:
	State 1
	State 2
		layer2_out_0_V : 1
		layer2_out_1_V : 1
		layer2_out_2_V : 1
		layer2_out_3_V : 1
		layer2_out_4_V : 1
		call_ret2 : 2
	State 3
		layer3_out_0_V : 1
		layer3_out_1_V : 1
		layer3_out_2_V : 1
		layer3_out_3_V : 1
		layer3_out_4_V : 1
	State 4
		layer4_out_0_V : 1
		layer4_out_1_V : 1
		layer4_out_2_V : 1
		layer4_out_3_V : 1
		layer4_out_4_V : 1
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |     grp_gru_stack_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s_fu_58    |   150   | 19.3102 |   2497  |  19398  |
|          |  grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88  |    24   |    0    |   152   |   475   |
|   call   |  call_ret_relu_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_relu_config4_s_fu_97  |    0    |    0    |    0    |   185   |
|          | grp_sigmoid_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_sigmoid_config6_s_fu_106 |    0    |  0.603  |    10   |   148   |
|          |  grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config5_s_fu_115 |    5    |    0    |    18   |    90   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                             layer2_out_0_V_fu_124                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_1_V_fu_129                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_2_V_fu_134                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_3_V_fu_139                            |    0    |    0    |    0    |    0    |
|          |                             layer2_out_4_V_fu_144                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_0_V_fu_149                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_1_V_fu_153                            |    0    |    0    |    0    |    0    |
|extractvalue|                             layer3_out_2_V_fu_157                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_3_V_fu_161                            |    0    |    0    |    0    |    0    |
|          |                             layer3_out_4_V_fu_165                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_0_V_fu_169                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_1_V_fu_173                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_2_V_fu_177                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_3_V_fu_181                            |    0    |    0    |    0    |    0    |
|          |                             layer4_out_4_V_fu_185                            |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                              |   179   | 19.9133 |   2677  |  20296  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|sigmoid_table1|    1   |    0   |    0   |
|sigmoid_table4|    5   |    0   |    0   |
|  tanh_table2 |    3   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    9   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|layer2_out_0_V_reg_189|   18   |
|layer2_out_1_V_reg_194|   18   |
|layer2_out_2_V_reg_199|   18   |
|layer2_out_3_V_reg_204|   18   |
|layer2_out_4_V_reg_209|   18   |
|layer3_out_0_V_reg_214|   18   |
|layer3_out_1_V_reg_219|   18   |
|layer3_out_2_V_reg_224|   18   |
|layer3_out_3_V_reg_229|   18   |
|layer3_out_4_V_reg_234|   18   |
|layer4_out_0_V_reg_239|   17   |
|layer4_out_1_V_reg_244|   17   |
|layer4_out_2_V_reg_249|   17   |
|layer4_out_3_V_reg_254|   17   |
|layer4_out_4_V_reg_259|   17   |
|layer5_out_0_V_reg_264|   18   |
+----------------------+--------+
|         Total        |   283  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Comp                                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88 |  p1  |   2  |  18  |   36   ||    9    |
| grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88 |  p2  |   2  |  18  |   36   ||    9    |
| grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88 |  p3  |   2  |  18  |   36   ||    9    |
| grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88 |  p4  |   2  |  18  |   36   ||    9    |
| grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config3_s_fu_88 |  p5  |   2  |  18  |   36   ||    9    |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                    Total                                   |      |      |      |   180  ||  3.015  ||    45   |
|----------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   179  |   19   |  2677  |  20296 |
|   Memory  |    9   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   45   |
|  Register |    -   |    -   |    -   |   283  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    9   |   179  |   22   |  2960  |  20341 |
+-----------+--------+--------+--------+--------+--------+
