

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_update_1'
================================================================
* Date:           Sat Jun 24 07:23:11 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  10.629 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.800 us|  0.800 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_1  |        6|        6|         2|          1|          1|     6|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    153|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      21|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      21|    189|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln250_fu_102_p2  |         +|   0|  0|  11|           3|           1|
    |add_ln252_fu_128_p2  |         +|   0|  0|  20|          15|          15|
    |add_ln859_fu_117_p2  |         +|   0|  0|  20|          15|          15|
    |yy_loc_V_d0          |         +|   0|  0|  92|          85|          85|
    |icmp_ln250_fu_96_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 153|         122|         121|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_2     |   9|          2|    3|          6|
    |n_fu_34                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln252_reg_165        |  15|   0|   15|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |n_fu_34                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  21|   0|   21|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update_1|  return value|
|sub_ln85932        |   in|   15|     ap_none|                       sub_ln85932|        scalar|
|yy_loc_V_address0  |  out|   15|   ap_memory|                          yy_loc_V|         array|
|yy_loc_V_ce0       |  out|    1|   ap_memory|                          yy_loc_V|         array|
|yy_loc_V_we0       |  out|    1|   ap_memory|                          yy_loc_V|         array|
|yy_loc_V_d0        |  out|   85|   ap_memory|                          yy_loc_V|         array|
|yy_loc_V_address1  |  out|   15|   ap_memory|                          yy_loc_V|         array|
|yy_loc_V_ce1       |  out|    1|   ap_memory|                          yy_loc_V|         array|
|yy_loc_V_q1        |   in|   85|   ap_memory|                          yy_loc_V|         array|
|sub_ln252          |   in|   15|     ap_none|                         sub_ln252|        scalar|
|c_V_address0       |  out|    3|   ap_memory|                               c_V|         array|
|c_V_ce0            |  out|    1|   ap_memory|                               c_V|         array|
|c_V_q0             |   in|   85|   ap_memory|                               c_V|         array|
+-------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln252_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %sub_ln252"   --->   Operation 6 'read' 'sub_ln252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sub_ln85932_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %sub_ln85932"   --->   Operation 7 'read' 'sub_ln85932_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %n"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body322"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_2 = load i3 %n" [src/runge_kutta_45.cpp:250]   --->   Operation 10 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln250 = icmp_eq  i3 %n_2, i3 6" [src/runge_kutta_45.cpp:250]   --->   Operation 11 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln250 = add i3 %n_2, i3 1" [src/runge_kutta_45.cpp:250]   --->   Operation 13 'add' 'add_ln250' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250, void %for.body322.split, void %for.end337.exitStub" [src/runge_kutta_45.cpp:250]   --->   Operation 14 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i3 %n_2" [src/runge_kutta_45.cpp:250]   --->   Operation 15 'zext' 'zext_ln250' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i3 %n_2"   --->   Operation 16 'zext' 'zext_ln859' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.94ns)   --->   "%add_ln859 = add i15 %sub_ln85932_read, i15 %zext_ln859"   --->   Operation 17 'add' 'add_ln859' <Predicate = (!icmp_ln250)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i15 %add_ln859"   --->   Operation 18 'zext' 'zext_ln859_2' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %zext_ln859_2"   --->   Operation 19 'getelementptr' 'yy_loc_V_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%add_ln252 = add i15 %sub_ln252_read, i15 %zext_ln859" [src/runge_kutta_45.cpp:252]   --->   Operation 20 'add' 'add_ln252' <Predicate = (!icmp_ln250)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%yy_loc_V_load = load i15 %yy_loc_V_addr"   --->   Operation 21 'load' 'yy_loc_V_load' <Predicate = (!icmp_ln250)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 %zext_ln250"   --->   Operation 22 'getelementptr' 'c_V_addr' <Predicate = (!icmp_ln250)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.31ns)   --->   "%c_V_load = load i3 %c_V_addr"   --->   Operation 23 'load' 'c_V_load' <Predicate = (!icmp_ln250)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln250 = store i3 %add_ln250, i3 %n" [src/runge_kutta_45.cpp:250]   --->   Operation 24 'store' 'store_ln250' <Predicate = (!icmp_ln250)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln250)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i15 %add_ln252" [src/runge_kutta_45.cpp:252]   --->   Operation 25 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%yy_loc_V_addr_2 = getelementptr i85 %yy_loc_V, i64 0, i64 %zext_ln252" [src/runge_kutta_45.cpp:252]   --->   Operation 26 'getelementptr' 'yy_loc_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln251 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [src/runge_kutta_45.cpp:251]   --->   Operation 27 'specpipeline' 'specpipeline_ln251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/runge_kutta_45.cpp:250]   --->   Operation 28 'specloopname' 'specloopname_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%yy_loc_V_load = load i15 %yy_loc_V_addr"   --->   Operation 29 'load' 'yy_loc_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 30 [1/2] (2.31ns)   --->   "%c_V_load = load i3 %c_V_addr"   --->   Operation 30 'load' 'c_V_load' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_2 : Operation 31 [1/1] (4.12ns)   --->   "%add_ln859_1 = add i85 %c_V_load, i85 %yy_loc_V_load"   --->   Operation 31 'add' 'add_ln859_1' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln252 = store i85 %add_ln859_1, i15 %yy_loc_V_addr_2" [src/runge_kutta_45.cpp:252]   --->   Operation 32 'store' 'store_ln252' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln250 = br void %for.body322" [src/runge_kutta_45.cpp:250]   --->   Operation 33 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln85932]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ yy_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sub_ln252]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 010]
sub_ln252_read        (read             ) [ 000]
sub_ln85932_read      (read             ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
n_2                   (load             ) [ 000]
icmp_ln250            (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln250             (add              ) [ 000]
br_ln250              (br               ) [ 000]
zext_ln250            (zext             ) [ 000]
zext_ln859            (zext             ) [ 000]
add_ln859             (add              ) [ 000]
zext_ln859_2          (zext             ) [ 000]
yy_loc_V_addr         (getelementptr    ) [ 011]
add_ln252             (add              ) [ 011]
c_V_addr              (getelementptr    ) [ 011]
store_ln250           (store            ) [ 000]
zext_ln252            (zext             ) [ 000]
yy_loc_V_addr_2       (getelementptr    ) [ 000]
specpipeline_ln251    (specpipeline     ) [ 000]
specloopname_ln250    (specloopname     ) [ 000]
yy_loc_V_load         (load             ) [ 000]
c_V_load              (load             ) [ 000]
add_ln859_1           (add              ) [ 000]
store_ln252           (store            ) [ 000]
br_ln250              (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln85932">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln85932"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="yy_loc_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_loc_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln252">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln252"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="n_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="sub_ln252_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="15" slack="0"/>
<pin id="40" dir="0" index="1" bw="15" slack="0"/>
<pin id="41" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln252_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="sub_ln85932_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="15" slack="0"/>
<pin id="46" dir="0" index="1" bw="15" slack="0"/>
<pin id="47" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln85932_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="yy_loc_V_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="85" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="15" slack="0"/>
<pin id="54" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="15" slack="0"/>
<pin id="59" dir="0" index="1" bw="85" slack="0"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="62" dir="0" index="4" bw="15" slack="2147483647"/>
<pin id="63" dir="0" index="5" bw="85" slack="2147483647"/>
<pin id="64" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="85" slack="2147483647"/>
<pin id="65" dir="1" index="7" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="yy_loc_V_load/1 store_ln252/2 "/>
</bind>
</comp>

<comp id="67" class="1004" name="c_V_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="85" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="3" slack="0"/>
<pin id="71" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_V_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="3" slack="0"/>
<pin id="76" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_V_load/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="yy_loc_V_addr_2_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="85" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="15" slack="0"/>
<pin id="84" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_loc_V_addr_2/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="3" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="n_2_load_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="icmp_ln250_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="3" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln250/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add_ln250_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln250_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="0"/>
<pin id="110" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln859_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="0"/>
<pin id="115" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln859_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="15" slack="0"/>
<pin id="119" dir="0" index="1" bw="3" slack="0"/>
<pin id="120" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln859_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="15" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln859_2/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln252_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="15" slack="0"/>
<pin id="130" dir="0" index="1" bw="3" slack="0"/>
<pin id="131" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln252/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln250_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="0"/>
<pin id="136" dir="0" index="1" bw="3" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln250/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln252_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="15" slack="1"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln252/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="add_ln859_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="85" slack="0"/>
<pin id="145" dir="0" index="1" bw="85" slack="0"/>
<pin id="146" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln859_1/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="n_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="3" slack="0"/>
<pin id="152" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="160" class="1005" name="yy_loc_V_addr_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="15" slack="1"/>
<pin id="162" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="yy_loc_V_addr "/>
</bind>
</comp>

<comp id="165" class="1005" name="add_ln252_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="15" slack="1"/>
<pin id="167" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln252 "/>
</bind>
</comp>

<comp id="170" class="1005" name="c_V_addr_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="8" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="22" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="66"><net_src comp="50" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="100"><net_src comp="93" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="93" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="111"><net_src comp="93" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="116"><net_src comp="93" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="44" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="113" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="126"><net_src comp="117" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="127"><net_src comp="123" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="132"><net_src comp="38" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="113" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="102" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="139" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="147"><net_src comp="74" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="57" pin="7"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="2"/><net_sink comp="57" pin=1"/></net>

<net id="153"><net_src comp="34" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="163"><net_src comp="50" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="168"><net_src comp="128" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="173"><net_src comp="67" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: yy_loc_V | {2 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_update_1 : sub_ln85932 | {1 }
	Port: runge_kutta_45_Pipeline_update_1 : yy_loc_V | {1 2 }
	Port: runge_kutta_45_Pipeline_update_1 : sub_ln252 | {1 }
	Port: runge_kutta_45_Pipeline_update_1 : c_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		n_2 : 1
		icmp_ln250 : 2
		add_ln250 : 2
		br_ln250 : 3
		zext_ln250 : 2
		zext_ln859 : 2
		add_ln859 : 3
		zext_ln859_2 : 4
		yy_loc_V_addr : 5
		add_ln252 : 3
		yy_loc_V_load : 6
		c_V_addr : 3
		c_V_load : 4
		store_ln250 : 3
	State 2
		yy_loc_V_addr_2 : 1
		add_ln859_1 : 1
		store_ln252 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |       add_ln250_fu_102      |    0    |    11   |
|    add   |       add_ln859_fu_117      |    0    |    20   |
|          |       add_ln252_fu_128      |    0    |    20   |
|          |      add_ln859_1_fu_143     |    0    |    92   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln250_fu_96      |    0    |    8    |
|----------|-----------------------------|---------|---------|
|   read   |  sub_ln252_read_read_fu_38  |    0    |    0    |
|          | sub_ln85932_read_read_fu_44 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      zext_ln250_fu_108      |    0    |    0    |
|   zext   |      zext_ln859_fu_113      |    0    |    0    |
|          |     zext_ln859_2_fu_123     |    0    |    0    |
|          |      zext_ln252_fu_139      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   151   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln252_reg_165  |   15   |
|   c_V_addr_reg_170  |    3   |
|      n_reg_150      |    3   |
|yy_loc_V_addr_reg_160|   15   |
+---------------------+--------+
|        Total        |   36   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_74 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   151  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   36   |   169  |
+-----------+--------+--------+--------+
