
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//isosize_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010d0 <.init>:
  4010d0:	stp	x29, x30, [sp, #-16]!
  4010d4:	mov	x29, sp
  4010d8:	bl	4019c4 <ferror@plt+0x5c4>
  4010dc:	ldp	x29, x30, [sp], #16
  4010e0:	ret

Disassembly of section .plt:

00000000004010f0 <memcpy@plt-0x20>:
  4010f0:	stp	x16, x30, [sp, #-16]!
  4010f4:	adrp	x16, 414000 <ferror@plt+0x12c00>
  4010f8:	ldr	x17, [x16, #4088]
  4010fc:	add	x16, x16, #0xff8
  401100:	br	x17
  401104:	nop
  401108:	nop
  40110c:	nop

0000000000401110 <memcpy@plt>:
  401110:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401114:	ldr	x17, [x16]
  401118:	add	x16, x16, #0x0
  40111c:	br	x17

0000000000401120 <_exit@plt>:
  401120:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401124:	ldr	x17, [x16, #8]
  401128:	add	x16, x16, #0x8
  40112c:	br	x17

0000000000401130 <strtoul@plt>:
  401130:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401134:	ldr	x17, [x16, #16]
  401138:	add	x16, x16, #0x10
  40113c:	br	x17

0000000000401140 <strlen@plt>:
  401140:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401144:	ldr	x17, [x16, #24]
  401148:	add	x16, x16, #0x18
  40114c:	br	x17

0000000000401150 <fputs@plt>:
  401150:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401154:	ldr	x17, [x16, #32]
  401158:	add	x16, x16, #0x20
  40115c:	br	x17

0000000000401160 <exit@plt>:
  401160:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401164:	ldr	x17, [x16, #40]
  401168:	add	x16, x16, #0x28
  40116c:	br	x17

0000000000401170 <dup@plt>:
  401170:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401174:	ldr	x17, [x16, #48]
  401178:	add	x16, x16, #0x30
  40117c:	br	x17

0000000000401180 <strtod@plt>:
  401180:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401184:	ldr	x17, [x16, #56]
  401188:	add	x16, x16, #0x38
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401194:	ldr	x17, [x16, #64]
  401198:	add	x16, x16, #0x40
  40119c:	br	x17

00000000004011a0 <fputc@plt>:
  4011a0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011a4:	ldr	x17, [x16, #72]
  4011a8:	add	x16, x16, #0x48
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011b4:	ldr	x17, [x16, #80]
  4011b8:	add	x16, x16, #0x50
  4011bc:	br	x17

00000000004011c0 <localeconv@plt>:
  4011c0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011c4:	ldr	x17, [x16, #88]
  4011c8:	add	x16, x16, #0x58
  4011cc:	br	x17

00000000004011d0 <fileno@plt>:
  4011d0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011d4:	ldr	x17, [x16, #96]
  4011d8:	add	x16, x16, #0x60
  4011dc:	br	x17

00000000004011e0 <malloc@plt>:
  4011e0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011e4:	ldr	x17, [x16, #104]
  4011e8:	add	x16, x16, #0x68
  4011ec:	br	x17

00000000004011f0 <open@plt>:
  4011f0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4011f4:	ldr	x17, [x16, #112]
  4011f8:	add	x16, x16, #0x70
  4011fc:	br	x17

0000000000401200 <__strtol_internal@plt>:
  401200:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401204:	ldr	x17, [x16, #120]
  401208:	add	x16, x16, #0x78
  40120c:	br	x17

0000000000401210 <strncmp@plt>:
  401210:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401214:	ldr	x17, [x16, #128]
  401218:	add	x16, x16, #0x80
  40121c:	br	x17

0000000000401220 <bindtextdomain@plt>:
  401220:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401224:	ldr	x17, [x16, #136]
  401228:	add	x16, x16, #0x88
  40122c:	br	x17

0000000000401230 <__libc_start_main@plt>:
  401230:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401234:	ldr	x17, [x16, #144]
  401238:	add	x16, x16, #0x90
  40123c:	br	x17

0000000000401240 <fgetc@plt>:
  401240:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401244:	ldr	x17, [x16, #152]
  401248:	add	x16, x16, #0x98
  40124c:	br	x17

0000000000401250 <__strtoul_internal@plt>:
  401250:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401254:	ldr	x17, [x16, #160]
  401258:	add	x16, x16, #0xa0
  40125c:	br	x17

0000000000401260 <strdup@plt>:
  401260:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401264:	ldr	x17, [x16, #168]
  401268:	add	x16, x16, #0xa8
  40126c:	br	x17

0000000000401270 <close@plt>:
  401270:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401274:	ldr	x17, [x16, #176]
  401278:	add	x16, x16, #0xb0
  40127c:	br	x17

0000000000401280 <__gmon_start__@plt>:
  401280:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401284:	ldr	x17, [x16, #184]
  401288:	add	x16, x16, #0xb8
  40128c:	br	x17

0000000000401290 <abort@plt>:
  401290:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401294:	ldr	x17, [x16, #192]
  401298:	add	x16, x16, #0xc0
  40129c:	br	x17

00000000004012a0 <textdomain@plt>:
  4012a0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012a4:	ldr	x17, [x16, #200]
  4012a8:	add	x16, x16, #0xc8
  4012ac:	br	x17

00000000004012b0 <getopt_long@plt>:
  4012b0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012b4:	ldr	x17, [x16, #208]
  4012b8:	add	x16, x16, #0xd0
  4012bc:	br	x17

00000000004012c0 <strcmp@plt>:
  4012c0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012c4:	ldr	x17, [x16, #216]
  4012c8:	add	x16, x16, #0xd8
  4012cc:	br	x17

00000000004012d0 <warn@plt>:
  4012d0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012d4:	ldr	x17, [x16, #224]
  4012d8:	add	x16, x16, #0xe0
  4012dc:	br	x17

00000000004012e0 <__ctype_b_loc@plt>:
  4012e0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012e4:	ldr	x17, [x16, #232]
  4012e8:	add	x16, x16, #0xe8
  4012ec:	br	x17

00000000004012f0 <strtol@plt>:
  4012f0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4012f4:	ldr	x17, [x16, #240]
  4012f8:	add	x16, x16, #0xf0
  4012fc:	br	x17

0000000000401300 <free@plt>:
  401300:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401304:	ldr	x17, [x16, #248]
  401308:	add	x16, x16, #0xf8
  40130c:	br	x17

0000000000401310 <vasprintf@plt>:
  401310:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401314:	ldr	x17, [x16, #256]
  401318:	add	x16, x16, #0x100
  40131c:	br	x17

0000000000401320 <strndup@plt>:
  401320:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401324:	ldr	x17, [x16, #264]
  401328:	add	x16, x16, #0x108
  40132c:	br	x17

0000000000401330 <strspn@plt>:
  401330:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401334:	ldr	x17, [x16, #272]
  401338:	add	x16, x16, #0x110
  40133c:	br	x17

0000000000401340 <strchr@plt>:
  401340:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401344:	ldr	x17, [x16, #280]
  401348:	add	x16, x16, #0x118
  40134c:	br	x17

0000000000401350 <pread@plt>:
  401350:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401354:	ldr	x17, [x16, #288]
  401358:	add	x16, x16, #0x120
  40135c:	br	x17

0000000000401360 <fflush@plt>:
  401360:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401364:	ldr	x17, [x16, #296]
  401368:	add	x16, x16, #0x128
  40136c:	br	x17

0000000000401370 <warnx@plt>:
  401370:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401374:	ldr	x17, [x16, #304]
  401378:	add	x16, x16, #0x130
  40137c:	br	x17

0000000000401380 <dcgettext@plt>:
  401380:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401384:	ldr	x17, [x16, #312]
  401388:	add	x16, x16, #0x138
  40138c:	br	x17

0000000000401390 <errx@plt>:
  401390:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401394:	ldr	x17, [x16, #320]
  401398:	add	x16, x16, #0x140
  40139c:	br	x17

00000000004013a0 <strcspn@plt>:
  4013a0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013a4:	ldr	x17, [x16, #328]
  4013a8:	add	x16, x16, #0x148
  4013ac:	br	x17

00000000004013b0 <printf@plt>:
  4013b0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013b4:	ldr	x17, [x16, #336]
  4013b8:	add	x16, x16, #0x150
  4013bc:	br	x17

00000000004013c0 <__errno_location@plt>:
  4013c0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013c4:	ldr	x17, [x16, #344]
  4013c8:	add	x16, x16, #0x158
  4013cc:	br	x17

00000000004013d0 <fprintf@plt>:
  4013d0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013d4:	ldr	x17, [x16, #352]
  4013d8:	add	x16, x16, #0x160
  4013dc:	br	x17

00000000004013e0 <err@plt>:
  4013e0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013e4:	ldr	x17, [x16, #360]
  4013e8:	add	x16, x16, #0x168
  4013ec:	br	x17

00000000004013f0 <setlocale@plt>:
  4013f0:	adrp	x16, 415000 <ferror@plt+0x13c00>
  4013f4:	ldr	x17, [x16, #368]
  4013f8:	add	x16, x16, #0x170
  4013fc:	br	x17

0000000000401400 <ferror@plt>:
  401400:	adrp	x16, 415000 <ferror@plt+0x13c00>
  401404:	ldr	x17, [x16, #376]
  401408:	add	x16, x16, #0x178
  40140c:	br	x17

Disassembly of section .text:

0000000000401410 <.text>:
  401410:	stp	x29, x30, [sp, #-128]!
  401414:	mov	x29, sp
  401418:	stp	x19, x20, [sp, #16]
  40141c:	mov	w19, w0
  401420:	mov	x20, x1
  401424:	mov	w0, #0x6                   	// #6
  401428:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40142c:	add	x1, x1, #0xb78
  401430:	stp	x21, x22, [sp, #32]
  401434:	adrp	x21, 403000 <ferror@plt+0x1c00>
  401438:	stp	x23, x24, [sp, #48]
  40143c:	add	x21, x21, #0xb18
  401440:	adrp	x24, 403000 <ferror@plt+0x1c00>
  401444:	stp	x25, x26, [sp, #64]
  401448:	adrp	x23, 403000 <ferror@plt+0x1c00>
  40144c:	add	x24, x24, #0xe18
  401450:	stp	x27, x28, [sp, #80]
  401454:	bl	4013f0 <setlocale@plt>
  401458:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40145c:	add	x1, x1, #0xb00
  401460:	mov	x0, x21
  401464:	bl	401220 <bindtextdomain@plt>
  401468:	add	x23, x23, #0xd20
  40146c:	mov	x0, x21
  401470:	mov	x22, #0x0                   	// #0
  401474:	bl	4012a0 <textdomain@plt>
  401478:	mov	w21, #0x0                   	// #0
  40147c:	adrp	x0, 401000 <memcpy@plt-0x110>
  401480:	add	x0, x0, #0xa80
  401484:	bl	403ab8 <ferror@plt+0x26b8>
  401488:	adrp	x25, 415000 <ferror@plt+0x13c00>
  40148c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401490:	add	x26, x1, #0xb28
  401494:	mov	x3, x24
  401498:	mov	x2, x23
  40149c:	mov	x1, x20
  4014a0:	mov	w0, w19
  4014a4:	mov	x4, #0x0                   	// #0
  4014a8:	bl	4012b0 <getopt_long@plt>
  4014ac:	cmn	w0, #0x1
  4014b0:	b.eq	40156c <ferror@plt+0x16c>  // b.none
  4014b4:	cmp	w0, #0x64
  4014b8:	b.eq	401544 <ferror@plt+0x144>  // b.none
  4014bc:	b.gt	4014f8 <ferror@plt+0xf8>
  4014c0:	cmp	w0, #0x56
  4014c4:	b.ne	40150c <ferror@plt+0x10c>  // b.any
  4014c8:	mov	w2, #0x5                   	// #5
  4014cc:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4014d0:	mov	x0, #0x0                   	// #0
  4014d4:	add	x1, x1, #0xb48
  4014d8:	bl	401380 <dcgettext@plt>
  4014dc:	adrp	x1, 415000 <ferror@plt+0x13c00>
  4014e0:	adrp	x2, 403000 <ferror@plt+0x1c00>
  4014e4:	add	x2, x2, #0xb58
  4014e8:	ldr	x1, [x1, #440]
  4014ec:	bl	4013b0 <printf@plt>
  4014f0:	mov	w0, #0x0                   	// #0
  4014f4:	bl	401160 <exit@plt>
  4014f8:	cmp	w0, #0x68
  4014fc:	b.eq	401804 <ferror@plt+0x404>  // b.none
  401500:	cmp	w0, #0x78
  401504:	mov	w21, #0x1                   	// #1
  401508:	b.eq	401494 <ferror@plt+0x94>  // b.none
  40150c:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401510:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401514:	add	x1, x1, #0xcf8
  401518:	mov	w2, #0x5                   	// #5
  40151c:	ldr	x19, [x0, #408]
  401520:	mov	x0, #0x0                   	// #0
  401524:	bl	401380 <dcgettext@plt>
  401528:	mov	x1, x0
  40152c:	adrp	x2, 415000 <ferror@plt+0x13c00>
  401530:	mov	x0, x19
  401534:	ldr	x2, [x2, #440]
  401538:	bl	4013d0 <fprintf@plt>
  40153c:	mov	w0, #0x1                   	// #1
  401540:	bl	401160 <exit@plt>
  401544:	ldr	x22, [x25, #416]
  401548:	mov	w2, #0x5                   	// #5
  40154c:	mov	x1, x26
  401550:	mov	x0, #0x0                   	// #0
  401554:	bl	401380 <dcgettext@plt>
  401558:	mov	x1, x0
  40155c:	mov	x0, x22
  401560:	bl	402938 <ferror@plt+0x1538>
  401564:	mov	x22, x0
  401568:	b	401494 <ferror@plt+0x94>
  40156c:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401570:	ldr	w24, [x0, #424]
  401574:	sub	w0, w19, w24
  401578:	str	w0, [sp, #100]
  40157c:	cmp	w0, #0x0
  401580:	b.le	401944 <ferror@plt+0x544>
  401584:	sxtw	x24, w24
  401588:	adrp	x28, 403000 <ferror@plt+0x1c00>
  40158c:	mov	w26, #0x0                   	// #0
  401590:	add	x0, x28, #0xdf0
  401594:	str	x0, [sp, #104]
  401598:	cmp	w19, w24
  40159c:	b.le	401744 <ferror@plt+0x344>
  4015a0:	ldr	x25, [x20, x24, lsl #3]
  4015a4:	mov	w1, #0x0                   	// #0
  4015a8:	mov	x0, x25
  4015ac:	bl	4011f0 <open@plt>
  4015b0:	mov	w23, w0
  4015b4:	tbnz	w0, #31, 4017e0 <ferror@plt+0x3e0>
  4015b8:	add	x1, sp, #0x78
  4015bc:	mov	x3, #0x8000                	// #32768
  4015c0:	mov	x2, #0x8                   	// #8
  4015c4:	bl	401350 <pread@plt>
  4015c8:	cmn	x0, #0x1
  4015cc:	b.eq	4016c8 <ferror@plt+0x2c8>  // b.none
  4015d0:	mov	x1, #0x4301                	// #17153
  4015d4:	ldr	x0, [sp, #120]
  4015d8:	movk	x1, #0x3044, lsl #16
  4015dc:	movk	x1, #0x3130, lsl #32
  4015e0:	movk	x1, #0x1, lsl #48
  4015e4:	cmp	x0, x1
  4015e8:	b.ne	4016c8 <ferror@plt+0x2c8>  // b.any
  4015ec:	add	x1, sp, #0x78
  4015f0:	mov	w0, w23
  4015f4:	mov	x3, #0x8050                	// #32848
  4015f8:	mov	x2, #0x8                   	// #8
  4015fc:	bl	401350 <pread@plt>
  401600:	cmp	x0, #0x8
  401604:	b.ne	401784 <ferror@plt+0x384>  // b.any
  401608:	add	x1, sp, #0x70
  40160c:	mov	w0, w23
  401610:	mov	x3, #0x8080                	// #32896
  401614:	mov	x2, #0x4                   	// #4
  401618:	bl	401350 <pread@plt>
  40161c:	cmp	x0, #0x4
  401620:	b.ne	401784 <ferror@plt+0x384>  // b.any
  401624:	ldp	w28, w2, [sp, #120]
  401628:	cmp	w21, #0x0
  40162c:	mov	w27, w21
  401630:	rev	w2, w2
  401634:	ccmp	w28, w2, #0x4, ne  // ne = any
  401638:	b.ne	40170c <ferror@plt+0x30c>  // b.any
  40163c:	ldrh	w2, [sp, #114]
  401640:	cmp	w27, #0x0
  401644:	ldrh	w27, [sp, #112]
  401648:	rev16	w2, w2
  40164c:	and	w2, w2, #0xffff
  401650:	ccmp	w27, w2, #0x4, ne  // ne = any
  401654:	b.ne	401698 <ferror@plt+0x298>  // b.any
  401658:	ldr	w0, [sp, #100]
  40165c:	cmp	w0, #0x1
  401660:	b.ne	4016b4 <ferror@plt+0x2b4>  // b.any
  401664:	cbnz	w21, 4016e8 <ferror@plt+0x2e8>
  401668:	and	x0, x27, #0xffff
  40166c:	cbz	x22, 401720 <ferror@plt+0x320>
  401670:	cmp	x22, x0
  401674:	b.eq	401730 <ferror@plt+0x330>  // b.none
  401678:	smull	x1, w27, w28
  40167c:	ldr	x0, [sp, #104]
  401680:	sdiv	x1, x1, x22
  401684:	bl	4013b0 <printf@plt>
  401688:	mov	w0, w23
  40168c:	add	x24, x24, #0x1
  401690:	bl	401270 <close@plt>
  401694:	b	401598 <ferror@plt+0x198>
  401698:	mov	w1, w27
  40169c:	adrp	x0, 403000 <ferror@plt+0x1c00>
  4016a0:	add	x0, x0, #0xda8
  4016a4:	bl	401370 <warnx@plt>
  4016a8:	ldr	w0, [sp, #100]
  4016ac:	cmp	w0, #0x1
  4016b0:	b.eq	4016e8 <ferror@plt+0x2e8>  // b.none
  4016b4:	mov	x1, x25
  4016b8:	adrp	x0, 403000 <ferror@plt+0x1c00>
  4016bc:	add	x0, x0, #0xde8
  4016c0:	bl	4013b0 <printf@plt>
  4016c4:	b	401664 <ferror@plt+0x264>
  4016c8:	mov	w2, #0x5                   	// #5
  4016cc:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4016d0:	mov	x0, #0x0                   	// #0
  4016d4:	add	x1, x1, #0xd50
  4016d8:	bl	401380 <dcgettext@plt>
  4016dc:	mov	x1, x25
  4016e0:	bl	401370 <warnx@plt>
  4016e4:	b	4015ec <ferror@plt+0x1ec>
  4016e8:	mov	w2, #0x5                   	// #5
  4016ec:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4016f0:	mov	x0, #0x0                   	// #0
  4016f4:	add	x1, x1, #0xdc0
  4016f8:	bl	401380 <dcgettext@plt>
  4016fc:	mov	w2, w27
  401700:	mov	w1, w28
  401704:	bl	4013b0 <printf@plt>
  401708:	b	401688 <ferror@plt+0x288>
  40170c:	mov	w1, w28
  401710:	adrp	x0, 403000 <ferror@plt+0x1c00>
  401714:	add	x0, x0, #0xd90
  401718:	bl	401370 <warnx@plt>
  40171c:	b	40163c <ferror@plt+0x23c>
  401720:	smull	x1, w27, w28
  401724:	ldr	x0, [sp, #104]
  401728:	bl	4013b0 <printf@plt>
  40172c:	b	401688 <ferror@plt+0x288>
  401730:	mov	w1, w28
  401734:	adrp	x0, 403000 <ferror@plt+0x1c00>
  401738:	add	x0, x0, #0xdf8
  40173c:	bl	4013b0 <printf@plt>
  401740:	b	401688 <ferror@plt+0x288>
  401744:	ldr	w0, [sp, #100]
  401748:	cmp	w26, w0
  40174c:	b.eq	40177c <ferror@plt+0x37c>  // b.none
  401750:	cmp	w26, #0x0
  401754:	mov	w0, #0x40                  	// #64
  401758:	csel	w26, w26, w0, eq  // eq = none
  40175c:	mov	w0, w26
  401760:	ldp	x19, x20, [sp, #16]
  401764:	ldp	x21, x22, [sp, #32]
  401768:	ldp	x23, x24, [sp, #48]
  40176c:	ldp	x25, x26, [sp, #64]
  401770:	ldp	x27, x28, [sp, #80]
  401774:	ldp	x29, x30, [sp], #128
  401778:	ret
  40177c:	mov	w26, #0x20                  	// #32
  401780:	b	40175c <ferror@plt+0x35c>
  401784:	bl	4013c0 <__errno_location@plt>
  401788:	ldr	w0, [x0]
  40178c:	cbz	w0, 4017c0 <ferror@plt+0x3c0>
  401790:	mov	w2, #0x5                   	// #5
  401794:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401798:	mov	x0, #0x0                   	// #0
  40179c:	add	x1, x1, #0xd78
  4017a0:	bl	401380 <dcgettext@plt>
  4017a4:	mov	x1, x25
  4017a8:	bl	4012d0 <warn@plt>
  4017ac:	add	w26, w26, #0x1
  4017b0:	mov	w0, w23
  4017b4:	bl	401270 <close@plt>
  4017b8:	add	x24, x24, #0x1
  4017bc:	b	401598 <ferror@plt+0x198>
  4017c0:	mov	w2, #0x5                   	// #5
  4017c4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4017c8:	mov	x0, #0x0                   	// #0
  4017cc:	add	x1, x1, #0xd78
  4017d0:	bl	401380 <dcgettext@plt>
  4017d4:	mov	x1, x25
  4017d8:	bl	401370 <warnx@plt>
  4017dc:	b	4017ac <ferror@plt+0x3ac>
  4017e0:	mov	w2, #0x5                   	// #5
  4017e4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4017e8:	mov	x0, #0x0                   	// #0
  4017ec:	add	x1, x1, #0xd40
  4017f0:	bl	401380 <dcgettext@plt>
  4017f4:	add	w26, w26, #0x1
  4017f8:	mov	x1, x25
  4017fc:	bl	4012d0 <warn@plt>
  401800:	b	4017b8 <ferror@plt+0x3b8>
  401804:	adrp	x19, 415000 <ferror@plt+0x13c00>
  401808:	mov	w2, #0x5                   	// #5
  40180c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401810:	mov	x0, #0x0                   	// #0
  401814:	add	x1, x1, #0xb70
  401818:	bl	401380 <dcgettext@plt>
  40181c:	ldr	x1, [x19, #432]
  401820:	bl	401150 <fputs@plt>
  401824:	mov	w2, #0x5                   	// #5
  401828:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40182c:	ldr	x20, [x19, #432]
  401830:	add	x1, x1, #0xb80
  401834:	mov	x0, #0x0                   	// #0
  401838:	bl	401380 <dcgettext@plt>
  40183c:	adrp	x2, 415000 <ferror@plt+0x13c00>
  401840:	mov	x1, x0
  401844:	mov	x0, x20
  401848:	ldr	x2, [x2, #440]
  40184c:	bl	4013d0 <fprintf@plt>
  401850:	ldr	x1, [x19, #432]
  401854:	mov	w0, #0xa                   	// #10
  401858:	bl	4011a0 <fputc@plt>
  40185c:	mov	w2, #0x5                   	// #5
  401860:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401864:	mov	x0, #0x0                   	// #0
  401868:	add	x1, x1, #0xba8
  40186c:	bl	401380 <dcgettext@plt>
  401870:	ldr	x1, [x19, #432]
  401874:	bl	401150 <fputs@plt>
  401878:	mov	w2, #0x5                   	// #5
  40187c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401880:	mov	x0, #0x0                   	// #0
  401884:	add	x1, x1, #0xbd8
  401888:	bl	401380 <dcgettext@plt>
  40188c:	ldr	x1, [x19, #432]
  401890:	bl	401150 <fputs@plt>
  401894:	mov	w2, #0x5                   	// #5
  401898:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40189c:	mov	x0, #0x0                   	// #0
  4018a0:	add	x1, x1, #0xbe8
  4018a4:	bl	401380 <dcgettext@plt>
  4018a8:	ldr	x1, [x19, #432]
  4018ac:	bl	401150 <fputs@plt>
  4018b0:	mov	w2, #0x5                   	// #5
  4018b4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4018b8:	mov	x0, #0x0                   	// #0
  4018bc:	add	x1, x1, #0xc30
  4018c0:	bl	401380 <dcgettext@plt>
  4018c4:	ldr	x1, [x19, #432]
  4018c8:	bl	401150 <fputs@plt>
  4018cc:	mov	w2, #0x5                   	// #5
  4018d0:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4018d4:	mov	x0, #0x0                   	// #0
  4018d8:	add	x1, x1, #0xc68
  4018dc:	bl	401380 <dcgettext@plt>
  4018e0:	mov	x19, x0
  4018e4:	mov	w2, #0x5                   	// #5
  4018e8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4018ec:	mov	x0, #0x0                   	// #0
  4018f0:	add	x1, x1, #0xc80
  4018f4:	bl	401380 <dcgettext@plt>
  4018f8:	mov	x4, x0
  4018fc:	adrp	x3, 403000 <ferror@plt+0x1c00>
  401900:	add	x3, x3, #0xc90
  401904:	mov	x2, x19
  401908:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40190c:	adrp	x0, 403000 <ferror@plt+0x1c00>
  401910:	add	x1, x1, #0xca0
  401914:	add	x0, x0, #0xcb0
  401918:	bl	4013b0 <printf@plt>
  40191c:	mov	w2, #0x5                   	// #5
  401920:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401924:	mov	x0, #0x0                   	// #0
  401928:	add	x1, x1, #0xcc8
  40192c:	bl	401380 <dcgettext@plt>
  401930:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401934:	add	x1, x1, #0xce8
  401938:	bl	4013b0 <printf@plt>
  40193c:	mov	w0, #0x0                   	// #0
  401940:	bl	401160 <exit@plt>
  401944:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401948:	add	x1, x1, #0xd28
  40194c:	mov	w2, #0x5                   	// #5
  401950:	mov	x0, #0x0                   	// #0
  401954:	bl	401380 <dcgettext@plt>
  401958:	bl	401370 <warnx@plt>
  40195c:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401960:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401964:	mov	w2, #0x5                   	// #5
  401968:	add	x1, x1, #0xcf8
  40196c:	ldr	x19, [x0, #408]
  401970:	b	401520 <ferror@plt+0x120>
  401974:	mov	x29, #0x0                   	// #0
  401978:	mov	x30, #0x0                   	// #0
  40197c:	mov	x5, x0
  401980:	ldr	x1, [sp]
  401984:	add	x2, sp, #0x8
  401988:	mov	x6, sp
  40198c:	movz	x0, #0x0, lsl #48
  401990:	movk	x0, #0x0, lsl #32
  401994:	movk	x0, #0x40, lsl #16
  401998:	movk	x0, #0x1410
  40199c:	movz	x3, #0x0, lsl #48
  4019a0:	movk	x3, #0x0, lsl #32
  4019a4:	movk	x3, #0x40, lsl #16
  4019a8:	movk	x3, #0x3a30
  4019ac:	movz	x4, #0x0, lsl #48
  4019b0:	movk	x4, #0x0, lsl #32
  4019b4:	movk	x4, #0x40, lsl #16
  4019b8:	movk	x4, #0x3ab0
  4019bc:	bl	401230 <__libc_start_main@plt>
  4019c0:	bl	401290 <abort@plt>
  4019c4:	adrp	x0, 414000 <ferror@plt+0x12c00>
  4019c8:	ldr	x0, [x0, #4064]
  4019cc:	cbz	x0, 4019d4 <ferror@plt+0x5d4>
  4019d0:	b	401280 <__gmon_start__@plt>
  4019d4:	ret
  4019d8:	adrp	x0, 415000 <ferror@plt+0x13c00>
  4019dc:	add	x0, x0, #0x198
  4019e0:	adrp	x1, 415000 <ferror@plt+0x13c00>
  4019e4:	add	x1, x1, #0x198
  4019e8:	cmp	x1, x0
  4019ec:	b.eq	401a04 <ferror@plt+0x604>  // b.none
  4019f0:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4019f4:	ldr	x1, [x1, #2784]
  4019f8:	cbz	x1, 401a04 <ferror@plt+0x604>
  4019fc:	mov	x16, x1
  401a00:	br	x16
  401a04:	ret
  401a08:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401a0c:	add	x0, x0, #0x198
  401a10:	adrp	x1, 415000 <ferror@plt+0x13c00>
  401a14:	add	x1, x1, #0x198
  401a18:	sub	x1, x1, x0
  401a1c:	lsr	x2, x1, #63
  401a20:	add	x1, x2, x1, asr #3
  401a24:	cmp	xzr, x1, asr #1
  401a28:	asr	x1, x1, #1
  401a2c:	b.eq	401a44 <ferror@plt+0x644>  // b.none
  401a30:	adrp	x2, 403000 <ferror@plt+0x1c00>
  401a34:	ldr	x2, [x2, #2792]
  401a38:	cbz	x2, 401a44 <ferror@plt+0x644>
  401a3c:	mov	x16, x2
  401a40:	br	x16
  401a44:	ret
  401a48:	stp	x29, x30, [sp, #-32]!
  401a4c:	mov	x29, sp
  401a50:	str	x19, [sp, #16]
  401a54:	adrp	x19, 415000 <ferror@plt+0x13c00>
  401a58:	ldrb	w0, [x19, #448]
  401a5c:	cbnz	w0, 401a6c <ferror@plt+0x66c>
  401a60:	bl	4019d8 <ferror@plt+0x5d8>
  401a64:	mov	w0, #0x1                   	// #1
  401a68:	strb	w0, [x19, #448]
  401a6c:	ldr	x19, [sp, #16]
  401a70:	ldp	x29, x30, [sp], #32
  401a74:	ret
  401a78:	b	401a08 <ferror@plt+0x608>
  401a7c:	nop
  401a80:	stp	x29, x30, [sp, #-32]!
  401a84:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401a88:	mov	x29, sp
  401a8c:	stp	x19, x20, [sp, #16]
  401a90:	ldr	x20, [x0, #432]
  401a94:	bl	4013c0 <__errno_location@plt>
  401a98:	mov	x19, x0
  401a9c:	mov	x0, x20
  401aa0:	str	wzr, [x19]
  401aa4:	bl	401400 <ferror@plt>
  401aa8:	cbz	w0, 401b48 <ferror@plt+0x748>
  401aac:	ldr	w0, [x19]
  401ab0:	cmp	w0, #0x9
  401ab4:	b.ne	401af8 <ferror@plt+0x6f8>  // b.any
  401ab8:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401abc:	ldr	x20, [x0, #408]
  401ac0:	str	wzr, [x19]
  401ac4:	mov	x0, x20
  401ac8:	bl	401400 <ferror@plt>
  401acc:	cbnz	w0, 401ae0 <ferror@plt+0x6e0>
  401ad0:	mov	x0, x20
  401ad4:	bl	401360 <fflush@plt>
  401ad8:	cbz	w0, 401b28 <ferror@plt+0x728>
  401adc:	nop
  401ae0:	ldr	w0, [x19]
  401ae4:	cmp	w0, #0x9
  401ae8:	b.ne	401b20 <ferror@plt+0x720>  // b.any
  401aec:	ldp	x19, x20, [sp, #16]
  401af0:	ldp	x29, x30, [sp], #32
  401af4:	ret
  401af8:	cmp	w0, #0x20
  401afc:	b.eq	401ab8 <ferror@plt+0x6b8>  // b.none
  401b00:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401b04:	mov	w2, #0x5                   	// #5
  401b08:	add	x1, x1, #0xaf0
  401b0c:	cbz	w0, 401b74 <ferror@plt+0x774>
  401b10:	mov	x0, #0x0                   	// #0
  401b14:	bl	401380 <dcgettext@plt>
  401b18:	bl	4012d0 <warn@plt>
  401b1c:	nop
  401b20:	mov	w0, #0x1                   	// #1
  401b24:	bl	401120 <_exit@plt>
  401b28:	mov	x0, x20
  401b2c:	bl	4011d0 <fileno@plt>
  401b30:	tbnz	w0, #31, 401ae0 <ferror@plt+0x6e0>
  401b34:	bl	401170 <dup@plt>
  401b38:	tbnz	w0, #31, 401ae0 <ferror@plt+0x6e0>
  401b3c:	bl	401270 <close@plt>
  401b40:	cbz	w0, 401aec <ferror@plt+0x6ec>
  401b44:	b	401ae0 <ferror@plt+0x6e0>
  401b48:	mov	x0, x20
  401b4c:	bl	401360 <fflush@plt>
  401b50:	cbnz	w0, 401aac <ferror@plt+0x6ac>
  401b54:	mov	x0, x20
  401b58:	bl	4011d0 <fileno@plt>
  401b5c:	tbnz	w0, #31, 401aac <ferror@plt+0x6ac>
  401b60:	bl	401170 <dup@plt>
  401b64:	tbnz	w0, #31, 401aac <ferror@plt+0x6ac>
  401b68:	bl	401270 <close@plt>
  401b6c:	cbz	w0, 401ab8 <ferror@plt+0x6b8>
  401b70:	b	401aac <ferror@plt+0x6ac>
  401b74:	mov	x0, #0x0                   	// #0
  401b78:	bl	401380 <dcgettext@plt>
  401b7c:	bl	401370 <warnx@plt>
  401b80:	b	401b20 <ferror@plt+0x720>
  401b84:	nop
  401b88:	stp	x29, x30, [sp, #-32]!
  401b8c:	mov	x29, sp
  401b90:	stp	x19, x20, [sp, #16]
  401b94:	mov	x19, x1
  401b98:	mov	x20, x0
  401b9c:	bl	4013c0 <__errno_location@plt>
  401ba0:	mov	x4, x0
  401ba4:	adrp	x0, 415000 <ferror@plt+0x13c00>
  401ba8:	mov	w5, #0x22                  	// #34
  401bac:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401bb0:	mov	x3, x20
  401bb4:	ldr	w0, [x0, #400]
  401bb8:	mov	x2, x19
  401bbc:	str	w5, [x4]
  401bc0:	add	x1, x1, #0xeb8
  401bc4:	bl	4013e0 <err@plt>
  401bc8:	adrp	x1, 415000 <ferror@plt+0x13c00>
  401bcc:	str	w0, [x1, #400]
  401bd0:	ret
  401bd4:	nop
  401bd8:	stp	x29, x30, [sp, #-128]!
  401bdc:	mov	x29, sp
  401be0:	stp	x19, x20, [sp, #16]
  401be4:	mov	x20, x0
  401be8:	stp	x21, x22, [sp, #32]
  401bec:	mov	x22, x1
  401bf0:	stp	x23, x24, [sp, #48]
  401bf4:	mov	x23, x2
  401bf8:	str	xzr, [x1]
  401bfc:	bl	4013c0 <__errno_location@plt>
  401c00:	mov	x21, x0
  401c04:	cbz	x20, 401ea0 <ferror@plt+0xaa0>
  401c08:	ldrsb	w19, [x20]
  401c0c:	cbz	w19, 401ea0 <ferror@plt+0xaa0>
  401c10:	bl	4012e0 <__ctype_b_loc@plt>
  401c14:	mov	x24, x0
  401c18:	ldr	x0, [x0]
  401c1c:	ubfiz	x1, x19, #1, #8
  401c20:	ldrh	w1, [x0, x1]
  401c24:	tbz	w1, #13, 401c40 <ferror@plt+0x840>
  401c28:	mov	x1, x20
  401c2c:	nop
  401c30:	ldrsb	w19, [x1, #1]!
  401c34:	ubfiz	x2, x19, #1, #8
  401c38:	ldrh	w2, [x0, x2]
  401c3c:	tbnz	w2, #13, 401c30 <ferror@plt+0x830>
  401c40:	cmp	w19, #0x2d
  401c44:	b.eq	401ea0 <ferror@plt+0xaa0>  // b.none
  401c48:	stp	x25, x26, [sp, #64]
  401c4c:	mov	x0, x20
  401c50:	mov	w3, #0x0                   	// #0
  401c54:	stp	x27, x28, [sp, #80]
  401c58:	add	x27, sp, #0x78
  401c5c:	mov	x1, x27
  401c60:	str	wzr, [x21]
  401c64:	mov	w2, #0x0                   	// #0
  401c68:	str	xzr, [sp, #120]
  401c6c:	bl	401250 <__strtoul_internal@plt>
  401c70:	mov	x25, x0
  401c74:	ldr	x28, [sp, #120]
  401c78:	ldr	w0, [x21]
  401c7c:	cmp	x28, x20
  401c80:	b.eq	401e90 <ferror@plt+0xa90>  // b.none
  401c84:	cbnz	w0, 401ec0 <ferror@plt+0xac0>
  401c88:	cbz	x28, 401f34 <ferror@plt+0xb34>
  401c8c:	ldrsb	w0, [x28]
  401c90:	mov	w20, #0x0                   	// #0
  401c94:	mov	x26, #0x0                   	// #0
  401c98:	cbz	w0, 401f34 <ferror@plt+0xb34>
  401c9c:	nop
  401ca0:	ldrsb	w0, [x28, #1]
  401ca4:	cmp	w0, #0x69
  401ca8:	b.eq	401d54 <ferror@plt+0x954>  // b.none
  401cac:	and	w1, w0, #0xffffffdf
  401cb0:	cmp	w1, #0x42
  401cb4:	b.ne	401f24 <ferror@plt+0xb24>  // b.any
  401cb8:	ldrsb	w0, [x28, #2]
  401cbc:	cbz	w0, 401f6c <ferror@plt+0xb6c>
  401cc0:	bl	4011c0 <localeconv@plt>
  401cc4:	cbz	x0, 401e98 <ferror@plt+0xa98>
  401cc8:	ldr	x1, [x0]
  401ccc:	cbz	x1, 401e98 <ferror@plt+0xa98>
  401cd0:	mov	x0, x1
  401cd4:	str	x1, [sp, #104]
  401cd8:	bl	401140 <strlen@plt>
  401cdc:	mov	x19, x0
  401ce0:	cbnz	x26, 401e98 <ferror@plt+0xa98>
  401ce4:	ldrsb	w0, [x28]
  401ce8:	cbz	w0, 401e98 <ferror@plt+0xa98>
  401cec:	ldr	x1, [sp, #104]
  401cf0:	mov	x2, x19
  401cf4:	mov	x0, x1
  401cf8:	mov	x1, x28
  401cfc:	bl	401210 <strncmp@plt>
  401d00:	cbnz	w0, 401e98 <ferror@plt+0xa98>
  401d04:	ldrsb	w4, [x28, x19]
  401d08:	add	x1, x28, x19
  401d0c:	cmp	w4, #0x30
  401d10:	b.ne	401f48 <ferror@plt+0xb48>  // b.any
  401d14:	add	w0, w20, #0x1
  401d18:	mov	x19, x1
  401d1c:	nop
  401d20:	sub	w3, w19, w1
  401d24:	ldrsb	w4, [x19, #1]!
  401d28:	add	w20, w3, w0
  401d2c:	cmp	w4, #0x30
  401d30:	b.eq	401d20 <ferror@plt+0x920>  // b.none
  401d34:	ldr	x0, [x24]
  401d38:	ldrh	w0, [x0, w4, sxtw #1]
  401d3c:	tbnz	w0, #11, 401ed4 <ferror@plt+0xad4>
  401d40:	mov	x28, x19
  401d44:	str	x19, [sp, #120]
  401d48:	ldrsb	w0, [x28, #1]
  401d4c:	cmp	w0, #0x69
  401d50:	b.ne	401cac <ferror@plt+0x8ac>  // b.any
  401d54:	ldrsb	w0, [x28, #2]
  401d58:	and	w0, w0, #0xffffffdf
  401d5c:	cmp	w0, #0x42
  401d60:	b.ne	401cc0 <ferror@plt+0x8c0>  // b.any
  401d64:	ldrsb	w0, [x28, #3]
  401d68:	cbnz	w0, 401cc0 <ferror@plt+0x8c0>
  401d6c:	mov	x19, #0x400                 	// #1024
  401d70:	ldrsb	w27, [x28]
  401d74:	adrp	x24, 403000 <ferror@plt+0x1c00>
  401d78:	add	x24, x24, #0xec8
  401d7c:	mov	x0, x24
  401d80:	mov	w1, w27
  401d84:	bl	401340 <strchr@plt>
  401d88:	cbz	x0, 401f74 <ferror@plt+0xb74>
  401d8c:	sub	x1, x0, x24
  401d90:	add	w1, w1, #0x1
  401d94:	cbz	w1, 401f90 <ferror@plt+0xb90>
  401d98:	umulh	x0, x25, x19
  401d9c:	cbnz	x0, 401f60 <ferror@plt+0xb60>
  401da0:	sub	w0, w1, #0x2
  401da4:	b	401db4 <ferror@plt+0x9b4>
  401da8:	umulh	x2, x25, x19
  401dac:	sub	w0, w0, #0x1
  401db0:	cbnz	x2, 401f60 <ferror@plt+0xb60>
  401db4:	mul	x25, x25, x19
  401db8:	cmn	w0, #0x1
  401dbc:	b.ne	401da8 <ferror@plt+0x9a8>  // b.any
  401dc0:	mov	w0, #0x0                   	// #0
  401dc4:	cbz	x23, 401dcc <ferror@plt+0x9cc>
  401dc8:	str	w1, [x23]
  401dcc:	cmp	x26, #0x0
  401dd0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  401dd4:	b.eq	401e7c <ferror@plt+0xa7c>  // b.none
  401dd8:	sub	w1, w1, #0x2
  401ddc:	mov	x5, #0x1                   	// #1
  401de0:	b	401df0 <ferror@plt+0x9f0>
  401de4:	umulh	x2, x5, x19
  401de8:	sub	w1, w1, #0x1
  401dec:	cbnz	x2, 401dfc <ferror@plt+0x9fc>
  401df0:	mul	x5, x5, x19
  401df4:	cmn	w1, #0x1
  401df8:	b.ne	401de4 <ferror@plt+0x9e4>  // b.any
  401dfc:	cmp	x26, #0xa
  401e00:	mov	x1, #0xa                   	// #10
  401e04:	b.ls	401e18 <ferror@plt+0xa18>  // b.plast
  401e08:	add	x1, x1, x1, lsl #2
  401e0c:	cmp	x26, x1, lsl #1
  401e10:	lsl	x1, x1, #1
  401e14:	b.hi	401e08 <ferror@plt+0xa08>  // b.pmore
  401e18:	cbz	w20, 401e34 <ferror@plt+0xa34>
  401e1c:	mov	w2, #0x0                   	// #0
  401e20:	add	x1, x1, x1, lsl #2
  401e24:	add	w2, w2, #0x1
  401e28:	cmp	w20, w2
  401e2c:	lsl	x1, x1, #1
  401e30:	b.ne	401e20 <ferror@plt+0xa20>  // b.any
  401e34:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  401e38:	mov	x4, #0x1                   	// #1
  401e3c:	movk	x8, #0xcccd
  401e40:	umulh	x6, x26, x8
  401e44:	add	x7, x4, x4, lsl #2
  401e48:	mov	x3, x4
  401e4c:	cmp	x26, #0x9
  401e50:	lsl	x4, x7, #1
  401e54:	lsr	x2, x6, #3
  401e58:	add	x2, x2, x2, lsl #2
  401e5c:	sub	x2, x26, x2, lsl #1
  401e60:	lsr	x26, x6, #3
  401e64:	cbz	x2, 401e78 <ferror@plt+0xa78>
  401e68:	udiv	x3, x1, x3
  401e6c:	udiv	x2, x3, x2
  401e70:	udiv	x2, x5, x2
  401e74:	add	x25, x25, x2
  401e78:	b.hi	401e40 <ferror@plt+0xa40>  // b.pmore
  401e7c:	str	x25, [x22]
  401e80:	tbnz	w0, #31, 401f50 <ferror@plt+0xb50>
  401e84:	ldp	x25, x26, [sp, #64]
  401e88:	ldp	x27, x28, [sp, #80]
  401e8c:	b	401eac <ferror@plt+0xaac>
  401e90:	cbnz	w0, 401ecc <ferror@plt+0xacc>
  401e94:	nop
  401e98:	ldp	x25, x26, [sp, #64]
  401e9c:	ldp	x27, x28, [sp, #80]
  401ea0:	mov	w1, #0x16                  	// #22
  401ea4:	mov	w0, #0xffffffea            	// #-22
  401ea8:	str	w1, [x21]
  401eac:	ldp	x19, x20, [sp, #16]
  401eb0:	ldp	x21, x22, [sp, #32]
  401eb4:	ldp	x23, x24, [sp, #48]
  401eb8:	ldp	x29, x30, [sp], #128
  401ebc:	ret
  401ec0:	sub	x1, x25, #0x1
  401ec4:	cmn	x1, #0x3
  401ec8:	b.ls	401c88 <ferror@plt+0x888>  // b.plast
  401ecc:	neg	w0, w0
  401ed0:	b	401e80 <ferror@plt+0xa80>
  401ed4:	str	wzr, [x21]
  401ed8:	mov	x1, x27
  401edc:	mov	x0, x19
  401ee0:	mov	w3, #0x0                   	// #0
  401ee4:	mov	w2, #0x0                   	// #0
  401ee8:	str	xzr, [sp, #120]
  401eec:	bl	401250 <__strtoul_internal@plt>
  401ef0:	mov	x26, x0
  401ef4:	ldr	x28, [sp, #120]
  401ef8:	ldr	w0, [x21]
  401efc:	cmp	x28, x19
  401f00:	b.eq	401e90 <ferror@plt+0xa90>  // b.none
  401f04:	cbz	w0, 401f2c <ferror@plt+0xb2c>
  401f08:	sub	x1, x26, #0x1
  401f0c:	cmn	x1, #0x3
  401f10:	b.hi	401ecc <ferror@plt+0xacc>  // b.pmore
  401f14:	cbz	x28, 401e98 <ferror@plt+0xa98>
  401f18:	ldrsb	w0, [x28]
  401f1c:	cbnz	w0, 401ca0 <ferror@plt+0x8a0>
  401f20:	b	401e98 <ferror@plt+0xa98>
  401f24:	cbnz	w0, 401cc0 <ferror@plt+0x8c0>
  401f28:	b	401d6c <ferror@plt+0x96c>
  401f2c:	cbnz	x26, 401f14 <ferror@plt+0xb14>
  401f30:	b	401ca0 <ferror@plt+0x8a0>
  401f34:	mov	w0, #0x0                   	// #0
  401f38:	ldp	x27, x28, [sp, #80]
  401f3c:	str	x25, [x22]
  401f40:	ldp	x25, x26, [sp, #64]
  401f44:	b	401eac <ferror@plt+0xaac>
  401f48:	mov	x19, x1
  401f4c:	b	401d34 <ferror@plt+0x934>
  401f50:	neg	w1, w0
  401f54:	ldp	x25, x26, [sp, #64]
  401f58:	ldp	x27, x28, [sp, #80]
  401f5c:	b	401ea8 <ferror@plt+0xaa8>
  401f60:	mov	w0, #0xffffffde            	// #-34
  401f64:	cbnz	x23, 401dc8 <ferror@plt+0x9c8>
  401f68:	b	401dcc <ferror@plt+0x9cc>
  401f6c:	mov	x19, #0x3e8                 	// #1000
  401f70:	b	401d70 <ferror@plt+0x970>
  401f74:	adrp	x1, 403000 <ferror@plt+0x1c00>
  401f78:	add	x24, x1, #0xed8
  401f7c:	mov	x0, x24
  401f80:	mov	w1, w27
  401f84:	bl	401340 <strchr@plt>
  401f88:	cbnz	x0, 401d8c <ferror@plt+0x98c>
  401f8c:	b	401e98 <ferror@plt+0xa98>
  401f90:	mov	w0, #0x0                   	// #0
  401f94:	cbnz	x23, 401dc8 <ferror@plt+0x9c8>
  401f98:	ldp	x27, x28, [sp, #80]
  401f9c:	str	x25, [x22]
  401fa0:	ldp	x25, x26, [sp, #64]
  401fa4:	b	401eac <ferror@plt+0xaac>
  401fa8:	mov	x2, #0x0                   	// #0
  401fac:	b	401bd8 <ferror@plt+0x7d8>
  401fb0:	stp	x29, x30, [sp, #-48]!
  401fb4:	mov	x29, sp
  401fb8:	stp	x21, x22, [sp, #32]
  401fbc:	mov	x22, x1
  401fc0:	cbz	x0, 402020 <ferror@plt+0xc20>
  401fc4:	mov	x21, x0
  401fc8:	stp	x19, x20, [sp, #16]
  401fcc:	mov	x20, x0
  401fd0:	b	401fec <ferror@plt+0xbec>
  401fd4:	bl	4012e0 <__ctype_b_loc@plt>
  401fd8:	ubfiz	x19, x19, #1, #8
  401fdc:	ldr	x2, [x0]
  401fe0:	ldrh	w2, [x2, x19]
  401fe4:	tbz	w2, #11, 401ff4 <ferror@plt+0xbf4>
  401fe8:	add	x20, x20, #0x1
  401fec:	ldrsb	w19, [x20]
  401ff0:	cbnz	w19, 401fd4 <ferror@plt+0xbd4>
  401ff4:	cbz	x22, 401ffc <ferror@plt+0xbfc>
  401ff8:	str	x20, [x22]
  401ffc:	cmp	x20, x21
  402000:	b.ls	402038 <ferror@plt+0xc38>  // b.plast
  402004:	ldrsb	w1, [x20]
  402008:	mov	w0, #0x1                   	// #1
  40200c:	ldp	x19, x20, [sp, #16]
  402010:	cbnz	w1, 402028 <ferror@plt+0xc28>
  402014:	ldp	x21, x22, [sp, #32]
  402018:	ldp	x29, x30, [sp], #48
  40201c:	ret
  402020:	cbz	x1, 402028 <ferror@plt+0xc28>
  402024:	str	xzr, [x1]
  402028:	mov	w0, #0x0                   	// #0
  40202c:	ldp	x21, x22, [sp, #32]
  402030:	ldp	x29, x30, [sp], #48
  402034:	ret
  402038:	mov	w0, #0x0                   	// #0
  40203c:	ldp	x19, x20, [sp, #16]
  402040:	b	40202c <ferror@plt+0xc2c>
  402044:	nop
  402048:	stp	x29, x30, [sp, #-48]!
  40204c:	mov	x29, sp
  402050:	stp	x21, x22, [sp, #32]
  402054:	mov	x22, x1
  402058:	cbz	x0, 4020b8 <ferror@plt+0xcb8>
  40205c:	mov	x21, x0
  402060:	stp	x19, x20, [sp, #16]
  402064:	mov	x20, x0
  402068:	b	402084 <ferror@plt+0xc84>
  40206c:	bl	4012e0 <__ctype_b_loc@plt>
  402070:	ubfiz	x19, x19, #1, #8
  402074:	ldr	x2, [x0]
  402078:	ldrh	w2, [x2, x19]
  40207c:	tbz	w2, #12, 40208c <ferror@plt+0xc8c>
  402080:	add	x20, x20, #0x1
  402084:	ldrsb	w19, [x20]
  402088:	cbnz	w19, 40206c <ferror@plt+0xc6c>
  40208c:	cbz	x22, 402094 <ferror@plt+0xc94>
  402090:	str	x20, [x22]
  402094:	cmp	x20, x21
  402098:	b.ls	4020d0 <ferror@plt+0xcd0>  // b.plast
  40209c:	ldrsb	w1, [x20]
  4020a0:	mov	w0, #0x1                   	// #1
  4020a4:	ldp	x19, x20, [sp, #16]
  4020a8:	cbnz	w1, 4020c0 <ferror@plt+0xcc0>
  4020ac:	ldp	x21, x22, [sp, #32]
  4020b0:	ldp	x29, x30, [sp], #48
  4020b4:	ret
  4020b8:	cbz	x1, 4020c0 <ferror@plt+0xcc0>
  4020bc:	str	xzr, [x1]
  4020c0:	mov	w0, #0x0                   	// #0
  4020c4:	ldp	x21, x22, [sp, #32]
  4020c8:	ldp	x29, x30, [sp], #48
  4020cc:	ret
  4020d0:	mov	w0, #0x0                   	// #0
  4020d4:	ldp	x19, x20, [sp, #16]
  4020d8:	b	4020c4 <ferror@plt+0xcc4>
  4020dc:	nop
  4020e0:	stp	x29, x30, [sp, #-128]!
  4020e4:	mov	x29, sp
  4020e8:	stp	x19, x20, [sp, #16]
  4020ec:	mov	x19, x0
  4020f0:	mov	x20, x1
  4020f4:	mov	w0, #0xffffffd0            	// #-48
  4020f8:	add	x1, sp, #0x50
  4020fc:	stp	x21, x22, [sp, #32]
  402100:	add	x21, sp, #0x80
  402104:	stp	x21, x21, [sp, #48]
  402108:	str	x1, [sp, #64]
  40210c:	stp	w0, wzr, [sp, #72]
  402110:	stp	x2, x3, [sp, #80]
  402114:	stp	x4, x5, [sp, #96]
  402118:	stp	x6, x7, [sp, #112]
  40211c:	b	402164 <ferror@plt+0xd64>
  402120:	ldr	x1, [x0]
  402124:	add	x2, x0, #0xf
  402128:	and	x2, x2, #0xfffffffffffffff8
  40212c:	str	x2, [sp, #48]
  402130:	cbz	x1, 4021b0 <ferror@plt+0xdb0>
  402134:	add	x0, x2, #0xf
  402138:	and	x0, x0, #0xfffffffffffffff8
  40213c:	str	x0, [sp, #48]
  402140:	ldr	x22, [x2]
  402144:	cbz	x22, 4021b0 <ferror@plt+0xdb0>
  402148:	mov	x0, x19
  40214c:	bl	4012c0 <strcmp@plt>
  402150:	cbz	w0, 4021d4 <ferror@plt+0xdd4>
  402154:	mov	x1, x22
  402158:	mov	x0, x19
  40215c:	bl	4012c0 <strcmp@plt>
  402160:	cbz	w0, 4021d8 <ferror@plt+0xdd8>
  402164:	ldr	w3, [sp, #72]
  402168:	ldr	x0, [sp, #48]
  40216c:	tbz	w3, #31, 402120 <ferror@plt+0xd20>
  402170:	add	w2, w3, #0x8
  402174:	str	w2, [sp, #72]
  402178:	cmp	w2, #0x0
  40217c:	b.gt	402120 <ferror@plt+0xd20>
  402180:	ldr	x1, [x21, w3, sxtw]
  402184:	cbz	x1, 4021b0 <ferror@plt+0xdb0>
  402188:	cbz	w2, 4021e8 <ferror@plt+0xde8>
  40218c:	add	w3, w3, #0x10
  402190:	str	w3, [sp, #72]
  402194:	cmp	w3, #0x0
  402198:	b.le	4021cc <ferror@plt+0xdcc>
  40219c:	add	x3, x0, #0xf
  4021a0:	mov	x2, x0
  4021a4:	and	x0, x3, #0xfffffffffffffff8
  4021a8:	str	x0, [sp, #48]
  4021ac:	b	402140 <ferror@plt+0xd40>
  4021b0:	adrp	x0, 415000 <ferror@plt+0x13c00>
  4021b4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4021b8:	mov	x3, x19
  4021bc:	mov	x2, x20
  4021c0:	ldr	w0, [x0, #400]
  4021c4:	add	x1, x1, #0xeb8
  4021c8:	bl	401390 <errx@plt>
  4021cc:	add	x2, x21, w2, sxtw
  4021d0:	b	402140 <ferror@plt+0xd40>
  4021d4:	mov	w0, #0x1                   	// #1
  4021d8:	ldp	x19, x20, [sp, #16]
  4021dc:	ldp	x21, x22, [sp, #32]
  4021e0:	ldp	x29, x30, [sp], #128
  4021e4:	ret
  4021e8:	mov	x2, x0
  4021ec:	b	402134 <ferror@plt+0xd34>
  4021f0:	cbz	x1, 40221c <ferror@plt+0xe1c>
  4021f4:	add	x3, x0, x1
  4021f8:	sxtb	w2, w2
  4021fc:	b	402210 <ferror@plt+0xe10>
  402200:	b.eq	402220 <ferror@plt+0xe20>  // b.none
  402204:	add	x0, x0, #0x1
  402208:	cmp	x3, x0
  40220c:	b.eq	40221c <ferror@plt+0xe1c>  // b.none
  402210:	ldrsb	w1, [x0]
  402214:	cmp	w2, w1
  402218:	cbnz	w1, 402200 <ferror@plt+0xe00>
  40221c:	mov	x0, #0x0                   	// #0
  402220:	ret
  402224:	nop
  402228:	stp	x29, x30, [sp, #-64]!
  40222c:	mov	x29, sp
  402230:	stp	x19, x20, [sp, #16]
  402234:	mov	x19, x0
  402238:	stp	x21, x22, [sp, #32]
  40223c:	mov	x21, x1
  402240:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402244:	str	xzr, [sp, #56]
  402248:	bl	4013c0 <__errno_location@plt>
  40224c:	str	wzr, [x0]
  402250:	cbz	x19, 402264 <ferror@plt+0xe64>
  402254:	mov	x20, x0
  402258:	ldrsb	w0, [x19]
  40225c:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402260:	cbnz	w0, 40227c <ferror@plt+0xe7c>
  402264:	ldr	w0, [x22, #400]
  402268:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40226c:	mov	x3, x19
  402270:	mov	x2, x21
  402274:	add	x1, x1, #0xeb8
  402278:	bl	401390 <errx@plt>
  40227c:	add	x1, sp, #0x38
  402280:	mov	x0, x19
  402284:	mov	w3, #0x0                   	// #0
  402288:	mov	w2, #0xa                   	// #10
  40228c:	bl	401250 <__strtoul_internal@plt>
  402290:	ldr	w1, [x20]
  402294:	cbnz	w1, 4022d8 <ferror@plt+0xed8>
  402298:	ldr	x1, [sp, #56]
  40229c:	cmp	x19, x1
  4022a0:	b.eq	402264 <ferror@plt+0xe64>  // b.none
  4022a4:	cbz	x1, 4022b0 <ferror@plt+0xeb0>
  4022a8:	ldrsb	w1, [x1]
  4022ac:	cbnz	w1, 402264 <ferror@plt+0xe64>
  4022b0:	mov	x1, #0xffffffff            	// #4294967295
  4022b4:	cmp	x0, x1
  4022b8:	b.hi	4022f8 <ferror@plt+0xef8>  // b.pmore
  4022bc:	mov	x1, #0xffff                	// #65535
  4022c0:	cmp	x0, x1
  4022c4:	b.hi	402304 <ferror@plt+0xf04>  // b.pmore
  4022c8:	ldp	x19, x20, [sp, #16]
  4022cc:	ldp	x21, x22, [sp, #32]
  4022d0:	ldp	x29, x30, [sp], #64
  4022d4:	ret
  4022d8:	ldr	w0, [x22, #400]
  4022dc:	cmp	w1, #0x22
  4022e0:	b.ne	402264 <ferror@plt+0xe64>  // b.any
  4022e4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4022e8:	mov	x3, x19
  4022ec:	mov	x2, x21
  4022f0:	add	x1, x1, #0xeb8
  4022f4:	bl	4013e0 <err@plt>
  4022f8:	mov	x1, x21
  4022fc:	mov	x0, x19
  402300:	bl	401b88 <ferror@plt+0x788>
  402304:	mov	x1, x21
  402308:	mov	x0, x19
  40230c:	bl	401b88 <ferror@plt+0x788>
  402310:	stp	x29, x30, [sp, #-64]!
  402314:	mov	x29, sp
  402318:	stp	x19, x20, [sp, #16]
  40231c:	mov	x19, x0
  402320:	stp	x21, x22, [sp, #32]
  402324:	mov	x21, x1
  402328:	adrp	x22, 415000 <ferror@plt+0x13c00>
  40232c:	str	xzr, [sp, #56]
  402330:	bl	4013c0 <__errno_location@plt>
  402334:	str	wzr, [x0]
  402338:	cbz	x19, 40234c <ferror@plt+0xf4c>
  40233c:	mov	x20, x0
  402340:	ldrsb	w0, [x19]
  402344:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402348:	cbnz	w0, 402364 <ferror@plt+0xf64>
  40234c:	ldr	w0, [x22, #400]
  402350:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402354:	mov	x3, x19
  402358:	mov	x2, x21
  40235c:	add	x1, x1, #0xeb8
  402360:	bl	401390 <errx@plt>
  402364:	add	x1, sp, #0x38
  402368:	mov	x0, x19
  40236c:	mov	w3, #0x0                   	// #0
  402370:	mov	w2, #0x10                  	// #16
  402374:	bl	401250 <__strtoul_internal@plt>
  402378:	ldr	w1, [x20]
  40237c:	cbnz	w1, 4023c0 <ferror@plt+0xfc0>
  402380:	ldr	x1, [sp, #56]
  402384:	cmp	x19, x1
  402388:	b.eq	40234c <ferror@plt+0xf4c>  // b.none
  40238c:	cbz	x1, 402398 <ferror@plt+0xf98>
  402390:	ldrsb	w1, [x1]
  402394:	cbnz	w1, 40234c <ferror@plt+0xf4c>
  402398:	mov	x1, #0xffffffff            	// #4294967295
  40239c:	cmp	x0, x1
  4023a0:	b.hi	4023e0 <ferror@plt+0xfe0>  // b.pmore
  4023a4:	mov	x1, #0xffff                	// #65535
  4023a8:	cmp	x0, x1
  4023ac:	b.hi	4023ec <ferror@plt+0xfec>  // b.pmore
  4023b0:	ldp	x19, x20, [sp, #16]
  4023b4:	ldp	x21, x22, [sp, #32]
  4023b8:	ldp	x29, x30, [sp], #64
  4023bc:	ret
  4023c0:	ldr	w0, [x22, #400]
  4023c4:	cmp	w1, #0x22
  4023c8:	b.ne	40234c <ferror@plt+0xf4c>  // b.any
  4023cc:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4023d0:	mov	x3, x19
  4023d4:	mov	x2, x21
  4023d8:	add	x1, x1, #0xeb8
  4023dc:	bl	4013e0 <err@plt>
  4023e0:	mov	x1, x21
  4023e4:	mov	x0, x19
  4023e8:	bl	401b88 <ferror@plt+0x788>
  4023ec:	mov	x1, x21
  4023f0:	mov	x0, x19
  4023f4:	bl	401b88 <ferror@plt+0x788>
  4023f8:	stp	x29, x30, [sp, #-64]!
  4023fc:	mov	x29, sp
  402400:	stp	x19, x20, [sp, #16]
  402404:	mov	x19, x0
  402408:	stp	x21, x22, [sp, #32]
  40240c:	mov	x21, x1
  402410:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402414:	str	xzr, [sp, #56]
  402418:	bl	4013c0 <__errno_location@plt>
  40241c:	str	wzr, [x0]
  402420:	cbz	x19, 402434 <ferror@plt+0x1034>
  402424:	mov	x20, x0
  402428:	ldrsb	w0, [x19]
  40242c:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402430:	cbnz	w0, 40244c <ferror@plt+0x104c>
  402434:	ldr	w0, [x22, #400]
  402438:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40243c:	mov	x3, x19
  402440:	mov	x2, x21
  402444:	add	x1, x1, #0xeb8
  402448:	bl	401390 <errx@plt>
  40244c:	add	x1, sp, #0x38
  402450:	mov	x0, x19
  402454:	mov	w3, #0x0                   	// #0
  402458:	mov	w2, #0xa                   	// #10
  40245c:	bl	401250 <__strtoul_internal@plt>
  402460:	ldr	w1, [x20]
  402464:	cbnz	w1, 40249c <ferror@plt+0x109c>
  402468:	ldr	x1, [sp, #56]
  40246c:	cmp	x19, x1
  402470:	b.eq	402434 <ferror@plt+0x1034>  // b.none
  402474:	cbz	x1, 402480 <ferror@plt+0x1080>
  402478:	ldrsb	w1, [x1]
  40247c:	cbnz	w1, 402434 <ferror@plt+0x1034>
  402480:	mov	x1, #0xffffffff            	// #4294967295
  402484:	cmp	x0, x1
  402488:	b.hi	4024bc <ferror@plt+0x10bc>  // b.pmore
  40248c:	ldp	x19, x20, [sp, #16]
  402490:	ldp	x21, x22, [sp, #32]
  402494:	ldp	x29, x30, [sp], #64
  402498:	ret
  40249c:	ldr	w0, [x22, #400]
  4024a0:	cmp	w1, #0x22
  4024a4:	b.ne	402434 <ferror@plt+0x1034>  // b.any
  4024a8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4024ac:	mov	x3, x19
  4024b0:	mov	x2, x21
  4024b4:	add	x1, x1, #0xeb8
  4024b8:	bl	4013e0 <err@plt>
  4024bc:	mov	x1, x21
  4024c0:	mov	x0, x19
  4024c4:	bl	401b88 <ferror@plt+0x788>
  4024c8:	stp	x29, x30, [sp, #-64]!
  4024cc:	mov	x29, sp
  4024d0:	stp	x19, x20, [sp, #16]
  4024d4:	mov	x19, x0
  4024d8:	stp	x21, x22, [sp, #32]
  4024dc:	mov	x21, x1
  4024e0:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4024e4:	str	xzr, [sp, #56]
  4024e8:	bl	4013c0 <__errno_location@plt>
  4024ec:	str	wzr, [x0]
  4024f0:	cbz	x19, 402504 <ferror@plt+0x1104>
  4024f4:	mov	x20, x0
  4024f8:	ldrsb	w0, [x19]
  4024fc:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402500:	cbnz	w0, 40251c <ferror@plt+0x111c>
  402504:	ldr	w0, [x22, #400]
  402508:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40250c:	mov	x3, x19
  402510:	mov	x2, x21
  402514:	add	x1, x1, #0xeb8
  402518:	bl	401390 <errx@plt>
  40251c:	add	x1, sp, #0x38
  402520:	mov	x0, x19
  402524:	mov	w3, #0x0                   	// #0
  402528:	mov	w2, #0x10                  	// #16
  40252c:	bl	401250 <__strtoul_internal@plt>
  402530:	ldr	w1, [x20]
  402534:	cbnz	w1, 40256c <ferror@plt+0x116c>
  402538:	ldr	x1, [sp, #56]
  40253c:	cmp	x19, x1
  402540:	b.eq	402504 <ferror@plt+0x1104>  // b.none
  402544:	cbz	x1, 402550 <ferror@plt+0x1150>
  402548:	ldrsb	w1, [x1]
  40254c:	cbnz	w1, 402504 <ferror@plt+0x1104>
  402550:	mov	x1, #0xffffffff            	// #4294967295
  402554:	cmp	x0, x1
  402558:	b.hi	40258c <ferror@plt+0x118c>  // b.pmore
  40255c:	ldp	x19, x20, [sp, #16]
  402560:	ldp	x21, x22, [sp, #32]
  402564:	ldp	x29, x30, [sp], #64
  402568:	ret
  40256c:	ldr	w0, [x22, #400]
  402570:	cmp	w1, #0x22
  402574:	b.ne	402504 <ferror@plt+0x1104>  // b.any
  402578:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40257c:	mov	x3, x19
  402580:	mov	x2, x21
  402584:	add	x1, x1, #0xeb8
  402588:	bl	4013e0 <err@plt>
  40258c:	mov	x1, x21
  402590:	mov	x0, x19
  402594:	bl	401b88 <ferror@plt+0x788>
  402598:	stp	x29, x30, [sp, #-64]!
  40259c:	mov	x29, sp
  4025a0:	stp	x19, x20, [sp, #16]
  4025a4:	mov	x19, x0
  4025a8:	stp	x21, x22, [sp, #32]
  4025ac:	mov	x21, x1
  4025b0:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4025b4:	str	xzr, [sp, #56]
  4025b8:	bl	4013c0 <__errno_location@plt>
  4025bc:	str	wzr, [x0]
  4025c0:	cbz	x19, 4025d4 <ferror@plt+0x11d4>
  4025c4:	mov	x20, x0
  4025c8:	ldrsb	w0, [x19]
  4025cc:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4025d0:	cbnz	w0, 4025ec <ferror@plt+0x11ec>
  4025d4:	ldr	w0, [x22, #400]
  4025d8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4025dc:	mov	x3, x19
  4025e0:	mov	x2, x21
  4025e4:	add	x1, x1, #0xeb8
  4025e8:	bl	401390 <errx@plt>
  4025ec:	add	x1, sp, #0x38
  4025f0:	mov	x0, x19
  4025f4:	mov	w3, #0x0                   	// #0
  4025f8:	mov	w2, #0xa                   	// #10
  4025fc:	bl	401200 <__strtol_internal@plt>
  402600:	ldr	w1, [x20]
  402604:	cbnz	w1, 402630 <ferror@plt+0x1230>
  402608:	ldr	x1, [sp, #56]
  40260c:	cmp	x1, x19
  402610:	b.eq	4025d4 <ferror@plt+0x11d4>  // b.none
  402614:	cbz	x1, 402620 <ferror@plt+0x1220>
  402618:	ldrsb	w1, [x1]
  40261c:	cbnz	w1, 4025d4 <ferror@plt+0x11d4>
  402620:	ldp	x19, x20, [sp, #16]
  402624:	ldp	x21, x22, [sp, #32]
  402628:	ldp	x29, x30, [sp], #64
  40262c:	ret
  402630:	ldr	w0, [x22, #400]
  402634:	cmp	w1, #0x22
  402638:	b.ne	4025d4 <ferror@plt+0x11d4>  // b.any
  40263c:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402640:	mov	x3, x19
  402644:	mov	x2, x21
  402648:	add	x1, x1, #0xeb8
  40264c:	bl	4013e0 <err@plt>
  402650:	stp	x29, x30, [sp, #-32]!
  402654:	mov	x29, sp
  402658:	stp	x19, x20, [sp, #16]
  40265c:	mov	x19, x1
  402660:	mov	x20, x0
  402664:	bl	402598 <ferror@plt+0x1198>
  402668:	mov	x2, #0x80000000            	// #2147483648
  40266c:	add	x2, x0, x2
  402670:	mov	x1, #0xffffffff            	// #4294967295
  402674:	cmp	x2, x1
  402678:	b.hi	402688 <ferror@plt+0x1288>  // b.pmore
  40267c:	ldp	x19, x20, [sp, #16]
  402680:	ldp	x29, x30, [sp], #32
  402684:	ret
  402688:	bl	4013c0 <__errno_location@plt>
  40268c:	mov	x4, x0
  402690:	adrp	x0, 415000 <ferror@plt+0x13c00>
  402694:	mov	w5, #0x22                  	// #34
  402698:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40269c:	mov	x3, x20
  4026a0:	ldr	w0, [x0, #400]
  4026a4:	mov	x2, x19
  4026a8:	str	w5, [x4]
  4026ac:	add	x1, x1, #0xeb8
  4026b0:	bl	4013e0 <err@plt>
  4026b4:	nop
  4026b8:	stp	x29, x30, [sp, #-32]!
  4026bc:	mov	x29, sp
  4026c0:	stp	x19, x20, [sp, #16]
  4026c4:	mov	x19, x1
  4026c8:	mov	x20, x0
  4026cc:	bl	402650 <ferror@plt+0x1250>
  4026d0:	add	w2, w0, #0x8, lsl #12
  4026d4:	mov	w1, #0xffff                	// #65535
  4026d8:	cmp	w2, w1
  4026dc:	b.hi	4026ec <ferror@plt+0x12ec>  // b.pmore
  4026e0:	ldp	x19, x20, [sp, #16]
  4026e4:	ldp	x29, x30, [sp], #32
  4026e8:	ret
  4026ec:	bl	4013c0 <__errno_location@plt>
  4026f0:	mov	x4, x0
  4026f4:	adrp	x0, 415000 <ferror@plt+0x13c00>
  4026f8:	mov	w5, #0x22                  	// #34
  4026fc:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402700:	mov	x3, x20
  402704:	ldr	w0, [x0, #400]
  402708:	mov	x2, x19
  40270c:	str	w5, [x4]
  402710:	add	x1, x1, #0xeb8
  402714:	bl	4013e0 <err@plt>
  402718:	stp	x29, x30, [sp, #-64]!
  40271c:	mov	x29, sp
  402720:	stp	x19, x20, [sp, #16]
  402724:	mov	x19, x0
  402728:	stp	x21, x22, [sp, #32]
  40272c:	mov	x21, x1
  402730:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402734:	str	xzr, [sp, #56]
  402738:	bl	4013c0 <__errno_location@plt>
  40273c:	str	wzr, [x0]
  402740:	cbz	x19, 402754 <ferror@plt+0x1354>
  402744:	mov	x20, x0
  402748:	ldrsb	w0, [x19]
  40274c:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402750:	cbnz	w0, 40276c <ferror@plt+0x136c>
  402754:	ldr	w0, [x22, #400]
  402758:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40275c:	mov	x3, x19
  402760:	mov	x2, x21
  402764:	add	x1, x1, #0xeb8
  402768:	bl	401390 <errx@plt>
  40276c:	add	x1, sp, #0x38
  402770:	mov	x0, x19
  402774:	mov	w3, #0x0                   	// #0
  402778:	mov	w2, #0xa                   	// #10
  40277c:	bl	401250 <__strtoul_internal@plt>
  402780:	ldr	w1, [x20]
  402784:	cbnz	w1, 4027b0 <ferror@plt+0x13b0>
  402788:	ldr	x1, [sp, #56]
  40278c:	cmp	x19, x1
  402790:	b.eq	402754 <ferror@plt+0x1354>  // b.none
  402794:	cbz	x1, 4027a0 <ferror@plt+0x13a0>
  402798:	ldrsb	w1, [x1]
  40279c:	cbnz	w1, 402754 <ferror@plt+0x1354>
  4027a0:	ldp	x19, x20, [sp, #16]
  4027a4:	ldp	x21, x22, [sp, #32]
  4027a8:	ldp	x29, x30, [sp], #64
  4027ac:	ret
  4027b0:	ldr	w0, [x22, #400]
  4027b4:	cmp	w1, #0x22
  4027b8:	b.ne	402754 <ferror@plt+0x1354>  // b.any
  4027bc:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4027c0:	mov	x3, x19
  4027c4:	mov	x2, x21
  4027c8:	add	x1, x1, #0xeb8
  4027cc:	bl	4013e0 <err@plt>
  4027d0:	stp	x29, x30, [sp, #-64]!
  4027d4:	mov	x29, sp
  4027d8:	stp	x19, x20, [sp, #16]
  4027dc:	mov	x19, x0
  4027e0:	stp	x21, x22, [sp, #32]
  4027e4:	mov	x21, x1
  4027e8:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4027ec:	str	xzr, [sp, #56]
  4027f0:	bl	4013c0 <__errno_location@plt>
  4027f4:	str	wzr, [x0]
  4027f8:	cbz	x19, 40280c <ferror@plt+0x140c>
  4027fc:	mov	x20, x0
  402800:	ldrsb	w0, [x19]
  402804:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402808:	cbnz	w0, 402824 <ferror@plt+0x1424>
  40280c:	ldr	w0, [x22, #400]
  402810:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402814:	mov	x3, x19
  402818:	mov	x2, x21
  40281c:	add	x1, x1, #0xeb8
  402820:	bl	401390 <errx@plt>
  402824:	add	x1, sp, #0x38
  402828:	mov	x0, x19
  40282c:	mov	w3, #0x0                   	// #0
  402830:	mov	w2, #0x10                  	// #16
  402834:	bl	401250 <__strtoul_internal@plt>
  402838:	ldr	w1, [x20]
  40283c:	cbnz	w1, 402868 <ferror@plt+0x1468>
  402840:	ldr	x1, [sp, #56]
  402844:	cmp	x19, x1
  402848:	b.eq	40280c <ferror@plt+0x140c>  // b.none
  40284c:	cbz	x1, 402858 <ferror@plt+0x1458>
  402850:	ldrsb	w1, [x1]
  402854:	cbnz	w1, 40280c <ferror@plt+0x140c>
  402858:	ldp	x19, x20, [sp, #16]
  40285c:	ldp	x21, x22, [sp, #32]
  402860:	ldp	x29, x30, [sp], #64
  402864:	ret
  402868:	ldr	w0, [x22, #400]
  40286c:	cmp	w1, #0x22
  402870:	b.ne	40280c <ferror@plt+0x140c>  // b.any
  402874:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402878:	mov	x3, x19
  40287c:	mov	x2, x21
  402880:	add	x1, x1, #0xeb8
  402884:	bl	4013e0 <err@plt>
  402888:	stp	x29, x30, [sp, #-64]!
  40288c:	mov	x29, sp
  402890:	stp	x19, x20, [sp, #16]
  402894:	mov	x19, x0
  402898:	stp	x21, x22, [sp, #32]
  40289c:	mov	x21, x1
  4028a0:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4028a4:	str	xzr, [sp, #56]
  4028a8:	bl	4013c0 <__errno_location@plt>
  4028ac:	str	wzr, [x0]
  4028b0:	cbz	x19, 4028c4 <ferror@plt+0x14c4>
  4028b4:	mov	x20, x0
  4028b8:	ldrsb	w0, [x19]
  4028bc:	adrp	x22, 415000 <ferror@plt+0x13c00>
  4028c0:	cbnz	w0, 4028dc <ferror@plt+0x14dc>
  4028c4:	ldr	w0, [x22, #400]
  4028c8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4028cc:	mov	x3, x19
  4028d0:	mov	x2, x21
  4028d4:	add	x1, x1, #0xeb8
  4028d8:	bl	401390 <errx@plt>
  4028dc:	mov	x0, x19
  4028e0:	add	x1, sp, #0x38
  4028e4:	bl	401180 <strtod@plt>
  4028e8:	ldr	w0, [x20]
  4028ec:	cbnz	w0, 402918 <ferror@plt+0x1518>
  4028f0:	ldr	x0, [sp, #56]
  4028f4:	cmp	x0, x19
  4028f8:	b.eq	4028c4 <ferror@plt+0x14c4>  // b.none
  4028fc:	cbz	x0, 402908 <ferror@plt+0x1508>
  402900:	ldrsb	w0, [x0]
  402904:	cbnz	w0, 4028c4 <ferror@plt+0x14c4>
  402908:	ldp	x19, x20, [sp, #16]
  40290c:	ldp	x21, x22, [sp, #32]
  402910:	ldp	x29, x30, [sp], #64
  402914:	ret
  402918:	cmp	w0, #0x22
  40291c:	ldr	w0, [x22, #400]
  402920:	b.ne	4028c4 <ferror@plt+0x14c4>  // b.any
  402924:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402928:	mov	x3, x19
  40292c:	mov	x2, x21
  402930:	add	x1, x1, #0xeb8
  402934:	bl	4013e0 <err@plt>
  402938:	stp	x29, x30, [sp, #-64]!
  40293c:	mov	x29, sp
  402940:	stp	x19, x20, [sp, #16]
  402944:	mov	x19, x0
  402948:	stp	x21, x22, [sp, #32]
  40294c:	mov	x21, x1
  402950:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402954:	str	xzr, [sp, #56]
  402958:	bl	4013c0 <__errno_location@plt>
  40295c:	str	wzr, [x0]
  402960:	cbz	x19, 402974 <ferror@plt+0x1574>
  402964:	mov	x20, x0
  402968:	ldrsb	w0, [x19]
  40296c:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402970:	cbnz	w0, 40298c <ferror@plt+0x158c>
  402974:	ldr	w0, [x22, #400]
  402978:	adrp	x1, 403000 <ferror@plt+0x1c00>
  40297c:	mov	x3, x19
  402980:	mov	x2, x21
  402984:	add	x1, x1, #0xeb8
  402988:	bl	401390 <errx@plt>
  40298c:	add	x1, sp, #0x38
  402990:	mov	x0, x19
  402994:	mov	w2, #0xa                   	// #10
  402998:	bl	4012f0 <strtol@plt>
  40299c:	ldr	w1, [x20]
  4029a0:	cbnz	w1, 4029cc <ferror@plt+0x15cc>
  4029a4:	ldr	x1, [sp, #56]
  4029a8:	cmp	x1, x19
  4029ac:	b.eq	402974 <ferror@plt+0x1574>  // b.none
  4029b0:	cbz	x1, 4029bc <ferror@plt+0x15bc>
  4029b4:	ldrsb	w1, [x1]
  4029b8:	cbnz	w1, 402974 <ferror@plt+0x1574>
  4029bc:	ldp	x19, x20, [sp, #16]
  4029c0:	ldp	x21, x22, [sp, #32]
  4029c4:	ldp	x29, x30, [sp], #64
  4029c8:	ret
  4029cc:	ldr	w0, [x22, #400]
  4029d0:	cmp	w1, #0x22
  4029d4:	b.ne	402974 <ferror@plt+0x1574>  // b.any
  4029d8:	adrp	x1, 403000 <ferror@plt+0x1c00>
  4029dc:	mov	x3, x19
  4029e0:	mov	x2, x21
  4029e4:	add	x1, x1, #0xeb8
  4029e8:	bl	4013e0 <err@plt>
  4029ec:	nop
  4029f0:	stp	x29, x30, [sp, #-64]!
  4029f4:	mov	x29, sp
  4029f8:	stp	x19, x20, [sp, #16]
  4029fc:	mov	x19, x0
  402a00:	stp	x21, x22, [sp, #32]
  402a04:	mov	x21, x1
  402a08:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402a0c:	str	xzr, [sp, #56]
  402a10:	bl	4013c0 <__errno_location@plt>
  402a14:	str	wzr, [x0]
  402a18:	cbz	x19, 402a2c <ferror@plt+0x162c>
  402a1c:	mov	x20, x0
  402a20:	ldrsb	w0, [x19]
  402a24:	adrp	x22, 415000 <ferror@plt+0x13c00>
  402a28:	cbnz	w0, 402a44 <ferror@plt+0x1644>
  402a2c:	ldr	w0, [x22, #400]
  402a30:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402a34:	mov	x3, x19
  402a38:	mov	x2, x21
  402a3c:	add	x1, x1, #0xeb8
  402a40:	bl	401390 <errx@plt>
  402a44:	add	x1, sp, #0x38
  402a48:	mov	x0, x19
  402a4c:	mov	w2, #0xa                   	// #10
  402a50:	bl	401130 <strtoul@plt>
  402a54:	ldr	w1, [x20]
  402a58:	cbnz	w1, 402a84 <ferror@plt+0x1684>
  402a5c:	ldr	x1, [sp, #56]
  402a60:	cmp	x1, x19
  402a64:	b.eq	402a2c <ferror@plt+0x162c>  // b.none
  402a68:	cbz	x1, 402a74 <ferror@plt+0x1674>
  402a6c:	ldrsb	w1, [x1]
  402a70:	cbnz	w1, 402a2c <ferror@plt+0x162c>
  402a74:	ldp	x19, x20, [sp, #16]
  402a78:	ldp	x21, x22, [sp, #32]
  402a7c:	ldp	x29, x30, [sp], #64
  402a80:	ret
  402a84:	ldr	w0, [x22, #400]
  402a88:	cmp	w1, #0x22
  402a8c:	b.ne	402a2c <ferror@plt+0x162c>  // b.any
  402a90:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402a94:	mov	x3, x19
  402a98:	mov	x2, x21
  402a9c:	add	x1, x1, #0xeb8
  402aa0:	bl	4013e0 <err@plt>
  402aa4:	nop
  402aa8:	stp	x29, x30, [sp, #-48]!
  402aac:	mov	x29, sp
  402ab0:	stp	x19, x20, [sp, #16]
  402ab4:	mov	x19, x1
  402ab8:	mov	x20, x0
  402abc:	add	x1, sp, #0x28
  402ac0:	bl	401fa8 <ferror@plt+0xba8>
  402ac4:	cbz	w0, 402afc <ferror@plt+0x16fc>
  402ac8:	bl	4013c0 <__errno_location@plt>
  402acc:	ldr	w1, [x0]
  402ad0:	adrp	x2, 415000 <ferror@plt+0x13c00>
  402ad4:	mov	x3, x20
  402ad8:	ldr	w0, [x2, #400]
  402adc:	mov	x2, x19
  402ae0:	cbz	w1, 402af0 <ferror@plt+0x16f0>
  402ae4:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402ae8:	add	x1, x1, #0xeb8
  402aec:	bl	4013e0 <err@plt>
  402af0:	adrp	x1, 403000 <ferror@plt+0x1c00>
  402af4:	add	x1, x1, #0xeb8
  402af8:	bl	401390 <errx@plt>
  402afc:	ldp	x19, x20, [sp, #16]
  402b00:	ldr	x0, [sp, #40]
  402b04:	ldp	x29, x30, [sp], #48
  402b08:	ret
  402b0c:	nop
  402b10:	stp	x29, x30, [sp, #-32]!
  402b14:	mov	x29, sp
  402b18:	str	x19, [sp, #16]
  402b1c:	mov	x19, x1
  402b20:	mov	x1, x2
  402b24:	bl	402888 <ferror@plt+0x1488>
  402b28:	fcvtzs	d2, d0
  402b2c:	mov	x0, #0x848000000000        	// #145685290680320
  402b30:	movk	x0, #0x412e, lsl #48
  402b34:	fmov	d1, x0
  402b38:	scvtf	d3, d2
  402b3c:	fsub	d0, d0, d3
  402b40:	fmul	d0, d0, d1
  402b44:	fcvtzs	d0, d0
  402b48:	stp	d2, d0, [x19]
  402b4c:	ldr	x19, [sp, #16]
  402b50:	ldp	x29, x30, [sp], #32
  402b54:	ret
  402b58:	mov	w2, w0
  402b5c:	mov	x0, x1
  402b60:	and	w1, w2, #0xf000
  402b64:	add	x14, x0, #0x1
  402b68:	cmp	w1, #0x4, lsl #12
  402b6c:	add	x13, x0, #0x2
  402b70:	add	x12, x0, #0x3
  402b74:	add	x11, x0, #0x4
  402b78:	add	x10, x0, #0x5
  402b7c:	add	x9, x0, #0x6
  402b80:	add	x8, x0, #0x7
  402b84:	add	x7, x0, #0x8
  402b88:	add	x6, x0, #0x9
  402b8c:	b.eq	402cf8 <ferror@plt+0x18f8>  // b.none
  402b90:	cmp	w1, #0xa, lsl #12
  402b94:	b.eq	402bec <ferror@plt+0x17ec>  // b.none
  402b98:	cmp	w1, #0x2, lsl #12
  402b9c:	b.eq	402d18 <ferror@plt+0x1918>  // b.none
  402ba0:	cmp	w1, #0x6, lsl #12
  402ba4:	b.eq	402d08 <ferror@plt+0x1908>  // b.none
  402ba8:	cmp	w1, #0xc, lsl #12
  402bac:	b.eq	402d28 <ferror@plt+0x1928>  // b.none
  402bb0:	cmp	w1, #0x1, lsl #12
  402bb4:	b.eq	402d38 <ferror@plt+0x1938>  // b.none
  402bb8:	cmp	w1, #0x8, lsl #12
  402bbc:	b.eq	402d48 <ferror@plt+0x1948>  // b.none
  402bc0:	mov	x4, x6
  402bc4:	mov	x6, x7
  402bc8:	mov	x7, x8
  402bcc:	mov	x8, x9
  402bd0:	mov	x9, x10
  402bd4:	mov	x10, x11
  402bd8:	mov	x11, x12
  402bdc:	mov	x12, x13
  402be0:	mov	x13, x14
  402be4:	mov	x14, x0
  402be8:	b	402bf8 <ferror@plt+0x17f8>
  402bec:	mov	x4, x0
  402bf0:	mov	w1, #0x6c                  	// #108
  402bf4:	strb	w1, [x4], #10
  402bf8:	tst	x2, #0x100
  402bfc:	mov	w5, #0x2d                  	// #45
  402c00:	mov	w3, #0x72                  	// #114
  402c04:	csel	w3, w3, w5, ne  // ne = any
  402c08:	tst	x2, #0x80
  402c0c:	strb	w3, [x14]
  402c10:	mov	w3, #0x77                  	// #119
  402c14:	csel	w3, w3, w5, ne  // ne = any
  402c18:	strb	w3, [x13]
  402c1c:	and	w1, w2, #0x40
  402c20:	tbz	w2, #11, 402cc0 <ferror@plt+0x18c0>
  402c24:	cmp	w1, #0x0
  402c28:	mov	w3, #0x53                  	// #83
  402c2c:	mov	w1, #0x73                  	// #115
  402c30:	csel	w1, w1, w3, ne  // ne = any
  402c34:	tst	x2, #0x20
  402c38:	strb	w1, [x12]
  402c3c:	mov	w5, #0x2d                  	// #45
  402c40:	mov	w3, #0x72                  	// #114
  402c44:	csel	w3, w3, w5, ne  // ne = any
  402c48:	tst	x2, #0x10
  402c4c:	strb	w3, [x11]
  402c50:	mov	w3, #0x77                  	// #119
  402c54:	csel	w3, w3, w5, ne  // ne = any
  402c58:	strb	w3, [x10]
  402c5c:	and	w1, w2, #0x8
  402c60:	tbz	w2, #10, 402ce8 <ferror@plt+0x18e8>
  402c64:	cmp	w1, #0x0
  402c68:	mov	w3, #0x53                  	// #83
  402c6c:	mov	w1, #0x73                  	// #115
  402c70:	csel	w1, w1, w3, ne  // ne = any
  402c74:	tst	x2, #0x4
  402c78:	strb	w1, [x9]
  402c7c:	mov	w5, #0x2d                  	// #45
  402c80:	mov	w3, #0x72                  	// #114
  402c84:	csel	w3, w3, w5, ne  // ne = any
  402c88:	tst	x2, #0x2
  402c8c:	strb	w3, [x8]
  402c90:	mov	w3, #0x77                  	// #119
  402c94:	csel	w3, w3, w5, ne  // ne = any
  402c98:	strb	w3, [x7]
  402c9c:	and	w1, w2, #0x1
  402ca0:	tbz	w2, #9, 402cd0 <ferror@plt+0x18d0>
  402ca4:	cmp	w1, #0x0
  402ca8:	mov	w2, #0x54                  	// #84
  402cac:	mov	w1, #0x74                  	// #116
  402cb0:	csel	w1, w1, w2, ne  // ne = any
  402cb4:	strb	w1, [x6]
  402cb8:	strb	wzr, [x4]
  402cbc:	ret
  402cc0:	cmp	w1, #0x0
  402cc4:	mov	w1, #0x78                  	// #120
  402cc8:	csel	w1, w1, w5, ne  // ne = any
  402ccc:	b	402c34 <ferror@plt+0x1834>
  402cd0:	cmp	w1, #0x0
  402cd4:	mov	w1, #0x78                  	// #120
  402cd8:	csel	w1, w1, w5, ne  // ne = any
  402cdc:	strb	w1, [x6]
  402ce0:	strb	wzr, [x4]
  402ce4:	ret
  402ce8:	cmp	w1, #0x0
  402cec:	mov	w1, #0x78                  	// #120
  402cf0:	csel	w1, w1, w5, ne  // ne = any
  402cf4:	b	402c74 <ferror@plt+0x1874>
  402cf8:	mov	x4, x0
  402cfc:	mov	w1, #0x64                  	// #100
  402d00:	strb	w1, [x4], #10
  402d04:	b	402bf8 <ferror@plt+0x17f8>
  402d08:	mov	x4, x0
  402d0c:	mov	w1, #0x62                  	// #98
  402d10:	strb	w1, [x4], #10
  402d14:	b	402bf8 <ferror@plt+0x17f8>
  402d18:	mov	x4, x0
  402d1c:	mov	w1, #0x63                  	// #99
  402d20:	strb	w1, [x4], #10
  402d24:	b	402bf8 <ferror@plt+0x17f8>
  402d28:	mov	x4, x0
  402d2c:	mov	w1, #0x73                  	// #115
  402d30:	strb	w1, [x4], #10
  402d34:	b	402bf8 <ferror@plt+0x17f8>
  402d38:	mov	x4, x0
  402d3c:	mov	w1, #0x70                  	// #112
  402d40:	strb	w1, [x4], #10
  402d44:	b	402bf8 <ferror@plt+0x17f8>
  402d48:	mov	x4, x0
  402d4c:	mov	w1, #0x2d                  	// #45
  402d50:	strb	w1, [x4], #10
  402d54:	b	402bf8 <ferror@plt+0x17f8>
  402d58:	stp	x29, x30, [sp, #-96]!
  402d5c:	mov	x29, sp
  402d60:	stp	x19, x20, [sp, #16]
  402d64:	add	x20, sp, #0x38
  402d68:	mov	x4, x20
  402d6c:	stp	x21, x22, [sp, #32]
  402d70:	tbz	w0, #1, 402d80 <ferror@plt+0x1980>
  402d74:	add	x4, x20, #0x1
  402d78:	mov	w2, #0x20                  	// #32
  402d7c:	strb	w2, [sp, #56]
  402d80:	cmp	x1, #0x3ff
  402d84:	b.ls	402ecc <ferror@plt+0x1acc>  // b.plast
  402d88:	mov	x2, #0xfffff               	// #1048575
  402d8c:	cmp	x1, x2
  402d90:	b.ls	402f48 <ferror@plt+0x1b48>  // b.plast
  402d94:	mov	x2, #0x3fffffff            	// #1073741823
  402d98:	cmp	x1, x2
  402d9c:	b.ls	402f54 <ferror@plt+0x1b54>  // b.plast
  402da0:	mov	x2, #0xffffffffff          	// #1099511627775
  402da4:	cmp	x1, x2
  402da8:	b.ls	402f60 <ferror@plt+0x1b60>  // b.plast
  402dac:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  402db0:	cmp	x1, x2
  402db4:	b.ls	402f6c <ferror@plt+0x1b6c>  // b.plast
  402db8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  402dbc:	cmp	x1, x2
  402dc0:	b.ls	402f78 <ferror@plt+0x1b78>  // b.plast
  402dc4:	mov	w3, #0x3c                  	// #60
  402dc8:	mov	w6, #0x46                  	// #70
  402dcc:	mov	w7, #0xcccd                	// #52429
  402dd0:	adrp	x8, 403000 <ferror@plt+0x1c00>
  402dd4:	movk	w7, #0xcccc, lsl #16
  402dd8:	add	x8, x8, #0xef0
  402ddc:	mov	x2, #0xffffffffffffffff    	// #-1
  402de0:	lsr	x22, x1, x3
  402de4:	umull	x7, w3, w7
  402de8:	lsl	x2, x2, x3
  402dec:	bic	x2, x1, x2
  402df0:	and	w5, w0, #0x1
  402df4:	mov	w3, w22
  402df8:	lsr	x7, x7, #35
  402dfc:	ldrsb	w1, [x8, w7, sxtw]
  402e00:	strb	w1, [x4]
  402e04:	cmp	w1, #0x42
  402e08:	add	x1, x4, #0x1
  402e0c:	csel	w5, w5, wzr, ne  // ne = any
  402e10:	cbz	w5, 402e20 <ferror@plt+0x1a20>
  402e14:	add	x1, x4, #0x3
  402e18:	mov	w5, #0x4269                	// #17001
  402e1c:	sturh	w5, [x4, #1]
  402e20:	strb	wzr, [x1]
  402e24:	cbz	x2, 402ed8 <ferror@plt+0x1ad8>
  402e28:	sub	w6, w6, #0x14
  402e2c:	lsr	x2, x2, x6
  402e30:	tbz	w0, #2, 402f0c <ferror@plt+0x1b0c>
  402e34:	add	x2, x2, #0x5
  402e38:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  402e3c:	movk	x0, #0xcccd
  402e40:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  402e44:	movk	x4, #0x1999, lsl #48
  402e48:	umulh	x19, x2, x0
  402e4c:	lsr	x19, x19, #3
  402e50:	mul	x1, x19, x0
  402e54:	umulh	x0, x19, x0
  402e58:	ror	x1, x1, #1
  402e5c:	lsr	x0, x0, #3
  402e60:	cmp	x1, x4
  402e64:	csel	x19, x19, x0, hi  // hi = pmore
  402e68:	cbz	x19, 402ed8 <ferror@plt+0x1ad8>
  402e6c:	bl	4011c0 <localeconv@plt>
  402e70:	cbz	x0, 402f3c <ferror@plt+0x1b3c>
  402e74:	ldr	x4, [x0]
  402e78:	cbz	x4, 402f3c <ferror@plt+0x1b3c>
  402e7c:	ldrsb	w1, [x4]
  402e80:	adrp	x0, 403000 <ferror@plt+0x1c00>
  402e84:	add	x0, x0, #0xee8
  402e88:	cmp	w1, #0x0
  402e8c:	csel	x4, x0, x4, eq  // eq = none
  402e90:	mov	x6, x20
  402e94:	mov	x5, x19
  402e98:	mov	w3, w22
  402e9c:	adrp	x2, 403000 <ferror@plt+0x1c00>
  402ea0:	add	x2, x2, #0xef8
  402ea4:	add	x21, sp, #0x40
  402ea8:	mov	x1, #0x20                  	// #32
  402eac:	mov	x0, x21
  402eb0:	bl	4011b0 <snprintf@plt>
  402eb4:	mov	x0, x21
  402eb8:	bl	401260 <strdup@plt>
  402ebc:	ldp	x19, x20, [sp, #16]
  402ec0:	ldp	x21, x22, [sp, #32]
  402ec4:	ldp	x29, x30, [sp], #96
  402ec8:	ret
  402ecc:	mov	w3, w1
  402ed0:	mov	w0, #0x42                  	// #66
  402ed4:	strh	w0, [x4]
  402ed8:	mov	x4, x20
  402edc:	adrp	x2, 403000 <ferror@plt+0x1c00>
  402ee0:	add	x2, x2, #0xf08
  402ee4:	add	x21, sp, #0x40
  402ee8:	mov	x1, #0x20                  	// #32
  402eec:	mov	x0, x21
  402ef0:	bl	4011b0 <snprintf@plt>
  402ef4:	mov	x0, x21
  402ef8:	bl	401260 <strdup@plt>
  402efc:	ldp	x19, x20, [sp, #16]
  402f00:	ldp	x21, x22, [sp, #32]
  402f04:	ldp	x29, x30, [sp], #96
  402f08:	ret
  402f0c:	add	x2, x2, #0x32
  402f10:	mov	x5, #0xf5c3                	// #62915
  402f14:	movk	x5, #0x5c28, lsl #16
  402f18:	lsr	x19, x2, #2
  402f1c:	movk	x5, #0xc28f, lsl #32
  402f20:	movk	x5, #0x28f5, lsl #48
  402f24:	umulh	x19, x19, x5
  402f28:	lsr	x19, x19, #2
  402f2c:	cmp	x19, #0xa
  402f30:	b.ne	402e68 <ferror@plt+0x1a68>  // b.any
  402f34:	add	w3, w22, #0x1
  402f38:	b	402ed8 <ferror@plt+0x1ad8>
  402f3c:	adrp	x4, 403000 <ferror@plt+0x1c00>
  402f40:	add	x4, x4, #0xee8
  402f44:	b	402e90 <ferror@plt+0x1a90>
  402f48:	mov	w6, #0x14                  	// #20
  402f4c:	sub	w3, w6, #0xa
  402f50:	b	402dcc <ferror@plt+0x19cc>
  402f54:	mov	w6, #0x1e                  	// #30
  402f58:	sub	w3, w6, #0xa
  402f5c:	b	402dcc <ferror@plt+0x19cc>
  402f60:	mov	w6, #0x28                  	// #40
  402f64:	sub	w3, w6, #0xa
  402f68:	b	402dcc <ferror@plt+0x19cc>
  402f6c:	mov	w6, #0x32                  	// #50
  402f70:	sub	w3, w6, #0xa
  402f74:	b	402dcc <ferror@plt+0x19cc>
  402f78:	mov	w6, #0x3c                  	// #60
  402f7c:	sub	w3, w6, #0xa
  402f80:	b	402dcc <ferror@plt+0x19cc>
  402f84:	nop
  402f88:	cbz	x0, 403084 <ferror@plt+0x1c84>
  402f8c:	stp	x29, x30, [sp, #-64]!
  402f90:	mov	x29, sp
  402f94:	stp	x19, x20, [sp, #16]
  402f98:	mov	x20, x0
  402f9c:	ldrsb	w4, [x0]
  402fa0:	cbz	w4, 403074 <ferror@plt+0x1c74>
  402fa4:	cmp	x1, #0x0
  402fa8:	stp	x21, x22, [sp, #32]
  402fac:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  402fb0:	stp	x23, x24, [sp, #48]
  402fb4:	mov	x21, x2
  402fb8:	mov	x23, x1
  402fbc:	mov	x22, x3
  402fc0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  402fc4:	b.eq	40306c <ferror@plt+0x1c6c>  // b.none
  402fc8:	mov	x19, #0x0                   	// #0
  402fcc:	nop
  402fd0:	cmp	w4, #0x2c
  402fd4:	ldrsb	w4, [x20, #1]
  402fd8:	b.eq	403004 <ferror@plt+0x1c04>  // b.none
  402fdc:	cbz	w4, 40300c <ferror@plt+0x1c0c>
  402fe0:	add	x20, x20, #0x1
  402fe4:	cmp	x21, x19
  402fe8:	b.hi	402fd0 <ferror@plt+0x1bd0>  // b.pmore
  402fec:	mov	w0, #0xfffffffe            	// #-2
  402ff0:	ldp	x19, x20, [sp, #16]
  402ff4:	ldp	x21, x22, [sp, #32]
  402ff8:	ldp	x23, x24, [sp, #48]
  402ffc:	ldp	x29, x30, [sp], #64
  403000:	ret
  403004:	mov	x24, x20
  403008:	cbnz	w4, 403010 <ferror@plt+0x1c10>
  40300c:	add	x24, x20, #0x1
  403010:	cmp	x0, x24
  403014:	b.cs	40306c <ferror@plt+0x1c6c>  // b.hs, b.nlast
  403018:	sub	x1, x24, x0
  40301c:	blr	x22
  403020:	cmn	w0, #0x1
  403024:	b.eq	40306c <ferror@plt+0x1c6c>  // b.none
  403028:	str	w0, [x23, x19, lsl #2]
  40302c:	add	x19, x19, #0x1
  403030:	ldrsb	w0, [x24]
  403034:	cbz	w0, 403054 <ferror@plt+0x1c54>
  403038:	mov	x0, x20
  40303c:	ldrsb	w4, [x0, #1]!
  403040:	cbz	w4, 403054 <ferror@plt+0x1c54>
  403044:	cmp	x21, x19
  403048:	b.ls	402fec <ferror@plt+0x1bec>  // b.plast
  40304c:	mov	x20, x0
  403050:	b	402fd0 <ferror@plt+0x1bd0>
  403054:	mov	w0, w19
  403058:	ldp	x19, x20, [sp, #16]
  40305c:	ldp	x21, x22, [sp, #32]
  403060:	ldp	x23, x24, [sp, #48]
  403064:	ldp	x29, x30, [sp], #64
  403068:	ret
  40306c:	ldp	x21, x22, [sp, #32]
  403070:	ldp	x23, x24, [sp, #48]
  403074:	mov	w0, #0xffffffff            	// #-1
  403078:	ldp	x19, x20, [sp, #16]
  40307c:	ldp	x29, x30, [sp], #64
  403080:	ret
  403084:	mov	w0, #0xffffffff            	// #-1
  403088:	ret
  40308c:	nop
  403090:	cbz	x0, 40310c <ferror@plt+0x1d0c>
  403094:	stp	x29, x30, [sp, #-32]!
  403098:	mov	x29, sp
  40309c:	str	x19, [sp, #16]
  4030a0:	mov	x19, x3
  4030a4:	mov	x3, x4
  4030a8:	cmp	x19, #0x0
  4030ac:	ldrsb	w4, [x0]
  4030b0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4030b4:	b.eq	403104 <ferror@plt+0x1d04>  // b.none
  4030b8:	ldr	x5, [x19]
  4030bc:	cmp	x5, x2
  4030c0:	b.hi	403104 <ferror@plt+0x1d04>  // b.pmore
  4030c4:	cmp	w4, #0x2b
  4030c8:	b.eq	4030f4 <ferror@plt+0x1cf4>  // b.none
  4030cc:	str	xzr, [x19]
  4030d0:	bl	402f88 <ferror@plt+0x1b88>
  4030d4:	cmp	w0, #0x0
  4030d8:	b.le	4030e8 <ferror@plt+0x1ce8>
  4030dc:	ldr	x1, [x19]
  4030e0:	add	x1, x1, w0, sxtw
  4030e4:	str	x1, [x19]
  4030e8:	ldr	x19, [sp, #16]
  4030ec:	ldp	x29, x30, [sp], #32
  4030f0:	ret
  4030f4:	add	x0, x0, #0x1
  4030f8:	add	x1, x1, x5, lsl #2
  4030fc:	sub	x2, x2, x5
  403100:	b	4030d0 <ferror@plt+0x1cd0>
  403104:	mov	w0, #0xffffffff            	// #-1
  403108:	b	4030e8 <ferror@plt+0x1ce8>
  40310c:	mov	w0, #0xffffffff            	// #-1
  403110:	ret
  403114:	nop
  403118:	cmp	x2, #0x0
  40311c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403120:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403124:	b.eq	403200 <ferror@plt+0x1e00>  // b.none
  403128:	stp	x29, x30, [sp, #-64]!
  40312c:	mov	x29, sp
  403130:	stp	x19, x20, [sp, #16]
  403134:	mov	x20, x2
  403138:	mov	x19, x0
  40313c:	stp	x21, x22, [sp, #32]
  403140:	mov	w21, #0x1                   	// #1
  403144:	str	x23, [sp, #48]
  403148:	mov	x23, x1
  40314c:	ldrsb	w3, [x0]
  403150:	cbz	w3, 4031e8 <ferror@plt+0x1de8>
  403154:	nop
  403158:	cmp	w3, #0x2c
  40315c:	ldrsb	w3, [x19, #1]
  403160:	b.eq	403178 <ferror@plt+0x1d78>  // b.none
  403164:	cbz	w3, 4031c4 <ferror@plt+0x1dc4>
  403168:	add	x19, x19, #0x1
  40316c:	cmp	w3, #0x2c
  403170:	ldrsb	w3, [x19, #1]
  403174:	b.ne	403164 <ferror@plt+0x1d64>  // b.any
  403178:	mov	x22, x19
  40317c:	cbz	w3, 4031c4 <ferror@plt+0x1dc4>
  403180:	cmp	x0, x22
  403184:	b.cs	4031d0 <ferror@plt+0x1dd0>  // b.hs, b.nlast
  403188:	sub	x1, x22, x0
  40318c:	blr	x20
  403190:	tbnz	w0, #31, 4031d4 <ferror@plt+0x1dd4>
  403194:	asr	w2, w0, #3
  403198:	and	w0, w0, #0x7
  40319c:	lsl	w0, w21, w0
  4031a0:	ldrb	w1, [x23, w2, sxtw]
  4031a4:	orr	w0, w0, w1
  4031a8:	strb	w0, [x23, w2, sxtw]
  4031ac:	ldrsb	w0, [x22]
  4031b0:	cbz	w0, 4031e8 <ferror@plt+0x1de8>
  4031b4:	ldrsb	w3, [x19, #1]!
  4031b8:	cbz	w3, 4031e8 <ferror@plt+0x1de8>
  4031bc:	mov	x0, x19
  4031c0:	b	403158 <ferror@plt+0x1d58>
  4031c4:	add	x22, x19, #0x1
  4031c8:	cmp	x0, x22
  4031cc:	b.cc	403188 <ferror@plt+0x1d88>  // b.lo, b.ul, b.last
  4031d0:	mov	w0, #0xffffffff            	// #-1
  4031d4:	ldp	x19, x20, [sp, #16]
  4031d8:	ldp	x21, x22, [sp, #32]
  4031dc:	ldr	x23, [sp, #48]
  4031e0:	ldp	x29, x30, [sp], #64
  4031e4:	ret
  4031e8:	mov	w0, #0x0                   	// #0
  4031ec:	ldp	x19, x20, [sp, #16]
  4031f0:	ldp	x21, x22, [sp, #32]
  4031f4:	ldr	x23, [sp, #48]
  4031f8:	ldp	x29, x30, [sp], #64
  4031fc:	ret
  403200:	mov	w0, #0xffffffea            	// #-22
  403204:	ret
  403208:	cmp	x2, #0x0
  40320c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403210:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403214:	b.eq	4032d4 <ferror@plt+0x1ed4>  // b.none
  403218:	stp	x29, x30, [sp, #-48]!
  40321c:	mov	x29, sp
  403220:	stp	x19, x20, [sp, #16]
  403224:	mov	x19, x0
  403228:	stp	x21, x22, [sp, #32]
  40322c:	mov	x21, x2
  403230:	mov	x22, x1
  403234:	ldrsb	w3, [x0]
  403238:	cbz	w3, 4032c0 <ferror@plt+0x1ec0>
  40323c:	nop
  403240:	cmp	w3, #0x2c
  403244:	ldrsb	w3, [x19, #1]
  403248:	b.eq	403260 <ferror@plt+0x1e60>  // b.none
  40324c:	cbz	w3, 4032a0 <ferror@plt+0x1ea0>
  403250:	add	x19, x19, #0x1
  403254:	cmp	w3, #0x2c
  403258:	ldrsb	w3, [x19, #1]
  40325c:	b.ne	40324c <ferror@plt+0x1e4c>  // b.any
  403260:	mov	x20, x19
  403264:	cbz	w3, 4032a0 <ferror@plt+0x1ea0>
  403268:	cmp	x0, x20
  40326c:	b.cs	4032ac <ferror@plt+0x1eac>  // b.hs, b.nlast
  403270:	sub	x1, x20, x0
  403274:	blr	x21
  403278:	tbnz	x0, #63, 4032b0 <ferror@plt+0x1eb0>
  40327c:	ldr	x2, [x22]
  403280:	orr	x0, x2, x0
  403284:	str	x0, [x22]
  403288:	ldrsb	w0, [x20]
  40328c:	cbz	w0, 4032c0 <ferror@plt+0x1ec0>
  403290:	ldrsb	w3, [x19, #1]!
  403294:	cbz	w3, 4032c0 <ferror@plt+0x1ec0>
  403298:	mov	x0, x19
  40329c:	b	403240 <ferror@plt+0x1e40>
  4032a0:	add	x20, x19, #0x1
  4032a4:	cmp	x0, x20
  4032a8:	b.cc	403270 <ferror@plt+0x1e70>  // b.lo, b.ul, b.last
  4032ac:	mov	w0, #0xffffffff            	// #-1
  4032b0:	ldp	x19, x20, [sp, #16]
  4032b4:	ldp	x21, x22, [sp, #32]
  4032b8:	ldp	x29, x30, [sp], #48
  4032bc:	ret
  4032c0:	mov	w0, #0x0                   	// #0
  4032c4:	ldp	x19, x20, [sp, #16]
  4032c8:	ldp	x21, x22, [sp, #32]
  4032cc:	ldp	x29, x30, [sp], #48
  4032d0:	ret
  4032d4:	mov	w0, #0xffffffea            	// #-22
  4032d8:	ret
  4032dc:	nop
  4032e0:	stp	x29, x30, [sp, #-80]!
  4032e4:	mov	x29, sp
  4032e8:	str	xzr, [sp, #72]
  4032ec:	cbz	x0, 403380 <ferror@plt+0x1f80>
  4032f0:	stp	x19, x20, [sp, #16]
  4032f4:	mov	x19, x0
  4032f8:	mov	x20, x2
  4032fc:	stp	x21, x22, [sp, #32]
  403300:	mov	w21, w3
  403304:	stp	x23, x24, [sp, #48]
  403308:	mov	x23, x1
  40330c:	str	w3, [x1]
  403310:	str	w3, [x2]
  403314:	bl	4013c0 <__errno_location@plt>
  403318:	str	wzr, [x0]
  40331c:	mov	x22, x0
  403320:	ldrsb	w0, [x19]
  403324:	cmp	w0, #0x3a
  403328:	b.eq	40338c <ferror@plt+0x1f8c>  // b.none
  40332c:	add	x24, sp, #0x48
  403330:	mov	x0, x19
  403334:	mov	x1, x24
  403338:	mov	w2, #0xa                   	// #10
  40333c:	bl	4012f0 <strtol@plt>
  403340:	str	w0, [x23]
  403344:	str	w0, [x20]
  403348:	ldr	w0, [x22]
  40334c:	cbnz	w0, 4033c4 <ferror@plt+0x1fc4>
  403350:	ldr	x2, [sp, #72]
  403354:	cmp	x2, #0x0
  403358:	ccmp	x2, x19, #0x4, ne  // ne = any
  40335c:	b.eq	4033c4 <ferror@plt+0x1fc4>  // b.none
  403360:	ldrsb	w3, [x2]
  403364:	cmp	w3, #0x3a
  403368:	b.eq	4033d8 <ferror@plt+0x1fd8>  // b.none
  40336c:	cmp	w3, #0x2d
  403370:	b.eq	4033f4 <ferror@plt+0x1ff4>  // b.none
  403374:	ldp	x19, x20, [sp, #16]
  403378:	ldp	x21, x22, [sp, #32]
  40337c:	ldp	x23, x24, [sp, #48]
  403380:	mov	w0, #0x0                   	// #0
  403384:	ldp	x29, x30, [sp], #80
  403388:	ret
  40338c:	add	x19, x19, #0x1
  403390:	add	x1, sp, #0x48
  403394:	mov	x0, x19
  403398:	mov	w2, #0xa                   	// #10
  40339c:	bl	4012f0 <strtol@plt>
  4033a0:	str	w0, [x20]
  4033a4:	ldr	w0, [x22]
  4033a8:	cbnz	w0, 4033c4 <ferror@plt+0x1fc4>
  4033ac:	ldr	x0, [sp, #72]
  4033b0:	cbz	x0, 4033c4 <ferror@plt+0x1fc4>
  4033b4:	ldrsb	w1, [x0]
  4033b8:	cmp	w1, #0x0
  4033bc:	ccmp	x0, x19, #0x4, eq  // eq = none
  4033c0:	b.ne	403374 <ferror@plt+0x1f74>  // b.any
  4033c4:	mov	w0, #0xffffffff            	// #-1
  4033c8:	ldp	x19, x20, [sp, #16]
  4033cc:	ldp	x21, x22, [sp, #32]
  4033d0:	ldp	x23, x24, [sp, #48]
  4033d4:	b	403384 <ferror@plt+0x1f84>
  4033d8:	ldrsb	w1, [x2, #1]
  4033dc:	cbnz	w1, 4033f4 <ferror@plt+0x1ff4>
  4033e0:	ldp	x23, x24, [sp, #48]
  4033e4:	str	w21, [x20]
  4033e8:	ldp	x19, x20, [sp, #16]
  4033ec:	ldp	x21, x22, [sp, #32]
  4033f0:	b	403384 <ferror@plt+0x1f84>
  4033f4:	str	wzr, [x22]
  4033f8:	add	x19, x2, #0x1
  4033fc:	mov	x1, x24
  403400:	mov	x0, x19
  403404:	mov	w2, #0xa                   	// #10
  403408:	str	xzr, [sp, #72]
  40340c:	bl	4012f0 <strtol@plt>
  403410:	str	w0, [x20]
  403414:	ldr	w0, [x22]
  403418:	cbz	w0, 4033ac <ferror@plt+0x1fac>
  40341c:	b	4033c4 <ferror@plt+0x1fc4>
  403420:	cmp	x1, #0x0
  403424:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403428:	b.eq	4035b4 <ferror@plt+0x21b4>  // b.none
  40342c:	stp	x29, x30, [sp, #-48]!
  403430:	mov	x29, sp
  403434:	stp	x19, x20, [sp, #16]
  403438:	mov	x19, x0
  40343c:	mov	x20, x1
  403440:	stp	x21, x22, [sp, #32]
  403444:	ldrsb	w0, [x19]
  403448:	cmp	w0, #0x2f
  40344c:	b.eq	403458 <ferror@plt+0x2058>  // b.none
  403450:	b	40351c <ferror@plt+0x211c>
  403454:	add	x19, x19, #0x1
  403458:	ldrsb	w0, [x19, #1]
  40345c:	cmp	w0, #0x2f
  403460:	b.eq	403454 <ferror@plt+0x2054>  // b.none
  403464:	ldrsb	w0, [x19, #1]
  403468:	mov	x21, #0x1                   	// #1
  40346c:	cmp	w0, #0x2f
  403470:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403474:	b.eq	40348c <ferror@plt+0x208c>  // b.none
  403478:	add	x21, x21, #0x1
  40347c:	ldrsb	w0, [x19, x21]
  403480:	cmp	w0, #0x2f
  403484:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403488:	b.ne	403478 <ferror@plt+0x2078>  // b.any
  40348c:	ldrsb	w0, [x20]
  403490:	cmp	w0, #0x2f
  403494:	b.eq	4034a0 <ferror@plt+0x20a0>  // b.none
  403498:	b	403538 <ferror@plt+0x2138>
  40349c:	add	x20, x20, #0x1
  4034a0:	ldrsb	w0, [x20, #1]
  4034a4:	cmp	w0, #0x2f
  4034a8:	b.eq	40349c <ferror@plt+0x209c>  // b.none
  4034ac:	ldrsb	w0, [x20, #1]
  4034b0:	cmp	w0, #0x2f
  4034b4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4034b8:	b.eq	4035a8 <ferror@plt+0x21a8>  // b.none
  4034bc:	mov	x22, #0x1                   	// #1
  4034c0:	add	x22, x22, #0x1
  4034c4:	ldrsb	w0, [x20, x22]
  4034c8:	cmp	w0, #0x2f
  4034cc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4034d0:	b.ne	4034c0 <ferror@plt+0x20c0>  // b.any
  4034d4:	add	x0, x22, x21
  4034d8:	cbz	x0, 403550 <ferror@plt+0x2150>
  4034dc:	cmp	x0, #0x1
  4034e0:	b.eq	403564 <ferror@plt+0x2164>  // b.none
  4034e4:	cmp	x20, #0x0
  4034e8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4034ec:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4034f0:	b.eq	403594 <ferror@plt+0x2194>  // b.none
  4034f4:	mov	x2, x21
  4034f8:	mov	x1, x20
  4034fc:	mov	x0, x19
  403500:	bl	401210 <strncmp@plt>
  403504:	cbnz	w0, 403594 <ferror@plt+0x2194>
  403508:	add	x19, x19, x21
  40350c:	add	x20, x20, x22
  403510:	ldrsb	w0, [x19]
  403514:	cmp	w0, #0x2f
  403518:	b.eq	403458 <ferror@plt+0x2058>  // b.none
  40351c:	cbnz	w0, 403464 <ferror@plt+0x2064>
  403520:	ldrsb	w0, [x20]
  403524:	mov	x21, #0x0                   	// #0
  403528:	mov	x19, #0x0                   	// #0
  40352c:	cmp	w0, #0x2f
  403530:	b.eq	4034a0 <ferror@plt+0x20a0>  // b.none
  403534:	nop
  403538:	cbnz	w0, 4034ac <ferror@plt+0x20ac>
  40353c:	mov	x0, x21
  403540:	mov	x22, #0x0                   	// #0
  403544:	mov	x20, #0x0                   	// #0
  403548:	cbnz	x0, 4034dc <ferror@plt+0x20dc>
  40354c:	nop
  403550:	mov	w0, #0x1                   	// #1
  403554:	ldp	x19, x20, [sp, #16]
  403558:	ldp	x21, x22, [sp, #32]
  40355c:	ldp	x29, x30, [sp], #48
  403560:	ret
  403564:	cbz	x19, 403574 <ferror@plt+0x2174>
  403568:	ldrsb	w1, [x19]
  40356c:	cmp	w1, #0x2f
  403570:	b.eq	403554 <ferror@plt+0x2154>  // b.none
  403574:	cbz	x20, 403594 <ferror@plt+0x2194>
  403578:	ldrsb	w0, [x20]
  40357c:	cmp	w0, #0x2f
  403580:	b.eq	403550 <ferror@plt+0x2150>  // b.none
  403584:	cmp	x20, #0x0
  403588:	ccmp	x21, x22, #0x0, ne  // ne = any
  40358c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  403590:	b.ne	4034f4 <ferror@plt+0x20f4>  // b.any
  403594:	mov	w0, #0x0                   	// #0
  403598:	ldp	x19, x20, [sp, #16]
  40359c:	ldp	x21, x22, [sp, #32]
  4035a0:	ldp	x29, x30, [sp], #48
  4035a4:	ret
  4035a8:	add	x0, x21, #0x1
  4035ac:	mov	x22, #0x1                   	// #1
  4035b0:	b	4034d8 <ferror@plt+0x20d8>
  4035b4:	mov	w0, #0x0                   	// #0
  4035b8:	ret
  4035bc:	nop
  4035c0:	stp	x29, x30, [sp, #-64]!
  4035c4:	mov	x29, sp
  4035c8:	stp	x19, x20, [sp, #16]
  4035cc:	mov	x19, x1
  4035d0:	orr	x1, x0, x1
  4035d4:	cbz	x1, 403654 <ferror@plt+0x2254>
  4035d8:	stp	x21, x22, [sp, #32]
  4035dc:	mov	x20, x0
  4035e0:	mov	x21, x2
  4035e4:	cbz	x0, 403668 <ferror@plt+0x2268>
  4035e8:	cbz	x19, 403680 <ferror@plt+0x2280>
  4035ec:	stp	x23, x24, [sp, #48]
  4035f0:	bl	401140 <strlen@plt>
  4035f4:	mov	x23, x0
  4035f8:	mvn	x0, x0
  4035fc:	mov	x22, #0x0                   	// #0
  403600:	cmp	x21, x0
  403604:	b.hi	40363c <ferror@plt+0x223c>  // b.pmore
  403608:	add	x24, x21, x23
  40360c:	add	x0, x24, #0x1
  403610:	bl	4011e0 <malloc@plt>
  403614:	mov	x22, x0
  403618:	cbz	x0, 40363c <ferror@plt+0x223c>
  40361c:	mov	x1, x20
  403620:	mov	x2, x23
  403624:	bl	401110 <memcpy@plt>
  403628:	mov	x2, x21
  40362c:	mov	x1, x19
  403630:	add	x0, x22, x23
  403634:	bl	401110 <memcpy@plt>
  403638:	strb	wzr, [x22, x24]
  40363c:	mov	x0, x22
  403640:	ldp	x19, x20, [sp, #16]
  403644:	ldp	x21, x22, [sp, #32]
  403648:	ldp	x23, x24, [sp, #48]
  40364c:	ldp	x29, x30, [sp], #64
  403650:	ret
  403654:	ldp	x19, x20, [sp, #16]
  403658:	adrp	x0, 403000 <ferror@plt+0x1c00>
  40365c:	ldp	x29, x30, [sp], #64
  403660:	add	x0, x0, #0xb78
  403664:	b	401260 <strdup@plt>
  403668:	mov	x0, x19
  40366c:	mov	x1, x2
  403670:	ldp	x19, x20, [sp, #16]
  403674:	ldp	x21, x22, [sp, #32]
  403678:	ldp	x29, x30, [sp], #64
  40367c:	b	401320 <strndup@plt>
  403680:	ldp	x19, x20, [sp, #16]
  403684:	ldp	x21, x22, [sp, #32]
  403688:	ldp	x29, x30, [sp], #64
  40368c:	b	401260 <strdup@plt>
  403690:	stp	x29, x30, [sp, #-32]!
  403694:	mov	x2, #0x0                   	// #0
  403698:	mov	x29, sp
  40369c:	stp	x19, x20, [sp, #16]
  4036a0:	mov	x20, x0
  4036a4:	mov	x19, x1
  4036a8:	cbz	x1, 4036b8 <ferror@plt+0x22b8>
  4036ac:	mov	x0, x1
  4036b0:	bl	401140 <strlen@plt>
  4036b4:	mov	x2, x0
  4036b8:	mov	x1, x19
  4036bc:	mov	x0, x20
  4036c0:	ldp	x19, x20, [sp, #16]
  4036c4:	ldp	x29, x30, [sp], #32
  4036c8:	b	4035c0 <ferror@plt+0x21c0>
  4036cc:	nop
  4036d0:	stp	x29, x30, [sp, #-288]!
  4036d4:	mov	w9, #0xffffffd0            	// #-48
  4036d8:	mov	w8, #0xffffff80            	// #-128
  4036dc:	mov	x29, sp
  4036e0:	add	x10, sp, #0xf0
  4036e4:	add	x11, sp, #0x120
  4036e8:	stp	x11, x11, [sp, #80]
  4036ec:	str	x10, [sp, #96]
  4036f0:	stp	w9, w8, [sp, #104]
  4036f4:	ldp	x10, x11, [sp, #80]
  4036f8:	str	x19, [sp, #16]
  4036fc:	ldp	x8, x9, [sp, #96]
  403700:	mov	x19, x0
  403704:	add	x0, sp, #0x48
  403708:	stp	x10, x11, [sp, #32]
  40370c:	stp	x8, x9, [sp, #48]
  403710:	str	q0, [sp, #112]
  403714:	str	q1, [sp, #128]
  403718:	str	q2, [sp, #144]
  40371c:	str	q3, [sp, #160]
  403720:	str	q4, [sp, #176]
  403724:	str	q5, [sp, #192]
  403728:	str	q6, [sp, #208]
  40372c:	str	q7, [sp, #224]
  403730:	stp	x2, x3, [sp, #240]
  403734:	add	x2, sp, #0x20
  403738:	stp	x4, x5, [sp, #256]
  40373c:	stp	x6, x7, [sp, #272]
  403740:	bl	401310 <vasprintf@plt>
  403744:	tbnz	w0, #31, 403774 <ferror@plt+0x2374>
  403748:	ldr	x1, [sp, #72]
  40374c:	sxtw	x2, w0
  403750:	mov	x0, x19
  403754:	bl	4035c0 <ferror@plt+0x21c0>
  403758:	mov	x19, x0
  40375c:	ldr	x0, [sp, #72]
  403760:	bl	401300 <free@plt>
  403764:	mov	x0, x19
  403768:	ldr	x19, [sp, #16]
  40376c:	ldp	x29, x30, [sp], #288
  403770:	ret
  403774:	mov	x19, #0x0                   	// #0
  403778:	mov	x0, x19
  40377c:	ldr	x19, [sp, #16]
  403780:	ldp	x29, x30, [sp], #288
  403784:	ret
  403788:	stp	x29, x30, [sp, #-96]!
  40378c:	mov	x29, sp
  403790:	stp	x19, x20, [sp, #16]
  403794:	ldr	x19, [x0]
  403798:	stp	x21, x22, [sp, #32]
  40379c:	stp	x23, x24, [sp, #48]
  4037a0:	mov	x23, x0
  4037a4:	ldrsb	w0, [x19]
  4037a8:	cbz	w0, 403900 <ferror@plt+0x2500>
  4037ac:	mov	x24, x1
  4037b0:	mov	x22, x2
  4037b4:	mov	x1, x2
  4037b8:	mov	x0, x19
  4037bc:	stp	x25, x26, [sp, #64]
  4037c0:	mov	w25, w3
  4037c4:	bl	401330 <strspn@plt>
  4037c8:	ldrsb	w20, [x19, x0]
  4037cc:	add	x21, x19, x0
  4037d0:	cbz	w20, 4038bc <ferror@plt+0x24bc>
  4037d4:	cbz	w25, 403888 <ferror@plt+0x2488>
  4037d8:	adrp	x0, 403000 <ferror@plt+0x1c00>
  4037dc:	mov	w1, w20
  4037e0:	add	x0, x0, #0xf10
  4037e4:	bl	401340 <strchr@plt>
  4037e8:	cbz	x0, 40391c <ferror@plt+0x251c>
  4037ec:	ldrsb	w1, [x21, #1]
  4037f0:	add	x25, x21, #0x1
  4037f4:	strb	w20, [sp, #88]
  4037f8:	add	x26, sp, #0x58
  4037fc:	strb	wzr, [sp, #89]
  403800:	mov	w19, #0x0                   	// #0
  403804:	cbz	w1, 4039d4 <ferror@plt+0x25d4>
  403808:	cmp	w1, #0x5c
  40380c:	b.eq	4038e0 <ferror@plt+0x24e0>  // b.none
  403810:	mov	x0, x26
  403814:	bl	401340 <strchr@plt>
  403818:	cbnz	x0, 4039c0 <ferror@plt+0x25c0>
  40381c:	add	w19, w19, #0x1
  403820:	sxtw	x0, w19
  403824:	ldrsb	w1, [x25, w19, sxtw]
  403828:	cbnz	w1, 403808 <ferror@plt+0x2408>
  40382c:	add	x1, x0, #0x1
  403830:	add	x1, x21, x1
  403834:	str	x0, [x24]
  403838:	ldrsb	w1, [x1]
  40383c:	cmp	w1, #0x0
  403840:	ccmp	w20, w1, #0x0, ne  // ne = any
  403844:	b.ne	4038bc <ferror@plt+0x24bc>  // b.any
  403848:	add	x0, x0, #0x2
  40384c:	add	x19, x21, x0
  403850:	ldrsb	w1, [x21, x0]
  403854:	cbz	w1, 403864 <ferror@plt+0x2464>
  403858:	mov	x0, x22
  40385c:	bl	401340 <strchr@plt>
  403860:	cbz	x0, 4038bc <ferror@plt+0x24bc>
  403864:	mov	x21, x25
  403868:	ldp	x25, x26, [sp, #64]
  40386c:	str	x19, [x23]
  403870:	mov	x0, x21
  403874:	ldp	x19, x20, [sp, #16]
  403878:	ldp	x21, x22, [sp, #32]
  40387c:	ldp	x23, x24, [sp, #48]
  403880:	ldp	x29, x30, [sp], #96
  403884:	ret
  403888:	mov	x1, x22
  40388c:	mov	x0, x21
  403890:	bl	4013a0 <strcspn@plt>
  403894:	ldp	x25, x26, [sp, #64]
  403898:	str	x0, [x24]
  40389c:	add	x0, x21, x0
  4038a0:	str	x0, [x23]
  4038a4:	mov	x0, x21
  4038a8:	ldp	x19, x20, [sp, #16]
  4038ac:	ldp	x21, x22, [sp, #32]
  4038b0:	ldp	x23, x24, [sp, #48]
  4038b4:	ldp	x29, x30, [sp], #96
  4038b8:	ret
  4038bc:	ldp	x25, x26, [sp, #64]
  4038c0:	str	x21, [x23]
  4038c4:	mov	x21, #0x0                   	// #0
  4038c8:	mov	x0, x21
  4038cc:	ldp	x19, x20, [sp, #16]
  4038d0:	ldp	x21, x22, [sp, #32]
  4038d4:	ldp	x23, x24, [sp, #48]
  4038d8:	ldp	x29, x30, [sp], #96
  4038dc:	ret
  4038e0:	add	w0, w19, #0x1
  4038e4:	ldrsb	w0, [x25, w0, sxtw]
  4038e8:	cbz	w0, 4039c0 <ferror@plt+0x25c0>
  4038ec:	add	w19, w19, #0x2
  4038f0:	sxtw	x0, w19
  4038f4:	ldrsb	w1, [x25, w19, sxtw]
  4038f8:	cbnz	w1, 403808 <ferror@plt+0x2408>
  4038fc:	b	40382c <ferror@plt+0x242c>
  403900:	mov	x21, #0x0                   	// #0
  403904:	mov	x0, x21
  403908:	ldp	x19, x20, [sp, #16]
  40390c:	ldp	x21, x22, [sp, #32]
  403910:	ldp	x23, x24, [sp, #48]
  403914:	ldp	x29, x30, [sp], #96
  403918:	ret
  40391c:	sub	x25, x21, #0x1
  403920:	mov	w0, #0x0                   	// #0
  403924:	add	w19, w0, #0x1
  403928:	cmp	w20, #0x5c
  40392c:	sxtw	x19, w19
  403930:	sub	w26, w19, #0x1
  403934:	b.eq	403968 <ferror@plt+0x2568>  // b.none
  403938:	mov	w1, w20
  40393c:	mov	x0, x22
  403940:	bl	401340 <strchr@plt>
  403944:	add	x1, x19, #0x1
  403948:	cbnz	x0, 4039c8 <ferror@plt+0x25c8>
  40394c:	ldrsb	w20, [x25, x1]
  403950:	add	x26, x21, x19
  403954:	cbz	w20, 403988 <ferror@plt+0x2588>
  403958:	mov	x19, x1
  40395c:	cmp	w20, #0x5c
  403960:	sub	w26, w19, #0x1
  403964:	b.ne	403938 <ferror@plt+0x2538>  // b.any
  403968:	ldrsb	w1, [x21, w19, sxtw]
  40396c:	cbz	w1, 4039c8 <ferror@plt+0x25c8>
  403970:	add	w0, w19, #0x1
  403974:	sxtw	x19, w0
  403978:	ldrsb	w20, [x21, w0, sxtw]
  40397c:	add	x26, x21, x19
  403980:	cbnz	w20, 403924 <ferror@plt+0x2524>
  403984:	nop
  403988:	str	x19, [x24]
  40398c:	ldrsb	w1, [x26]
  403990:	cbz	w1, 4039a0 <ferror@plt+0x25a0>
  403994:	mov	x0, x22
  403998:	bl	401340 <strchr@plt>
  40399c:	cbz	x0, 4038bc <ferror@plt+0x24bc>
  4039a0:	str	x26, [x23]
  4039a4:	mov	x0, x21
  4039a8:	ldp	x19, x20, [sp, #16]
  4039ac:	ldp	x21, x22, [sp, #32]
  4039b0:	ldp	x23, x24, [sp, #48]
  4039b4:	ldp	x25, x26, [sp, #64]
  4039b8:	ldp	x29, x30, [sp], #96
  4039bc:	ret
  4039c0:	sxtw	x0, w19
  4039c4:	b	40382c <ferror@plt+0x242c>
  4039c8:	sxtw	x19, w26
  4039cc:	add	x26, x21, x19
  4039d0:	b	403988 <ferror@plt+0x2588>
  4039d4:	mov	x1, x25
  4039d8:	mov	x0, #0x0                   	// #0
  4039dc:	b	403834 <ferror@plt+0x2434>
  4039e0:	stp	x29, x30, [sp, #-32]!
  4039e4:	mov	x29, sp
  4039e8:	str	x19, [sp, #16]
  4039ec:	mov	x19, x0
  4039f0:	b	4039fc <ferror@plt+0x25fc>
  4039f4:	cmp	w0, #0xa
  4039f8:	b.eq	403a1c <ferror@plt+0x261c>  // b.none
  4039fc:	mov	x0, x19
  403a00:	bl	401240 <fgetc@plt>
  403a04:	cmn	w0, #0x1
  403a08:	b.ne	4039f4 <ferror@plt+0x25f4>  // b.any
  403a0c:	mov	w0, #0x1                   	// #1
  403a10:	ldr	x19, [sp, #16]
  403a14:	ldp	x29, x30, [sp], #32
  403a18:	ret
  403a1c:	mov	w0, #0x0                   	// #0
  403a20:	ldr	x19, [sp, #16]
  403a24:	ldp	x29, x30, [sp], #32
  403a28:	ret
  403a2c:	nop
  403a30:	stp	x29, x30, [sp, #-64]!
  403a34:	mov	x29, sp
  403a38:	stp	x19, x20, [sp, #16]
  403a3c:	adrp	x20, 414000 <ferror@plt+0x12c00>
  403a40:	add	x20, x20, #0xdf0
  403a44:	stp	x21, x22, [sp, #32]
  403a48:	adrp	x21, 414000 <ferror@plt+0x12c00>
  403a4c:	add	x21, x21, #0xde8
  403a50:	sub	x20, x20, x21
  403a54:	mov	w22, w0
  403a58:	stp	x23, x24, [sp, #48]
  403a5c:	mov	x23, x1
  403a60:	mov	x24, x2
  403a64:	bl	4010d0 <memcpy@plt-0x40>
  403a68:	cmp	xzr, x20, asr #3
  403a6c:	b.eq	403a98 <ferror@plt+0x2698>  // b.none
  403a70:	asr	x20, x20, #3
  403a74:	mov	x19, #0x0                   	// #0
  403a78:	ldr	x3, [x21, x19, lsl #3]
  403a7c:	mov	x2, x24
  403a80:	add	x19, x19, #0x1
  403a84:	mov	x1, x23
  403a88:	mov	w0, w22
  403a8c:	blr	x3
  403a90:	cmp	x20, x19
  403a94:	b.ne	403a78 <ferror@plt+0x2678>  // b.any
  403a98:	ldp	x19, x20, [sp, #16]
  403a9c:	ldp	x21, x22, [sp, #32]
  403aa0:	ldp	x23, x24, [sp, #48]
  403aa4:	ldp	x29, x30, [sp], #64
  403aa8:	ret
  403aac:	nop
  403ab0:	ret
  403ab4:	nop
  403ab8:	adrp	x2, 415000 <ferror@plt+0x13c00>
  403abc:	mov	x1, #0x0                   	// #0
  403ac0:	ldr	x2, [x2, #392]
  403ac4:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403ac8 <.fini>:
  403ac8:	stp	x29, x30, [sp, #-16]!
  403acc:	mov	x29, sp
  403ad0:	ldp	x29, x30, [sp], #16
  403ad4:	ret
