============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 21 2019  03:38:45 pm
  Module:                 FME_PIPE_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

          Pin                       Type          Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clock_name)            launch                                            0 R 
U_crtl
  estado_atual_reg[1]/CP                                          0             0 R 
  estado_atual_reg[1]/QN      HS65_LS_DFPRQNX18        1  13.0   39  +158     158 R 
  fopt303/A                                                            +0     158   
  fopt303/Z                   HS65_LS_CNIVX34          3  24.1   27   +36     194 F 
  g201/A                                                               +0     194   
  g201/Z                      HS65_LS_NAND2X43         1  27.5   27   +30     223 R 
  g200/A                                                               +0     224   
  g200/Z                      HS65_LS_CNIVX82         13  77.4   30   +34     257 F 
U_crtl/inp_source 
g825/A                                                                 +0     258   
g825/Z                        HS65_LS_BFX213          16 120.0   21   +56     314 F 
g824/A                                                                 +0     314   
g824/Z                        HS65_LS_IVX106          15 112.6   37   +32     346 R 
g701/B                                                                 +0     346   
g701/Z                        HS65_LS_NAND2AX21        1  22.6   45   +47     394 F 
g632/B                                                                 +0     394   
g632/Z                        HS65_LS_NAND2X57         7  55.5   40   +40     434 R 
U_inter/linha[1][1] 
  addinc_PUs[4].U_F2_U_0_U_S0_add_18_16/A[3] 
    fopt377/A                                                          +0     434   
    fopt377/Z                 HS65_LS_IVX31            2  10.2   17   +26     460 F 
    g346/B                                                             +0     460   
    g346/Z                    HS65_LS_AND2X27          3  22.1   26   +48     508 F 
    g306/A                                                             +0     508   
    g306/Z                    HS65_LS_NOR3X18          1  14.9   59   +59     567 R 
    g304/A                                                             +0     568   
    g304/Z                    HS65_LS_NOR2X38          4  32.3   33   +47     615 F 
    g3/B                                                               +0     615   
    g3/Z                      HS65_LS_OA12X27          1  12.1   24   +72     687 F 
    g369/B                                                             +0     687   
    g369/Z                    HS65_LS_OAI12X24         1  11.6   40   +34     720 R 
    g291/B                                                             +0     721   
    g291/Z                    HS65_LS_XOR2X35          5  31.9   39   +83     803 R 
  addinc_PUs[4].U_F2_U_0_U_S0_add_18_16/Z[7] 
  g207/A                                                               +0     803   
  g207/Z                      HS65_LS_CNIVX27          2  21.7   29   +38     841 F 
  addinc_PUs[4].U_F2_U_0_U_S1_add_18_16/B[7] 
    g384/B                                                             +0     841   
    g384/Z                    HS65_LS_NOR2X38          3  24.7   41   +38     879 R 
    g360/B                                                             +0     879   
    g360/Z                    HS65_LS_OAI21X24         1  11.6   30   +39     919 F 
    g353/C                                                             +0     919   
    g353/Z                    HS65_LS_AOI21X23         1  17.5   49   +44     963 R 
    g340/B                                                             +0     963   
    g340/Z                    HS65_LS_NAND2X43         5  31.3   37   +45    1008 F 
    g335/A                                                             +0    1008   
    g335/Z                    HS65_LS_NOR2AX25         1  15.7   26   +74    1082 F 
    g331/B                                                             +0    1082   
    g331/Z                    HS65_LS_NOR2X38          2  11.0   27   +27    1109 R 
    g325/D1                                                            +0    1109   
    g325/Z                    HS65_LS_MUX21I1X12       1   3.7   38   +61    1170 R 
  addinc_PUs[4].U_F2_U_0_U_S1_add_18_16/Z[12] 
  PUs[4].U_F2_U_p3/input[12] 
    output_reg[12]/D     <<<  HS65_LS_DFPRQNX9                         +0    1171   
    output_reg[12]/CP         setup                               0   +99    1270 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)            capture                                        1370 R 
                              adjustments                            -100    1270   
------------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :       0ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : U_inter/PUs[4].U_F2_U_p3/output_reg[12]/D
