--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml photon.twx photon.ncd -o photon.twr photon.pcf -ucf
xem6010.ucf

Design file:              photon.ncd
Physical constraint file: photon.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.582ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.525   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.BX      net (fanout=2)        0.972   okHI/rst3
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.610ns logic, 0.972ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.311ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.681 - 0.818)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.AQ      Tcko                  0.525   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.AX      net (fanout=2)        0.701   okHI/rst2
    SLICE_X30Y17.CLK     Tdick                 0.085   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.610ns logic, 0.701ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.774 - 0.579)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.DQ      Tcko                  0.525   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y16.AX      net (fanout=1)        0.897   okHI/rst1
    SLICE_X30Y16.CLK     Tdick                 0.085   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.610ns logic, 0.897ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point okHI/flop2 (SLICE_X30Y16.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop1 (FF)
  Destination:          okHI/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.402 - 0.262)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop1 to okHI/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y15.DQ      Tcko                  0.234   okHI/rst1
                                                       okHI/flop1
    SLICE_X30Y16.AX      net (fanout=1)        0.434   okHI/rst1
    SLICE_X30Y16.CLK     Tckdi       (-Th)    -0.041   okHI/rst2
                                                       okHI/flop2
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.275ns logic, 0.434ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop3 (SLICE_X30Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.678ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop2 (FF)
  Destination:          okHI/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 0)
  Clock Path Skew:      -0.049ns (0.332 - 0.381)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop2 to okHI/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y16.AQ      Tcko                  0.234   okHI/rst2
                                                       okHI/flop2
    SLICE_X30Y17.AX      net (fanout=2)        0.354   okHI/rst2
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.275ns logic, 0.354ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point okHI/flop4 (SLICE_X30Y17.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/flop3 (FF)
  Destination:          okHI/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/flop3 to okHI/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y17.AQ      Tcko                  0.234   okHI/rst4
                                                       okHI/flop3
    SLICE_X30Y17.BX      net (fanout=2)        0.480   okHI/rst3
    SLICE_X30Y17.CLK     Tckdi       (-Th)    -0.041   okHI/rst4
                                                       okHI/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.275ns logic, 0.480ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: okHI/hi_dcm/CLKIN
  Logical resource: okHI/hi_dcm/CLKIN
  Location pin: DCM_X0Y3.CLKIN
  Clock network: okHI/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk1 = PERIOD TIMEGRP "clk1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.010ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.990ns (334.448MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK2X
  Logical resource: pll/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKIN)
  Physical resource: pll/dcm_sp_inst/CLKIN
  Logical resource: pll/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: pll/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.010ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_CLKOUT)
  Physical resource: pll/dcm_sp_inst/CLK0
  Logical resource: pll/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: pll/clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_200 = PERIOD TIMEGRP "clk_200" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_sampled/CLK
  Logical resource: pmt_synced/CK
  Location pin: SLICE_X34Y63.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_sampled/CLK
  Logical resource: pmt_sampled/CK
  Location pin: SLICE_X34Y63.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: fifo_photon_din<19>/CLK
  Logical resource: fifo_photon_din_16/CK
  Location pin: SLICE_X34Y67.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.480ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk_100 = PERIOD TIMEGRP "clk_100" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: normal_pmt_auto_count_clk/CLK
  Logical resource: normal_pmt_auto_count_clk/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_20_C_20/CLK
  Logical resource: pmt_readout_count_var_20_C_20/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: pmt_readout_count_var_20_C_20/SR
  Logical resource: pmt_readout_count_var_20_C_20/SR
  Location pin: SLICE_X2Y36.SR
  Clock network: readout_should_count_pmt_readout_count[20]_AND_609_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 26893 paths analyzed, 6173 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.489ns.
--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y30.ENB), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.351ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.637 - 0.640)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X32Y39.D3      net (fanout=16)       2.683   ok1<22>
    SLICE_X32Y39.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X32Y39.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X32Y39.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X32Y39.B6      net (fanout=18)       0.178   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X32Y39.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X28Y66.C4      net (fanout=2)        2.457   time_resolved_pipe_out_read
    SLICE_X28Y66.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X52Y50.D5      net (fanout=38)       2.634   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X52Y50.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out8
    RAMB16_X0Y30.ENB     net (fanout=7)        4.129   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
    RAMB16_X0Y30.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.351ns (1.920ns logic, 12.431ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.140ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.637 - 0.643)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X32Y39.D2      net (fanout=20)       2.518   ok1<17>
    SLICE_X32Y39.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X32Y39.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X32Y39.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X32Y39.B6      net (fanout=18)       0.178   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X32Y39.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X28Y66.C4      net (fanout=2)        2.457   time_resolved_pipe_out_read
    SLICE_X28Y66.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X52Y50.D5      net (fanout=38)       2.634   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X52Y50.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out8
    RAMB16_X0Y30.ENB     net (fanout=7)        4.129   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
    RAMB16_X0Y30.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.140ns (1.874ns logic, 12.266ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      13.986ns (Levels of Logic = 4)
  Clock Path Skew:      -0.003ns (0.637 - 0.640)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.CQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_7
    SLICE_X32Y39.A4      net (fanout=15)       2.903   ok1<23>
    SLICE_X32Y39.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X32Y39.B6      net (fanout=18)       0.178   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X32Y39.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X28Y66.C4      net (fanout=2)        2.457   time_resolved_pipe_out_read
    SLICE_X28Y66.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X52Y50.D5      net (fanout=38)       2.634   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X52Y50.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out8
    RAMB16_X0Y30.ENB     net (fanout=7)        4.129   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
    RAMB16_X0Y30.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.986ns (1.685ns logic, 12.301ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_dataout_reg_10 (SLICE_X22Y38.C1), 97 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      14.005ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.696 - 0.758)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y56.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X22Y109.A1     net (fanout=1)        4.161   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.ram_doutb<3>
    SLICE_X22Y109.A      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X26Y92.C4      net (fanout=1)        1.697   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X26Y92.CMUX    Tilo                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X22Y38.A2      net (fanout=1)        4.369   time_resolved_pipe_out_data<10>
    SLICE_X22Y38.A       Tilo                  0.254   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X22Y38.C1      net (fanout=1)        0.540   ok2<10>
    SLICE_X22Y38.CLK     Tas                   0.200   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     14.005ns (3.238ns logic, 10.767ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.033ns (0.696 - 0.729)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y54.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X22Y109.A4     net (fanout=1)        4.116   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.ram_doutb<3>
    SLICE_X22Y109.A      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X26Y92.C4      net (fanout=1)        1.697   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X26Y92.CMUX    Tilo                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X22Y38.A2      net (fanout=1)        4.369   time_resolved_pipe_out_data<10>
    SLICE_X22Y38.A       Tilo                  0.254   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X22Y38.C1      net (fanout=1)        0.540   ok2<10>
    SLICE_X22Y38.CLK     Tas                   0.200   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.960ns (3.238ns logic, 10.722ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:          okHI/hi_dataout_reg_10 (FF)
  Requirement:          20.830ns
  Data Path Delay:      13.820ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.696 - 0.751)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to okHI/hi_dataout_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y58.DOB3    Trcko_DOB             2.100   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    SLICE_X22Y109.A5     net (fanout=1)        3.976   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.ram_doutb<3>
    SLICE_X22Y109.A      Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X26Y92.C4      net (fanout=1)        1.697   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93
    SLICE_X26Y92.CMUX    Tilo                  0.430   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0
    SLICE_X22Y38.A2      net (fanout=1)        4.369   time_resolved_pipe_out_data<10>
    SLICE_X22Y38.A       Tilo                  0.254   okHI/hi_dataout_reg<9>
                                                       okWO/ok2_int<95>
    SLICE_X22Y38.C1      net (fanout=1)        0.540   ok2<10>
    SLICE_X22Y38.CLK     Tas                   0.200   okHI/hi_dataout_reg<9>
                                                       okHI/core0/core0/Mmux_hi_dataout611
                                                       okHI/hi_dataout_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     13.820ns (3.238ns logic, 10.582ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X1Y32.ENB), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_6 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      14.045ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.730 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_6 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.BQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_6
    SLICE_X32Y39.D3      net (fanout=16)       2.683   ok1<22>
    SLICE_X32Y39.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X32Y39.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X32Y39.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X32Y39.B6      net (fanout=18)       0.178   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X32Y39.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X28Y66.C4      net (fanout=2)        2.457   time_resolved_pipe_out_read
    SLICE_X28Y66.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X52Y50.D5      net (fanout=38)       2.634   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X52Y50.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out8
    RAMB16_X1Y32.ENB     net (fanout=7)        3.823   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
    RAMB16_X1Y32.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     14.045ns (1.920ns logic, 12.125ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_1 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      13.834ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.730 - 0.740)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_1 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y21.AQ      Tcko                  0.430   ok1<20>
                                                       okHI/core0/core0/ti_addr_1
    SLICE_X32Y39.D2      net (fanout=20)       2.518   ok1<17>
    SLICE_X32Y39.D       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o81
    SLICE_X32Y39.A3      net (fanout=1)        0.350   epA0/ti_addr[7]_ep_addr[7]_equal_4_o8
    SLICE_X32Y39.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X32Y39.B6      net (fanout=18)       0.178   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X32Y39.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X28Y66.C4      net (fanout=2)        2.457   time_resolved_pipe_out_read
    SLICE_X28Y66.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X52Y50.D5      net (fanout=38)       2.634   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X52Y50.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out8
    RAMB16_X1Y32.ENB     net (fanout=7)        3.823   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
    RAMB16_X1Y32.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.834ns (1.874ns logic, 11.960ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               okHI/core0/core0/ti_addr_7 (FF)
  Destination:          fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          20.830ns
  Data Path Delay:      13.680ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.730 - 0.737)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/ti_addr_7 to fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y22.CQ      Tcko                  0.476   ok1<23>
                                                       okHI/core0/core0/ti_addr_7
    SLICE_X32Y39.A4      net (fanout=15)       2.903   ok1<23>
    SLICE_X32Y39.A       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ti_addr[7]_ep_addr[7]_equal_4_o83
    SLICE_X32Y39.B6      net (fanout=18)       0.178   epA0/ti_addr[7]_ep_addr[7]_equal_4_o
    SLICE_X32Y39.B       Tilo                  0.235   okHI/okCH<0>
                                                       epA0/ep_read1
    SLICE_X28Y66.C4      net (fanout=2)        2.457   time_resolved_pipe_out_read
    SLICE_X28Y66.C       Tilo                  0.235   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/enb_array<29>
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X52Y50.D5      net (fanout=38)       2.634   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X52Y50.D       Tilo                  0.254   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/out8
    RAMB16_X1Y32.ENB     net (fanout=7)        3.823   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb
    RAMB16_X1Y32.CLKB    Trcck_ENB             0.250   fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                     13.680ns (1.685ns logic, 11.995ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y28.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep81/ep_dataout_0 (FF)
  Destination:          fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep81/ep_dataout_0 to fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y57.AQ      Tcko                  0.198   pipe_in_data_dds<3>
                                                       ep81/ep_dataout_0
    RAMB16_X2Y28.DIA0    net (fanout=1)        0.151   pipe_in_data_dds<0>
    RAMB16_X2Y28.CLKA    Trckd_DIA   (-Th)     0.053   fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       fifo4/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.145ns logic, 0.151ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X14Y10.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.DQ      Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3
    SLICE_X14Y10.D4      net (fanout=6)        0.223   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
    SLICE_X14Y10.CLK     Tah         (-Th)     0.128   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.070ns logic, 0.223ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (SLICE_X14Y10.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.294ns (requirement - (clock path skew + uncertainty - data path))
  Source:               okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3 (FF)
  Destination:          okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3 to okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y11.DQ      Tcko                  0.198   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3
    SLICE_X14Y10.D4      net (fanout=6)        0.223   okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>
    SLICE_X14Y10.CLK     Tah         (-Th)     0.128   okHI/core0/core0/a0/tok_mem_dataout<2>
                                                       okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.070ns logic, 0.223ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHI_dcm_clk0 = PERIOD TIMEGRP "okHI_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Logical resource: okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom/CLKA
  Location pin: RAMB16_X2Y6.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y14.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X2Y16.CLKB
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 65 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.555ns.
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_19 (SLICE_X34Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               photon_time_tag_19 (FF)
  Destination:          fifo_photon_din_19 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.669ns (Levels of Logic = 0)
  Clock Path Skew:      -0.501ns (2.659 - 3.160)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Maximum Data Path at Slow Process Corner: photon_time_tag_19 to fifo_photon_din_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y68.BQ      Tcko                  0.430   photon_time_tag<21>
                                                       photon_time_tag_19
    SLICE_X34Y67.DX      net (fanout=1)        2.154   photon_time_tag<19>
    SLICE_X34Y67.CLK     Tdick                 0.085   fifo_photon_din<19>
                                                       fifo_photon_din_19
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (0.515ns logic, 2.154ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_26 (SLICE_X35Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.525   pmt_sampled
                                                       pmt_sampled
    SLICE_X35Y67.A5      net (fanout=2)        1.059   pmt_sampled
    SLICE_X35Y67.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X35Y76.CE      net (fanout=6)        1.078   pmt_sampled_inv
    SLICE_X35Y76.CLK     Tceck                 0.408   fifo_photon_din<27>
                                                       fifo_photon_din_26
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (1.192ns logic, 2.137ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_31 (SLICE_X35Y76.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pmt_sampled (FF)
  Destination:          fifo_photon_din_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.041ns (0.707 - 0.748)
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pmt_sampled to fifo_photon_din_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y63.AQ      Tcko                  0.525   pmt_sampled
                                                       pmt_sampled
    SLICE_X35Y67.A5      net (fanout=2)        1.059   pmt_sampled
    SLICE_X35Y67.A       Tilo                  0.259   fifo_photon_din<11>
                                                       pmt_sampled_inv1_INV_0
    SLICE_X35Y76.CE      net (fanout=6)        1.078   pmt_sampled_inv
    SLICE_X35Y76.CLK     Tceck                 0.407   fifo_photon_din<27>
                                                       fifo_photon_din_31
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (1.191ns logic, 2.137ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_9 (SLICE_X35Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_9 (FF)
  Destination:          fifo_photon_din_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.462ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.220 - 1.155)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_9 to fifo_photon_din_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y67.BQ      Tcko                  0.200   photon_time_tag<10>
                                                       photon_time_tag_9
    SLICE_X35Y67.BX      net (fanout=1)        0.203   photon_time_tag<9>
    SLICE_X35Y67.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<11>
                                                       fifo_photon_din_9
    -------------------------------------------------  ---------------------------
    Total                                      0.462ns (0.259ns logic, 0.203ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_27 (SLICE_X35Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_27 (FF)
  Destination:          fifo_photon_din_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.485ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (1.220 - 1.154)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_27 to fifo_photon_din_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y76.BQ      Tcko                  0.234   photon_time_tag<29>
                                                       photon_time_tag_27
    SLICE_X35Y76.DX      net (fanout=1)        0.192   photon_time_tag<27>
    SLICE_X35Y76.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<27>
                                                       fifo_photon_din_27
    -------------------------------------------------  ---------------------------
    Total                                      0.485ns (0.293ns logic, 0.192ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_photon_din_1 (SLICE_X37Y67.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               photon_time_tag_1 (FF)
  Destination:          fifo_photon_din_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.220 - 1.155)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_200 rising at 0.000ns
  Clock Uncertainty:    0.385ns

  Clock Uncertainty:          0.385ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.200ns

  Minimum Data Path at Fast Process Corner: photon_time_tag_1 to fifo_photon_din_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.BQ      Tcko                  0.198   photon_time_tag<3>
                                                       photon_time_tag_1
    SLICE_X37Y67.BX      net (fanout=1)        0.237   photon_time_tag<1>
    SLICE_X37Y67.CLK     Tckdi       (-Th)    -0.059   fifo_photon_din<3>
                                                       fifo_photon_din_1
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.257ns logic, 0.237ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk2x = PERIOD TIMEGRP "pll_clk2x" TS_Clk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout1_buf/I0
  Logical resource: pll/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: pll/clk2x
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_sampled/CLK
  Logical resource: pmt_synced/CK
  Location pin: SLICE_X34Y63.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_sampled/CLK
  Logical resource: pmt_sampled/CK
  Location pin: SLICE_X34Y63.CLK
  Clock network: clk_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 225162 paths analyzed, 1933 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.492ns.
--------------------------------------------------------------------------------

Paths for end point pulser_ram_addrb_3 (SLICE_X43Y70.CX), 1161 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.328ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.287 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.COUT    Tbyp                  0.093   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.COUT    Tbyp                  0.093   ram_data_out_2<40>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.COUT    Tbyp                  0.093   ram_data_out_2<44>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.DMUX    Tcind                 0.320   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y69.B2      net (fanout=2)        0.963   time_count[31]_GND_8_o_add_25_OUT<27>
    SLICE_X40Y69.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X40Y72.B2      net (fanout=10)       1.037   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X40Y72.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X39Y76.D1      net (fanout=8)        1.270   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X39Y76.D       Tilo                  0.259   ram_read_address<3>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT8
    SLICE_X43Y70.CX      net (fanout=1)        1.135   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<3>
    SLICE_X43Y70.CLK     Tdick                 0.114   pulser_ram_addrb<1>
                                                       pulser_ram_addrb_3
    -------------------------------------------------  ---------------------------
    Total                                      8.328ns (2.961ns logic, 5.367ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.242ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.287 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.BMUX    Tcinb                 0.310   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y68.A1      net (fanout=2)        1.005   time_count[31]_GND_8_o_add_25_OUT<13>
    SLICE_X40Y68.COUT    Topcya                0.472   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<4>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X40Y69.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X40Y72.B2      net (fanout=10)       1.037   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X40Y72.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X39Y76.D1      net (fanout=8)        1.270   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X39Y76.D       Tilo                  0.259   ram_read_address<3>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT8
    SLICE_X43Y70.CX      net (fanout=1)        1.135   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<3>
    SLICE_X43Y70.CLK     Tdick                 0.114   pulser_ram_addrb<1>
                                                       pulser_ram_addrb_3
    -------------------------------------------------  ---------------------------
    Total                                      8.242ns (2.839ns logic, 5.403ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.212ns (Levels of Logic = 11)
  Clock Path Skew:      -0.029ns (0.287 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.COUT    Tbyp                  0.093   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.COUT    Tbyp                  0.093   ram_data_out_2<40>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.COUT    Tbyp                  0.093   ram_data_out_2<44>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X38Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X38Y71.AMUX    Tcina                 0.220   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X40Y69.B3      net (fanout=2)        0.851   time_count[31]_GND_8_o_add_25_OUT<28>
    SLICE_X40Y69.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X40Y72.B2      net (fanout=10)       1.037   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X40Y72.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X39Y76.D1      net (fanout=8)        1.270   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X39Y76.D       Tilo                  0.259   ram_read_address<3>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT8
    SLICE_X43Y70.CX      net (fanout=1)        1.135   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<3>
    SLICE_X43Y70.CLK     Tdick                 0.114   pulser_ram_addrb<1>
                                                       pulser_ram_addrb_3
    -------------------------------------------------  ---------------------------
    Total                                      8.212ns (2.954ns logic, 5.258ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point time_count_11 (SLICE_X38Y67.AX), 611 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          time_count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.229ns (Levels of Logic = 10)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to time_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.COUT    Tbyp                  0.093   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.COUT    Tbyp                  0.093   ram_data_out_2<40>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.COUT    Tbyp                  0.093   ram_data_out_2<44>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.DMUX    Tcind                 0.320   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y69.B2      net (fanout=2)        0.963   time_count[31]_GND_8_o_add_25_OUT<27>
    SLICE_X40Y69.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X39Y67.A4      net (fanout=10)       0.763   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X39Y67.A       Tilo                  0.259   photon_time_tag<13>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT1111
    SLICE_X39Y67.D5      net (fanout=32)       1.399   Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT111
    SLICE_X39Y67.D       Tilo                  0.259   photon_time_tag<13>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT61
    SLICE_X38Y67.AX      net (fanout=1)        1.249   time_count[31]_ram_process_count[3]_mux_128_OUT<11>
    SLICE_X38Y67.CLK     Tdick                 0.085   time_count<8>
                                                       time_count_11
    -------------------------------------------------  ---------------------------
    Total                                      8.229ns (2.893ns logic, 5.336ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          time_count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.143ns (Levels of Logic = 8)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to time_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.BMUX    Tcinb                 0.310   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y68.A1      net (fanout=2)        1.005   time_count[31]_GND_8_o_add_25_OUT<13>
    SLICE_X40Y68.COUT    Topcya                0.472   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<4>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X40Y69.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X39Y67.A4      net (fanout=10)       0.763   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X39Y67.A       Tilo                  0.259   photon_time_tag<13>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT1111
    SLICE_X39Y67.D5      net (fanout=32)       1.399   Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT111
    SLICE_X39Y67.D       Tilo                  0.259   photon_time_tag<13>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT61
    SLICE_X38Y67.AX      net (fanout=1)        1.249   time_count[31]_ram_process_count[3]_mux_128_OUT<11>
    SLICE_X38Y67.CLK     Tdick                 0.085   time_count<8>
                                                       time_count_11
    -------------------------------------------------  ---------------------------
    Total                                      8.143ns (2.771ns logic, 5.372ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          time_count_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.113ns (Levels of Logic = 11)
  Clock Path Skew:      -0.014ns (0.194 - 0.208)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to time_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.COUT    Tbyp                  0.093   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.COUT    Tbyp                  0.093   ram_data_out_2<40>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.COUT    Tbyp                  0.093   ram_data_out_2<44>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X38Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X38Y71.AMUX    Tcina                 0.220   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X40Y69.B3      net (fanout=2)        0.851   time_count[31]_GND_8_o_add_25_OUT<28>
    SLICE_X40Y69.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X39Y67.A4      net (fanout=10)       0.763   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X39Y67.A       Tilo                  0.259   photon_time_tag<13>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT1111
    SLICE_X39Y67.D5      net (fanout=32)       1.399   Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT111
    SLICE_X39Y67.D       Tilo                  0.259   photon_time_tag<13>
                                                       Mmux_time_count[31]_ram_process_count[3]_mux_128_OUT61
    SLICE_X38Y67.AX      net (fanout=1)        1.249   time_count[31]_ram_process_count[3]_mux_128_OUT<11>
    SLICE_X38Y67.CLK     Tdick                 0.085   time_count<8>
                                                       time_count_11
    -------------------------------------------------  ---------------------------
    Total                                      8.113ns (2.886ns logic, 5.227ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point pulser_ram_addrb_2 (SLICE_X43Y70.BX), 1160 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.209ns (Levels of Logic = 10)
  Clock Path Skew:      -0.029ns (0.287 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.COUT    Tbyp                  0.093   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.COUT    Tbyp                  0.093   ram_data_out_2<40>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.COUT    Tbyp                  0.093   ram_data_out_2<44>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.DMUX    Tcind                 0.320   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X40Y69.B2      net (fanout=2)        0.963   time_count[31]_GND_8_o_add_25_OUT<27>
    SLICE_X40Y69.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X40Y72.B2      net (fanout=10)       1.037   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X40Y72.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X39Y76.C5      net (fanout=8)        0.940   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X39Y76.C       Tilo                  0.259   ram_read_address<3>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT6
    SLICE_X43Y70.BX      net (fanout=1)        1.346   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<2>
    SLICE_X43Y70.CLK     Tdick                 0.114   pulser_ram_addrb<1>
                                                       pulser_ram_addrb_2
    -------------------------------------------------  ---------------------------
    Total                                      8.209ns (2.961ns logic, 5.248ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.123ns (Levels of Logic = 8)
  Clock Path Skew:      -0.029ns (0.287 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.BMUX    Tcinb                 0.310   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X40Y68.A1      net (fanout=2)        1.005   time_count[31]_GND_8_o_add_25_OUT<13>
    SLICE_X40Y68.COUT    Topcya                0.472   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<4>
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X40Y69.CIN     net (fanout=1)        0.003   Mcompar_time_stamp[31]_time_count[31]_equal_27_o_cy<7>
    SLICE_X40Y69.CMUX    Tcinc                 0.296   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X40Y72.B2      net (fanout=10)       1.037   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X40Y72.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X39Y76.C5      net (fanout=8)        0.940   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X39Y76.C       Tilo                  0.259   ram_read_address<3>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT6
    SLICE_X43Y70.BX      net (fanout=1)        1.346   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<2>
    SLICE_X43Y70.CLK     Tdick                 0.114   pulser_ram_addrb<1>
                                                       pulser_ram_addrb_2
    -------------------------------------------------  ---------------------------
    Total                                      8.123ns (2.839ns logic, 5.284ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               time_count_0 (FF)
  Destination:          pulser_ram_addrb_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.093ns (Levels of Logic = 11)
  Clock Path Skew:      -0.029ns (0.287 - 0.316)
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: time_count_0 to pulser_ram_addrb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y64.AQ      Tcko                  0.430   time_count<3>
                                                       time_count_0
    SLICE_X38Y64.A5      net (fanout=2)        0.944   time_count<0>
    SLICE_X38Y64.COUT    Topcya                0.474   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_lut<0>_INV_0
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<3>
    SLICE_X38Y65.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<7>
    SLICE_X38Y66.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<11>
    SLICE_X38Y67.COUT    Tbyp                  0.093   time_count<8>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<15>
    SLICE_X38Y68.COUT    Tbyp                  0.093   ram_data_out_2<40>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<19>
    SLICE_X38Y69.COUT    Tbyp                  0.093   ram_data_out_2<44>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<23>
    SLICE_X38Y70.COUT    Tbyp                  0.093   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X38Y71.CIN     net (fanout=1)        0.003   Madd_time_count[31]_GND_8_o_add_25_OUT_cy<27>
    SLICE_X38Y71.AMUX    Tcina                 0.220   time_count[31]_GND_8_o_add_25_OUT<31>
                                                       Madd_time_count[31]_GND_8_o_add_25_OUT_xor<31>
    SLICE_X40Y69.B3      net (fanout=2)        0.851   time_count[31]_GND_8_o_add_25_OUT<28>
    SLICE_X40Y69.CMUX    Topbc                 0.601   Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT101
                                                       Mcompar_time_stamp[31]_time_count[31]_equal_27_o_lut<9>
                                                       Mmux_seq_count[15]_ram_process_count[3]_mux_129_OUT1011_cy
    SLICE_X40Y72.B2      net (fanout=10)       1.037   time_stamp[31]_time_count[31]_equal_27_o
    SLICE_X40Y72.BMUX    Tilo                  0.298   time_stamp<2>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT1111
    SLICE_X39Y76.C5      net (fanout=8)        0.940   Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT111
    SLICE_X39Y76.C       Tilo                  0.259   ram_read_address<3>
                                                       Mmux_ram_read_address[9]_ram_process_count[3]_mux_121_OUT6
    SLICE_X43Y70.BX      net (fanout=1)        1.346   ram_read_address[9]_ram_process_count[3]_mux_121_OUT<2>
    SLICE_X43Y70.CLK     Tdick                 0.114   pulser_ram_addrb<1>
                                                       pulser_ram_addrb_2
    -------------------------------------------------  ---------------------------
    Total                                      8.093ns (2.954ns logic, 5.139ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_2 (SLICE_X24Y62.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_2 (FF)
  Destination:          ep40/trigff1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.389ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_2 to ep40/trigff1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_2
    SLICE_X24Y62.C5      net (fanout=2)        0.068   ep40/trigff0<2>
    SLICE_X24Y62.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<2>_rt
                                                       ep40/trigff1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.389ns (0.321ns logic, 0.068ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------

Paths for end point pulser_ram_addra_0 (SLICE_X41Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               write_ram_address_0 (FF)
  Destination:          pulser_ram_addra_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: write_ram_address_0 to pulser_ram_addra_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.AQ      Tcko                  0.200   write_ram_address<3>
                                                       write_ram_address_0
    SLICE_X41Y77.AX      net (fanout=2)        0.141   write_ram_address<0>
    SLICE_X41Y77.CLK     Tckdi       (-Th)    -0.059   pulser_ram_addra<3>
                                                       pulser_ram_addra_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point ep40/trigff1_1 (SLICE_X24Y62.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ep40/trigff0_1 (FF)
  Destination:          ep40/trigff1_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ep40/trigff0_1 to ep40/trigff1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.BQ      Tcko                  0.200   ep40/trigff0<3>
                                                       ep40/trigff0_1
    SLICE_X24Y62.B5      net (fanout=2)        0.078   ep40/trigff0<1>
    SLICE_X24Y62.CLK     Tah         (-Th)    -0.121   ep40/trigff0<3>
                                                       ep40/trigff0<1>_rt
                                                       ep40/trigff1_1
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk0 = PERIOD TIMEGRP "pll_clk0" TS_Clk1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: pll/clkout2_buf/I0
  Logical resource: pll/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: pll/clk0
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: normal_pmt_auto_count_clk/CLK
  Logical resource: normal_pmt_auto_count_clk/CK
  Location pin: SLICE_X6Y78.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 9.520ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: pmt_readout_count_var_20_C_20/CLK
  Logical resource: pmt_readout_count_var_20_C_20/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  10.764ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  1.166ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      8.917ns (Levels of Logic = 1)
  Clock Path Delay:     1.572ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y39.CLK     net (fanout=441)      1.711   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (-5.204ns logic, 6.776ns route)

  Maximum Data Path at Slow Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.CQ      Tcko                  0.476   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        5.719   okHI/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      8.917ns (3.198ns logic, 5.719ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  5.372ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.586ns (Levels of Logic = 1)
  Clock Path Delay:     1.061ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X32Y39.CLK     net (fanout=441)      0.667   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.061ns (-1.568ns logic, 2.629ns route)

  Minimum Data Path at Fast Process Corner: okHI/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.CQ      Tcko                  0.200   okHI/okCH<0>
                                                       okHI/core0/core0/hi_busy
    Y19.O                net (fanout=1)        2.990   okHI/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       okHI/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.586ns (1.596ns logic, 2.990ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.771ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X3Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.559ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.841ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp481.IMUX.9
    SLICE_X26Y22.A2      net (fanout=15)       5.090   hi_in_7_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y48.SR       net (fanout=30)       3.601   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y48.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     10.841ns (2.150ns logic, 8.691ns route)
                                                       (19.8% logic, 80.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y48.CLK      net (fanout=441)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.479ns logic, 5.824ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/ti_dataout_0 (SLICE_X29Y27.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.575ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/ti_dataout_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.798ns (Levels of Logic = 5)
  Clock Path Delay:     1.318ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp481.IMUX.9
    SLICE_X27Y23.B2      net (fanout=15)       5.497   hi_in_7_IBUF
    SLICE_X27Y23.BMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X27Y23.A3      net (fanout=2)        0.371   okHI/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X27Y23.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd2
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X24Y22.A6      net (fanout=1)        0.378   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X24Y22.A       Tilo                  0.235   ok1<5>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X29Y27.A3      net (fanout=16)       1.791   okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X29Y27.CLK     Tas                   0.373   ok1<2>
                                                       okHI/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>2
                                                       okHI/core0/core0/ti_dataout_0
    -------------------------------------------------  ---------------------------
    Total                                     10.798ns (2.761ns logic, 8.037ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/ti_dataout_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X29Y27.CLK     net (fanout=441)      1.395   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.318ns (-4.479ns logic, 5.797ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_4 (SLICE_X3Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.596ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.779ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp481.IMUX.9
    SLICE_X26Y22.A2      net (fanout=15)       5.090   hi_in_7_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y47.SR       net (fanout=30)       3.427   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y47.CLK      Trck                  0.379   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     10.779ns (2.262ns logic, 8.517ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y47.CLK      net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_0 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.278ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.182ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp481.IMUX.9
    SLICE_X7Y21.D1       net (fanout=15)       1.818   hi_in_7_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.146   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_0
    -------------------------------------------------  ---------------------------
    Total                                      3.182ns (1.112ns logic, 2.070ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_1 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.281ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.185ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp481.IMUX.9
    SLICE_X7Y21.D1       net (fanout=15)       1.818   hi_in_7_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_1
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (1.115ns logic, 2.070ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_3 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.282ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.186ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp481.IMUX.9
    SLICE_X7Y21.D1       net (fanout=15)       1.818   hi_in_7_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.150   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_3
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (1.116ns logic, 2.070ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.789ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X3Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.541ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.859ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp481.IMUX.8
    SLICE_X26Y22.A1      net (fanout=14)       5.108   hi_in_6_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y48.SR       net (fanout=30)       3.601   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y48.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     10.859ns (2.150ns logic, 8.709ns route)
                                                       (19.8% logic, 80.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y48.CLK      net (fanout=441)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.479ns logic, 5.824ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_4 (SLICE_X3Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.578ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.797ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp481.IMUX.8
    SLICE_X26Y22.A1      net (fanout=14)       5.108   hi_in_6_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y47.SR       net (fanout=30)       3.427   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y47.CLK      Trck                  0.379   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     10.797ns (2.262ns logic, 8.535ns route)
                                                       (21.0% logic, 79.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y47.CLK      net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_2 (SLICE_X3Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.603ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.772ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp481.IMUX.8
    SLICE_X26Y22.A1      net (fanout=14)       5.108   hi_in_6_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y47.SR       net (fanout=30)       3.427   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y47.CLK      Trck                  0.354   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     10.772ns (2.237ns logic, 8.535ns route)
                                                       (20.8% logic, 79.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y47.CLK      net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_0 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.131ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.035ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp481.IMUX.8
    SLICE_X7Y21.D3       net (fanout=14)       1.671   hi_in_6_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.146   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_0
    -------------------------------------------------  ---------------------------
    Total                                      3.035ns (1.112ns logic, 1.923ns route)
                                                       (36.6% logic, 63.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_1 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.134ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.038ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp481.IMUX.8
    SLICE_X7Y21.D3       net (fanout=14)       1.671   hi_in_6_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_1
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (1.115ns logic, 1.923ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_3 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.135ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.039ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp481.IMUX.8
    SLICE_X7Y21.D3       net (fanout=14)       1.671   hi_in_6_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.150   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_3
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.116ns logic, 1.923ns route)
                                                       (36.7% logic, 63.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.544ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X3Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.786ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.614ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp481.IMUX.7
    SLICE_X26Y22.A4      net (fanout=14)       4.863   hi_in_5_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y48.SR       net (fanout=30)       3.601   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y48.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     10.614ns (2.150ns logic, 8.464ns route)
                                                       (20.3% logic, 79.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y48.CLK      net (fanout=441)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.479ns logic, 5.824ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_4 (SLICE_X3Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.823ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.552ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp481.IMUX.7
    SLICE_X26Y22.A4      net (fanout=14)       4.863   hi_in_5_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y47.SR       net (fanout=30)       3.427   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y47.CLK      Trck                  0.379   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     10.552ns (2.262ns logic, 8.290ns route)
                                                       (21.4% logic, 78.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y47.CLK      net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_2 (SLICE_X3Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.848ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.527ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp481.IMUX.7
    SLICE_X26Y22.A4      net (fanout=14)       4.863   hi_in_5_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y47.SR       net (fanout=30)       3.427   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y47.CLK      Trck                  0.354   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     10.527ns (2.237ns logic, 8.290ns route)
                                                       (21.3% logic, 78.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y47.CLK      net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_0 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.149ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.053ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp481.IMUX.7
    SLICE_X7Y21.D5       net (fanout=14)       1.689   hi_in_5_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.146   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_0
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (1.112ns logic, 1.941ns route)
                                                       (36.4% logic, 63.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_1 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.152ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.056ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp481.IMUX.7
    SLICE_X7Y21.D5       net (fanout=14)       1.689   hi_in_5_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_1
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (1.115ns logic, 1.941ns route)
                                                       (36.5% logic, 63.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_3 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.153ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.057ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp481.IMUX.7
    SLICE_X7Y21.D5       net (fanout=14)       1.689   hi_in_5_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.150   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_3
    -------------------------------------------------  ---------------------------
    Total                                      3.057ns (1.116ns logic, 1.941ns route)
                                                       (36.5% logic, 63.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.707ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/dna_read (SLICE_X3Y48.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.623ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.777ns (Levels of Logic = 2)
  Clock Path Delay:     1.345ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp481.IMUX.6
    SLICE_X26Y22.A3      net (fanout=14)       5.026   hi_in_4_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y48.SR       net (fanout=30)       3.601   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y48.CLK      Trck                  0.267   okHI/core0/core0/a0/d0/dna_read
                                                       okHI/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     10.777ns (2.150ns logic, 8.627ns route)
                                                       (19.9% logic, 80.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y48.CLK      net (fanout=441)      1.422   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (-4.479ns logic, 5.824ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_4 (SLICE_X3Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.660ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_4 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.715ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp481.IMUX.6
    SLICE_X26Y22.A3      net (fanout=14)       5.026   hi_in_4_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y47.SR       net (fanout=30)       3.427   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y47.CLK      Trck                  0.379   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_4
    -------------------------------------------------  ---------------------------
    Total                                     10.715ns (2.262ns logic, 8.453ns route)
                                                       (21.1% logic, 78.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y47.CLK      net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/d0/div_2 (SLICE_X3Y47.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.685ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/d0/div_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      10.690ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp481.IMUX.6
    SLICE_X26Y22.A3      net (fanout=14)       5.026   hi_in_4_IBUF
    SLICE_X26Y22.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd10
                                                       okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X3Y47.SR       net (fanout=30)       3.427   okHI/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X3Y47.CLK      Trck                  0.354   okHI/core0/core0/a0/d0/div<4>
                                                       okHI/core0/core0/a0/d0/div_2
    -------------------------------------------------  ---------------------------
    Total                                     10.690ns (2.237ns logic, 8.453ns route)
                                                       (20.9% logic, 79.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/a0/d0/div_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X3Y47.CLK      net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_0 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.284ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.188ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp481.IMUX.6
    SLICE_X7Y21.D4       net (fanout=14)       1.824   hi_in_4_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.146   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_0
    -------------------------------------------------  ---------------------------
    Total                                      3.188ns (1.112ns logic, 2.076ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_1 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.287ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_1 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.191ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp481.IMUX.6
    SLICE_X7Y21.D4       net (fanout=14)       1.824   hi_in_4_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.149   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_1
    -------------------------------------------------  ---------------------------
    Total                                      3.191ns (1.115ns logic, 2.076ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/a0/des_round_3 (SLICE_X5Y23.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.288ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          okHI/core0/core0/a0/des_round_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.192ns (Levels of Logic = 2)
  Clock Path Delay:     1.129ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp481.IMUX.6
    SLICE_X7Y21.D4       net (fanout=14)       1.824   hi_in_4_IBUF
    SLICE_X7Y21.DMUX     Tilo                  0.203   okHI/core0/core0/reset_inv
                                                       okHI/core0/core0/a0/reset_sync1
    SLICE_X5Y23.SR       net (fanout=18)       0.252   okHI/core0/core0/a0/reset_sync
    SLICE_X5Y23.CLK      Tremck      (-Th)    -0.150   okHI/core0/core0/a0/des_round<3>
                                                       okHI/core0/core0/a0/des_round_3
    -------------------------------------------------  ---------------------------
    Total                                      3.192ns (1.116ns logic, 2.076ns route)
                                                       (35.0% logic, 65.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/a0/des_round_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X5Y23.CLK      net (fanout=441)      0.708   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (-1.685ns logic, 2.814ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.914ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y20.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.216ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.959ns (Levels of Logic = 2)
  Clock Path Delay:     1.320ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp481.IMUX.5
    SLICE_X27Y17.A1      net (fanout=1)        3.672   hi_in_3_IBUF
    SLICE_X27Y17.A       Tilo                  0.259   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y20.SR      net (fanout=2)        1.001   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y20.CLK     Tsrck                 0.470   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.959ns (2.286ns logic, 4.673ns route)
                                                       (32.8% logic, 67.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y20.CLK     net (fanout=441)      1.397   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.320ns (-4.479ns logic, 5.799ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.523ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.657ns (Levels of Logic = 2)
  Clock Path Delay:     1.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp481.IMUX.5
    SLICE_X27Y17.A1      net (fanout=1)        3.672   hi_in_3_IBUF
    SLICE_X27Y17.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y17.SR      net (fanout=2)        0.681   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y17.CLK     Tsrck                 0.410   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.657ns (2.304ns logic, 4.353ns route)
                                                       (34.6% logic, 65.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=441)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (-4.479ns logic, 5.804ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.545ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.632ns (Levels of Logic = 2)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp481.IMUX.5
    SLICE_X27Y17.A1      net (fanout=1)        3.672   hi_in_3_IBUF
    SLICE_X27Y17.AMUX    Tilo                  0.337   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X26Y19.SR      net (fanout=2)        0.596   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X26Y19.CLK     Tsrck                 0.470   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.632ns (2.364ns logic, 4.268ns route)
                                                       (35.6% logic, 64.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y19.CLK     net (fanout=441)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.105ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.825ns (Levels of Logic = 2)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp481.IMUX.5
    SLICE_X27Y17.A1      net (fanout=1)        1.770   hi_in_3_IBUF
    SLICE_X27Y17.AMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X27Y17.SR      net (fanout=2)        0.220   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X27Y17.CLK     Tcksr       (-Th)     0.131   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.825ns (0.835ns logic, 1.990ns route)
                                                       (29.6% logic, 70.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=441)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.685ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.280ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.000ns (Levels of Logic = 2)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp481.IMUX.5
    SLICE_X27Y17.A1      net (fanout=1)        1.770   hi_in_3_IBUF
    SLICE_X27Y17.A       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_21
    SLICE_X26Y17.SR      net (fanout=2)        0.293   okHI/core0/core0/hi_cmd<2>_2
    SLICE_X26Y17.CLK     Tcksr       (-Th)    -0.018   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.937ns logic, 2.063ns route)
                                                       (31.2% logic, 68.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y17.CLK     net (fanout=441)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.685ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.330ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.047ns (Levels of Logic = 2)
  Clock Path Delay:     1.142ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp481.IMUX.5
    SLICE_X27Y17.A1      net (fanout=1)        1.770   hi_in_3_IBUF
    SLICE_X27Y17.AMUX    Tilo                  0.203   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/hi_cmd<2>_01
    SLICE_X26Y19.SR      net (fanout=2)        0.284   okHI/core0/core0/hi_cmd<2>_0
    SLICE_X26Y19.CLK     Tcksr       (-Th)    -0.027   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.047ns (0.993ns logic, 2.054ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y19.CLK     net (fanout=441)      0.721   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (-1.685ns logic, 2.827ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.823ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X26Y18.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.307ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.872ns (Levels of Logic = 4)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp481.IMUX.4
    SLICE_X26Y17.A3      net (fanout=2)        3.786   hi_in_2_IBUF
    SLICE_X26Y17.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B5      net (fanout=1)        0.419   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      6.872ns (2.337ns logic, 4.535ns route)
                                                       (34.0% logic, 66.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=441)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.479ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.774ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.403ns (Levels of Logic = 2)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp481.IMUX.4
    SLICE_X26Y20.D4      net (fanout=2)        4.026   hi_in_2_IBUF
    SLICE_X26Y20.D       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y19.DX      net (fanout=1)        0.481   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y19.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.403ns (1.896ns logic, 4.507ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y19.CLK     net (fanout=441)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     9.207ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      5.973ns (Levels of Logic = 2)
  Clock Path Delay:     1.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp481.IMUX.4
    SLICE_X26Y17.A3      net (fanout=2)        3.786   hi_in_2_IBUF
    SLICE_X26Y17.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y17.AX      net (fanout=1)        0.262   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y17.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      5.973ns (1.925ns logic, 4.048ns route)
                                                       (32.2% logic, 67.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=441)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (-4.479ns logic, 5.804ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y17.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.096ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.816ns (Levels of Logic = 2)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp481.IMUX.4
    SLICE_X26Y17.A3      net (fanout=2)        1.856   hi_in_2_IBUF
    SLICE_X26Y17.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.960ns logic, 1.856ns route)
                                                       (34.1% logic, 65.9% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y17.CLK     net (fanout=441)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.685ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.201ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp481.IMUX.4
    SLICE_X26Y17.A3      net (fanout=2)        1.856   hi_in_2_IBUF
    SLICE_X26Y17.A       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y17.AX      net (fanout=1)        0.087   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y17.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.978ns logic, 1.943ns route)
                                                       (33.5% logic, 66.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=441)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.685ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y20.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.228ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.943ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp481.IMUX.4
    SLICE_X26Y20.D4      net (fanout=2)        1.983   hi_in_2_IBUF
    SLICE_X26Y20.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.943ns (0.960ns logic, 1.983ns route)
                                                       (32.6% logic, 67.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y20.CLK     net (fanout=441)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.960ns.
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd17 (SLICE_X26Y18.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.170ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.009ns (Levels of Logic = 4)
  Clock Path Delay:     1.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp481.IMUX.3
    SLICE_X26Y17.A4      net (fanout=2)        4.923   hi_in_1_IBUF
    SLICE_X26Y17.AMUX    Tilo                  0.326   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B5      net (fanout=1)        0.419   okHI/core0/core0/state_FSM_FFd17-In2
    SLICE_X26Y18.B       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.C4      net (fanout=1)        0.330   okHI/core0/core0/state_FSM_FFd17-In3
    SLICE_X26Y18.CLK     Tas                   0.200   okHI/core0/core0/state_FSM_FFd7
                                                       okHI/core0/core0/state_FSM_FFd17-In4
                                                       okHI/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.009ns (2.337ns logic, 5.672ns route)
                                                       (29.2% logic, 70.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y18.CLK     net (fanout=441)      1.401   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (-4.479ns logic, 5.803ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd14 (SLICE_X26Y19.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     7.769ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.408ns (Levels of Logic = 2)
  Clock Path Delay:     1.322ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp481.IMUX.3
    SLICE_X26Y20.D3      net (fanout=2)        5.031   hi_in_1_IBUF
    SLICE_X26Y20.D       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
    SLICE_X26Y19.DX      net (fanout=1)        0.481   okHI/core0/core0/state_FSM_FFd14-In1
    SLICE_X26Y19.CLK     Tdick                 0.085   okHI/core0/core0/state_FSM_FFd14
                                                       okHI/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      7.408ns (1.896ns logic, 5.512ns route)
                                                       (25.6% logic, 74.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y19.CLK     net (fanout=441)      1.399   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (-4.479ns logic, 5.801ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     8.070ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.110ns (Levels of Logic = 2)
  Clock Path Delay:     1.325ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp481.IMUX.3
    SLICE_X26Y17.A4      net (fanout=2)        4.923   hi_in_1_IBUF
    SLICE_X26Y17.A       Tilo                  0.254   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y17.AX      net (fanout=1)        0.262   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y17.CLK     Tdick                 0.114   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      7.110ns (1.925ns logic, 5.185ns route)
                                                       (27.1% logic, 72.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=441)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (-4.479ns logic, 5.804ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd9 (SLICE_X26Y17.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.858ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.578ns (Levels of Logic = 2)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp481.IMUX.3
    SLICE_X26Y17.A4      net (fanout=2)        2.618   hi_in_1_IBUF
    SLICE_X26Y17.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
                                                       okHI/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (0.960ns logic, 2.618ns route)
                                                       (26.8% logic, 73.2% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y17.CLK     net (fanout=441)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.685ns logic, 2.830ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd6 (SLICE_X26Y20.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.948ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.663ns (Levels of Logic = 2)
  Clock Path Delay:     1.140ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp481.IMUX.3
    SLICE_X26Y20.D3      net (fanout=2)        2.703   hi_in_1_IBUF
    SLICE_X26Y20.CLK     Tah         (-Th)    -0.197   okHI/core0/core0/state_FSM_FFd6
                                                       okHI/core0/core0/state_FSM_FFd14-In11
                                                       okHI/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.663ns (0.960ns logic, 2.703ns route)
                                                       (26.2% logic, 73.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X26Y20.CLK     net (fanout=441)      0.719   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (-1.685ns logic, 2.825ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/core0/core0/state_FSM_FFd16 (SLICE_X27Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.963ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          okHI/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.683ns (Levels of Logic = 2)
  Clock Path Delay:     1.145ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp481.IMUX.3
    SLICE_X26Y17.A4      net (fanout=2)        2.618   hi_in_1_IBUF
    SLICE_X26Y17.A       Tilo                  0.156   okHI/core0/core0/state_FSM_FFd9
                                                       okHI/core0/core0/state_FSM_FFd16-In11
    SLICE_X27Y17.AX      net (fanout=1)        0.087   okHI/core0/core0/state_FSM_FFd16-In1
    SLICE_X27Y17.CLK     Tckdi       (-Th)    -0.059   okHI/core0/core0/state_FSM_FFd16
                                                       okHI/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (0.978ns logic, 2.705ns route)
                                                       (26.6% logic, 73.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y17.CLK     net (fanout=441)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (-1.685ns logic, 2.830ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.720ns.
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_5 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          okHI/hi_datain_5 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       hi_inout_5_IOBUF/IBUF
                                                       ProtoComp482.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   N78
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[5].idcomp
                                                       okHI/g1[5].idcomp
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   okHI/hi_datain<5>
                                                       ProtoComp483.D2OFFBYP_SRC.5
                                                       okHI/hi_datain_5
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y0.CLK0    net (fanout=441)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_15 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.110ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          okHI/hi_datain_15 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.886ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       hi_inout_15_IOBUF/IBUF
                                                       ProtoComp482.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   N68
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   okHI/g1[15].idcomp
                                                       okHI/g1[15].idcomp
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   okHI/hi_datain_delay<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   okHI/hi_datain<15>
                                                       ProtoComp483.D2OFFBYP_SRC.15
                                                       okHI/hi_datain_15
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X25Y1.CLK0    net (fanout=441)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (-4.479ns logic, 6.365ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_6 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.132ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          okHI/hi_datain_6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     1.908ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       hi_inout_6_IOBUF/IBUF
                                                       ProtoComp482.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   N77
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   okHI/g1[6].idcomp
                                                       okHI/g1[6].idcomp
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   okHI/hi_datain_delay<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   okHI/hi_datain<6>
                                                       ProtoComp483.D2OFFBYP_SRC.6
                                                       okHI/hi_datain_6
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_datain_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.541   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.070   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -6.199   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.791   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X1Y0.CLK0     net (fanout=441)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (-4.479ns logic, 6.387ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_8 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          okHI/hi_datain_8 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.430ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       hi_inout_8_IOBUF/IBUF
                                                       ProtoComp482.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   N75
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   okHI/g1[8].idcomp
                                                       okHI/g1[8].idcomp
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   okHI/hi_datain_delay<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   okHI/hi_datain<8>
                                                       ProtoComp483.D2OFFBYP_SRC.8
                                                       okHI/hi_datain_8
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X8Y3.CLK0     net (fanout=441)      1.009   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.430ns (-1.685ns logic, 3.115ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_2 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          okHI/hi_datain_2 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     1.410ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       hi_inout_2_IOBUF/IBUF
                                                       ProtoComp482.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   N81
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[2].idcomp
                                                       okHI/g1[2].idcomp
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<2>
                                                       ProtoComp483.D2OFFBYP_SRC.2
                                                       okHI/hi_datain_2
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X14Y3.CLK0    net (fanout=441)      0.989   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (-1.685ns logic, 3.095ns route)

--------------------------------------------------------------------------------

Paths for end point okHI/hi_datain_3 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.490ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          okHI/hi_datain_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     1.408ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       hi_inout_3_IOBUF/IBUF
                                                       ProtoComp482.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   N80
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   okHI/g1[3].idcomp
                                                       okHI/g1[3].idcomp
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   okHI/hi_datain_delay<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   okHI/hi_datain<3>
                                                       ProtoComp483.D2OFFBYP_SRC.3
                                                       okHI/hi_datain_3
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_datain_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.389   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.421   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.765   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.296   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    ILOGIC_X20Y2.CLK0    net (fanout=441)      0.987   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.408ns (-1.685ns logic, 3.093ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.057ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.573ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_15 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.179ns (Levels of Logic = 1)
  Clock Path Delay:     1.603ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X28Y34.CLK     net (fanout=441)      1.742   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (-5.204ns logic, 6.807ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_15 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y34.CMUX    Tshcko                0.535   okHI/hi_dataout_reg<6>
                                                       okHI/hi_dataout_reg_15
    AA20.O               net (fanout=1)        5.922   okHI/hi_dataout_reg<15>
    AA20.PAD             Tioop                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      9.179ns (3.257ns logic, 5.922ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.138ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.615ns (Levels of Logic = 1)
  Clock Path Delay:     1.602ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=441)      1.741   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (-5.204ns logic, 6.806ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA20.T               net (fanout=16)       5.463   okHI/hi_drive
    AA20.PAD             Tiotp                 2.722   hi_inout<15>
                                                       hi_inout_15_IOBUF/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      8.615ns (3.152ns logic, 5.463ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<7> (AA2.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.644ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_7 (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      9.116ns (Levels of Logic = 1)
  Clock Path Delay:     1.595ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y38.CLK     net (fanout=441)      1.734   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (-5.204ns logic, 6.799ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_7 to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.CMUX    Tshcko                0.518   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_7
    AA2.O                net (fanout=1)        5.876   okHI/hi_dataout_reg<7>
    AA2.PAD              Tioop                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      9.116ns (3.240ns logic, 5.876ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.708ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<7> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.045ns (Levels of Logic = 1)
  Clock Path Delay:     1.602ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=441)      1.741   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (-5.204ns logic, 6.806ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<7>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AA2.T                net (fanout=16)       4.893   okHI/hi_drive
    AA2.PAD              Tiotp                 2.722   hi_inout<7>
                                                       hi_inout_7_IOBUF/OBUFT
                                                       hi_inout<7>
    -------------------------------------------------  ---------------------------
    Total                                      8.045ns (3.152ns logic, 4.893ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  0.907ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_dataout_reg_3 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      8.848ns (Levels of Logic = 1)
  Clock Path Delay:     1.600ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_dataout_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y36.CLK     net (fanout=441)      1.739   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (-5.204ns logic, 6.804ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_dataout_reg_3 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.CQ      Tcko                  0.430   okHI/hi_dataout_reg<3>
                                                       okHI/hi_dataout_reg_3
    AB18.O               net (fanout=1)        5.696   okHI/hi_dataout_reg<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       hi_inout_3_IOBUF/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      8.848ns (3.152ns logic, 5.696ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  1.984ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      7.769ns (Levels of Logic = 1)
  Clock Path Delay:     1.602ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        2.933   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        1.232   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -7.160   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.900   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=441)      1.741   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.602ns (-5.204ns logic, 6.806ns route)

  Maximum Data Path at Slow Process Corner: okHI/hi_drive to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.430   okHI/hi_drive
                                                       okHI/hi_drive
    AB18.T               net (fanout=16)       4.617   okHI/hi_drive
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       hi_inout_3_IOBUF/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      7.769ns (3.152ns logic, 4.617ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<0> (AB12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.815ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_0 (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.008ns (Levels of Logic = 1)
  Clock Path Delay:     1.082ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X23Y39.CLK     net (fanout=441)      0.688   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.082ns (-1.568ns logic, 2.650ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_0 to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y39.CQ      Tcko                  0.198   okHI/hi_dataout_reg<0>
                                                       okHI/hi_dataout_reg_0
    AB12.O               net (fanout=1)        2.414   okHI/hi_dataout_reg<0>
    AB12.PAD             Tioop                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.008ns (1.594ns logic, 2.414ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.959ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Clock Path Delay:     1.091ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=441)      0.697   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (-1.568ns logic, 2.659ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AB12.T               net (fanout=16)       1.549   okHI/hi_drive
    AB12.PAD             Tiotp                 1.396   hi_inout<0>
                                                       hi_inout_0_IOBUF/OBUFT
                                                       hi_inout<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.594ns logic, 1.549ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<1> (AA12.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.057ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_1 (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.265ns (Levels of Logic = 1)
  Clock Path Delay:     1.067ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X30Y36.CLK     net (fanout=441)      0.673   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (-1.568ns logic, 2.635ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_1 to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y36.CMUX    Tshcko                0.266   okHI/hi_dataout_reg<4>
                                                       okHI/hi_dataout_reg_1
    AA12.O               net (fanout=1)        2.603   okHI/hi_dataout_reg<1>
    AA12.PAD             Tioop                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (1.662ns logic, 2.603ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.959ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<1> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 1)
  Clock Path Delay:     1.091ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=441)      0.697   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (-1.568ns logic, 2.659ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    AA12.T               net (fanout=16)       1.549   okHI/hi_drive
    AA12.PAD             Tiotp                 1.396   hi_inout<1>
                                                       hi_inout_1_IOBUF/OBUFT
                                                       hi_inout<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (1.594ns logic, 1.549ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  5.002ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_dataout_reg_8 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 1)
  Clock Path Delay:     1.084ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_dataout_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y38.CLK     net (fanout=441)      0.690   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.084ns (-1.568ns logic, 2.652ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_dataout_reg_8 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.CQ      Tcko                  0.198   okHI/hi_dataout_reg<8>
                                                       okHI/hi_dataout_reg_8
    Y7.O                 net (fanout=1)        2.599   okHI/hi_dataout_reg<8>
    Y7.PAD               Tioop                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.594ns logic, 2.599ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.313ns (clock arrival + clock path + data path - uncertainty)
  Source:               okHI/hi_drive (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.497ns (Levels of Logic = 1)
  Clock Path Delay:     1.091ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to okHI/hi_drive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp481.IMUX.2
    BUFIO2_X3Y1.I        net (fanout=4)        1.327   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y3.CLKIN       net (fanout=1)        0.372   okHI/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y3.CLK0        Tdmcko_CLK           -2.512   okHI/hi_dcm
                                                       okHI/hi_dcm
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.263   okHI/dcm_clk0
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   okHI/hi_clkbuf
                                                       okHI/hi_clkbuf
    SLICE_X27Y21.CLK     net (fanout=441)      0.697   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (-1.568ns logic, 2.659ns route)

  Minimum Data Path at Fast Process Corner: okHI/hi_drive to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AQ      Tcko                  0.198   okHI/hi_drive
                                                       okHI/hi_drive
    Y7.T                 net (fanout=16)       1.903   okHI/hi_drive
    Y7.PAD               Tiotp                 1.396   hi_inout<8>
                                                       hi_inout_8_IOBUF/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.497ns (1.594ns logic, 1.903ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     14.489ns|            0|            0|            3|        26893|
| TS_okHI_dcm_clk0              |     20.830ns|     14.489ns|          N/A|            0|            0|        26893|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_Clk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_Clk1                        |     10.000ns|      5.340ns|      8.492ns|            0|            0|            0|       225227|
| TS_pll_clk2x                  |      5.000ns|      3.555ns|          N/A|            0|            0|           65|            0|
| TS_pll_clk0                   |     10.000ns|      8.492ns|          N/A|            0|            0|       225162|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    6.960(R)|      SLOW  |   -2.158(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    5.823(R)|      SLOW  |   -1.396(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    5.914(R)|      SLOW  |   -1.405(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |    9.707(R)|      SLOW  |   -1.784(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |    9.544(R)|      SLOW  |   -1.649(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |    9.789(R)|      SLOW  |   -1.631(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |    9.771(R)|      SLOW  |   -1.778(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         9.782(R)|      SLOW  |         3.959(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |        10.080(R)|      SLOW  |         3.959(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |        10.270(R)|      SLOW  |         4.400(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |        10.723(R)|      SLOW  |         4.988(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |        10.093(R)|      SLOW  |         4.988(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |        10.559(R)|      SLOW  |         4.853(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |        10.672(R)|      SLOW  |         5.085(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |        10.986(R)|      SLOW  |         5.069(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |        10.015(R)|      SLOW  |         4.313(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |        10.674(R)|      SLOW  |         4.848(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|        10.565(R)|      SLOW  |         4.848(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|        10.111(R)|      SLOW  |         4.407(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         9.990(R)|      SLOW  |         4.407(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|        10.487(R)|      SLOW  |         4.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|        10.595(R)|      SLOW  |         4.955(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|        11.057(R)|      SLOW  |         5.480(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |        10.764(R)|      SLOW  |         5.372(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1           |    8.492|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   14.489|         |         |         |
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.993; Ideal Clock Offset To Actual Clock 2.860; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |    9.771(R)|      SLOW  |   -1.778(R)|      FAST  |    3.559|    9.278|       -2.860|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.771|         -  |      -1.778|         -  |    3.559|    9.278|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 8.158; Ideal Clock Offset To Actual Clock 2.795; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |    9.789(R)|      SLOW  |   -1.631(R)|      FAST  |    3.541|    9.131|       -2.795|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.789|         -  |      -1.631|         -  |    3.541|    9.131|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.895; Ideal Clock Offset To Actual Clock 2.681; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |    9.544(R)|      SLOW  |   -1.649(R)|      FAST  |    3.786|    9.149|       -2.681|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.544|         -  |      -1.649|         -  |    3.786|    9.149|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 7.923; Ideal Clock Offset To Actual Clock 2.831; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |    9.707(R)|      SLOW  |   -1.784(R)|      FAST  |    3.623|    9.284|       -2.831|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.707|         -  |      -1.784|         -  |    3.623|    9.284|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.509; Ideal Clock Offset To Actual Clock -0.055; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    5.914(R)|      SLOW  |   -1.405(R)|      FAST  |    8.216|    8.105|        0.055|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.914|         -  |      -1.405|         -  |    8.216|    8.105|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.427; Ideal Clock Offset To Actual Clock -0.106; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    5.823(R)|      SLOW  |   -1.396(R)|      FAST  |    8.307|    8.096|        0.106|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.823|         -  |      -1.396|         -  |    8.307|    8.096|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 4.802; Ideal Clock Offset To Actual Clock 0.844; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    6.960(R)|      SLOW  |   -2.158(R)|      FAST  |    7.170|    8.858|       -0.844|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.960|         -  |      -2.158|         -  |    7.170|    8.858|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 5.250; Ideal Clock Offset To Actual Clock -1.820; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<1>       |    5.697(R)|      SLOW  |   -0.526(R)|      FAST  |    4.133|    0.526|        1.804|
hi_inout<2>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<3>       |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<4>       |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<5>       |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
hi_inout<6>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<7>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<8>       |    5.641(R)|      SLOW  |   -0.470(R)|      FAST  |    4.189|    0.470|        1.860|
hi_inout<9>       |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<10>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<11>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<12>      |    5.698(R)|      SLOW  |   -0.527(R)|      FAST  |    4.132|    0.527|        1.802|
hi_inout<13>      |    5.661(R)|      SLOW  |   -0.490(R)|      FAST  |    4.169|    0.490|        1.839|
hi_inout<14>      |    5.663(R)|      SLOW  |   -0.492(R)|      FAST  |    4.167|    0.492|        1.838|
hi_inout<15>      |    5.720(R)|      SLOW  |   -0.549(R)|      FAST  |    4.110|    0.549|        1.781|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       5.720|         -  |      -0.470|         -  |    4.110|    0.470|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |       10.764|      SLOW  |        5.372|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 1.275 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        9.782|      SLOW  |        3.959|      FAST  |         0.000|
hi_inout<1>                                    |       10.080|      SLOW  |        3.959|      FAST  |         0.298|
hi_inout<2>                                    |       10.270|      SLOW  |        4.400|      FAST  |         0.488|
hi_inout<3>                                    |       10.723|      SLOW  |        4.988|      FAST  |         0.941|
hi_inout<4>                                    |       10.093|      SLOW  |        4.988|      FAST  |         0.311|
hi_inout<5>                                    |       10.559|      SLOW  |        4.853|      FAST  |         0.777|
hi_inout<6>                                    |       10.672|      SLOW  |        5.085|      FAST  |         0.890|
hi_inout<7>                                    |       10.986|      SLOW  |        5.069|      FAST  |         1.204|
hi_inout<8>                                    |       10.015|      SLOW  |        4.313|      FAST  |         0.233|
hi_inout<9>                                    |       10.674|      SLOW  |        4.848|      FAST  |         0.892|
hi_inout<10>                                   |       10.565|      SLOW  |        4.848|      FAST  |         0.783|
hi_inout<11>                                   |       10.111|      SLOW  |        4.407|      FAST  |         0.329|
hi_inout<12>                                   |        9.990|      SLOW  |        4.407|      FAST  |         0.208|
hi_inout<13>                                   |       10.487|      SLOW  |        4.955|      FAST  |         0.705|
hi_inout<14>                                   |       10.595|      SLOW  |        4.955|      FAST  |         0.813|
hi_inout<15>                                   |       11.057|      SLOW  |        5.480|      FAST  |         1.275|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 253182 paths, 0 nets, and 9896 connections

Design statistics:
   Minimum period:  16.000ns{1}   (Maximum frequency:  62.500MHz)
   Minimum input required time before clock:   9.789ns
   Minimum output required time after clock:  11.057ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jul 24 15:50:24 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 328 MB



