/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_5z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [10:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = !(celloutsig_1_7z[0] ? celloutsig_1_3z[4] : celloutsig_1_2z);
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_1_1z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_1_2z = in_data[182] | ~(celloutsig_1_1z);
  assign celloutsig_1_11z = in_data[149] ^ celloutsig_1_7z[0];
  assign celloutsig_1_6z = { celloutsig_1_4z[5:4], celloutsig_1_1z, celloutsig_1_1z } + in_data[101:98];
  assign celloutsig_1_18z = celloutsig_1_14z[10:0] + { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_2z };
  reg [2:0] _07_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _07_ <= 3'h0;
    else _07_ <= { in_data[68:67], celloutsig_0_5z };
  assign out_data[2:0] = _07_;
  assign celloutsig_0_0z = in_data[65:63] === in_data[90:88];
  assign celloutsig_1_12z = ! celloutsig_1_7z[8:2];
  assign celloutsig_1_5z = { in_data[187:186], celloutsig_1_4z } * { in_data[134:126], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[120:118] != in_data[116:114];
  assign celloutsig_1_9z = celloutsig_1_3z[3:1] != { celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } | { celloutsig_1_3z[1:0], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_4z[6], celloutsig_1_10z, celloutsig_1_11z } | { celloutsig_1_3z[1:0], celloutsig_1_10z };
  assign celloutsig_1_13z = & { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_7z[8:4], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_8z = ^ { celloutsig_1_5z[10:8], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } >>> { in_data[184:181], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[170:164], celloutsig_1_0z, celloutsig_1_2z } - { in_data[183:178], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_5z, celloutsig_1_13z } - { celloutsig_1_7z[9:0], celloutsig_1_12z, celloutsig_1_9z };
  assign { out_data[138:128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z };
endmodule
