[02/27 22:14:55     0s] Checking out Encounter license ...
[02/27 22:14:57     0s] 	edsxl		DENIED:		"Encounter_Digital_Impl_Sys_XL"
[02/27 22:14:58     0s] 	edsl		DENIED:		"Encounter_Digital_Impl_Sys_L"
[02/27 22:14:59     0s] 	encblk		DENIED:		"Encounter_Block"
[02/27 22:15:00     0s] 	fegxl		DENIED:		"First_Encounter_GXL"
[02/27 22:15:01     0s] 	fexl		DENIED:		"FE_GPS"
[02/27 22:15:02     0s] 	nru		DENIED:		"NanoRoute_Ultra"
[02/27 22:15:03     0s] 	vdixl		DENIED:		"Virtuoso_Digital_Implem_XL"
[02/27 22:15:03     0s] 	vdi		CHECKED OUT:	"Virtuoso_Digital_Implem"
[02/27 22:15:03     0s] Virtuoso_Digital_Implem 14.2 license checkout succeeded.
[02/27 22:15:03     0s] 	Maximum number of instance allowed (1 x 50000).
[02/27 22:15:05     2s] *******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

[02/27 22:15:05     2s] @(#)CDS: Encounter v14.23-s044_1 (64bit) 03/20/2015 11:30 (Linux 2.6.18-194.el5)
[02/27 22:15:05     2s] @(#)CDS: NanoRoute v14.23-s028 NR150319-1745/14_23-UB (database version 2.30, 255.6.1) {superthreading v1.25}
[02/27 22:15:05     2s] @(#)CDS: CeltIC v14.23-s013_1 (64bit) 03/09/2015 04:15:07 (Linux 2.6.18-194.el5)
[02/27 22:15:05     2s] @(#)CDS: AAE 14.23-s010 (64bit) 03/20/2015 (Linux 2.6.18-194.el5)
[02/27 22:15:05     2s] @(#)CDS: CTE 14.23-s014_1 (64bit) Mar  9 2015 03:15:25 (Linux 2.6.18-194.el5)
[02/27 22:15:05     2s] @(#)CDS: CPE v14.23-s032
[02/27 22:15:05     2s] @(#)CDS: IQRC/TQRC 14.1.6-s260 (64bit) Mon Mar  2 11:26:49 PST 2015 (Linux 2.6.18-194.el5)
[02/27 22:15:05     2s] @(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
[02/27 22:15:05     2s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[02/27 22:15:05     2s] @(#)CDS: RCDB 11.5
[02/27 22:15:05     2s] --- Starting "Encounter v14.23-s044_1" on Wed Feb 27 22:15:05 2019 (mem=95.9M) ---
[02/27 22:15:05     2s] --- Running on cadpc42 (x86_64 w/Linux 2.6.32-642.11.1.el6.x86_64) ---
[02/27 22:15:05     2s] This version was compiled on Fri Mar 20 11:30:09 PDT 2015.
[02/27 22:15:05     2s] Set DBUPerIGU to 1000.
[02/27 22:15:05     2s] Set net toggle Scale Factor to 1.00
[02/27 22:15:05     2s] Set Shrink Factor to 1.00000
[02/27 22:15:05     2s] 
[02/27 22:15:05     2s] **INFO:  MMMC transition support version v31-84 
[02/27 22:15:05     2s] 
[02/27 22:15:05     2s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[02/27 22:15:05     2s] <CMD> suppressMessage ENCEXT-2799
[02/27 22:15:05     2s] Sourcing tcl/tk file "lfsr1.tcl" ...
[02/27 22:15:05     2s] <CMD> set init_verilog ../dc_shell_cmrf8sf/lfsr1.nl.v
[02/27 22:15:05     2s] <CMD> set init_io_file ./lfsr1.io
[02/27 22:15:05     2s] <CMD> set init_lef_file {/tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef}
[02/27 22:15:05     2s] <CMD> set init_mmmc_file ./config/mmmc.view
[02/27 22:15:05     2s] <CMD> set init_import_mode {-treatUndefinedCellAsBbox 0 -keepEmptyModule 1}
[02/27 22:15:05     2s] <CMD> set init_pwr_net VDD
[02/27 22:15:05     2s] <CMD> set init_gnd_net VSS
[02/27 22:15:05     2s] <CMD> set_message -no_limit
[02/27 22:15:05     2s] <CMD> init_design
[02/27 22:15:05     2s] 
[02/27 22:15:05     2s] Loading LEF file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef ...
[02/27 22:15:05     2s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[02/27 22:15:05     2s] The LEF parser will ignore this statement.
[02/27 22:15:05     2s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 48.
[02/27 22:15:05     2s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/27 22:15:05     2s] The LEF parser will ignore this statement.
[02/27 22:15:05     2s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 369.
[02/27 22:15:05     2s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/27 22:15:05     2s] The LEF parser will ignore this statement.
[02/27 22:15:05     2s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 379.
[02/27 22:15:05     2s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/27 22:15:05     2s] The LEF parser will ignore this statement.
[02/27 22:15:05     2s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 389.
[02/27 22:15:05     2s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[02/27 22:15:05     2s] The LEF parser will ignore this statement.
[02/27 22:15:05     2s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13_8lm_2thick_3rf_tech.lef at line 399.
[02/27 22:15:05     2s] 
[02/27 22:15:05     2s] Loading LEF file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef ...
[02/27 22:15:05     2s] Set DBUPerIGU to M2 pitch 400.
[02/27 22:15:06     2s] WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /tools2/courses/ee6321/share/ibm13rflpvt/lef/ibm13rflpvt_macros.lef at line 68760.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'XNOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNTSCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'TLATNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ECK' in macro 'TLATNCAX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TIELOTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TIEHITS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'TBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SMDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SMDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SMDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SMDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SEDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'SDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'BRB' in macro 'RFRDX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'BRB' in macro 'RFRDX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'BRB' in macro 'RFRDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'R2B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'R1B' in macro 'RF2R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'RB' in macro 'RF1R1WX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OAI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'OA21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NOR2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BBXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BBX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BBX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND4BBX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND3BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2BXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2BX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2BX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'NAND2BX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MXI2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'MX2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'MDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'MDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'MDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'MDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'INVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'HOLDX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'EDFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'DLY1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFTRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFTRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFTRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFTRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFSHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFRHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFQXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFNSRXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFNSRX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFNSRX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'QN' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFNSRX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFHQX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFHQX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFHQX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Q' in macro 'DFFHQX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ICO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'CMPR42X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ICO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'CMPR42X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'ICO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'CMPR42X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'CMPR32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'CMPR32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'CMPR22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'CMPR22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKXOR2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKXOR2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKXOR2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKXOR2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKMX2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKMX2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKMX2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKMX2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKMX2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKMX2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKINVX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKBUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKAND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKAND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKAND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKAND2X3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKAND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'CLKAND2X12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX3TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX20TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX16TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'BUFX12TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'PP' in macro 'BMXX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'PP' in macro 'BMXX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'PPN' in macro 'BMXIX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'PPN' in macro 'BMXIX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'X2' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'A' in macro 'BENCX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'X2' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'A' in macro 'BENCX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'X2' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'A' in macro 'BENCX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI33XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI33X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI33X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI33X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI32XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI32X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI32X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI32X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI31XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI31X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI31X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI31X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB1XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB1X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB1X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI2BB1X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI222XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI222X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI222X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI222X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI221XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI221X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI221X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI221X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI211XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI211X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI211X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AOI211X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO22XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO22X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO22X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO22X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO21XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO21X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO21X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AO21X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND4XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND4X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND4X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND4X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND4X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND4X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND3XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND3X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND3X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND3X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND3X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND3X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND2XLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND2X8TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND2X6TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND2X4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND2X2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'Y' in macro 'AND2X1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'AHHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'AHHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'AHHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'AHHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'AHCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'AHCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'AHCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'AHCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'AFHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'AFHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'AFHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'AFHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'AFCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'AFCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'AFCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0' in macro 'AFCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0' in macro 'AFCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFHXLTS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFHX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFHX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'S' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ADDFHX1TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'ACHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CON' in macro 'ACHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ACHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO' in macro 'ACHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'ACCSIHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'ACCSHCONX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0N' in macro 'ACCSHCONX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0' in macro 'ACCSHCINX4TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO1' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] **WARN: (ENCLF-201):	Pin 'CO0' in macro 'ACCSHCINX2TS' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/27 22:15:06     2s] Type 'man ENCLF-201' for more detail.
[02/27 22:15:06     2s] 
[02/27 22:15:06     2s] viaInitial starts at Wed Feb 27 22:15:06 2019
viaInitial ends at Wed Feb 27 22:15:06 2019
*** Begin netlist parsing (mem=328.7M) ***
[02/27 22:15:06     2s] Reading netlist ...
[02/27 22:15:06     2s] Backslashed names will retain backslash and a trailing blank character.
[02/27 22:15:06     2s] Reading verilog netlist '../dc_shell_cmrf8sf/lfsr1.nl.v'
[02/27 22:15:06     2s] 
[02/27 22:15:06     2s] *** Memory Usage v#3 (Current mem = 329.836M, initial mem = 95.930M) ***
[02/27 22:15:06     2s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=329.8M) ***
[02/27 22:15:06     2s] Top level cell is lfsr1.
[02/27 22:15:06     2s] Loading view definition file from ./config/mmmc.view
[02/27 22:15:06     2s] Reading typical_lib timing library '/cadtool/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib' ...
[02/27 22:15:06     2s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX2TS' is not defined in the library.
[02/27 22:15:06     2s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX2TS' is not defined in the library.
[02/27 22:15:06     2s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'ACCSHCINX4TS' is not defined in the library.
[02/27 22:15:06     2s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'ACCSHCINX4TS' is not defined in the library.
[02/27 22:15:06     2s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX2TS' is not defined in the library.
[02/27 22:15:06     2s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'ACCSIHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'ACCSIHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ACHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'AFCSHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'AFCSHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0' of cell 'AFCSHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1' of cell 'AFCSHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSIHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSIHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSIHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFCSIHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO0N' of cell 'AFCSIHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO1N' of cell 'AFCSIHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AFHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AFHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AFHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AFHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AFHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHCSHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHCSHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHCSHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHCSHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHCSHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHHCINX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'AHHCINX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHHCONX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'AHHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'AHHCONX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND4XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO21XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AO22XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI211XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI221XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI222XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB1XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI2BB2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI31XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI32XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI33XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'A' of cell 'BENCX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'BENCX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'X2' of cell 'BENCX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PPN' of cell 'BMXIX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PPN' of cell 'BMXIX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PP' of cell 'BMXX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'PP' of cell 'BMXX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX16TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX20TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKAND2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX16TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX20TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKBUFX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX16TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX20TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKINVX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKMX2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'CLKXOR2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR22X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR22X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR22X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR22X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR32X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR32X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR32X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR32X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'CMPR42X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ICO' of cell 'CMPR42X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'CMPR42X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFNSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFNSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFQXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFSXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFSXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'DFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'DFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY1X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY1X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY4X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'DLY4X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'EDFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'EDFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'HOLDX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX16TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX20TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'INVXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'MDFFHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MX4XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'MXI4XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2BXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3BXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BBXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4BXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NAND4XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2BXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3BXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BBXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4BXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'NOR4XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA21XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OA22XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI211XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI21XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI221XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI222XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI22XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB1XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI2BB2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI31XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI32XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OAI33XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4X8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'OR4XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'RB' of cell 'RF1R1WX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'R1B' of cell 'RF2R1WX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'R2B' of cell 'RF2R1WX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'BRB' of cell 'RFRDX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFNSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFNSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFQXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFSXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFSXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SDFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SDFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFTRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SEDFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'SEDFFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'SMDFFHQX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX16TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX20TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TBUFXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TIEHITS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'TIELOTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX16TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX20TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNCAX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX12TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX16TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX20TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX3TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX6TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ECK' of cell 'TLATNTSCAX8TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATNXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATNXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATSRXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATX4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'TLATXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'QN' of cell 'TLATXLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XNOR3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR2XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X1TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X2TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3X4TS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'XOR3XLTS' is not defined in the library.
[02/27 22:15:06     3s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TS'. The cell will only be used for analysis.
[02/27 22:15:06     3s] Read 527 cells in library 'scx3_cmos8rf_lpvt_tt_1p2v_25c' 
[02/27 22:15:06     3s] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.06min, fe_real=0.18min, fe_mem=396.4M) ***
[02/27 22:15:06     3s] Starting recursive module instantiation check.
[02/27 22:15:06     3s] No recursion found.
[02/27 22:15:06     3s] Building hierarchical netlist for Cell lfsr1 ...
[02/27 22:15:06     3s] *** Netlist is unique.
[02/27 22:15:06     3s] ** info: there are 536 modules.
[02/27 22:15:06     3s] ** info: there are 40 stdCell insts.
[02/27 22:15:06     3s] 
[02/27 22:15:06     3s] *** Memory Usage v#3 (Current mem = 398.105M, initial mem = 95.930M) ***
[02/27 22:15:06     3s] Reading IO assignment file "./lfsr1.io" ...
[02/27 22:15:06     3s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[02/27 22:15:06     3s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[02/27 22:15:06     3s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[02/27 22:15:06     3s] Set Default Net Delay as 1000 ps.
[02/27 22:15:06     3s] Set Default Net Load as 0.5 pF. 
[02/27 22:15:06     3s] Set Input Pin Transition Delay as 0.1 ps.
[02/27 22:15:07     3s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/27 22:15:07     3s] **WARN: (ENCEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2773' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2776' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2776' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2776' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2776' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2776' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2776' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 3 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[02/27 22:15:07     3s] Type 'man ENCEXT-2776' for more detail.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M1 is not defined in the cap table. LEF value 0.084 will be used.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M2 is not defined in the cap table. LEF value 0.0745 will be used.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M3 is not defined in the cap table. LEF value 0.0745 will be used.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M4 is not defined in the cap table. LEF value 0.0455 will be used.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M5 is not defined in the cap table. LEF value 0.0455 will be used.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M6 is not defined in the cap table. LEF value 0.103 will be used.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M7 is not defined in the cap table. LEF value 0.00768 will be used.
[02/27 22:15:07     3s] **WARN: (ENCEXT-2766):	Sheet resistance for layer M8 is not defined in the cap table. LEF value 0.0084 will be used.
[02/27 22:15:07     3s] Summary of Active RC-Corners : 
[02/27 22:15:07     3s]  
[02/27 22:15:07     3s]  Analysis View: typical
[02/27 22:15:07     3s]     RC-Corner Name        : typical_rc
[02/27 22:15:07     3s]     RC-Corner Index       : 0
[02/27 22:15:07     3s]     RC-Corner Temperature : 25 Celsius
[02/27 22:15:07     3s]     RC-Corner Cap Table   : ''
[02/27 22:15:07     3s]     RC-Corner PreRoute Res Factor         : 1
[02/27 22:15:07     3s]     RC-Corner PreRoute Cap Factor         : 1
[02/27 22:15:07     3s]     RC-Corner PostRoute Res Factor        : 1
[02/27 22:15:07     3s]     RC-Corner PostRoute Cap Factor        : 1
[02/27 22:15:07     3s]     RC-Corner PostRoute XCap Factor       : 1
[02/27 22:15:07     3s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[02/27 22:15:07     3s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[02/27 22:15:07     3s]     RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
[02/27 22:15:07     3s]     RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
[02/27 22:15:07     3s] *Info: initialize multi-corner CTS.
[02/27 22:15:07     3s] CTE reading timing constraint file './lfsr1.sdc' ...
[02/27 22:15:07     3s] Current (total cpu=0:00:03.9, real=0:00:12.0, peak res=340.7M, current mem=488.8M)
[02/27 22:15:07     4s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./lfsr1.sdc, Line 28).
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] INFO (CTE): read_dc_script finished with 1 WARNING.
[02/27 22:15:07     4s] Ending "Constraint file reading stats" (total cpu=0:00:00.3, real=0:00:00.0, peak res=355.2M, current mem=501.3M)
[02/27 22:15:07     4s] Current (total cpu=0:00:04.2, real=0:00:12.0, peak res=355.2M, current mem=501.3M)
[02/27 22:15:07     4s] Total number of combinational cells: 362
[02/27 22:15:07     4s] Total number of sequential cells: 154
[02/27 22:15:07     4s] Total number of tristate cells: 10
[02/27 22:15:07     4s] Total number of level shifter cells: 0
[02/27 22:15:07     4s] Total number of power gating cells: 0
[02/27 22:15:07     4s] Total number of isolation cells: 0
[02/27 22:15:07     4s] Total number of power switch cells: 0
[02/27 22:15:07     4s] Total number of pulse generator cells: 0
[02/27 22:15:07     4s] Total number of always on buffers: 0
[02/27 22:15:07     4s] Total number of retention cells: 0
[02/27 22:15:07     4s] List of usable buffers: BUFX12TS BUFX16TS BUFX20TS BUFX3TS BUFX2TS BUFX4TS BUFX6TS BUFX8TS CLKBUFX12TS CLKBUFX16TS CLKBUFX20TS CLKBUFX2TS CLKBUFX3TS CLKBUFX4TS CLKBUFX6TS CLKBUFX8TS
[02/27 22:15:07     4s] Total number of usable buffers: 16
[02/27 22:15:07     4s] List of unusable buffers:
[02/27 22:15:07     4s] Total number of unusable buffers: 0
[02/27 22:15:07     4s] List of usable inverters: CLKINVX1TS CLKINVX12TS CLKINVX16TS CLKINVX20TS CLKINVX2TS CLKINVX3TS INVX1TS CLKINVX4TS CLKINVX6TS CLKINVX8TS INVX12TS INVX16TS INVX20TS INVX2TS INVX3TS INVXLTS INVX4TS INVX6TS INVX8TS
[02/27 22:15:07     4s] Total number of usable inverters: 19
[02/27 22:15:07     4s] List of unusable inverters: RFRDX2TS RFRDX1TS RFRDX4TS
[02/27 22:15:07     4s] Total number of unusable inverters: 3
[02/27 22:15:07     4s] List of identified usable delay cells: DLY1X1TS DLY1X4TS DLY2X1TS DLY2X4TS DLY3X1TS DLY3X4TS DLY4X1TS DLY4X4TS
[02/27 22:15:07     4s] Total number of identified usable delay cells: 8
[02/27 22:15:07     4s] List of identified unusable delay cells:
[02/27 22:15:07     4s] Total number of identified unusable delay cells: 0
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] *** Summary of all messages that are not suppressed in this session:
[02/27 22:15:07     4s] Severity  ID               Count  Summary                                  
[02/27 22:15:07     4s] WARNING   ENCLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/27 22:15:07     4s] WARNING   ENCEXT-2766          8  Sheet resistance for layer %s is not def...
[02/27 22:15:07     4s] WARNING   ENCEXT-2773          1  The via resistance between layers %s and...
[02/27 22:15:07     4s] WARNING   ENCEXT-2776          7  The via resistance between layers %s and...
[02/27 22:15:07     4s] *** Message Summary: 682 warning(s), 0 error(s)
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] <CMD> floorPlan -s 47 32 10 10 10 10
[02/27 22:15:07     4s] Generated pitch 4.8 in LY is different from 4.4 defined in technology file in preferred direction.
[02/27 22:15:07     4s] Generated pitch 0.8 in MG is different from 4 defined in technology file in preferred direction.
[02/27 22:15:07     4s] Generated pitch 0.4 in M3 is different from 0.5 defined in technology file in preferred direction.
[02/27 22:15:07     4s] **WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[02/27 22:15:07     4s] <CMD> redraw
[02/27 22:15:07     4s] <CMD> fit
[02/27 22:15:07     4s] #####################
[02/27 22:15:07     4s] ###
[02/27 22:15:07     4s] ### Power Routing ...
[02/27 22:15:07     4s] ###
[02/27 22:15:07     4s] #####################
[02/27 22:15:07     4s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[02/27 22:15:07     4s] 0 new tie-hi connection was made to global net 'VDD'.
[02/27 22:15:07     4s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[02/27 22:15:07     4s] 0 new tie-lo connection was made to global net 'VSS'.
[02/27 22:15:07     4s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[02/27 22:15:07     4s] 40 new pwr-pin connections were made to global net 'VDD'.
[02/27 22:15:07     4s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[02/27 22:15:07     4s] 40 new gnd-pin connections were made to global net 'VSS'.
[02/27 22:15:07     4s] <CMD> applyGlobalNets
[02/27 22:15:07     4s] *** Checked 4 GNC rules.
[02/27 22:15:07     4s] *** Applying global-net connections...
[02/27 22:15:07     4s] 0 new tie-hi connection was made to global net 'VDD'.
[02/27 22:15:07     4s] 0 new tie-lo connection was made to global net 'VSS'.
[02/27 22:15:07     4s] 40 new pwr-pin connections were made to global net 'VDD'.
[02/27 22:15:07     4s] 40 new gnd-pin connections were made to global net 'VSS'.
[02/27 22:15:07     4s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[02/27 22:15:07     4s] <CMD> addRing -layer {top M1 bottom M1 left M2 right M2} -spacing 1 -width 3 -nets {VDD VSS}
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] The power planner created 8 wires.
[02/27 22:15:07     4s] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 507.3M) ***
[02/27 22:15:07     4s] <CMD> redraw
[02/27 22:15:07     4s] <CMD> sroute
[02/27 22:15:07     4s] *** Begin SPECIAL ROUTE on Wed Feb 27 22:15:07 2019 ***
[02/27 22:15:07     4s] SPECIAL ROUTE ran on directory: /homes/user3/fall16/jer2201/ee6321/labs/lab2/encounter_cmrf8sf
[02/27 22:15:07     4s] SPECIAL ROUTE ran on machine: cadpc42 (Linux 2.6.32-642.11.1.el6.x86_64 x86_64 800Mhz)
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] Begin option processing ...
[02/27 22:15:07     4s] srouteConnectPowerBump set to false
[02/27 22:15:07     4s] routeSpecial set to true
[02/27 22:15:07     4s] srouteConnectConverterPin set to false
[02/27 22:15:07     4s] srouteFollowCorePinEnd set to 3
[02/27 22:15:07     4s] srouteJogControl set to "preferWithChanges differentLayer"
[02/27 22:15:07     4s] sroutePadPinAllPorts set to true
[02/27 22:15:07     4s] sroutePreserveExistingRoutes set to true
[02/27 22:15:07     4s] srouteRoutePowerBarPortOnBothDir set to true
[02/27 22:15:07     4s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1071.00 megs.
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] Reading DB technology information...
[02/27 22:15:07     4s] Finished reading DB technology information.
[02/27 22:15:07     4s] Reading floorplan and netlist information...
[02/27 22:15:07     4s] Finished reading floorplan and netlist information.
[02/27 22:15:07     4s] Read in 16 layers, 8 routing layers, 1 overlap layer
[02/27 22:15:07     4s] Read in 535 macros, 5 used
[02/27 22:15:07     4s] Read in 4 components
[02/27 22:15:07     4s]   4 core components: 4 unplaced, 0 placed, 0 fixed
[02/27 22:15:07     4s] Read in 30 physical pins
[02/27 22:15:07     4s]   30 physical pins: 0 unplaced, 0 placed, 30 fixed
[02/27 22:15:07     4s] Read in 30 nets
[02/27 22:15:07     4s] Read in 2 special nets, 2 routed
[02/27 22:15:07     4s] Read in 38 terminals
[02/27 22:15:07     4s] Begin power routing ...
[02/27 22:15:07     4s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[02/27 22:15:07     4s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[02/27 22:15:07     4s] Type 'man ENCSR-1256' for more detail.
[02/27 22:15:07     4s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in LEF file, or change option to include pin in given range.
[02/27 22:15:07     4s] **WARN: (ENCSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[02/27 22:15:07     4s] **WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
[02/27 22:15:07     4s] Type 'man ENCSR-1256' for more detail.
[02/27 22:15:07     4s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in LEF file, or change option to include pin in given range.
[02/27 22:15:07     4s] CPU time for FollowPin 0 seconds
[02/27 22:15:07     4s] CPU time for FollowPin 0 seconds
[02/27 22:15:07     4s]   Number of IO ports routed: 0
[02/27 22:15:07     4s]   Number of Block ports routed: 0
[02/27 22:15:07     4s]   Number of Stripe ports routed: 0
[02/27 22:15:07     4s]   Number of Core ports routed: 18
[02/27 22:15:07     4s]   Number of Pad ports routed: 0
[02/27 22:15:07     4s]   Number of Power Bump ports routed: 0
[02/27 22:15:07     4s]   Number of Followpin connections: 9
[02/27 22:15:07     4s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1077.00 megs.
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s]  Begin updating DB with routing results ...
[02/27 22:15:07     4s]  Updating DB with 39 via definition ...
[02/27 22:15:07     4s]  Updating DB with 30 io pins ...Extracting standard cell pins and blockage ...... 
[02/27 22:15:07     4s] Pin and blockage extraction finished
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] 
sroute post-processing starts at Wed Feb 27 22:15:07 2019
The viaGen is rebuilding shadow vias for net VSS.
[02/27 22:15:07     4s] sroute post-processing ends at Wed Feb 27 22:15:07 2019

sroute post-processing starts at Wed Feb 27 22:15:07 2019
The viaGen is rebuilding shadow vias for net VDD.
[02/27 22:15:07     4s] sroute post-processing ends at Wed Feb 27 22:15:07 2019
sroute: Total CPU time used = 0:0:0
[02/27 22:15:07     4s] sroute: Total Real time used = 0:0:0
[02/27 22:15:07     4s] sroute: Total Memory used = 4.30 megs
[02/27 22:15:07     4s] sroute: Total Peak Memory used = 505.58 megs
[02/27 22:15:07     4s] <CMD> loadIoFile ./lfsr1.io
[02/27 22:15:07     4s] Reading IO assignment file "./lfsr1.io" ...
[02/27 22:15:07     4s] <CMD> redraw
[02/27 22:15:07     4s] <CMD> saveFPlan lfsr1.fp
[02/27 22:15:07     4s] ####################
[02/27 22:15:07     4s] ###
[02/27 22:15:07     4s] ### Place Design ...
[02/27 22:15:07     4s] ###
[02/27 22:15:07     4s] ####################
[02/27 22:15:07     4s] <CMD> setDesignMode -process 130 -flowEffort high
[02/27 22:15:07     4s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/27 22:15:07     4s] 	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
[02/27 22:15:07     4s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[02/27 22:15:07     4s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[02/27 22:15:07     4s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[02/27 22:15:07     4s] <CMD> setTrialRouteMode -maxRouteLayer 3
[02/27 22:15:07     4s] <CMD> setPlaceMode -timingDriven true -congEffort high -modulePlan true
[02/27 22:15:07     4s] <CMD> setOptMode -fixFanoutLoad true -effort high -moveInst true -reclaimArea true
[02/27 22:15:07     4s] <CMD> placeDesign -inplaceOpt
[02/27 22:15:07     4s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[02/27 22:15:07     4s] INFO: ignore inPlaceOpt in high effort flow
[02/27 22:15:07     4s] **WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
[02/27 22:15:07     4s] INFO: ignore inPlaceOpt in high effort flow
[02/27 22:15:07     4s] *** Starting placeDesign default flow ***
[02/27 22:15:07     4s] **INFO: Enable pre-place timing setting for timing analysis
[02/27 22:15:07     4s] Set Using Default Delay Limit as 101.
[02/27 22:15:07     4s] **WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[02/27 22:15:07     4s] Set Default Net Delay as 0 ps.
[02/27 22:15:07     4s] Set Default Net Load as 0 pF. 
[02/27 22:15:07     4s] **INFO: Analyzing IO path groups for slack adjustment
[02/27 22:15:07     4s] Effort level <high> specified for reg2reg_tmp.13055 path_group
[02/27 22:15:07     4s] #################################################################################
[02/27 22:15:07     4s] # Design Stage: PreRoute
[02/27 22:15:07     4s] # Design Mode: 130nm
[02/27 22:15:07     4s] # Analysis Mode: MMMC non-OCV
[02/27 22:15:07     4s] # Extraction Mode: default
[02/27 22:15:07     4s] # Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
[02/27 22:15:07     4s] # Switching Delay Calculation Engine to AAE
[02/27 22:15:07     4s] #################################################################################
[02/27 22:15:07     4s] Calculate delays in Single mode...
[02/27 22:15:07     4s] Topological Sorting (CPU = 0:00:00.0, MEM = 530.4M, InitMEM = 530.4M)
[02/27 22:15:07     4s] siFlow : Timing analysis mode is single, using late cdB files
[02/27 22:15:07     4s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:07     4s] AAE_THRD: End delay calculation. (MEM=639.969 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:07     4s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 640.0M) ***
[02/27 22:15:07     4s] *** Start deleteBufferTree ***
[02/27 22:15:07     4s] Info: Detect buffers to remove automatically.
[02/27 22:15:07     4s] Analyzing netlist ...
[02/27 22:15:07     4s] All-RC-Corners-Per-Net-In-Memory is turned ON...
[02/27 22:15:07     4s] Updating netlist
[02/27 22:15:07     4s] 
[02/27 22:15:07     4s] *summary: 9 instances (buffers/inverters) removed
[02/27 22:15:07     4s] *** Finish deleteBufferTree (0:00:00.0) ***
[02/27 22:15:07     4s] **INFO: Disable pre-place timing setting for timing analysis
[02/27 22:15:07     4s] Set Using Default Delay Limit as 1000.
[02/27 22:15:07     4s] Set Default Net Delay as 1000 ps.
[02/27 22:15:07     4s] Set Default Net Load as 0.5 pF. 
[02/27 22:15:07     4s] *** Starting "NanoPlace(TM) placement v#1 (mem=631.9M)" ...
[02/27 22:15:07     4s] **WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[02/27 22:15:07     4s] Type 'man ENCTS-403' for more detail.
[02/27 22:15:10     7s] *** Build Buffered Sizing Timing Model
[02/27 22:15:10     7s] (cpu=0:00:03.0 mem=632.0M) ***
[02/27 22:15:11     8s] *** Build Virtual Sizing Timing Model
[02/27 22:15:11     8s] (cpu=0:00:03.4 mem=660.0M) ***
[02/27 22:15:11     8s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
[02/27 22:15:11     8s] **WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[02/27 22:15:11     8s] Define the scan chains before using this option.
[02/27 22:15:11     8s] Type 'man ENCSP-9042' for more detail.
[02/27 22:15:11     8s] #std cell=31 (0 fixed + 31 movable) #block=0 (0 floating + 0 preplaced)
[02/27 22:15:11     8s] #ioInst=0 #net=33 #term=151 #term/net=4.58, #fixedIo=30, #floatIo=0, #fixedPin=30, #floatPin=0
[02/27 22:15:11     8s] stdCell: 31 single + 0 double + 0 multi
[02/27 22:15:11     8s] Total standard cell length = 0.2672 (mm), area = 0.0010 (mm^2)
[02/27 22:15:11     8s] Core basic site is IBM13SITE
[02/27 22:15:11     8s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 22:15:11     8s] Apply auto density screen in pre-place stage.
[02/27 22:15:11     8s] Auto density screen increases utilization from 0.714 to 0.736
[02/27 22:15:11     8s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 646.0M
[02/27 22:15:11     8s] Average module density = 0.736.
[02/27 22:15:11     8s] Density for the design = 0.736.
[02/27 22:15:11     8s]        = stdcell_area 668 sites (962 um^2) / alloc_area 907 sites (1306 um^2).
[02/27 22:15:11     8s] Pin Density = 0.226.
[02/27 22:15:11     8s]             = total # of pins 151 / total Instance area 668.
[02/27 22:15:11     8s] === lastAutoLevel = 4 
[02/27 22:15:11     8s] Clock gating cells determined by native netlist tracing.
[02/27 22:15:11     8s] Effort level <high> specified for reg2reg path_group
[02/27 22:15:12     8s] Iteration  1: Total net bbox = 1.056e+03 (3.28e+02 7.28e+02)
[02/27 22:15:12     8s]               Est.  stn bbox = 1.165e+03 (4.03e+02 7.61e+02)
[02/27 22:15:12     8s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 684.8M
[02/27 22:15:12     8s] Iteration  2: Total net bbox = 1.056e+03 (3.28e+02 7.28e+02)
[02/27 22:15:12     8s]               Est.  stn bbox = 1.165e+03 (4.03e+02 7.61e+02)
[02/27 22:15:12     8s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 684.8M
[02/27 22:15:12     8s] Iteration  3: Total net bbox = 9.937e+02 (3.04e+02 6.90e+02)
[02/27 22:15:12     8s]               Est.  stn bbox = 1.104e+03 (3.82e+02 7.22e+02)
[02/27 22:15:12     8s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 684.8M
[02/27 22:15:12     8s] Total number of setup views is 1.
[02/27 22:15:12     8s] Total number of active setup views is 1.
[02/27 22:15:12     8s] Iteration  4: Total net bbox = 9.425e+02 (2.18e+02 7.24e+02)
[02/27 22:15:12     8s]               Est.  stn bbox = 1.086e+03 (3.17e+02 7.69e+02)
[02/27 22:15:12     8s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 684.8M
[02/27 22:15:12     8s] Iteration  5: Total net bbox = 1.003e+03 (2.49e+02 7.54e+02)
[02/27 22:15:12     8s]               Est.  stn bbox = 1.153e+03 (3.49e+02 8.04e+02)
[02/27 22:15:12     8s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 684.8M
[02/27 22:15:12     8s] Iteration  6: Total net bbox = 1.111e+03 (3.60e+02 7.51e+02)
[02/27 22:15:12     8s]               Est.  stn bbox = 1.256e+03 (4.55e+02 8.00e+02)
[02/27 22:15:12     8s]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 684.8M
[02/27 22:15:12     8s] *** cost = 1.111e+03 (3.60e+02 7.51e+02) (cpu for global=0:00:00.0) real=0:00:01.0***
[02/27 22:15:12     8s] Info: 0 clock gating cells identified, 0 (on average) moved
[02/27 22:15:12     8s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[02/27 22:15:12     8s] **WARN: (ENCSP-9025):	No scan chain specified/traced.
[02/27 22:15:12     8s] Type 'man ENCSP-9025' for more detail.
[02/27 22:15:12     8s] Core basic site is IBM13SITE
[02/27 22:15:12     8s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 22:15:12     8s] *** Starting refinePlace (0:00:08.3 mem=658.0M) ***
[02/27 22:15:12     8s] Total net length = 1.111e+03 (3.601e+02 7.513e+02) (ext = 1.094e+03)
[02/27 22:15:12     8s] Starting refinePlace ...
[02/27 22:15:12     8s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:12     8s]   Spread Effort: high, pre-route mode, useDDP on.
[02/27 22:15:12     8s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=658.1MB) @(0:00:08.3 - 0:00:08.4).
[02/27 22:15:12     8s] Move report: preRPlace moves 27 insts, mean move: 0.65 um, max move: 3.91 um
[02/27 22:15:12     8s] 	Max move on inst (lfsr_out_reg[14]): (24.47, 33.35) --> (20.67, 33.47)
[02/27 22:15:12     8s] 	Length: 23 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFRXLTS
[02/27 22:15:12     8s] wireLenOptFixPriorityInst 0 inst fixed
[02/27 22:15:12     8s] Placement tweakage begins.
[02/27 22:15:12     8s] wire length = 1.304e+03
[02/27 22:15:12     8s] wire length = 1.318e+03
[02/27 22:15:12     8s] Placement tweakage ends.
[02/27 22:15:12     8s] Move report: tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:12     8s] Move report: legalization moves 31 insts, mean move: 1.85 um, max move: 7.79 um
[02/27 22:15:12     8s] 	Max move on inst (lfsr_out_reg[22]): (46.77, 13.38) --> (46.40, 20.80)
[02/27 22:15:12     8s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=658.1MB) @(0:00:08.4 - 0:00:08.4).
[02/27 22:15:12     8s] Move report: Detail placement moves 31 insts, mean move: 2.27 um, max move: 7.69 um
[02/27 22:15:12     8s] 	Max move on inst (lfsr_out_reg[22]): (46.68, 13.39) --> (46.40, 20.80)
[02/27 22:15:12     8s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 658.1MB
[02/27 22:15:12     8s] Statistics of distance of Instance movement in refine placement:
[02/27 22:15:12     8s]   maximum (X+Y) =         7.69 um
[02/27 22:15:12     8s]   inst (lfsr_out_reg[22]) with max move: (46.682, 13.392) -> (46.4, 20.8)
[02/27 22:15:12     8s]   mean    (X+Y) =         2.27 um
[02/27 22:15:12     8s] Total instances flipped for WireLenOpt: 2
[02/27 22:15:12     8s] Summary Report:
[02/27 22:15:12     8s] Instances move: 31 (out of 31 movable)
[02/27 22:15:12     8s] Mean displacement: 2.27 um
[02/27 22:15:12     8s] Max displacement: 7.69 um (Instance: lfsr_out_reg[22]) (46.682, 13.392) -> (46.4, 20.8)
[02/27 22:15:12     8s] 	Length: 23 sites, height: 1 rows, site name: IBM13SITE, cell type: DFFRXLTS
[02/27 22:15:12     8s] Total instances moved : 31
[02/27 22:15:12     8s] Total net length = 1.056e+03 (3.034e+02 7.522e+02) (ext = 1.039e+03)
[02/27 22:15:12     8s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 658.1MB
[02/27 22:15:12     8s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=658.1MB) @(0:00:08.3 - 0:00:08.4).
[02/27 22:15:12     8s] *** Finished refinePlace (0:00:08.4 mem=658.1M) ***
[02/27 22:15:12     8s] Total net length = 1.069e+03 (3.042e+02 7.644e+02) (ext = 1.050e+03)
[02/27 22:15:12     8s] *** End of Placement (cpu=0:00:03.8, real=0:00:05.0, mem=658.1M) ***
[02/27 22:15:12     8s] Core basic site is IBM13SITE
[02/27 22:15:12     8s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 22:15:12     8s] default core: bins with density >  0.75 =    0 % ( 0 / 2 )
[02/27 22:15:12     8s] Density distribution unevenness ratio = 0.000%
[02/27 22:15:12     8s] *** Free Virtual Timing Model ...(mem=658.1M)
[02/27 22:15:12     8s] Starting IO pin assignment...
[02/27 22:15:12     8s] **INFO: setDesignMode -flowEffort high -> setting 'setPlaceMode -congRepairEffort high' for the duration of this command.
[02/27 22:15:12     8s] Starting congestion repair ...
[02/27 22:15:12     8s] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[02/27 22:15:12     8s] *** Starting trialRoute (mem=658.1M) ***
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] There are 0 guide points passed to trialRoute for fixed pins.
[02/27 22:15:12     8s] There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
[02/27 22:15:12     8s] triMarkNetsWithAllFixedWires runtime= 0:00:00.0
[02/27 22:15:12     8s] Options:  -maxRouteLayer 3 -noPinGuide
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] routingBox: (0 0) (67000 52000)
[02/27 22:15:12     8s] coreBox:    (10000 10000) (57000 42000)
[02/27 22:15:12     8s] Number of multi-gpin terms=28, multi-gpins=91, moved blk term=0/0
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Phase 1a route (0:00:00.0 658.1M):
[02/27 22:15:12     8s] Est net length = 1.182e+03um = 3.520e+02H + 8.300e+02V
[02/27 22:15:12     8s] Usage: (6.8%H 18.2%V) = (4.516e+02um 1.099e+03um) = (220 296)
[02/27 22:15:12     8s] Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
[02/27 22:15:12     8s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Phase 1b route (0:00:00.0 658.1M):
[02/27 22:15:12     8s] Usage: (6.7%H 18.2%V) = (4.496e+02um 1.099e+03um) = (219 296)
[02/27 22:15:12     8s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Phase 1c route (0:00:00.0 658.1M):
[02/27 22:15:12     8s] Usage: (6.6%H 18.2%V) = (4.436e+02um 1.099e+03um) = (216 296)
[02/27 22:15:12     8s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Phase 1d route (0:00:00.0 658.1M):
[02/27 22:15:12     8s] Usage: (6.6%H 18.2%V) = (4.436e+02um 1.099e+03um) = (216 296)
[02/27 22:15:12     8s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 658.1M)

[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Phase 1e route (0:00:00.0 658.1M):
[02/27 22:15:12     8s] Usage: (6.6%H 18.2%V) = (4.436e+02um 1.099e+03um) = (216 296)
[02/27 22:15:12     8s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Overflow: 0.00% H + 0.00% V (0:00:00.0 658.1M)

[02/27 22:15:12     8s] Usage: (6.6%H 18.2%V) = (4.436e+02um 1.099e+03um) = (216 296)
[02/27 22:15:12     8s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Congestion distribution:
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Remain	cntH		cntV
[02/27 22:15:12     8s] --------------------------------------
[02/27 22:15:12     8s] --------------------------------------
[02/27 22:15:12     8s]   0:	0	 0.00%	3	 1.00%
[02/27 22:15:12     8s]   1:	0	 0.00%	9	 3.00%
[02/27 22:15:12     8s]   2:	0	 0.00%	23	 7.67%
[02/27 22:15:12     8s]   3:	0	 0.00%	50	16.67%
[02/27 22:15:12     8s]   4:	2	 0.67%	61	20.33%
[02/27 22:15:12     8s]   5:	298	99.33%	154	51.33%
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Global route (cpu=0.0s real=0.0s 658.1M)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] *** After '-updateRemainTrks' operation: 
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Usage: (6.6%H 18.2%V) = (4.436e+02um 1.099e+03um) = (216 296)
[02/27 22:15:12     8s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 658.1M)

[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Congestion distribution:
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Remain	cntH		cntV
[02/27 22:15:12     8s] --------------------------------------
[02/27 22:15:12     8s] --------------------------------------
[02/27 22:15:12     8s]   0:	0	 0.00%	3	 1.00%
[02/27 22:15:12     8s]   1:	0	 0.00%	9	 3.00%
[02/27 22:15:12     8s]   2:	0	 0.00%	23	 7.67%
[02/27 22:15:12     8s]   3:	0	 0.00%	50	16.67%
[02/27 22:15:12     8s]   4:	2	 0.67%	61	20.33%
[02/27 22:15:12     8s]   5:	298	99.33%	154	51.33%
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] *** Completed Phase 1 route (0:00:00.0 658.1M) ***
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Total length: 1.281e+03um, number of vias: 246
[02/27 22:15:12     8s] M1(H) length: 0.000e+00um, number of vias: 121
[02/27 22:15:12     8s] M2(V) length: 9.332e+02um, number of vias: 125
[02/27 22:15:12     8s] M3(H) length: 3.476e+02um
[02/27 22:15:12     8s] *** Completed Phase 2 route (0:00:00.0 658.1M) ***
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] *** Finished all Phases (cpu=0:00:00.0 mem=658.1M) ***
[02/27 22:15:12     8s] dbSprFixZeroViaCodes runtime= 0:00:00.0
[02/27 22:15:12     8s] Peak Memory Usage was 658.1M 
[02/27 22:15:12     8s] TrialRoute+GlbRouteEst total runtime= 0:00:00.0
[02/27 22:15:12     8s] *** Finished trialRoute (cpu=0:00:00.0 mem=658.1M) ***
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] ** np local hotspot detection info verbose **
[02/27 22:15:12     8s] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] describeCongestion: hCong = 0.00 vCong = 0.00
[02/27 22:15:12     8s] Trial Route Overflow 0.000000(H) 0.000000(V).
[02/27 22:15:12     8s] Start repairing congestion with level 1.
[02/27 22:15:12     8s] Skipped repairing congestion.
[02/27 22:15:12     8s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[02/27 22:15:12     8s] *** Finishing placeDesign default flow ***
[02/27 22:15:12     8s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 5, mem = 658.1M **
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] *** Summary of all messages that are not suppressed in this session:
[02/27 22:15:12     8s] Severity  ID               Count  Summary                                  
[02/27 22:15:12     8s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[02/27 22:15:12     8s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[02/27 22:15:12     8s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[02/27 22:15:12     8s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/27 22:15:12     8s] *** Message Summary: 4 warning(s), 0 error(s)
[02/27 22:15:12     8s] 
[02/27 22:15:12     8s] <CMD> globalNetConnect VDD -type tiehi -inst * -verbose
[02/27 22:15:12     8s] 0 new tie-hi connection was made to global net 'VDD'.
[02/27 22:15:12     8s] <CMD> globalNetConnect VSS -type tielo -inst * -verbose
[02/27 22:15:12     8s] 0 new tie-lo connection was made to global net 'VSS'.
[02/27 22:15:12     8s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[02/27 22:15:12     8s] 0 new pwr-pin connection was made to global net 'VDD'.
[02/27 22:15:12     8s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[02/27 22:15:12     8s] 0 new gnd-pin connection was made to global net 'VSS'.
[02/27 22:15:12     8s] <CMD> redraw
[02/27 22:15:12     8s] <CMD> saveDesign lfsr1.placed.enc
[02/27 22:15:12     8s] Writing Netlist "lfsr1.placed.enc.dat/lfsr1.v.gz" ...
[02/27 22:15:12     8s] Saving AAE Data ...
[02/27 22:15:12     8s] Saving configuration ...
[02/27 22:15:12     8s] Saving preference file lfsr1.placed.enc.dat/enc.pref.tcl ...
[02/27 22:15:12     8s] Saving floorplan ...
[02/27 22:15:12     8s] Saving Drc markers ...
[02/27 22:15:12     8s] ... No Drc file written since there is no markers found.
[02/27 22:15:12     8s] Saving placement ...
[02/27 22:15:12     8s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=658.2M) ***
[02/27 22:15:12     8s] Saving route ...
[02/27 22:15:13     8s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=658.2M) ***
[02/27 22:15:13     8s] Writing DEF file 'lfsr1.placed.enc.dat/lfsr1.def.gz', current time is Wed Feb 27 22:15:13 2019 ...
[02/27 22:15:13     8s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[02/27 22:15:13     8s] DEF file 'lfsr1.placed.enc.dat/lfsr1.def.gz' is written, current time is Wed Feb 27 22:15:13 2019 ...
[02/27 22:15:13     8s] Copying LEF file...
[02/27 22:15:13     8s] Copying IO file...
[02/27 22:15:13     8s] Copying Non-ILM Constraints file(s) ...
[02/27 22:15:13     8s] Modifying Mode File...
[02/27 22:15:13     8s] Modifying View File...
[02/27 22:15:13     8s] Copying /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib...
[02/27 22:15:13     8s] Copying ./lfsr1.sdc...
[02/27 22:15:13     9s] Modifying Globals File...
[02/27 22:15:13     9s] Modifying Power Constraints File...
[02/27 22:15:14     9s] Generated self-contained design: /homes/user3/fall16/jer2201/ee6321/labs/lab2/encounter_cmrf8sf
[02/27 22:15:14     9s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] <CMD> checkPlace
[02/27 22:15:14     9s] Core basic site is IBM13SITE
[02/27 22:15:14     9s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 22:15:14     9s] Begin checking placement ... (start mem=658.3M, init mem=658.3M)
[02/27 22:15:14     9s] *info: Placed = 31            
[02/27 22:15:14     9s] *info: Unplaced = 0           
[02/27 22:15:14     9s] Placement Density:71.37%(962/1348)
[02/27 22:15:14     9s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=658.3M)
[02/27 22:15:14     9s] <CMD> buildTimingGraph
[02/27 22:15:14     9s] <CMD> redraw
[02/27 22:15:14     9s] ###################
[02/27 22:15:14     9s] ###
[02/27 22:15:14     9s] ### Pre-Route Optimization...
[02/27 22:15:14     9s] ###
[02/27 22:15:14     9s] ###################
[02/27 22:15:14     9s] ################################
[02/27 22:15:14     9s] ###
[02/27 22:15:14     9s] ### Clock Tree Synthesis   .... 
[02/27 22:15:14     9s] ###
[02/27 22:15:14     9s] ################################
[02/27 22:15:14     9s] <CMD> specifyClockTree -file lfsr1.cts.manual
[02/27 22:15:14     9s] Checking spec file integrity...
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] Reading clock tree spec file 'lfsr1.cts.manual' ...
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] Updating RC grid for preRoute extraction ...
[02/27 22:15:14     9s] Initializing multi-corner resistance tables ...
[02/27 22:15:14     9s] RouteType               : FE_CTS_DEFAULT
[02/27 22:15:14     9s] PreferredExtraSpace     : 1
[02/27 22:15:14     9s] Shield                  : NONE
[02/27 22:15:14     9s] PreferLayer             : M3 M4 
[02/27 22:15:14     9s] RC Information for View typical :
[02/27 22:15:14     9s] Est. Cap                : 0.149562(V=0.166193 H=0.132931) (ff/um) [0.000149562]
[02/27 22:15:14     9s] Est. Res                : 0.243125(V=0.11375 H=0.3725)(ohm/um) [0.000243125]
[02/27 22:15:14     9s] Est. Via Res            : 1.8(ohm) [8.28571]
[02/27 22:15:14     9s] Est. Via Cap            : 0.324024(ff)
[02/27 22:15:14     9s] M1(H) w=0.16(um) s=0.16(um) p=0.4(um) es=0.64(um) cap=0.133(ff/um) res=0.525(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[02/27 22:15:14     9s] M2(V) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.145(ff/um) res=0.373(ohm/um) viaRes=4(ohm) viaCap=0.154355(ff)
[02/27 22:15:14     9s] M3(H) w=0.2(um) s=0.2(um) p=0.5(um) es=0.8(um) cap=0.133(ff/um) res=0.373(ohm/um) viaRes=4.28571(ohm) viaCap=0.141215(ff)
[02/27 22:15:14     9s] M4(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.166(ff/um) res=0.114(ohm/um) viaRes=1.8(ohm) viaCap=0.324024(ff)
[02/27 22:15:14     9s] M5(H) w=0.4(um) s=0.4(um) p=4(um) es=7.6(um) cap=0.146(ff/um) res=0.114(ohm/um) viaRes=2.14286(ohm) viaCap=0.32289(ff)
[02/27 22:15:14     9s] M6(V) w=0.6(um) s=0.6(um) p=4.4(um) es=8.2(um) cap=0.152(ff/um) res=0.172(ohm/um) viaRes=1.5(ohm) viaCap=1.82859(ff)
[02/27 22:15:14     9s] M7(H) w=1.5(um) s=2(um) p=6(um) es=10.5(um) cap=0.204(ff/um) res=0.00512(ohm/um) viaRes=1.5(ohm) viaCap=2.41788(ff)
[02/27 22:15:14     9s] M8(V) w=4(um) s=5(um) p=9.6(um) es=15.2(um) cap=0.287(ff/um) res=0.0021(ohm/um) viaRes=1.5(ohm) viaCap=3.63795(ff)
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] RouteType               : FE_CTS_DEFAULT_LEAF
[02/27 22:15:14     9s] PreferredExtraSpace     : 1
[02/27 22:15:14     9s] Shield                  : NONE
[02/27 22:15:14     9s] PreferLayer             : M3 M4 
[02/27 22:15:14     9s] RC Information for View typical :
[02/27 22:15:14     9s] Est. Cap                : 0.149562(V=0.166193 H=0.132931) (ff/um) [0.000149562]
[02/27 22:15:14     9s] Est. Res                : 0.243125(V=0.11375 H=0.3725)(ohm/um) [0.000243125]
[02/27 22:15:14     9s] Est. Via Res            : 1.8(ohm) [8.28571]
[02/27 22:15:14     9s] Est. Via Cap            : 0.324024(ff)
[02/27 22:15:14     9s] M1(H) w=0.16(um) s=0.16(um) p=0.4(um) es=0.64(um) cap=0.133(ff/um) res=0.525(ohm/um) viaRes=0(ohm) viaCap=0(ff)
[02/27 22:15:14     9s] M2(V) w=0.2(um) s=0.2(um) p=0.4(um) es=0.6(um) cap=0.145(ff/um) res=0.373(ohm/um) viaRes=4(ohm) viaCap=0.154355(ff)
[02/27 22:15:14     9s] M3(H) w=0.2(um) s=0.2(um) p=0.5(um) es=0.8(um) cap=0.133(ff/um) res=0.373(ohm/um) viaRes=4.28571(ohm) viaCap=0.141215(ff)
[02/27 22:15:14     9s] M4(V) w=0.4(um) s=0.4(um) p=0.8(um) es=1.2(um) cap=0.166(ff/um) res=0.114(ohm/um) viaRes=1.8(ohm) viaCap=0.324024(ff)
[02/27 22:15:14     9s] M5(H) w=0.4(um) s=0.4(um) p=4(um) es=7.6(um) cap=0.146(ff/um) res=0.114(ohm/um) viaRes=2.14286(ohm) viaCap=0.32289(ff)
[02/27 22:15:14     9s] M6(V) w=0.6(um) s=0.6(um) p=4.4(um) es=8.2(um) cap=0.152(ff/um) res=0.172(ohm/um) viaRes=1.5(ohm) viaCap=1.82859(ff)
[02/27 22:15:14     9s] M7(H) w=1.5(um) s=2(um) p=6(um) es=10.5(um) cap=0.204(ff/um) res=0.00512(ohm/um) viaRes=1.5(ohm) viaCap=2.41788(ff)
[02/27 22:15:14     9s] M8(V) w=4(um) s=5(um) p=9.6(um) es=15.2(um) cap=0.287(ff/um) res=0.0021(ohm/um) viaRes=1.5(ohm) viaCap=3.63795(ff)
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] Switching off Advanced RC Correlation modes in AAE mode.
[02/27 22:15:14     9s] Active Analysis Views for CTS are,
[02/27 22:15:14     9s] #1 typical
[02/27 22:15:14     9s] Default Analysis Views is typical
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] ****** ClockNet ******
[02/27 22:15:14     9s] ClockNetName 1: clk
[02/27 22:15:14     9s] # LevelNumber    1
[02/27 22:15:14     9s] # LevelSpec      1 1 CLKINVX16TS
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] ***** !! NOTE !! *****
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] CTS treats D-pins and I/O pins as non-synchronous pins by default.
[02/27 22:15:14     9s] If you want to change the behavior, you need to use the SetDPinAsSync
[02/27 22:15:14     9s] or SetIoPinAsSync statement in the clock tree specification file,
[02/27 22:15:14     9s] or use the setCTSMode -traceDPinAsLeaf {true|false} command,
[02/27 22:15:14     9s] or use the setCTSMode -traceIoPinAsLeaf {true|false} command
[02/27 22:15:14     9s] before specifyClockTree command.
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] *** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=668.3M) ***
[02/27 22:15:14     9s] <CMD> setCTSMode -engine ck
[02/27 22:15:14     9s] <CMD> ckSynthesis -clk clk -fix_added_buffers -forceReconvergent
[02/27 22:15:14     9s] Redoing specifyClockTree ...
[02/27 22:15:14     9s] Checking spec file integrity...
[02/27 22:15:14     9s] **WARN: (ENCCK-178):	CTS cannot find a valid clock net.
[02/27 22:15:14     9s] ***** Allocate Placement Memory Finished (MEM: 668.316M)
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] Start to trace clock trees ...
[02/27 22:15:14     9s] *** Begin Tracer (mem=668.3M) ***
[02/27 22:15:14     9s] *** End Tracer (mem=668.3M) ***
[02/27 22:15:14     9s] ***** Allocate Obstruction Memory  Finished (MEM: 668.316M)
[02/27 22:15:14     9s] Switching off Advanced RC Correlation modes in AAE mode.
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] #############################################################################
[02/27 22:15:14     9s] #
[02/27 22:15:14     9s] # During-Synthesis Checks and Parameters
[02/27 22:15:14     9s] #
[02/27 22:15:14     9s] #############################################################################
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] Types of Check                                    :          Enabled|Disabled
[02/27 22:15:14     9s] ----------------------------------------------------------------------------
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] Check RefinePlacement move distance               :          enabled
[02/27 22:15:14     9s] Check route layer follows preference              :          enabled
[02/27 22:15:14     9s] Check route follows guide                         :          enabled
[02/27 22:15:14     9s] clock gating checks                               :          enabled
[02/27 22:15:14     9s] Wire resistance check                             :          enabled
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] Parameters of checking :
[02/27 22:15:14     9s] CTS uses following values to determine if diagnostic checks are successful.
[02/27 22:15:14     9s] Use setCTSMode to change default values.
[02/27 22:15:14     9s] ----------------------------------------------------------------------------
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 1) Route layer follows preference check
[02/27 22:15:14     9s]    Minimum preferred layer utilization            :          80% (default)
[02/27 22:15:14     9s]    Minimum length to check threshold              :          80(um) (default)
[02/27 22:15:14     9s] 2) Route follows guide check
[02/27 22:15:14     9s]    Deviation in length from route guide           :          50% (user set)
[02/27 22:15:14     9s]    Minimum length to check threshold              :          80(um) (default)
[02/27 22:15:14     9s]    Delay threshold                                :          10(ps) (default)
[02/27 22:15:14     9s] 3) Saving intermediate database
[02/27 22:15:14     9s]    Save long-running subtrees time                :          0(min) (default)
[02/27 22:15:14     9s]    Maximum number of saved databases              :          1 (default)
[02/27 22:15:14     9s] 4) Clock gating location check
[02/27 22:15:14     9s]    Allowed clock gate detour                      :          580(um) (default)
[02/27 22:15:14     9s] 5) Wire resistance check
[02/27 22:15:14     9s]    Allowed resistance deviation                   :          0.2 (default)
[02/27 22:15:14     9s]    Resistance threshold                           :          36 Ohm (user set)
[02/27 22:15:14     9s]    Net length threshold for resistance checks     :          80 um (derived 200*M2 layer pitch)
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] *** Clock Net clk ***
[02/27 22:15:14     9s] Number of Sync Pins : 28
[02/27 22:15:14     9s] Number of Level     : 1
[02/27 22:15:14     9s] Level Spec.         : ((lvl=1 1 CLKINVX16TS)) 
[02/27 22:15:14     9s] Clock clk : Number of Top Repeater 1.
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] **** CK_START: Update Database (mem=668.3M)
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] **** CK_START: Update Database (mem=668.3M)
[02/27 22:15:14     9s] 1 Clock Buffers/Inverters inserted.
[02/27 22:15:14     9s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=668.3M)
[02/27 22:15:14     9s] **** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=668.3M)
[02/27 22:15:14     9s] ***** Start Refine Placement.....
[02/27 22:15:14     9s] *** Starting refinePlace (0:00:09.2 mem=668.3M) ***
[02/27 22:15:14     9s] Total net length = 1.101e+03 (3.230e+02 7.784e+02) (ext = 1.022e+03)
[02/27 22:15:14     9s] Starting refinePlace ...
[02/27 22:15:14     9s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s]   Spread Effort: high, pre-route mode, useDDP on.
[02/27 22:15:14     9s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.2 - 0:00:09.2).
[02/27 22:15:14     9s] Move report: preRPlace moves 15 insts, mean move: 0.46 um, max move: 1.64 um
[02/27 22:15:14     9s] 	Max move on inst (clk__L1_I0): (30.80, 24.40) --> (29.22, 24.34)
[02/27 22:15:14     9s] 	Length: 12 sites, height: 1 rows, site name: IBM13SITE, cell type: CLKINVX16TS
[02/27 22:15:14     9s] wireLenOptFixPriorityInst 29 inst fixed
[02/27 22:15:14     9s] Move report: legalization moves 21 insts, mean move: 3.71 um, max move: 16.72 um
[02/27 22:15:14     9s] 	Max move on inst (U7): (42.86, 20.78) --> (52.40, 13.60)
[02/27 22:15:14     9s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.2 - 0:00:09.2).
[02/27 22:15:14     9s] Move report: Detail placement moves 19 insts, mean move: 4.34 um, max move: 16.80 um
[02/27 22:15:14     9s] 	Max move on inst (U7): (42.80, 20.80) --> (52.40, 13.60)
[02/27 22:15:14     9s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 668.3MB
[02/27 22:15:14     9s] Statistics of distance of Instance movement in refine placement:
[02/27 22:15:14     9s]   maximum (X+Y) =        16.80 um
[02/27 22:15:14     9s]   inst (U7) with max move: (42.8, 20.8) -> (52.4, 13.6)
[02/27 22:15:14     9s]   mean    (X+Y) =         4.34 um
[02/27 22:15:14     9s] Summary Report:
[02/27 22:15:14     9s] Instances move: 19 (out of 32 movable)
[02/27 22:15:14     9s] Mean displacement: 4.34 um
[02/27 22:15:14     9s] Max displacement: 16.80 um (Instance: U7) (42.8, 20.8) -> (52.4, 13.6)
[02/27 22:15:14     9s] 	Length: 8 sites, height: 1 rows, site name: IBM13SITE, cell type: XOR2XLTS
[02/27 22:15:14     9s] Total instances moved : 19
[02/27 22:15:14     9s] Total net length = 1.101e+03 (3.230e+02 7.784e+02) (ext = 1.022e+03)
[02/27 22:15:14     9s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 668.3MB
[02/27 22:15:14     9s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.2 - 0:00:09.2).
[02/27 22:15:14     9s] *** Finished refinePlace (0:00:09.2 mem=668.3M) ***
[02/27 22:15:14     9s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 668.316M)
[02/27 22:15:14     9s] ***** Start Refine Placement.....
[02/27 22:15:14     9s] *** Starting refinePlace (0:00:09.2 mem=668.3M) ***
[02/27 22:15:14     9s] Total net length = 1.142e+03 (3.522e+02 7.900e+02) (ext = 1.046e+03)
[02/27 22:15:14     9s] Starting refinePlace ...
[02/27 22:15:14     9s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s]   Spread Effort: high, pre-route mode, useDDP on.
[02/27 22:15:14     9s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.2 - 0:00:09.2).
[02/27 22:15:14     9s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s] wireLenOptFixPriorityInst 29 inst fixed
[02/27 22:15:14     9s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.2 - 0:00:09.2).
[02/27 22:15:14     9s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 668.3MB
[02/27 22:15:14     9s] Statistics of distance of Instance movement in refine placement:
[02/27 22:15:14     9s]   maximum (X+Y) =         0.00 um
[02/27 22:15:14     9s]   mean    (X+Y) =         0.00 um
[02/27 22:15:14     9s] Summary Report:
[02/27 22:15:14     9s] Instances move: 0 (out of 32 movable)
[02/27 22:15:14     9s] Mean displacement: 0.00 um
[02/27 22:15:14     9s] Max displacement: 0.00 um 
[02/27 22:15:14     9s] Total instances moved : 0
[02/27 22:15:14     9s] Total net length = 1.142e+03 (3.522e+02 7.900e+02) (ext = 1.046e+03)
[02/27 22:15:14     9s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 668.3MB
[02/27 22:15:14     9s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.2 - 0:00:09.2).
[02/27 22:15:14     9s] *** Finished refinePlace (0:00:09.2 mem=668.3M) ***
[02/27 22:15:14     9s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 668.316M)
[02/27 22:15:14     9s] *** ckSynthesis Opt Latency (cpu=0:00:00.0 real=0:00:00.0 mem=668.3M) ***
[02/27 22:15:14     9s] ***** Start Refine Placement.....
[02/27 22:15:14     9s] *** Starting refinePlace (0:00:09.3 mem=668.3M) ***
[02/27 22:15:14     9s] Total net length = 1.142e+03 (3.522e+02 7.900e+02) (ext = 1.046e+03)
[02/27 22:15:14     9s] Starting refinePlace ...
[02/27 22:15:14     9s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s]   Spread Effort: high, pre-route mode, useDDP on.
[02/27 22:15:14     9s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.3 - 0:00:09.3).
[02/27 22:15:14     9s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s] wireLenOptFixPriorityInst 29 inst fixed
[02/27 22:15:14     9s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.3 - 0:00:09.3).
[02/27 22:15:14     9s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/27 22:15:14     9s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 668.3MB
[02/27 22:15:14     9s] Statistics of distance of Instance movement in refine placement:
[02/27 22:15:14     9s]   maximum (X+Y) =         0.00 um
[02/27 22:15:14     9s]   mean    (X+Y) =         0.00 um
[02/27 22:15:14     9s] Summary Report:
[02/27 22:15:14     9s] Instances move: 0 (out of 32 movable)
[02/27 22:15:14     9s] Mean displacement: 0.00 um
[02/27 22:15:14     9s] Max displacement: 0.00 um 
[02/27 22:15:14     9s] Total instances moved : 0
[02/27 22:15:14     9s] Total net length = 1.142e+03 (3.522e+02 7.900e+02) (ext = 1.046e+03)
[02/27 22:15:14     9s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 668.3MB
[02/27 22:15:14     9s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=668.3MB) @(0:00:09.3 - 0:00:09.3).
[02/27 22:15:14     9s] *** Finished refinePlace (0:00:09.3 mem=668.3M) ***
[02/27 22:15:14     9s] ***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 668.316M)
[02/27 22:15:14     9s] Clock Analysis (CPU Time 0:00:00.0)
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] globalDetailRoute
[02/27 22:15:14     9s] 
[02/27 22:15:14     9s] #setNanoRouteMode -drouteAutoStop false
[02/27 22:15:14     9s] #setNanoRouteMode -drouteEndIteration 5
[02/27 22:15:14     9s] #setNanoRouteMode -drouteStartIteration 0
[02/27 22:15:14     9s] #setNanoRouteMode -routeSelectedNetOnly true
[02/27 22:15:14     9s] #setNanoRouteMode -routeTopRoutingLayer 3
[02/27 22:15:14     9s] #setNanoRouteMode -routeWithEco true
[02/27 22:15:14     9s] #setNanoRouteMode -routeWithTimingDriven false
[02/27 22:15:14     9s] #Start globalDetailRoute on Wed Feb 27 22:15:14 2019
[02/27 22:15:14     9s] #
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XOR2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW XNOR2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX20TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX16TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNTSCAX12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW TLATNSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW TLATNSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX20TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX16TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ECK in CELL_VIEW TLATNCAX12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TIELOTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TIEHITS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX20TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX16TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW TBUFX12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SMDFFHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SMDFFHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SMDFFHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SMDFFHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SEDFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SEDFFHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSRHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFSHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFRHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFQXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFNSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFNSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFNSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFNSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFNSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFNSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFNSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW SDFFNSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW SDFFHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN BRB in CELL_VIEW RFRDX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN BRB in CELL_VIEW RFRDX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN BRB in CELL_VIEW RFRDX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN R1B in CELL_VIEW RF2R1WX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN R2B in CELL_VIEW RF2R1WX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN RB in CELL_VIEW RF1R1WX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR4XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR4X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR4X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR4X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR4X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR4X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR3X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR3X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OR2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI33XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI33X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI33X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI33X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI32XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI32X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI32X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI32X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI31XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI31X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI31X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI31X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB1XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB1X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB1X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI2BB1X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI22XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI22X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI22X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI22X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI222XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI222X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI222X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI222X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI221XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI221X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI221X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI221X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI21XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI21X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI21X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI21X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI211XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI211X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI211X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OAI211X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA22XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA22X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA22X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA22X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA21XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA21X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA21X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW OA21X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BBXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BBX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BBX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR4BBX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3BXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3BX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3BX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR3BX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2BXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2BX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2BX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NOR2BX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BBXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BBX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BBX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND4BBX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3BXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3BX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3BX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND3BX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2BXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2BX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2BX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW NAND2BX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI4XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI4X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI4X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI4X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MXI2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX4XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX4X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX4X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX4X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW MX2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW MDFFHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW MDFFHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW MDFFHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW MDFFHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX20TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX16TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW INVX12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW HOLDX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW EDFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW EDFFHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY4X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY4X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY1X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW DLY1X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFTRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFTRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFTRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFTRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSRHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFSHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFRHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFQXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFNSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFNSRXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFNSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFNSRX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFNSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFNSRX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFNSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN QN in CELL_VIEW DFFNSRX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFHQX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFHQX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFHQX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Q in CELL_VIEW DFFHQX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW CMPR42X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ICO in CELL_VIEW CMPR42X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW CMPR42X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW CMPR42X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ICO in CELL_VIEW CMPR42X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW CMPR42X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW CMPR42X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN ICO in CELL_VIEW CMPR42X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW CMPR42X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW CMPR32X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW CMPR32X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW CMPR32X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW CMPR32X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW CMPR22X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW CMPR22X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW CMPR22X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW CMPR22X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKXOR2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKXOR2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKXOR2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKXOR2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKMX2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKMX2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKMX2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKMX2X3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKMX2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKMX2X12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX20TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX16TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKINVX12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX20TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX16TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKBUFX12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKAND2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKAND2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKAND2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKAND2X3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKAND2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW CLKAND2X12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX3TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX20TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX16TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW BUFX12TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN PP in CELL_VIEW BMXX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN PP in CELL_VIEW BMXX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN PPN in CELL_VIEW BMXIX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN PPN in CELL_VIEW BMXIX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN A in CELL_VIEW BENCX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW BENCX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN X2 in CELL_VIEW BENCX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN A in CELL_VIEW BENCX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW BENCX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN X2 in CELL_VIEW BENCX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN A in CELL_VIEW BENCX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW BENCX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN X2 in CELL_VIEW BENCX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI33XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI33X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI33X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI33X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI32XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI32X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI32X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI32X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI31XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI31X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI31X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI31X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB1XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB1X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB1X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI2BB1X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI22XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI22X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI22X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI22X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI222XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI222X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI222X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI222X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI221XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI221X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI221X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI221X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI21XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI21X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI21X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI21X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI211XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI211X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI211X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AOI211X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO22XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO22X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO22X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO22X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO21XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO21X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO21X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AO21X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND4XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND4X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND4X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND4X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND4X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND4X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND3XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND3X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND3X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND3X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND3X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND3X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND2XLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND2X8TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND2X6TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND2X4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND2X2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN Y in CELL_VIEW AND2X1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW AHHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW AHHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW AHHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW AHHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW AHCSHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHCSHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW AHCSHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHCSHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW AHCSHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHCSHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW AHCSHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AHCSHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW AFHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW AFHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW AFHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW AFHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW AFCSIHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW AFCSIHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFCSIHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW AFCSIHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW AFCSIHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFCSIHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW AFCSHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW AFCSHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFCSHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW AFCSHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW AFCSHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFCSHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0 in CELL_VIEW AFCSHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1 in CELL_VIEW AFCSHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFCSHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0 in CELL_VIEW AFCSHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1 in CELL_VIEW AFCSHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW AFCSHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDHXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDHXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDHX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDHX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDHX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDHX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDHX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDHX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFHXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFHXLTS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFHX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFHX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFHX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFHX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ADDFHX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN S in CELL_VIEW ADDFHX1TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW ACHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CON in CELL_VIEW ACHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ACHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO in CELL_VIEW ACHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW ACCSIHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW ACCSIHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW ACCSIHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW ACCSIHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW ACCSHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW ACCSHCONX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0N in CELL_VIEW ACCSHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1N in CELL_VIEW ACCSHCONX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0 in CELL_VIEW ACCSHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1 in CELL_VIEW ACCSHCINX4TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO0 in CELL_VIEW ACCSHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-728) PIN CO1 in CELL_VIEW ACCSHCINX2TS does not have antenna diff area.
[02/27 22:15:14     9s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[02/27 22:15:14     9s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[02/27 22:15:14     9s] #NanoRoute Version v14.23-s028 NR150319-1745/14_23-UB
[02/27 22:15:14     9s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[02/27 22:15:14     9s] #Start routing data preparation.
[02/27 22:15:14     9s] #Minimum voltage of a net in the design = 0.000.
[02/27 22:15:14     9s] #Maximum voltage of a net in the design = 1.200.
[02/27 22:15:14     9s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 22:15:14     9s] #Voltage range [1.200 - 1.200] has 1 net.
[02/27 22:15:14     9s] #Voltage range [0.000 - 1.200] has 34 nets.
[02/27 22:15:14    10s] # M1           H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.340
[02/27 22:15:14    10s] # M2           V   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[02/27 22:15:14    10s] # M3           H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[02/27 22:15:14    10s] # MQ           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/27 22:15:14    10s] # MG           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/27 22:15:14    10s] # LY           V   Track-Pitch = 4.800    Line-2-Via Pitch = 2.520
[02/27 22:15:14    10s] # E1           H   Track-Pitch = 6.000    Line-2-Via Pitch = 4.370
[02/27 22:15:14    10s] # MA           V   Track-Pitch = 9.600    Line-2-Via Pitch = 9.120
[02/27 22:15:14    10s] #Regenerating Ggrids automatically.
[02/27 22:15:14    10s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.400.
[02/27 22:15:14    10s] #Using automatically generated G-grids.
[02/27 22:15:14    10s] #Done routing data preparation.
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.08 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #Merging special wires...
[02/27 22:15:14    10s] #reading routing guides ......
[02/27 22:15:14    10s] #Number of eco nets is 0
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Start data preparation...
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Data preparation is done on Wed Feb 27 22:15:14 2019
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Analyzing routing resource...
[02/27 22:15:14    10s] #Routing resource analysis is done on Wed Feb 27 22:15:14 2019
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #  Resource Analysis:
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/27 22:15:14    10s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/27 22:15:14    10s] #  --------------------------------------------------------------
[02/27 22:15:14    10s] #  Metal 1        H          90          40          56    30.36%
[02/27 22:15:14    10s] #  Metal 2        V         136          31          56     0.00%
[02/27 22:15:14    10s] #  Metal 3        H         130           0          56     0.00%
[02/27 22:15:14    10s] #  --------------------------------------------------------------
[02/27 22:15:14    10s] #  Total                    356      16.44%  168    10.12%
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #  2 nets (5.56%) with 1 preferred extra spacing.
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Routing guide is on.
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.33 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #start global routing iteration 1...
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.83 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #start global routing iteration 2...
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.91 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #start global routing iteration 3...
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.92 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/27 22:15:14    10s] #Total number of selected nets for routing = 2.
[02/27 22:15:14    10s] #Total number of unselected nets (but routable) for routing = 32 (skipped).
[02/27 22:15:14    10s] #Total number of nets in the design = 36.
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #32 skipped nets do not have any wires.
[02/27 22:15:14    10s] #2 routable nets have only global wires.
[02/27 22:15:14    10s] #2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Routed net constraints summary:
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #        Rules   Pref Extra Space   Unconstrained  
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #      Default                  2               0  
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #        Total                  2               0  
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Routing constraints summary of the whole design:
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #        Rules   Pref Extra Space   Unconstrained  
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #      Default                  2              32  
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #        Total                  2              32  
[02/27 22:15:14    10s] #------------------------------------------------
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #                 OverCon          
[02/27 22:15:14    10s] #                  #Gcell    %Gcell
[02/27 22:15:14    10s] #     Layer           (1)   OverCon
[02/27 22:15:14    10s] #  --------------------------------
[02/27 22:15:14    10s] #   Metal 1      0(0.00%)   (0.00%)
[02/27 22:15:14    10s] #   Metal 2      0(0.00%)   (0.00%)
[02/27 22:15:14    10s] #   Metal 3      0(0.00%)   (0.00%)
[02/27 22:15:14    10s] #  --------------------------------
[02/27 22:15:14    10s] #     Total      0(0.00%)   (0.00%)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Complete Global Routing.
[02/27 22:15:14    10s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:14    10s] #Total wire length = 208 um.
[02/27 22:15:14    10s] #Total half perimeter of net bounding box = 111 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M1 = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M2 = 40 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M3 = 168 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:14    10s] #Total number of vias = 50
[02/27 22:15:14    10s] #Up-Via Summary (total 50):
[02/27 22:15:14    10s] #           
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #  Metal 1           30
[02/27 22:15:14    10s] #  Metal 2           20
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #                    50 
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Max overcon = 0 track.
[02/27 22:15:14    10s] #Total overcon = 0.00%.
[02/27 22:15:14    10s] #Worst layer Gcell overcon rate = 0.00%.
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.97 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Start data preparation for track assignment...
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Data preparation is done on Wed Feb 27 22:15:14 2019
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 557.99 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #Start Track Assignment.
[02/27 22:15:14    10s] #Done with 18 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[02/27 22:15:14    10s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[02/27 22:15:14    10s] #Complete Track Assignment.
[02/27 22:15:14    10s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:14    10s] #Total wire length = 212 um.
[02/27 22:15:14    10s] #Total half perimeter of net bounding box = 111 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M1 = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M2 = 38 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M3 = 174 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:14    10s] #Total number of vias = 50
[02/27 22:15:14    10s] #Up-Via Summary (total 50):
[02/27 22:15:14    10s] #           
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #  Metal 1           30
[02/27 22:15:14    10s] #  Metal 2           20
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #                    50 
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 525.17 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Cpu time = 00:00:00
[02/27 22:15:14    10s] #Elapsed time = 00:00:00
[02/27 22:15:14    10s] #Increased memory = 3.70 (MB)
[02/27 22:15:14    10s] #Total memory = 525.17 (MB)
[02/27 22:15:14    10s] #Peak memory = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Start Detail Routing..
[02/27 22:15:14    10s] #start initial detail routing ...
[02/27 22:15:14    10s] # ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
[02/27 22:15:14    10s] #    number of violations = 0
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 558.93 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #start 1st optimization iteration ...
[02/27 22:15:14    10s] #    number of violations = 0
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 559.16 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #Complete Detail Routing.
[02/27 22:15:14    10s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:14    10s] #Total wire length = 207 um.
[02/27 22:15:14    10s] #Total half perimeter of net bounding box = 111 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M1 = 2 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M2 = 98 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M3 = 108 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:14    10s] #Total number of vias = 57
[02/27 22:15:14    10s] #Up-Via Summary (total 57):
[02/27 22:15:14    10s] #           
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #  Metal 1           31
[02/27 22:15:14    10s] #  Metal 2           26
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #                    57 
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Total number of DRC violations = 0
[02/27 22:15:14    10s] #Cpu time = 00:00:00
[02/27 22:15:14    10s] #Elapsed time = 00:00:00
[02/27 22:15:14    10s] #Increased memory = 33.99 (MB)
[02/27 22:15:14    10s] #Total memory = 559.17 (MB)
[02/27 22:15:14    10s] #Peak memory = 562.11 (MB)
[02/27 22:15:14    10s] #WARNING (NRDR-13) Some nets are not global routed. Detail routing cannot be run.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[0] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[10] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[11] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[12] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[13] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[14] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[15] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[16] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[17] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[18] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[19] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[1] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[20] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[21] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[22] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[23] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[24] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[25] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[26] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[27] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[2] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[3] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[4] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[5] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[6] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[7] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[8] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net lfsr_out[9] is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net n3 is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net n6 is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net n7 is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-14) Net resetn is not global routed.
[02/27 22:15:14    10s] #WARNING (NRDR-16) 32 nets out of 34 nets are not global routed. Please run globalRoute or globalDetailRoute on these nets before detailRoute.
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #start routing for process antenna violation fix ...
[02/27 22:15:14    10s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 530.49 (MB), peak = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:14    10s] #Total wire length = 207 um.
[02/27 22:15:14    10s] #Total half perimeter of net bounding box = 111 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M1 = 2 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M2 = 98 um.
[02/27 22:15:14    10s] #Total wire length on LAYER M3 = 108 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:14    10s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:14    10s] #Total number of vias = 57
[02/27 22:15:14    10s] #Up-Via Summary (total 57):
[02/27 22:15:14    10s] #           
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #  Metal 1           31
[02/27 22:15:14    10s] #  Metal 2           26
[02/27 22:15:14    10s] #-----------------------
[02/27 22:15:14    10s] #                    57 
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #Total number of DRC violations = 0
[02/27 22:15:14    10s] #Total number of net violated process antenna rule = 0
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #detailRoute Statistics:
[02/27 22:15:14    10s] #Cpu time = 00:00:00
[02/27 22:15:14    10s] #Elapsed time = 00:00:00
[02/27 22:15:14    10s] #Increased memory = 5.32 (MB)
[02/27 22:15:14    10s] #Total memory = 530.49 (MB)
[02/27 22:15:14    10s] #Peak memory = 562.11 (MB)
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] #globalDetailRoute statistics:
[02/27 22:15:14    10s] #Cpu time = 00:00:01
[02/27 22:15:14    10s] #Elapsed time = 00:00:01
[02/27 22:15:14    10s] #Increased memory = 30.47 (MB)
[02/27 22:15:14    10s] #Total memory = 530.58 (MB)
[02/27 22:15:14    10s] #Peak memory = 562.11 (MB)
[02/27 22:15:14    10s] #Number of warnings = 702
[02/27 22:15:14    10s] #Total number of warnings = 702
[02/27 22:15:14    10s] #Number of fails = 0
[02/27 22:15:14    10s] #Total number of fails = 0
[02/27 22:15:14    10s] #Complete globalDetailRoute on Wed Feb 27 22:15:14 2019
[02/27 22:15:14    10s] #
[02/27 22:15:14    10s] *** Look For Un-Routed Clock Tree Net ***
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Routing correlation check
[02/27 22:15:14    10s] ============================================================
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Min length threshold value is :: 80 microns
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Allowed deviation from route guide is 50%
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Routing correlation check finished, CPU=0:00:00.0 
[02/27 22:15:14    10s] ============================================================
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Wire resistance checks
[02/27 22:15:14    10s] ============================================================
[02/27 22:15:14    10s] Calculating clock delays in preRoute mode...
[02/27 22:15:14    10s] Calculating clock delays in clkRouteOnly mode...
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Wire resistance checks Finished, CPU=0:00:00.0 
[02/27 22:15:14    10s] ============================================================
[02/27 22:15:14    10s] Clock Analysis (CPU Time 0:00:00.0)
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] setting up for view 'typical'...
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] None of the clock tree buffers/gates are modified by the skew optimization.
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Switching to the default view 'typical' ...
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] *** None of the buffer chains at roots are modified by the fine-tune process.
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] Generating Clock Analysis Report lfsr1.ctsrpt ....
[02/27 22:15:14    10s] Generating Clock Routing Guide lfsr1.rguide ....
[02/27 22:15:14    10s] Clock Analysis (CPU Time 0:00:00.0)
[02/27 22:15:14    10s] 
[02/27 22:15:14    10s] 
[02/27 22:15:15    10s] 
[02/27 22:15:15    10s] Clock gating checks
[02/27 22:15:15    10s] ============================================================
[02/27 22:15:15    10s] 
[02/27 22:15:15    10s] Clock gating Checks Finished, CPU=0:00:00.0 
[02/27 22:15:15    10s] ============================================================
[02/27 22:15:15    10s] 
[02/27 22:15:15    10s] #############################################################################
[02/27 22:15:15    10s] #
[02/27 22:15:15    10s] # Summary of During-Synthesis Checks
[02/27 22:15:15    10s] #
[02/27 22:15:15    10s] #############################################################################
[02/27 22:15:15    10s] 
[02/27 22:15:15    10s] 
[02/27 22:15:15    10s] Types of Check                                    :          Number of warnings
[02/27 22:15:15    10s] ----------------------------------------------------------------------------
[02/27 22:15:15    10s] 
[02/27 22:15:15    10s] Check RefinePlacement move distance               :          0
[02/27 22:15:15    10s] Check route layer follows preference              :          0
[02/27 22:15:15    10s] Check route follows guide                         :          0
[02/27 22:15:15    10s] clock gating checks                               :          0
[02/27 22:15:15    10s] Wire resistance checks                            :          0
[02/27 22:15:15    10s] 
[02/27 22:15:15    10s] *** End ckSynthesis (cpu=0:00:01.0, real=0:00:01.0, mem=702.1M) ***
[02/27 22:15:15    10s] <CMD> redraw
[02/27 22:15:15    10s] <CMD> saveDesign lfsr1.opted.enc
[02/27 22:15:15    10s] Redoing specifyClockTree ...
[02/27 22:15:15    10s] Checking spec file integrity...
[02/27 22:15:15    10s] Writing Netlist "lfsr1.opted.enc.dat/lfsr1.v.gz" ...
[02/27 22:15:15    10s] Saving AAE Data ...
[02/27 22:15:15    10s] Saving clock tree spec file 'lfsr1.opted.enc.dat/lfsr1.ctstch' ...
[02/27 22:15:15    10s] Saving configuration ...
[02/27 22:15:15    10s] Saving preference file lfsr1.opted.enc.dat/enc.pref.tcl ...
[02/27 22:15:15    10s] Saving floorplan ...
[02/27 22:15:15    10s] Saving Drc markers ...
[02/27 22:15:15    10s] ... No Drc file written since there is no markers found.
[02/27 22:15:15    10s] Saving placement ...
[02/27 22:15:15    10s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=702.2M) ***
[02/27 22:15:15    10s] Saving route ...
[02/27 22:15:15    10s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=702.2M) ***
[02/27 22:15:15    10s] Writing DEF file 'lfsr1.opted.enc.dat/lfsr1.def.gz', current time is Wed Feb 27 22:15:15 2019 ...
[02/27 22:15:15    10s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[02/27 22:15:15    10s] DEF file 'lfsr1.opted.enc.dat/lfsr1.def.gz' is written, current time is Wed Feb 27 22:15:15 2019 ...
[02/27 22:15:15    10s] Copying LEF file...
[02/27 22:15:15    10s] Copying IO file...
[02/27 22:15:15    10s] Copying Non-ILM Constraints file(s) ...
[02/27 22:15:15    10s] Modifying Mode File...
[02/27 22:15:15    10s] Modifying View File...
[02/27 22:15:15    10s] Copying /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib...
[02/27 22:15:16    11s] Modifying Globals File...
[02/27 22:15:16    11s] Modifying Power Constraints File...
[02/27 22:15:16    11s] Generated self-contained design: /homes/user3/fall16/jer2201/ee6321/labs/lab2/encounter_cmrf8sf
[02/27 22:15:16    11s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 22:15:16    11s] 
[02/27 22:15:16    11s] <CMD> savePlace lfsr1.place
[02/27 22:15:16    11s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=702.3M) ***
[02/27 22:15:16    11s] ################################
[02/27 22:15:16    11s] ###
[02/27 22:15:16    11s] ### Route critical signal first 
[02/27 22:15:16    11s] ###
[02/27 22:15:16    11s] ################################
[02/27 22:15:16    11s] <CMD> changeUseClockNetStatus -noFixedNetWires
[02/27 22:15:16    11s] 
[02/27 22:15:16    11s] changeUseClockNetStatus Option :  -noFixedNetWires 
[02/27 22:15:16    11s] *** Changed status on (2) nets in Clock.
[02/27 22:15:16    11s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=702.3M) ***
[02/27 22:15:16    11s] ################################
[02/27 22:15:16    11s] ###
[02/27 22:15:16    11s] ### Route other signals    .... 
[02/27 22:15:16    11s] ###
[02/27 22:15:16    11s] ################################
[02/27 22:15:16    11s] <CMD> globalDetailRoute
[02/27 22:15:16    11s] 
[02/27 22:15:16    11s] globalDetailRoute
[02/27 22:15:16    11s] 
[02/27 22:15:16    11s] #setNanoRouteMode -drouteStartIteration 0
[02/27 22:15:16    11s] #setNanoRouteMode -routeTopRoutingLayer 3
[02/27 22:15:16    11s] #Start globalDetailRoute on Wed Feb 27 22:15:16 2019
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #WARNING (NRDB-976) The TRACK STEP 0.4000 for preferred direction tracks is smaller than the PITCH 0.5000 for LAYER M3. This will cause routability problems for NanoRoute.
[02/27 22:15:16    11s] #WARNING (NRDB-976) The TRACK STEP 0.8000 for preferred direction tracks is smaller than the PITCH 4.0000 for LAYER MG. This will cause routability problems for NanoRoute.
[02/27 22:15:16    11s] #NanoRoute Version v14.23-s028 NR150319-1745/14_23-UB
[02/27 22:15:16    11s] #Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
[02/27 22:15:16    11s] #Start routing data preparation.
[02/27 22:15:16    11s] #Minimum voltage of a net in the design = 0.000.
[02/27 22:15:16    11s] #Maximum voltage of a net in the design = 1.200.
[02/27 22:15:16    11s] #Voltage range [0.000 - 0.000] has 1 net.
[02/27 22:15:16    11s] #Voltage range [1.200 - 1.200] has 1 net.
[02/27 22:15:16    11s] #Voltage range [0.000 - 1.200] has 34 nets.
[02/27 22:15:16    11s] # M1           H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.340
[02/27 22:15:16    11s] # M2           V   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[02/27 22:15:16    11s] # M3           H   Track-Pitch = 0.400    Line-2-Via Pitch = 0.400
[02/27 22:15:16    11s] # MQ           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/27 22:15:16    11s] # MG           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[02/27 22:15:16    11s] # LY           V   Track-Pitch = 4.800    Line-2-Via Pitch = 2.520
[02/27 22:15:16    11s] # E1           H   Track-Pitch = 6.000    Line-2-Via Pitch = 4.370
[02/27 22:15:16    11s] # MA           V   Track-Pitch = 9.600    Line-2-Via Pitch = 9.120
[02/27 22:15:16    11s] #Regenerating Ggrids automatically.
[02/27 22:15:16    11s] #Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.400.
[02/27 22:15:16    11s] #Using automatically generated G-grids.
[02/27 22:15:16    11s] #Done routing data preparation.
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.09 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #Merging special wires...
[02/27 22:15:16    11s] #Number of eco nets is 0
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Start data preparation...
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Data preparation is done on Wed Feb 27 22:15:16 2019
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Analyzing routing resource...
[02/27 22:15:16    11s] #Routing resource analysis is done on Wed Feb 27 22:15:16 2019
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #  Resource Analysis:
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #               Routing  #Avail      #Track     #Total     %Gcell
[02/27 22:15:16    11s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[02/27 22:15:16    11s] #  --------------------------------------------------------------
[02/27 22:15:16    11s] #  Metal 1        H          90          40          56    30.36%
[02/27 22:15:16    11s] #  Metal 2        V         136          31          56     0.00%
[02/27 22:15:16    11s] #  Metal 3        H         130           0          56     0.00%
[02/27 22:15:16    11s] #  --------------------------------------------------------------
[02/27 22:15:16    11s] #  Total                    356      16.44%  168    10.12%
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #  2 nets (5.56%) with 1 preferred extra spacing.
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.09 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #start global routing iteration 1...
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.09 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #start global routing iteration 2...
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.09 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #start global routing iteration 3...
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.09 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[02/27 22:15:16    11s] #Total number of routable nets = 34.
[02/27 22:15:16    11s] #Total number of nets in the design = 36.
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #32 routable nets have only global wires.
[02/27 22:15:16    11s] #2 routable nets have only detail routed wires.
[02/27 22:15:16    11s] #2 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Routed nets constraints summary:
[02/27 22:15:16    11s] #-----------------------------
[02/27 22:15:16    11s] #        Rules   Unconstrained  
[02/27 22:15:16    11s] #-----------------------------
[02/27 22:15:16    11s] #      Default              32  
[02/27 22:15:16    11s] #-----------------------------
[02/27 22:15:16    11s] #        Total              32  
[02/27 22:15:16    11s] #-----------------------------
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Routing constraints summary of the whole design:
[02/27 22:15:16    11s] #------------------------------------------------
[02/27 22:15:16    11s] #        Rules   Pref Extra Space   Unconstrained  
[02/27 22:15:16    11s] #------------------------------------------------
[02/27 22:15:16    11s] #      Default                  2              32  
[02/27 22:15:16    11s] #------------------------------------------------
[02/27 22:15:16    11s] #        Total                  2              32  
[02/27 22:15:16    11s] #------------------------------------------------
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #  Congestion Analysis: (blocked Gcells are excluded)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #                 OverCon          
[02/27 22:15:16    11s] #                  #Gcell    %Gcell
[02/27 22:15:16    11s] #     Layer           (1)   OverCon
[02/27 22:15:16    11s] #  --------------------------------
[02/27 22:15:16    11s] #   Metal 1      0(0.00%)   (0.00%)
[02/27 22:15:16    11s] #   Metal 2      0(0.00%)   (0.00%)
[02/27 22:15:16    11s] #   Metal 3      0(0.00%)   (0.00%)
[02/27 22:15:16    11s] #  --------------------------------
[02/27 22:15:16    11s] #     Total      0(0.00%)   (0.00%)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Complete Global Routing.
[02/27 22:15:16    11s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:16    11s] #Total wire length = 1097 um.
[02/27 22:15:16    11s] #Total half perimeter of net bounding box = 1175 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M1 = 18 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M2 = 762 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M3 = 317 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:16    11s] #Total number of vias = 196
[02/27 22:15:16    11s] #Up-Via Summary (total 196):
[02/27 22:15:16    11s] #           
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #  Metal 1          129
[02/27 22:15:16    11s] #  Metal 2           67
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #                   196 
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Max overcon = 0 track.
[02/27 22:15:16    11s] #Total overcon = 0.00%.
[02/27 22:15:16    11s] #Worst layer Gcell overcon rate = 0.00%.
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.09 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Start data preparation for track assignment...
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Data preparation is done on Wed Feb 27 22:15:16 2019
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.09 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #Start Track Assignment.
[02/27 22:15:16    11s] #Done with 29 horizontal wires in 1 hboxes and 61 vertical wires in 1 hboxes.
[02/27 22:15:16    11s] #Done with 9 horizontal wires in 1 hboxes and 15 vertical wires in 1 hboxes.
[02/27 22:15:16    11s] #Complete Track Assignment.
[02/27 22:15:16    11s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:16    11s] #Total wire length = 1074 um.
[02/27 22:15:16    11s] #Total half perimeter of net bounding box = 1175 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M1 = 17 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M2 = 774 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M3 = 283 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:16    11s] #Total number of vias = 196
[02/27 22:15:16    11s] #Up-Via Summary (total 196):
[02/27 22:15:16    11s] #           
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #  Metal 1          129
[02/27 22:15:16    11s] #  Metal 2           67
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #                   196 
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 543.19 (MB), peak = 562.11 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Cpu time = 00:00:00
[02/27 22:15:16    11s] #Elapsed time = 00:00:00
[02/27 22:15:16    11s] #Increased memory = 0.14 (MB)
[02/27 22:15:16    11s] #Total memory = 543.19 (MB)
[02/27 22:15:16    11s] #Peak memory = 562.11 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Start Detail Routing..
[02/27 22:15:16    11s] #start initial detail routing ...
[02/27 22:15:16    11s] #    number of violations = 0
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 579.75 (MB), peak = 579.76 (MB)
[02/27 22:15:16    11s] #start 1st optimization iteration ...
[02/27 22:15:16    11s] #    number of violations = 0
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 579.75 (MB), peak = 579.76 (MB)
[02/27 22:15:16    11s] #Complete Detail Routing.
[02/27 22:15:16    11s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:16    11s] #Total wire length = 1315 um.
[02/27 22:15:16    11s] #Total half perimeter of net bounding box = 1175 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M1 = 16 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M2 = 917 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M3 = 382 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:16    11s] #Total number of vias = 247
[02/27 22:15:16    11s] #Up-Via Summary (total 247):
[02/27 22:15:16    11s] #           
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #  Metal 1          138
[02/27 22:15:16    11s] #  Metal 2          109
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #                   247 
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Total number of DRC violations = 0
[02/27 22:15:16    11s] #Cpu time = 00:00:00
[02/27 22:15:16    11s] #Elapsed time = 00:00:00
[02/27 22:15:16    11s] #Increased memory = 36.57 (MB)
[02/27 22:15:16    11s] #Total memory = 579.75 (MB)
[02/27 22:15:16    11s] #Peak memory = 579.76 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #start routing for process antenna violation fix ...
[02/27 22:15:16    11s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 545.59 (MB), peak = 579.78 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Total number of nets with non-default rule or having extra spacing = 2
[02/27 22:15:16    11s] #Total wire length = 1315 um.
[02/27 22:15:16    11s] #Total half perimeter of net bounding box = 1175 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M1 = 16 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M2 = 917 um.
[02/27 22:15:16    11s] #Total wire length on LAYER M3 = 382 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MQ = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MG = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER LY = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER E1 = 0 um.
[02/27 22:15:16    11s] #Total wire length on LAYER MA = 0 um.
[02/27 22:15:16    11s] #Total number of vias = 247
[02/27 22:15:16    11s] #Up-Via Summary (total 247):
[02/27 22:15:16    11s] #           
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #  Metal 1          138
[02/27 22:15:16    11s] #  Metal 2          109
[02/27 22:15:16    11s] #-----------------------
[02/27 22:15:16    11s] #                   247 
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #Total number of DRC violations = 0
[02/27 22:15:16    11s] #Total number of net violated process antenna rule = 0
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #detailRoute Statistics:
[02/27 22:15:16    11s] #Cpu time = 00:00:00
[02/27 22:15:16    11s] #Elapsed time = 00:00:00
[02/27 22:15:16    11s] #Increased memory = 2.40 (MB)
[02/27 22:15:16    11s] #Total memory = 545.59 (MB)
[02/27 22:15:16    11s] #Peak memory = 579.78 (MB)
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] #globalDetailRoute statistics:
[02/27 22:15:16    11s] #Cpu time = 00:00:00
[02/27 22:15:16    11s] #Elapsed time = 00:00:00
[02/27 22:15:16    11s] #Increased memory = 4.62 (MB)
[02/27 22:15:16    11s] #Total memory = 545.59 (MB)
[02/27 22:15:16    11s] #Peak memory = 579.78 (MB)
[02/27 22:15:16    11s] #Number of warnings = 2
[02/27 22:15:16    11s] #Total number of warnings = 704
[02/27 22:15:16    11s] #Number of fails = 0
[02/27 22:15:16    11s] #Total number of fails = 0
[02/27 22:15:16    11s] #Complete globalDetailRoute on Wed Feb 27 22:15:16 2019
[02/27 22:15:16    11s] #
[02/27 22:15:16    11s] <CMD> redraw
[02/27 22:15:16    11s] ################################
[02/27 22:15:16    11s] ###
[02/27 22:15:16    11s] ### Extract and Optimization.... 
[02/27 22:15:16    11s] ###
[02/27 22:15:16    11s] ################################
[02/27 22:15:16    11s] <CMD> setExtractRCMode -engine postRoute -effortLevel low -coupled true
[02/27 22:15:16    11s] <CMD> extractRC
[02/27 22:15:16    11s] Extraction called for design 'lfsr1' of instances=32 and nets=36 using extraction engine 'postRoute' at effort level 'low' .
[02/27 22:15:16    11s] PostRoute (effortLevel low) RC Extraction called for design lfsr1.
[02/27 22:15:16    11s] RC Extraction called in multi-corner(1) mode.
[02/27 22:15:16    11s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[02/27 22:15:16    11s] **WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/27 22:15:16    11s] * Layer Id             : 1 - M1
[02/27 22:15:16    11s]       Thickness        : 0.34
[02/27 22:15:16    11s]       Min Width        : 0.16
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] * Layer Id             : 2 - M2
[02/27 22:15:16    11s]       Thickness        : 0.37
[02/27 22:15:16    11s]       Min Width        : 0.2
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] * Layer Id             : 3 - M3
[02/27 22:15:16    11s]       Thickness        : 0.37
[02/27 22:15:16    11s]       Min Width        : 0.2
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] * Layer Id             : 4 - M4
[02/27 22:15:16    11s]       Thickness        : 0.66
[02/27 22:15:16    11s]       Min Width        : 0.4
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] * Layer Id             : 5 - M5
[02/27 22:15:16    11s]       Thickness        : 0.66
[02/27 22:15:16    11s]       Min Width        : 0.4
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] * Layer Id             : 6 - M6
[02/27 22:15:16    11s]       Thickness        : 0.53
[02/27 22:15:16    11s]       Min Width        : 0.6
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] * Layer Id             : 7 - M7
[02/27 22:15:16    11s]       Thickness        : 0.35
[02/27 22:15:16    11s]       Min Width        : 1.5
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] * Layer Id             : 8 - M8
[02/27 22:15:16    11s]       Thickness        : 0.45
[02/27 22:15:16    11s]       Min Width        : 4
[02/27 22:15:16    11s]       Layer Dielectric : 4.1
[02/27 22:15:16    11s] extractDetailRC Option : -outfile ./lfsr1_13055_7JTRQ0.rcdb.d  -basic
[02/27 22:15:16    11s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[02/27 22:15:16    11s]       RC Corner Indexes            0   
[02/27 22:15:16    11s] Capacitance Scaling Factor   : 1.00000 
[02/27 22:15:16    11s] Coupling Cap. Scaling Factor : 1.00000 
[02/27 22:15:16    11s] Resistance Scaling Factor    : 1.00000 
[02/27 22:15:16    11s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 22:15:16    11s] Clock Res. Scaling Factor    : 1.00000 
[02/27 22:15:16    11s] Shrink Factor                : 1.00000
[02/27 22:15:16    11s] Initializing multi-corner resistance tables ...
[02/27 22:15:16    11s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 708.5M)
[02/27 22:15:16    11s] Creating parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for storing RC.
[02/27 22:15:16    11s] Extracted 10.5455% (CPU Time= 0:00:00.0  MEM= 742.5M)
[02/27 22:15:16    11s] Extracted 20.7273% (CPU Time= 0:00:00.0  MEM= 742.5M)
[02/27 22:15:16    11s] Extracted 30.5455% (CPU Time= 0:00:00.0  MEM= 742.5M)
[02/27 22:15:16    11s] Extracted 40.7273% (CPU Time= 0:00:00.0  MEM= 771.6M)
[02/27 22:15:16    11s] Extracted 50.5455% (CPU Time= 0:00:00.0  MEM= 771.6M)
[02/27 22:15:16    11s] Extracted 60.7273% (CPU Time= 0:00:00.0  MEM= 771.6M)
[02/27 22:15:16    11s] Extracted 70.5455% (CPU Time= 0:00:00.0  MEM= 771.6M)
[02/27 22:15:16    11s] Extracted 80.7273% (CPU Time= 0:00:00.0  MEM= 771.6M)
[02/27 22:15:16    11s] Extracted 90.5455% (CPU Time= 0:00:00.0  MEM= 771.5M)
[02/27 22:15:16    11s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 771.5M)
[02/27 22:15:16    11s] Number of Extracted Resistors     : 522
[02/27 22:15:16    11s] Number of Extracted Ground Cap.   : 556
[02/27 22:15:16    11s] Number of Extracted Coupling Cap. : 1172
[02/27 22:15:16    11s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:16    11s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/27 22:15:16    11s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 729.5M)
[02/27 22:15:16    11s] Creating parasitic data file './lfsr1_13055_7JTRQ0.rcdb_Filter.rcdb.d' for storing RC.
[02/27 22:15:16    11s] Closing parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d'. 34 times net's RC data read were performed.
[02/27 22:15:17    11s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=735.488M)
[02/27 22:15:17    11s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:17    11s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=736.496M)
[02/27 22:15:17    11s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 736.496M)
[02/27 22:15:17    11s] <CMD> setAnalysisMode -analysisType onChipVariation
[02/27 22:15:17    11s] <CMD> setOptMode -yieldEffort none
[02/27 22:15:17    11s] <CMD> setOptMode -effort high
[02/27 22:15:17    11s] <CMD> setOptMode -drcMargin 0.0
[02/27 22:15:17    11s] <CMD> setOptMode -holdTargetSlack 0.2 -setupTargetSlack 0.0
[02/27 22:15:17    11s] <CMD> setOptMode -simplifyNetlist false
[02/27 22:15:17    11s] <CMD> setOptMode -usefulSkew false
[02/27 22:15:17    11s] <CMD> setOptMode -moveInst true
[02/27 22:15:17    11s] <CMD> setOptMode -reclaimArea true
[02/27 22:15:17    11s] <CMD> setOptMode -fixDRC true
[02/27 22:15:17    11s] <CMD> setOptMode -fixCap true
[02/27 22:15:17    11s] <CMD> optDesign -postRoute -hold
[02/27 22:15:17    11s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[02/27 22:15:17    11s] GigaOpt running with 1 threads.
[02/27 22:15:17    11s] Core basic site is IBM13SITE
[02/27 22:15:17    11s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 22:15:17    11s] Switching SI Aware to true by default in postroute mode   
[02/27 22:15:17    11s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02/27 22:15:17    11s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02/27 22:15:17    11s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02/27 22:15:17    11s] Initializing multi-corner resistance tables ...
[02/27 22:15:17    12s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02/27 22:15:17    12s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02/27 22:15:17    12s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02/27 22:15:17    12s] **WARN: (ENCDC-2614):	Cannot invoke the command -siAware true option of set_delay_cal_mode command with Encounter_Digital_Impl_Sys_L license. This feature requires an Encounter_Digital_Impl_Sys_XL or equivalent license. Update the license file or remove the option from the command. Skipped -siAware true option.
[02/27 22:15:17    12s] This command "optDesign -postRoute -hold" required an extra checkout of license tpsxl.
[02/27 22:15:17    12s] Additional license(s) checked out: 1 'Tempus_Timing_Signoff_XL' license(s)
[02/27 22:15:17    12s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 726.7M, totSessionCpu=0:00:12 **
[02/27 22:15:17    12s] #Created 536 library cell signatures
[02/27 22:15:17    12s] #Created 36 NETS and 0 SPECIALNETS signatures
[02/27 22:15:17    12s] #Created 33 instance signatures
[02/27 22:15:17    12s] Begin checking placement ... (start mem=726.8M, init mem=726.7M)
[02/27 22:15:17    12s] *info: Placed = 32             (Fixed = 1)
[02/27 22:15:17    12s] *info: Unplaced = 0           
[02/27 22:15:17    12s] Placement Density:72.65%(979/1348)
[02/27 22:15:17    12s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=726.7M)
[02/27 22:15:17    12s] Limited Access feature "encUseAAEForPostRouteOpt" is Set. Starting AAE Based SI Opt 
[02/27 22:15:17    12s]  Initial DC engine is -> aae
[02/27 22:15:17    12s]  
[02/27 22:15:17    12s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[02/27 22:15:17    12s]  
[02/27 22:15:17    12s]  
[02/27 22:15:17    12s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[02/27 22:15:17    12s]  
[02/27 22:15:17    12s] Reset EOS DB
[02/27 22:15:17    12s] Resetting the settings 
[02/27 22:15:17    12s] Ignoring AAE DB Resetting ...
[02/27 22:15:17    12s]  Set Options for AAE Based Opt flow 
[02/27 22:15:17    12s] *** optDesign -postRoute ***
[02/27 22:15:17    12s] DRC Margin: user margin 0.0; extra margin 0
[02/27 22:15:17    12s] Setup Target Slack: user slack 0
[02/27 22:15:17    12s] Hold Target Slack: user slack 0.2
[02/27 22:15:17    12s] Include MVT Delays for Hold Opt
[02/27 22:15:17    12s] ** INFO : this run is activating 'postRoute' automaton
[02/27 22:15:17    12s] Extraction called for design 'lfsr1' of instances=32 and nets=36 using extraction engine 'postRoute' at effort level 'low' .
[02/27 22:15:17    12s] PostRoute (effortLevel low) RC Extraction called for design lfsr1.
[02/27 22:15:17    12s] RC Extraction called in multi-corner(1) mode.
[02/27 22:15:17    12s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[02/27 22:15:17    12s] **WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/27 22:15:17    12s] * Layer Id             : 1 - M1
[02/27 22:15:17    12s]       Thickness        : 0.34
[02/27 22:15:17    12s]       Min Width        : 0.16
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] * Layer Id             : 2 - M2
[02/27 22:15:17    12s]       Thickness        : 0.37
[02/27 22:15:17    12s]       Min Width        : 0.2
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] * Layer Id             : 3 - M3
[02/27 22:15:17    12s]       Thickness        : 0.37
[02/27 22:15:17    12s]       Min Width        : 0.2
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] * Layer Id             : 4 - M4
[02/27 22:15:17    12s]       Thickness        : 0.66
[02/27 22:15:17    12s]       Min Width        : 0.4
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] * Layer Id             : 5 - M5
[02/27 22:15:17    12s]       Thickness        : 0.66
[02/27 22:15:17    12s]       Min Width        : 0.4
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] * Layer Id             : 6 - M6
[02/27 22:15:17    12s]       Thickness        : 0.53
[02/27 22:15:17    12s]       Min Width        : 0.6
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] * Layer Id             : 7 - M7
[02/27 22:15:17    12s]       Thickness        : 0.35
[02/27 22:15:17    12s]       Min Width        : 1.5
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] * Layer Id             : 8 - M8
[02/27 22:15:17    12s]       Thickness        : 0.45
[02/27 22:15:17    12s]       Min Width        : 4
[02/27 22:15:17    12s]       Layer Dielectric : 4.1
[02/27 22:15:17    12s] extractDetailRC Option : -outfile ./lfsr1_13055_7JTRQ0.rcdb.d -maxResLength 200  -basic
[02/27 22:15:17    12s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[02/27 22:15:17    12s]       RC Corner Indexes            0   
[02/27 22:15:17    12s] Capacitance Scaling Factor   : 1.00000 
[02/27 22:15:17    12s] Coupling Cap. Scaling Factor : 1.00000 
[02/27 22:15:17    12s] Resistance Scaling Factor    : 1.00000 
[02/27 22:15:17    12s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 22:15:17    12s] Clock Res. Scaling Factor    : 1.00000 
[02/27 22:15:17    12s] Shrink Factor                : 1.00000
[02/27 22:15:17    12s] Initializing multi-corner resistance tables ...
[02/27 22:15:17    12s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 726.7M)
[02/27 22:15:17    12s] Creating parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for storing RC.
[02/27 22:15:17    12s] Extracted 10.5455% (CPU Time= 0:00:00.0  MEM= 740.7M)
[02/27 22:15:17    12s] Extracted 20.7273% (CPU Time= 0:00:00.0  MEM= 740.7M)
[02/27 22:15:17    12s] Extracted 30.5455% (CPU Time= 0:00:00.0  MEM= 740.7M)
[02/27 22:15:17    12s] Extracted 40.7273% (CPU Time= 0:00:00.0  MEM= 768.8M)
[02/27 22:15:17    12s] Extracted 50.5455% (CPU Time= 0:00:00.0  MEM= 768.8M)
[02/27 22:15:17    12s] Extracted 60.7273% (CPU Time= 0:00:00.0  MEM= 768.8M)
[02/27 22:15:17    12s] Extracted 70.5455% (CPU Time= 0:00:00.0  MEM= 768.8M)
[02/27 22:15:17    12s] Extracted 80.7273% (CPU Time= 0:00:00.0  MEM= 768.8M)
[02/27 22:15:17    12s] Extracted 90.5455% (CPU Time= 0:00:00.0  MEM= 768.8M)
[02/27 22:15:17    12s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 768.8M)
[02/27 22:15:17    12s] Number of Extracted Resistors     : 522
[02/27 22:15:17    12s] Number of Extracted Ground Cap.   : 556
[02/27 22:15:17    12s] Number of Extracted Coupling Cap. : 1172
[02/27 22:15:17    12s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:17    12s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/27 22:15:17    12s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 724.8M)
[02/27 22:15:17    12s] Creating parasitic data file './lfsr1_13055_7JTRQ0.rcdb_Filter.rcdb.d' for storing RC.
[02/27 22:15:17    12s] Closing parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d'. 34 times net's RC data read were performed.
[02/27 22:15:17    12s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=728.699M)
[02/27 22:15:17    12s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:18    12s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=728.699M)
[02/27 22:15:18    12s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 728.699M)
[02/27 22:15:18    12s] *info: All cells identified as Buffer and Delay cells:
[02/27 22:15:18    12s] *info:   with footprint "DLY1X1TS" or "BUFX12TS": 
[02/27 22:15:18    12s] *info: ------------------------------------------------------------------
[02/27 22:15:18    12s] *info: (dly) DLY4X1TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (dly) DLY3X1TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (dly) DLY2X1TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (dly) DLY1X1TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (dly) DLY4X4TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (dly) DLY3X4TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (dly) DLY2X4TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (dly) DLY1X4TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX2TS               -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX2TS            -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX3TS               -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX3TS            -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX4TS            -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX4TS               -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX6TS            -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX6TS               -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX8TS            -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX8TS               -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX12TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX12TS           -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX16TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX16TS           -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) BUFX20TS              -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] *info: (buf) CLKBUFX20TS           -  scx3_cmos8rf_lpvt_tt_1p2v_25c
[02/27 22:15:18    12s] GigaOpt Hold Optimizer is used
[02/27 22:15:18    12s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:18    12s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 728.8M)
[02/27 22:15:18    12s] Initializing multi-corner resistance tables ...
[02/27 22:15:18    13s] gigaOpt Hold fixing search radius: 144.000000 Microns (40 stdCellHgt)
[02/27 22:15:18    13s] *info: Run optDesign holdfix with 1 thread.
[02/27 22:15:18    13s] Starting initialization (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:12.4 mem=881.8M ***
[02/27 22:15:18    13s] Effort level <high> specified for reg2reg path_group
[02/27 22:15:18    13s] *info: Starting Blocking QThread with 1 CPU
[02/27 22:15:18    13s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[02/27 22:15:18    13s] SI iteration 1 ... 
[02/27 22:15:18    13s] Begin IPO call back ...
[02/27 22:15:18    13s] End IPO call back ...
[02/27 22:15:18    13s] #################################################################################
[02/27 22:15:18    13s] # Design Stage: PostRoute
[02/27 22:15:18    13s] # Design Mode: 130nm
[02/27 22:15:18    13s] # Analysis Mode: MMMC OCV
[02/27 22:15:18    13s] # Extraction Mode: detail/spef
[02/27 22:15:18    13s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[02/27 22:15:18    13s] # Switching Delay Calculation Engine to AAE-SI
[02/27 22:15:18    13s] #################################################################################
[02/27 22:15:18    13s] AAE_INFO: 1 threads acquired from CTE.
[02/27 22:15:18    13s] Setting infinite Tws ...
[02/27 22:15:18    13s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/27 22:15:18    13s] 	 First Iteration Infinite Tw... 
[02/27 22:15:18    13s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/27 22:15:18    13s] Calculate late delays in OCV mode...
[02/27 22:15:18    13s] Calculate early delays in OCV mode...
[02/27 22:15:18    13s] Topological Sorting (CPU = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[02/27 22:15:18    13s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:18    13s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:18    13s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:18    13s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[02/27 22:15:18    13s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/27 22:15:18    13s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 22:15:18    13s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[02/27 22:15:18    13s] 
[02/27 22:15:18    13s] Executing IPO callback for view pruning ..
[02/27 22:15:18    13s] SI iteration 2 ... 
[02/27 22:15:18    13s] AAE_INFO: 1 threads acquired from CTE.
[02/27 22:15:18    13s] Calculate late delays in OCV mode...
[02/27 22:15:18    13s] Calculate early delays in OCV mode...
[02/27 22:15:18    13s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:18    13s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:18    13s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:18    13s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 0.0M) ***
[02/27 22:15:18    13s] Done building cte hold timing graph (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[02/27 22:15:18    13s] Found active setup analysis view typical
[02/27 22:15:18    13s] Found active hold analysis view typical
[02/27 22:15:18    13s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.1 mem=0.0M ***
[02/27 22:15:18    13s] Timing Data dump into file .holdtw.typical.13055.twf, for view: typical 
[02/27 22:15:18    13s] 	 Dumping view 0 typical 
[02/27 22:15:18    13s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[02/27 22:15:18    13s] SI iteration 1 ... 
[02/27 22:15:18    13s] Begin IPO call back ...
[02/27 22:15:18    13s] End IPO call back ...
[02/27 22:15:18    13s] #################################################################################
[02/27 22:15:18    13s] # Design Stage: PostRoute
[02/27 22:15:18    13s] # Design Mode: 130nm
[02/27 22:15:18    13s] # Analysis Mode: MMMC OCV
[02/27 22:15:18    13s] # Extraction Mode: detail/spef
[02/27 22:15:18    13s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[02/27 22:15:18    13s] # Switching Delay Calculation Engine to AAE-SI
[02/27 22:15:18    13s] #################################################################################
[02/27 22:15:18    13s] AAE_INFO: 1 threads acquired from CTE.
[02/27 22:15:18    13s] Setting infinite Tws ...
[02/27 22:15:18    13s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 881.8M)
[02/27 22:15:18    13s] 	 First Iteration Infinite Tw... 
[02/27 22:15:18    13s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 881.8M)
[02/27 22:15:18    13s] Calculate early delays in OCV mode...
[02/27 22:15:18    13s] Calculate late delays in OCV mode...
[02/27 22:15:18    13s] Topological Sorting (CPU = 0:00:00.0, MEM = 881.8M, InitMEM = 881.8M)
[02/27 22:15:19    13s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:19    13s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:19    13s] AAE_THRD: End delay calculation. (MEM=882.754 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:19    13s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 882.8M) ***
[02/27 22:15:19    13s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 882.8M)
[02/27 22:15:19    13s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 22:15:19    13s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 865.7M)
[02/27 22:15:19    13s] 
[02/27 22:15:19    13s] Executing IPO callback for view pruning ..
[02/27 22:15:19    13s] SI iteration 2 ... 
[02/27 22:15:19    13s] AAE_INFO: 1 threads acquired from CTE.
[02/27 22:15:19    13s] Calculate early delays in OCV mode...
[02/27 22:15:19    13s] Calculate late delays in OCV mode...
[02/27 22:15:19    13s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:19    13s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:19    13s] AAE_THRD: End delay calculation. (MEM=911.879 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:19    13s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 911.9M) ***
[02/27 22:15:19    13s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:12.8 mem=911.9M ***
[02/27 22:15:19    13s] *info: category slack lower bound [L 0.0] default
[02/27 22:15:19    13s] *info: category slack lower bound [H 0.0] reg2reg 
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s]    Setup Violation Summary with Target Slack (0.000 ns)
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s]          WNS    reg2regWNS
[02/27 22:15:19    13s]     4.769 ns      9.031 ns
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s]   Timing Snapshot:
[02/27 22:15:19    13s]      Weighted WNS: 0.000
[02/27 22:15:19    13s]       All  PG WNS: 0.000
[02/27 22:15:19    13s]       High PG WNS: 0.000
[02/27 22:15:19    13s]       All  PG TNS: 0.000
[02/27 22:15:19    13s]       High PG TNS: 0.000
[02/27 22:15:19    13s]          Tran DRV: 0
[02/27 22:15:19    13s]           Cap DRV: 0
[02/27 22:15:19    13s]        Fanout DRV: 0
[02/27 22:15:19    13s]            Glitch: 0
[02/27 22:15:19    13s]    Category Slack: { [L, 4.769] [H, 9.031] }
[02/27 22:15:19    13s] 
[02/27 22:15:19    13s] Found active setup analysis view typical
[02/27 22:15:19    13s] Found active hold analysis view typical
[02/27 22:15:19    13s] Loading timing data from .holdtw.typical.13055.twf 
[02/27 22:15:19    13s] 	 Loading view 0 typical 
[02/27 22:15:19    13s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.769  |  9.031  |  4.769  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   84    |   28    |   56    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.931  |  0.931  |  6.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   84    |   28    |   56    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -24     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.650%
------------------------------------------------------------

[02/27 22:15:19    13s] *Info: minBufDelay = 0.125000 ns ;  LibStdDelay = 0.087200 ns;  minBufSize = 5760000 (4); worstDelayView: typical 
[02/27 22:15:19    13s] Footprint list for hold buffering 
[02/27 22:15:19    13s] =================================================================
[02/27 22:15:19    13s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[02/27 22:15:19    13s] ------------------------------------------------------------------
[02/27 22:15:19    13s] *Info:      162.6       1.00    4.0  55.37 CLKBUFX2TS (A,Y)
[02/27 22:15:19    13s] *Info:      146.4       1.00    5.0  27.68 BUFX3TS (A,Y)
[02/27 22:15:19    13s] *Info:      182.1       1.00    5.0  38.00 CLKBUFX3TS (A,Y)
[02/27 22:15:19    13s] *Info:      165.3       1.00    5.0  43.73 BUFX2TS (A,Y)
[02/27 22:15:19    13s] *Info:      141.8       1.00    6.0  19.57 BUFX4TS (A,Y)
[02/27 22:15:19    13s] *Info:      178.2       1.00    6.0  27.39 CLKBUFX4TS (A,Y)
[02/27 22:15:19    13s] *Info:      169.6       1.00    7.0  17.83 CLKBUFX6TS (A,Y)
[02/27 22:15:19    13s] *Info:      134.2       1.00    8.0  12.80 BUFX6TS (A,Y)
[02/27 22:15:19    13s] *Info:      133.8       1.00    9.0   9.55 BUFX8TS (A,Y)
[02/27 22:15:19    13s] *Info:      171.2       1.00    9.0  13.36 CLKBUFX8TS (A,Y)
[02/27 22:15:19    13s] *Info:      340.8       1.00   10.0 105.95 DLY1X1TS (A,Y)
[02/27 22:15:19    13s] *Info:      543.8       1.00   10.0 107.04 DLY2X1TS (A,Y)
[02/27 22:15:19    13s] *Info:      900.2       1.00   10.0 110.14 DLY3X1TS (A,Y)
[02/27 22:15:19    13s] *Info:     1189.7       1.00   10.0 113.23 DLY4X1TS (A,Y)
[02/27 22:15:19    13s] *Info:      127.0       1.00   11.0   6.95 BUFX12TS (A,Y)
[02/27 22:15:19    13s] *Info:      265.7       1.00   11.0  26.85 DLY1X4TS (A,Y)
[02/27 22:15:19    13s] *Info:      616.0       1.00   11.0  27.79 DLY2X4TS (A,Y)
[02/27 22:15:19    13s] *Info:     1032.8       1.00   11.0  29.06 DLY3X4TS (A,Y)
[02/27 22:15:19    13s] *Info:     1241.2       1.00   11.0  29.69 DLY4X4TS (A,Y)
[02/27 22:15:19    13s] *Info:      157.0       1.00   12.0   8.60 CLKBUFX12TS (A,Y)
[02/27 22:15:19    13s] *Info:      127.3       1.00   15.0   4.97 BUFX16TS (A,Y)
[02/27 22:15:19    13s] *Info:      162.7       1.00   15.0   6.39 CLKBUFX16TS (A,Y)
[02/27 22:15:19    13s] *Info:      159.7       1.00   18.0   5.05 CLKBUFX20TS (A,Y)
[02/27 22:15:19    13s] *Info:      125.0       1.00   19.0   3.82 BUFX20TS (A,Y)
[02/27 22:15:19    13s] =================================================================
[02/27 22:15:19    13s] Info: 2 clock nets excluded from IPO operation.
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s]    Hold Timing Summary  - Initial 
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s]  Target slack: 0.200 ns
[02/27 22:15:19    13s] View: typical 
[02/27 22:15:19    13s] 	WNS: 0.731 
[02/27 22:15:19    13s] 	TNS: 0.000 
[02/27 22:15:19    13s] 	VP: 0 
[02/27 22:15:19    13s] 	Worst hold path end point: lfsr_out_reg[8]/D 
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s]    Setup Timing Summary  - Initial 
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s]  Target slack: 0.000 ns
[02/27 22:15:19    13s] View: typical 
[02/27 22:15:19    13s] 	WNS: 4.769 
[02/27 22:15:19    13s] 	TNS: 0.000 
[02/27 22:15:19    13s] 	VP: 0 
[02/27 22:15:19    13s] 	Worst setup path end point:lfsr_out[0] 
[02/27 22:15:19    13s] --------------------------------------------------- 
[02/27 22:15:19    13s] *** Hold timing is met. Hold fixing is not needed 
[02/27 22:15:19    13s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 780.3M, totSessionCpu=0:00:13 **
[02/27 22:15:19    13s] Active setup views: typical 
[02/27 22:15:19    13s] Active hold views: typical 
[02/27 22:15:19    13s] Reported timing to dir ./timingReports
[02/27 22:15:19    13s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 780.3M, totSessionCpu=0:00:13 **
[02/27 22:15:19    13s] Begin: glitch net info
[02/27 22:15:19    13s] glitch slack range: number of glitch nets
[02/27 22:15:19    13s] glitch slack < -0.32 : 0
[02/27 22:15:19    13s] -0.32 < glitch slack < -0.28 : 0
[02/27 22:15:19    13s] -0.28 < glitch slack < -0.24 : 0
[02/27 22:15:19    13s] -0.24 < glitch slack < -0.2 : 0
[02/27 22:15:19    13s] -0.2 < glitch slack < -0.16 : 0
[02/27 22:15:19    13s] -0.16 < glitch slack < -0.12 : 0
[02/27 22:15:19    13s] -0.12 < glitch slack < -0.08 : 0
[02/27 22:15:19    13s] -0.08 < glitch slack < -0.04 : 0
[02/27 22:15:19    13s] -0.04 < glitch slack : 0
[02/27 22:15:19    13s] End: glitch net info
[02/27 22:15:19    13s] Found active setup analysis view typical
[02/27 22:15:19    13s] Found active hold analysis view typical
[02/27 22:15:19    13s] *info: Starting Blocking QThread with 1 CPU
[02/27 22:15:19    13s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:19    13s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:19    13s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:19    13s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:19    13s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:19    13s] AAE_THRD: End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:19    13s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  4.769  |  9.031  |  4.769  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   84    |   28    |   56    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.931  |  0.931  |  6.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   84    |   28    |   56    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      1 (1)       |    -24     |      2 (2)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.650%
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.1, REAL=0:00:00.0, MEM=780.5M
[02/27 22:15:19    13s] **optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 778.3M, totSessionCpu=0:00:13 **
[02/27 22:15:19    13s]  ReSet Options after AAE Based Opt flow 
[02/27 22:15:19    13s] *** Finished optDesign ***
[02/27 22:15:19    13s] 
[02/27 22:15:19    13s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:01.8 real=0:00:02.5)
[02/27 22:15:19    13s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/27 22:15:19    13s] 	OPT_RUNTIME:         Extraction (count =  1): (cpu=0:00:00.1 real=0:00:00.3)
[02/27 22:15:19    13s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[02/27 22:15:19    13s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:00.9 real=0:00:01.1)
[02/27 22:15:19    13s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[02/27 22:15:19    13s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:19    13s] Closing parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d'. 34 times net's RC data read were performed.
[02/27 22:15:19    13s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 778.3M)
[02/27 22:15:19    13s] <CMD> globalNetConnect VDD -type pgpin -pin {VDD } -override
[02/27 22:15:19    13s] <CMD> globalNetConnect VSS -type pgpin -pin {VSS } -override
[02/27 22:15:19    13s] <CMD> globalNetConnect VDD -type tiehi
[02/27 22:15:19    13s] <CMD> globalNetConnect VSS -type tielo
[02/27 22:15:19    13s] <CMD> applyGlobalNets
[02/27 22:15:19    13s] *** Checked 8 GNC rules.
[02/27 22:15:19    13s] *** Applying global-net connections...
[02/27 22:15:19    13s] 0 new tie-hi connection was made to global net 'VDD'.
[02/27 22:15:19    13s] 0 new tie-lo connection was made to global net 'VSS'.
[02/27 22:15:19    13s] 32 new pwr-pin connections were made to global net 'VDD'.
[02/27 22:15:19    13s] 32 new gnd-pin connections were made to global net 'VSS'.
[02/27 22:15:19    13s] *** Applied 8 GNC rules (cpu = 0:00:00.0)
[02/27 22:15:19    13s] <CMD> saveDesign lfsr1.routed.enc
[02/27 22:15:19    13s] The in-memory database contained RC information but was not saved. To save 
[02/27 22:15:19    13s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[02/27 22:15:19    13s] so it should only be saved when it is really desired.
[02/27 22:15:19    13s] Redoing specifyClockTree ...
[02/27 22:15:19    13s] Checking spec file integrity...
[02/27 22:15:19    13s] Writing Netlist "lfsr1.routed.enc.dat/lfsr1.v.gz" ...
[02/27 22:15:19    13s] Saving AAE Data ...
[02/27 22:15:19    13s] Saving clock tree spec file 'lfsr1.routed.enc.dat/lfsr1.ctstch' ...
[02/27 22:15:19    13s] Saving configuration ...
[02/27 22:15:19    13s] Saving preference file lfsr1.routed.enc.dat/enc.pref.tcl ...
[02/27 22:15:19    14s] Saving floorplan ...
[02/27 22:15:19    14s] Saving Drc markers ...
[02/27 22:15:19    14s] ... No Drc file written since there is no markers found.
[02/27 22:15:19    14s] Saving placement ...
[02/27 22:15:19    14s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=754.6M) ***
[02/27 22:15:19    14s] Saving route ...
[02/27 22:15:19    14s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=754.6M) ***
[02/27 22:15:19    14s] Writing DEF file 'lfsr1.routed.enc.dat/lfsr1.def.gz', current time is Wed Feb 27 22:15:19 2019 ...
[02/27 22:15:19    14s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[02/27 22:15:19    14s] DEF file 'lfsr1.routed.enc.dat/lfsr1.def.gz' is written, current time is Wed Feb 27 22:15:19 2019 ...
[02/27 22:15:19    14s] Copying LEF file...
[02/27 22:15:19    14s] Copying IO file...
[02/27 22:15:20    14s] Copying Non-ILM Constraints file(s) ...
[02/27 22:15:20    14s] Modifying Mode File...
[02/27 22:15:20    14s] Modifying View File...
[02/27 22:15:20    14s] Copying /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.lib...
[02/27 22:15:20    14s] Modifying Globals File...
[02/27 22:15:21    14s] Modifying Power Constraints File...
[02/27 22:15:21    15s] Generated self-contained design: /homes/user3/fall16/jer2201/ee6321/labs/lab2/encounter_cmrf8sf
[02/27 22:15:21    15s] *** Message Summary: 0 warning(s), 0 error(s)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] ################################
[02/27 22:15:21    15s] ###
[02/27 22:15:21    15s] ### Add decap or fillers    .... 
[02/27 22:15:21    15s] ###
[02/27 22:15:21    15s] ################################
[02/27 22:15:21    15s] <CMD> verifyGeometry
[02/27 22:15:21    15s]  *** Starting Verify Geometry (MEM: 754.6) ***
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Starting Verification
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Initializing
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/27 22:15:21    15s]                   ...... bin size: 2560
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/27 22:15:21    15s] VG: elapsed time: 0.00
[02/27 22:15:21    15s] Begin Summary ...
[02/27 22:15:21    15s]   Cells       : 0
[02/27 22:15:21    15s]   SameNet     : 0
[02/27 22:15:21    15s]   Wiring      : 0
[02/27 22:15:21    15s]   Antenna     : 0
[02/27 22:15:21    15s]   Short       : 0
[02/27 22:15:21    15s]   Overlap     : 0
[02/27 22:15:21    15s] End Summary
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] **********End: VERIFY GEOMETRY**********
[02/27 22:15:21    15s]  *** verify geometry (CPU: 0:00:00.0  MEM: 89.7M)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] <CMD> addFiller -cell FILL16TS FILL1TS FILL2TS FILL32TS FILL4TS FILL64TS FILL8TS -prefix IBM13RFLPVT_FILLER -fillBoundary
[02/27 22:15:21    15s] Core basic site is IBM13SITE
[02/27 22:15:21    15s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/27 22:15:21    15s] *INFO: Adding fillers to top-module.
[02/27 22:15:21    15s] *INFO:   Added 1 filler inst  (cell FILL64TS / prefix IBM13RFLPVT_FILLER).
[02/27 22:15:21    15s] *INFO:   Added 0 filler inst  (cell FILL32TS / prefix IBM13RFLPVT_FILLER).
[02/27 22:15:21    15s] *INFO:   Added 3 filler insts (cell FILL16TS / prefix IBM13RFLPVT_FILLER).
[02/27 22:15:21    15s] *INFO:   Added 2 filler insts (cell FILL8TS / prefix IBM13RFLPVT_FILLER).
[02/27 22:15:21    15s] *INFO:   Added 18 filler insts (cell FILL4TS / prefix IBM13RFLPVT_FILLER).
[02/27 22:15:21    15s] *INFO:   Added 20 filler insts (cell FILL2TS / prefix IBM13RFLPVT_FILLER).
[02/27 22:15:21    15s] *INFO:   Added 16 filler insts (cell FILL1TS / prefix IBM13RFLPVT_FILLER).
[02/27 22:15:21    15s] *INFO: Total 60 filler insts added - prefix IBM13RFLPVT_FILLER (CPU: 0:00:00.0).
[02/27 22:15:21    15s] For 60 new insts, 60 new pwr-pin connections were made to global net 'VDD'.
[02/27 22:15:21    15s] 60 new gnd-pin connections were made to global net 'VSS'.
[02/27 22:15:21    15s] *** Applied 4 GNC rules (cpu = 0:00:00.0)
[02/27 22:15:21    15s] Saving Drc markers ...
[02/27 22:15:21    15s] ... 0 markers are saved ...
[02/27 22:15:21    15s] *INFO: Checking for DRC violations on added fillers.
[02/27 22:15:21    15s] *INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
[02/27 22:15:21    15s] *INFO: Adding fillers to top-module.
[02/27 22:15:21    15s] *INFO:   Added 0 filler inst of any cell-type.
[02/27 22:15:21    15s] For 0 new insts, *** Applied 0 GNC rules.
[02/27 22:15:21    15s] Loading Drc markers ...
[02/27 22:15:21    15s] ... 0 markers are loaded ...
[02/27 22:15:21    15s] *INFO: End DRC Checks. (real: 0:00:00.0 ).
[02/27 22:15:21    15s] <CMD> verifyGeometry
[02/27 22:15:21    15s]  *** Starting Verify Geometry (MEM: 846.2) ***
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Starting Verification
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Initializing
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/27 22:15:21    15s]                   ...... bin size: 2560
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/27 22:15:21    15s] VG: elapsed time: 0.00
[02/27 22:15:21    15s] Begin Summary ...
[02/27 22:15:21    15s]   Cells       : 0
[02/27 22:15:21    15s]   SameNet     : 0
[02/27 22:15:21    15s]   Wiring      : 0
[02/27 22:15:21    15s]   Antenna     : 0
[02/27 22:15:21    15s]   Short       : 0
[02/27 22:15:21    15s]   Overlap     : 0
[02/27 22:15:21    15s] End Summary
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] **********End: VERIFY GEOMETRY**********
[02/27 22:15:21    15s]  *** verify geometry (CPU: 0:00:00.0  MEM: 0.1M)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] <CMD> redraw
[02/27 22:15:21    15s] ################################
[02/27 22:15:21    15s] ###
[02/27 22:15:21    15s] ### Verify .... 
[02/27 22:15:21    15s] ###
[02/27 22:15:21    15s] ################################
[02/27 22:15:21    15s] <CMD> clearDrc
[02/27 22:15:21    15s] <CMD> verifyGeometry
[02/27 22:15:21    15s]  *** Starting Verify Geometry (MEM: 846.2) ***
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Starting Verification
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Initializing
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/27 22:15:21    15s]                   ...... bin size: 2560
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/27 22:15:21    15s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/27 22:15:21    15s] VG: elapsed time: 0.00
[02/27 22:15:21    15s] Begin Summary ...
[02/27 22:15:21    15s]   Cells       : 0
[02/27 22:15:21    15s]   SameNet     : 0
[02/27 22:15:21    15s]   Wiring      : 0
[02/27 22:15:21    15s]   Antenna     : 0
[02/27 22:15:21    15s]   Short       : 0
[02/27 22:15:21    15s]   Overlap     : 0
[02/27 22:15:21    15s] End Summary
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] **********End: VERIFY GEOMETRY**********
[02/27 22:15:21    15s]  *** verify geometry (CPU: 0:00:00.0  MEM: 0.1M)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] <CMD> verifyConnectivity -type regular -error 1000 -warning 50
[02/27 22:15:21    15s] VERIFY_CONNECTIVITY use new engine.
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] ******** Start: VERIFY CONNECTIVITY ********
[02/27 22:15:21    15s] Start Time: Wed Feb 27 22:15:21 2019
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Design Name: lfsr1
[02/27 22:15:21    15s] Database Units: 1000
[02/27 22:15:21    15s] Design Boundary: (0.0000, 0.0000) (67.0000, 52.0000)
[02/27 22:15:21    15s] Error Limit = 1000; Warning Limit = 50
[02/27 22:15:21    15s] Check specified nets
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Summary 
[02/27 22:15:21    15s]   Found no problems or warnings.
[02/27 22:15:21    15s] End Summary
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] End Time: Wed Feb 27 22:15:21 2019
[02/27 22:15:21    15s] Time Elapsed: 0:00:00.0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] ******** End: VERIFY CONNECTIVITY ********
[02/27 22:15:21    15s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/27 22:15:21    15s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] <CMD> verifyProcessAntenna
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] ******* START VERIFY ANTENNA ********
[02/27 22:15:21    15s] Report File: lfsr1.antenna.rpt
[02/27 22:15:21    15s] LEF Macro File: lfsr1.antenna.lef
[02/27 22:15:21    15s] Verification Complete: 0 Violations
[02/27 22:15:21    15s] ******* DONE VERIFY ANTENNA ********
[02/27 22:15:21    15s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] ################################
[02/27 22:15:21    15s] ###
[02/27 22:15:21    15s] ### Producing outputs    .... 
[02/27 22:15:21    15s] ###
[02/27 22:15:21    15s] ################################
[02/27 22:15:21    15s] <CMD> report_power -leakage -cap -nworst -pg_pin
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Power Net Detected:
[02/27 22:15:21    15s]     Voltage	    Name
[02/27 22:15:21    15s]     0.00V	    VSS
[02/27 22:15:21    15s]     1.20V	    VDD
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Power Analysis
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]     0.00V	    VSS
[02/27 22:15:21    15s]     1.20V	    VDD
[02/27 22:15:21    15s] Begin Processing Timing Library for Power Calculation
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Processing Timing Library for Power Calculation
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Processing Power Net/Grid for Power Calculation
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.20MB/682.20MB)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Processing Timing Window Data for Power Calculation
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] clk(83.3333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.25MB/682.25MB)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Processing User Attributes
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.30MB/682.30MB)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Processing Signal Activity
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.54MB/682.54MB)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Power Computation
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]       ----------------------------------------------------------
[02/27 22:15:21    15s]       # of cell(s) missing both power/leakage table: 0
[02/27 22:15:21    15s]       # of cell(s) missing power table: 0
[02/27 22:15:21    15s]       # of cell(s) missing leakage table: 0
[02/27 22:15:21    15s]       # of MSMV cell(s) missing power_level: 0
[02/27 22:15:21    15s]       ----------------------------------------------------------
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.68MB/682.68MB)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Begin Processing User Attributes
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.71MB/682.71MB)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=682.71MB/682.71MB)
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] <CMD> reportGateCount
[02/27 22:15:21    15s] Gate area 4.3200 um^2
[02/27 22:15:21    15s] <CMD> lefOut lfsr1.lef -5.5 -PGpinLayers 4 -specifyTopLayer 4 -stripePin
[02/27 22:15:21    15s] <CMD> defOut -floorplan -netlist -routing lfsr1.final.def
[02/27 22:15:21    15s] Writing DEF file 'lfsr1.final.def', current time is Wed Feb 27 22:15:21 2019 ...
[02/27 22:15:21    15s] unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
[02/27 22:15:21    15s] DEF file 'lfsr1.final.def' is written, current time is Wed Feb 27 22:15:21 2019 ...
[02/27 22:15:21    15s] <CMD> streamOut lfsr1.gds -mapFile /tools2/courses/ee6321/share/ibm13rflpvt/mapfiles/enc2gds.map -libName ibm13rflpvt -structureName lfsr1 -stripes 1 -units 1000 -mode ALL
[02/27 22:15:21    15s] Parse map file...
[02/27 22:15:21    15s] Writing GDSII file ...
[02/27 22:15:21    15s] 	****** db unit per micron = 1000 ******
[02/27 22:15:21    15s] 	****** output gds2 file unit per micron = 1000 ******
[02/27 22:15:21    15s] 	****** unit scaling factor = 1 ******
[02/27 22:15:21    15s] Output for instance
[02/27 22:15:21    15s] Output for bump
[02/27 22:15:21    15s] Output for physical terminals
[02/27 22:15:21    15s] Output for logical terminals
[02/27 22:15:21    15s] Output for regular nets
[02/27 22:15:21    15s] Output for special nets and metal fills
[02/27 22:15:21    15s] Output for via structure generation
[02/27 22:15:21    15s] Statistics for GDS generated (version 3)
[02/27 22:15:21    15s] ----------------------------------------
[02/27 22:15:21    15s] Stream Out Layer Mapping Information:
[02/27 22:15:21    15s] GDS Layer Number          GDS Layer Name
[02/27 22:15:21    15s] ----------------------------------------
[02/27 22:15:21    15s]     6                            DIEAREA
[02/27 22:15:21    15s]     15                                M1
[02/27 22:15:21    15s]     16                                V1
[02/27 22:15:21    15s]     17                                M2
[02/27 22:15:21    15s]     18                                V2
[02/27 22:15:21    15s]     19                                M3
[02/27 22:15:21    15s]     35                                VL
[02/27 22:15:21    15s]     34                                MQ
[02/27 22:15:21    15s]     33                                VQ
[02/27 22:15:21    15s]     65                                MG
[02/27 22:15:21    15s]     86                                FY
[02/27 22:15:21    15s]     42                                LY
[02/27 22:15:21    15s]     84                                FT
[02/27 22:15:21    15s]     83                                E1
[02/27 22:15:21    15s]     128                               F1
[02/27 22:15:21    15s]     81                                MA
[02/27 22:15:21    15s]     15                                M1
[02/27 22:15:21    15s]     17                                M2
[02/27 22:15:21    15s]     19                                M3
[02/27 22:15:21    15s]     34                                MQ
[02/27 22:15:21    15s]     65                                MG
[02/27 22:15:21    15s]     42                                LY
[02/27 22:15:21    15s]     83                                E1
[02/27 22:15:21    15s]     81                                MA
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Stream Out Information Processed for GDS version 3:
[02/27 22:15:21    15s] Units: 1000 DBU
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Object                             Count
[02/27 22:15:21    15s] ----------------------------------------
[02/27 22:15:21    15s] Instances                             92
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Ports/Pins                            30
[02/27 22:15:21    15s]     metal layer M2                    28
[02/27 22:15:21    15s]     metal layer M3                     2
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Nets                                 275
[02/27 22:15:21    15s]     metal layer M1                    11
[02/27 22:15:21    15s]     metal layer M2                   200
[02/27 22:15:21    15s]     metal layer M3                    64
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]     Via Instances                    247
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Special Nets                          35
[02/27 22:15:21    15s]     metal layer M1                    31
[02/27 22:15:21    15s]     metal layer M2                     4
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]     Via Instances                     26
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Metal Fills                            0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]     Via Instances                      0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Metal FillOPCs                         0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s]     Via Instances                      0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Text                                  32
[02/27 22:15:21    15s]     metal layer M1                     2
[02/27 22:15:21    15s]     metal layer M2                    28
[02/27 22:15:21    15s]     metal layer M3                     2
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Blockages                              0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Custom Text                            0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] Custom Box                             0
[02/27 22:15:21    15s] 
[02/27 22:15:21    15s] ######Streamout is finished!
[02/27 22:15:21    15s] <CMD> saveNetlist -phys -excludeLeafCell -excludeCellInst {FILL1TS FILL2TS FILL4TS FILL8TS FILL16TS FILL32TS FILL64TS} lfsr1.phy.v
[02/27 22:15:21    15s] Writing Netlist "lfsr1.phy.v" ...
[02/27 22:15:21    15s] Pwr name (VDD).
[02/27 22:15:21    15s] Gnd name (VSS).
[02/27 22:15:21    15s] 1 Pwr names and 1 Gnd names.
[02/27 22:15:21    15s] Creating all pg connections for top cell (lfsr1).
[02/27 22:15:21    15s] <CMD> saveNetlist lfsr1.nophy.v
[02/27 22:15:21    15s] Writing Netlist "lfsr1.nophy.v" ...
[02/27 22:15:21    15s] <CMD> extractRC -outfile lfsr1.cap
[02/27 22:15:21    15s] Closing parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d'. 34 times net's RC data read were performed.
[02/27 22:15:21    15s] Extraction called for design 'lfsr1' of instances=92 and nets=36 using extraction engine 'postRoute' at effort level 'low' .
[02/27 22:15:21    15s] PostRoute (effortLevel low) RC Extraction called for design lfsr1.
[02/27 22:15:21    15s] RC Extraction called in multi-corner(1) mode.
[02/27 22:15:21    15s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[02/27 22:15:21    15s] **WARN: (ENCEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[02/27 22:15:21    15s] * Layer Id             : 1 - M1
[02/27 22:15:21    15s]       Thickness        : 0.34
[02/27 22:15:21    15s]       Min Width        : 0.16
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] * Layer Id             : 2 - M2
[02/27 22:15:21    15s]       Thickness        : 0.37
[02/27 22:15:21    15s]       Min Width        : 0.2
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] * Layer Id             : 3 - M3
[02/27 22:15:21    15s]       Thickness        : 0.37
[02/27 22:15:21    15s]       Min Width        : 0.2
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] * Layer Id             : 4 - M4
[02/27 22:15:21    15s]       Thickness        : 0.66
[02/27 22:15:21    15s]       Min Width        : 0.4
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] * Layer Id             : 5 - M5
[02/27 22:15:21    15s]       Thickness        : 0.66
[02/27 22:15:21    15s]       Min Width        : 0.4
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] * Layer Id             : 6 - M6
[02/27 22:15:21    15s]       Thickness        : 0.53
[02/27 22:15:21    15s]       Min Width        : 0.6
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] * Layer Id             : 7 - M7
[02/27 22:15:21    15s]       Thickness        : 0.35
[02/27 22:15:21    15s]       Min Width        : 1.5
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] * Layer Id             : 8 - M8
[02/27 22:15:21    15s]       Thickness        : 0.45
[02/27 22:15:21    15s]       Min Width        : 4
[02/27 22:15:21    15s]       Layer Dielectric : 4.1
[02/27 22:15:21    15s] extractDetailRC Option : -outfile ./lfsr1_13055_7JTRQ0.rcdb.d -maxResLength 200  -basic
[02/27 22:15:21    15s] RC Mode: PostRoute effortLevel low [Basic CapTable, LEF Resistances]
[02/27 22:15:21    15s]       RC Corner Indexes            0   
[02/27 22:15:21    15s] Capacitance Scaling Factor   : 1.00000 
[02/27 22:15:21    15s] Coupling Cap. Scaling Factor : 1.00000 
[02/27 22:15:21    15s] Resistance Scaling Factor    : 1.00000 
[02/27 22:15:21    15s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 22:15:21    15s] Clock Res. Scaling Factor    : 1.00000 
[02/27 22:15:21    15s] Shrink Factor                : 1.00000
[02/27 22:15:21    15s] Initializing multi-corner resistance tables ...
[02/27 22:15:21    15s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 846.1M)
[02/27 22:15:21    15s] Creating parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for storing RC.
[02/27 22:15:21    15s] Extracted 10.5455% (CPU Time= 0:00:00.0  MEM= 876.1M)
[02/27 22:15:21    15s] Extracted 20.7273% (CPU Time= 0:00:00.0  MEM= 876.1M)
[02/27 22:15:21    15s] Extracted 30.5455% (CPU Time= 0:00:00.0  MEM= 876.1M)
[02/27 22:15:21    15s] Extracted 40.7273% (CPU Time= 0:00:00.0  MEM= 896.2M)
[02/27 22:15:21    15s] Extracted 50.5455% (CPU Time= 0:00:00.0  MEM= 896.2M)
[02/27 22:15:21    15s] Extracted 60.7273% (CPU Time= 0:00:00.0  MEM= 896.2M)
[02/27 22:15:21    15s] Extracted 70.5455% (CPU Time= 0:00:00.0  MEM= 896.2M)
[02/27 22:15:21    15s] Extracted 80.7273% (CPU Time= 0:00:00.0  MEM= 896.2M)
[02/27 22:15:21    15s] Extracted 90.5455% (CPU Time= 0:00:00.0  MEM= 896.2M)
[02/27 22:15:21    15s] Extracted 100% (CPU Time= 0:00:00.0  MEM= 896.2M)
[02/27 22:15:21    15s] Number of Extracted Resistors     : 522
[02/27 22:15:21    15s] Number of Extracted Ground Cap.   : 556
[02/27 22:15:21    15s] Number of Extracted Coupling Cap. : 1172
[02/27 22:15:21    15s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:21    15s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.4fF, relative_c_threshold=1, and total_c_threshold=0fF.
[02/27 22:15:21    15s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 768.9M)
[02/27 22:15:21    15s] Creating parasitic data file './lfsr1_13055_7JTRQ0.rcdb_Filter.rcdb.d' for storing RC.
[02/27 22:15:21    15s] Closing parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d'. 34 times net's RC data read were performed.
[02/27 22:15:21    15s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=772.863M)
[02/27 22:15:21    15s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:21    15s] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=770.863M)
[02/27 22:15:21    15s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 770.863M)
[02/27 22:15:21    15s] <CMD> rcOut -spef lfsr1.spef
[02/27 22:15:21    15s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:21    15s] Dumping Spef file.....
[02/27 22:15:21    15s] RC Out has the following PVT Info:
[02/27 22:15:21    15s]    RC:typical_rc
[02/27 22:15:21    15s] Printing D_NET...
[02/27 22:15:21    15s] RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 746.9M)
[02/27 22:15:21    15s] Closing parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d'. 34 times net's RC data read were performed.
[02/27 22:15:21    15s] <CMD> write_sdf "$designName.sdf"
[02/27 22:15:21    15s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_parallel_arcs'. This setting is recommended for generating SDF for functional  simulation applications.
[02/27 22:15:21    15s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[02/27 22:15:21    15s] SI iteration 1 ... 
[02/27 22:15:21    15s] Begin IPO call back ...
[02/27 22:15:21    15s] End IPO call back ...
[02/27 22:15:22    15s] #################################################################################
[02/27 22:15:22    15s] # Design Stage: PostRoute
[02/27 22:15:22    15s] # Design Mode: 130nm
[02/27 22:15:22    15s] # Analysis Mode: MMMC OCV
[02/27 22:15:22    15s] # Extraction Mode: detail/spef
[02/27 22:15:22    15s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[02/27 22:15:22    15s] # Switching Delay Calculation Engine to AAE-SI
[02/27 22:15:22    15s] #################################################################################
[02/27 22:15:22    15s] Setting infinite Tws ...
[02/27 22:15:22    15s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 744.8M)
[02/27 22:15:22    15s] 	 First Iteration Infinite Tw... 
[02/27 22:15:22    15s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 744.8M)
[02/27 22:15:22    15s] Topological Sorting (CPU = 0:00:00.0, MEM = 744.8M, InitMEM = 744.8M)
[02/27 22:15:22    15s] Initializing multi-corner resistance tables ...
[02/27 22:15:22    15s] Opening parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d' for reading.
[02/27 22:15:22    15s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 762.9M)
[02/27 22:15:22    15s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:22    15s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:22    15s] AAE_THRD: End delay calculation. (MEM=773.023 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:22    15s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 773.0M) ***
[02/27 22:15:22    15s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 773.0M)
[02/27 22:15:22    15s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 22:15:22    15s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 734.9M)
[02/27 22:15:22    15s] SI iteration 2 ... 
[02/27 22:15:22    15s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:22    15s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:22    15s] AAE_THRD: End delay calculation. (MEM=773.023 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:22    15s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 773.0M) ***
[02/27 22:15:22    15s] <CMD> setAnalysisMode -checkType hold -useDetailRC true
[02/27 22:15:22    15s] Closing parasitic data file './lfsr1_13055_7JTRQ0.rcdb.d'. 34 times net's RC data read were performed.
[02/27 22:15:22    15s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[02/27 22:15:22    15s] Type 'man ENCEXT-3493' for more detail.
[02/27 22:15:22    15s] <CMD> report_timing > "$designName.hold.rpt"
[02/27 22:15:22    15s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[02/27 22:15:22    15s] SI iteration 1 ... 
[02/27 22:15:22    15s] #################################################################################
[02/27 22:15:22    15s] # Design Stage: PostRoute
[02/27 22:15:22    15s] # Design Mode: 130nm
[02/27 22:15:22    15s] # Analysis Mode: MMMC OCV
[02/27 22:15:22    15s] # Extraction Mode: default
[02/27 22:15:22    15s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[02/27 22:15:22    15s] # Switching Delay Calculation Engine to AAE-SI
[02/27 22:15:22    15s] #################################################################################
[02/27 22:15:22    15s] Extraction called for design 'lfsr1' of instances=92 and nets=36 using extraction engine 'preRoute' .
[02/27 22:15:22    15s] PreRoute RC Extraction called for design lfsr1.
[02/27 22:15:22    15s] RC Extraction called in multi-corner(1) mode.
[02/27 22:15:22    15s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[02/27 22:15:22    15s] RCMode: PreRoute
[02/27 22:15:22    15s]       RC Corner Indexes            0   
[02/27 22:15:22    15s] Capacitance Scaling Factor   : 1.00000 
[02/27 22:15:22    15s] Resistance Scaling Factor    : 1.00000 
[02/27 22:15:22    15s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 22:15:22    15s] Clock Res. Scaling Factor    : 1.00000 
[02/27 22:15:22    15s] Shrink Factor                : 1.00000
[02/27 22:15:22    15s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 22:15:22    15s] Updating RC grid for preRoute extraction ...
[02/27 22:15:22    15s] Initializing multi-corner resistance tables ...
[02/27 22:15:22    15s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 754.977M)
[02/27 22:15:22    15s] Setting infinite Tws ...
[02/27 22:15:22    15s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 755.0M)
[02/27 22:15:22    15s] 	 First Iteration Infinite Tw... 
[02/27 22:15:22    15s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 755.0M)
[02/27 22:15:22    15s] Calculate late delays in OCV mode...
[02/27 22:15:22    15s] Calculate early delays in OCV mode...
[02/27 22:15:22    15s] Topological Sorting (CPU = 0:00:00.0, MEM = 755.0M, InitMEM = 755.0M)
[02/27 22:15:22    15s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/27 22:15:22    15s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:22    15s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:22    15s] AAE_THRD: End delay calculation. (MEM=767.023 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:22    15s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 767.0M) ***
[02/27 22:15:22    15s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 767.0M)
[02/27 22:15:22    15s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 22:15:22    15s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 728.9M)
[02/27 22:15:22    15s] SI iteration 2 ... 
[02/27 22:15:22    15s] Calculate late delays in OCV mode...
[02/27 22:15:22    15s] Calculate early delays in OCV mode...
[02/27 22:15:22    15s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/27 22:15:22    15s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:22    15s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:22    15s] AAE_THRD: End delay calculation. (MEM=775.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:22    15s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 775.1M) ***
[02/27 22:15:22    15s] <CMD> setAnalysisMode -checkType setup -useDetailRC true
[02/27 22:15:22    15s] **WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
[02/27 22:15:22    15s] Type 'man ENCEXT-3493' for more detail.
[02/27 22:15:22    15s] <CMD> report_timing > "$designName.setup.rpt"
[02/27 22:15:22    15s] SI flow with analysisType aae and Opt Signoff SI using infinite TWs ...
[02/27 22:15:22    15s] SI iteration 1 ... 
[02/27 22:15:22    15s] #################################################################################
[02/27 22:15:22    15s] # Design Stage: PostRoute
[02/27 22:15:22    15s] # Design Mode: 130nm
[02/27 22:15:22    15s] # Analysis Mode: MMMC OCV
[02/27 22:15:22    15s] # Extraction Mode: default
[02/27 22:15:22    15s] # Delay Calculation Options: engine=aae SIAware=true(opt_signoff)
[02/27 22:15:22    15s] # Switching Delay Calculation Engine to AAE-SI
[02/27 22:15:22    15s] #################################################################################
[02/27 22:15:22    15s] Extraction called for design 'lfsr1' of instances=92 and nets=36 using extraction engine 'preRoute' .
[02/27 22:15:22    15s] PreRoute RC Extraction called for design lfsr1.
[02/27 22:15:22    15s] RC Extraction called in multi-corner(1) mode.
[02/27 22:15:22    15s] **WARN: (ENCEXT-6197):	Capacitance table file not specified. This will result in lower parasitic accuracy using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the capacitance table file using 'generateCapTbl' command and specify it before extraction.
[02/27 22:15:22    15s] RCMode: PreRoute
[02/27 22:15:22    15s]       RC Corner Indexes            0   
[02/27 22:15:22    15s] Capacitance Scaling Factor   : 1.00000 
[02/27 22:15:22    15s] Resistance Scaling Factor    : 1.00000 
[02/27 22:15:22    15s] Clock Cap. Scaling Factor    : 1.00000 
[02/27 22:15:22    15s] Clock Res. Scaling Factor    : 1.00000 
[02/27 22:15:22    15s] Shrink Factor                : 1.00000
[02/27 22:15:22    15s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/27 22:15:22    15s] Updating RC grid for preRoute extraction ...
[02/27 22:15:22    15s] Initializing multi-corner resistance tables ...
[02/27 22:15:22    15s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 748.977M)
[02/27 22:15:22    15s] Setting infinite Tws ...
[02/27 22:15:22    15s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 749.0M)
[02/27 22:15:22    15s] 	 First Iteration Infinite Tw... 
[02/27 22:15:22    15s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 749.0M)
[02/27 22:15:22    15s] Calculate early delays in OCV mode...
[02/27 22:15:22    15s] Calculate late delays in OCV mode...
[02/27 22:15:22    15s] Topological Sorting (CPU = 0:00:00.0, MEM = 749.0M, InitMEM = 749.0M)
[02/27 22:15:22    15s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/27 22:15:22    16s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:22    16s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:22    16s] AAE_THRD: End delay calculation. (MEM=767.023 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:22    16s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 767.0M) ***
[02/27 22:15:22    16s] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 767.0M)
[02/27 22:15:22    16s] Add other clocks and setupCteToAAEClockMapping during iter 1
[02/27 22:15:22    16s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 728.9M)
[02/27 22:15:22    16s] SI iteration 2 ... 
[02/27 22:15:22    16s] Calculate early delays in OCV mode...
[02/27 22:15:22    16s] Calculate late delays in OCV mode...
[02/27 22:15:22    16s] **WARN: (ENCESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[02/27 22:15:22    16s] AAE_INFO-618: Total number of nets in the design is 36,  100.0 percent of the nets selected for SI analysis
[02/27 22:15:22    16s] AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/27 22:15:22    16s] AAE_THRD: End delay calculation. (MEM=775.07 CPU=0:00:00.0 REAL=0:00:00.0)
[02/27 22:15:22    16s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 775.1M) ***
[02/27 22:15:22    16s] <CMD> reportCapViolation -outfile final_cap.tarpt
[02/27 22:15:22    16s] *info: 2 clock nets excluded
[02/27 22:15:22    16s] *info: 2 special nets excluded.
[02/27 22:15:22    16s] *info: 2 no-driver nets excluded.
[02/27 22:15:22    16s] *info: capacitance violations report
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] *info: there is 0 max_cap violation in the design.
[02/27 22:15:22    16s] <CMD> verifyGeometry
[02/27 22:15:22    16s]  *** Starting Verify Geometry (MEM: 775.0) ***
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Starting Verification
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Initializing
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[02/27 22:15:22    16s]                   ...... bin size: 2560
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... SubArea : 1 of 1
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[02/27 22:15:22    16s]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[02/27 22:15:22    16s] VG: elapsed time: 0.00
[02/27 22:15:22    16s] Begin Summary ...
[02/27 22:15:22    16s]   Cells       : 0
[02/27 22:15:22    16s]   SameNet     : 0
[02/27 22:15:22    16s]   Wiring      : 0
[02/27 22:15:22    16s]   Antenna     : 0
[02/27 22:15:22    16s]   Short       : 0
[02/27 22:15:22    16s]   Overlap     : 0
[02/27 22:15:22    16s] End Summary
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] **********End: VERIFY GEOMETRY**********
[02/27 22:15:22    16s]  *** verify geometry (CPU: 0:00:00.0  MEM: 52.8M)
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] <CMD> verifyConnectivity -type all
[02/27 22:15:22    16s] VERIFY_CONNECTIVITY use new engine.
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] ******** Start: VERIFY CONNECTIVITY ********
[02/27 22:15:22    16s] Start Time: Wed Feb 27 22:15:22 2019
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] Design Name: lfsr1
[02/27 22:15:22    16s] Database Units: 1000
[02/27 22:15:22    16s] Design Boundary: (0.0000, 0.0000) (67.0000, 52.0000)
[02/27 22:15:22    16s] Error Limit = 1000; Warning Limit = 50
[02/27 22:15:22    16s] Check all nets
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] Begin Summary 
[02/27 22:15:22    16s]   Found no problems or warnings.
[02/27 22:15:22    16s] End Summary
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] End Time: Wed Feb 27 22:15:22 2019
[02/27 22:15:22    16s] Time Elapsed: 0:00:00.0
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] ******** End: VERIFY CONNECTIVITY ********
[02/27 22:15:22    16s]   Verification Complete : 0 Viols.  0 Wrngs.
[02/27 22:15:22    16s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] <CMD> reportCritNet -outfile lfsr1.critnet.rpt
[02/27 22:15:22    16s] Critical nets number = 0.
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] *** Memory Usage v#3 (Current mem = 743.008M, initial mem = 95.930M) ***
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] *** Summary of all messages that are not suppressed in this session:
[02/27 22:15:22    16s] Severity  ID               Count  Summary                                  
[02/27 22:15:22    16s] WARNING   ENCLF-201          666  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/27 22:15:22    16s] WARNING   ENCFP-325            1  Floorplan of the design is resized. All ...
[02/27 22:15:22    16s] WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
[02/27 22:15:22    16s] WARNING   ENCEXT-6197          5  Capacitance table file not specified. Th...
[02/27 22:15:22    16s] WARNING   ENCEXT-2766          8  Sheet resistance for layer %s is not def...
[02/27 22:15:22    16s] WARNING   ENCEXT-2773          1  The via resistance between layers %s and...
[02/27 22:15:22    16s] WARNING   ENCEXT-2776          7  The via resistance between layers %s and...
[02/27 22:15:22    16s] WARNING   ENCEXT-3493          2  The design extraction status has been re...
[02/27 22:15:22    16s] WARNING   ENCEXT-3032          3  Because the cap table file was not provi...
[02/27 22:15:22    16s] WARNING   ENCCK-178            1  CTS cannot find a valid clock net.       
[02/27 22:15:22    16s] WARNING   ENCDC-2614           7  Cannot invoke the command -siAware true ...
[02/27 22:15:22    16s] WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
[02/27 22:15:22    16s] WARNING   ENCESI-2017          4  There is no coupling capacitance found i...
[02/27 22:15:22    16s] WARNING   ENCSR-1254           2  Cannot find any block pin of net %s. Che...
[02/27 22:15:22    16s] WARNING   ENCSR-1256           2  Cannot find any CORE class pad pin of ne...
[02/27 22:15:22    16s] WARNING   ENCSP-9025           1  No scan chain specified/traced.          
[02/27 22:15:22    16s] WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
[02/27 22:15:22    16s] *** Message Summary: 713 warning(s), 0 error(s)
[02/27 22:15:22    16s] 
[02/27 22:15:22    16s] --- Ending "Encounter" (totcpu=0:00:14.7, real=0:00:27.0, mem=743.0M) ---
