
------------------------------------- Proof -------------------------------------

/IF	S0= [PIDReg]=pid                                            Premise(F0)
	S1= PC[NIA]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={31,rD,rA,rB,1556}                     Premise(F2)
	S3= GPRegs[rA]=a                                            Premise(F3)
	S4= GPRegs[rB]=b                                            Premise(F4)
	S5= XER[SO]=so                                              Premise(F5)

IF	S6= PIDReg.Out=pid                                          PIDReg-Out(S0)
	S7= PC.NIA=addr                                             PC-Out(S1)
	S8= PC.NIA=>Mux40.1                                         Premise(F3930)
	S9= Mux40.1=addr                                            Path(S7,S8)
	S10= Mux40.Out=>IMem.Addr                                   Premise(F3931)
	S11= PIDReg.Out=>Mux41.1                                    Premise(F4214)
	S12= Mux41.1=pid                                            Path(S6,S11)
	S13= Mux41.Out=>IMem.PID                                    Premise(F4215)
	S14= IMem.RData=>Mux44.1                                    Premise(F4546)
	S15= Mux44.Out=>IR.In                                       Premise(F4547)
	S16= CtrlPC=0                                               Premise(F5511)
	S17= CtrlPCInc=1                                            Premise(F5512)
	S18= PC[NIA]=addr+4                                         PC-Write(S1,S16,S17)
	S19= CtrlGPRegs=0                                           Premise(F5514)
	S20= GPRegs[rA]=a                                           GPRegs-Hold(S3,S19)
	S21= GPRegs[rB]=b                                           GPRegs-Hold(S4,S19)
	S22= CtrlXERSO=0                                            Premise(F5515)
	S23= XER[SO]=so                                             XER-SO-Hold(S5,S22)
	S24= CtrlIR=1                                               Premise(F5528)
	S25= CtrlMux40.1=1                                          Premise(F5595)
	S26= Mux40.Out=addr                                         Mux(S9,S25)
	S27= IMem.Addr=addr                                         Path(S26,S10)
	S28= CtrlMux41.1=1                                          Premise(F5596)
	S29= Mux41.Out=pid                                          Mux(S12,S28)
	S30= IMem.PID=pid                                           Path(S29,S13)
	S31= IMem.RData={31,rD,rA,rB,1556}                          IMem-Read(S2,S30,S27)
	S32= Mux44.1={31,rD,rA,rB,1556}                             Path(S31,S14)
	S33= CtrlMux44.1=1                                          Premise(F5599)
	S34= Mux44.Out={31,rD,rA,rB,1556}                           Mux(S32,S33)
	S35= IR.In={31,rD,rA,rB,1556}                               Path(S34,S15)
	S36= [IR]={31,rD,rA,rB,1556}                                IR-Write(S35,S24)

ID	S37= IR.Out11_15=rA                                         IR-Out(S36)
	S38= IR.Out16_20=rB                                         IR-Out(S36)
	S39= Mux1.Out=>A.In                                         Premise(F5627)
	S40= GPRegs.RData1=>Mux1.3                                  Premise(F5680)
	S41= Mux10.Out=>B.In                                        Premise(F6937)
	S42= GPRegs.RData2=>Mux10.5                                 Premise(F6984)
	S43= IR.Out11_15=>Mux33.1                                   Premise(F8576)
	S44= Mux33.1=rA                                             Path(S37,S43)
	S45= Mux33.Out=>GPRegs.RReg1                                Premise(F8577)
	S46= IR.Out16_20=>Mux34.1                                   Premise(F8838)
	S47= Mux34.1=rB                                             Path(S38,S46)
	S48= Mux34.Out=>GPRegs.RReg2                                Premise(F8839)
	S49= CtrlPC=0                                               Premise(F11131)
	S50= CtrlPCInc=0                                            Premise(F11132)
	S51= PC[NIA]=addr+4                                         PC-Hold(S18,S49,S50)
	S52= CtrlXERSO=0                                            Premise(F11135)
	S53= XER[SO]=so                                             XER-SO-Hold(S23,S52)
	S54= CtrlA=1                                                Premise(F11138)
	S55= CtrlB=1                                                Premise(F11140)
	S56= CtrlIR=0                                               Premise(F11148)
	S57= [IR]={31,rD,rA,rB,1556}                                IR-Hold(S36,S56)
	S58= CtrlMux1.1=0                                           Premise(F11153)
	S59= CtrlMux1.2=0                                           Premise(F11154)
	S60= CtrlMux1.3=1                                           Premise(F11155)
	S61= CtrlMux1.4=0                                           Premise(F11156)
	S62= CtrlMux10.1=0                                          Premise(F11166)
	S63= CtrlMux10.2=0                                          Premise(F11167)
	S64= CtrlMux10.3=0                                          Premise(F11168)
	S65= CtrlMux10.4=0                                          Premise(F11169)
	S66= CtrlMux10.5=1                                          Premise(F11170)
	S67= CtrlMux10.6=0                                          Premise(F11171)
	S68= CtrlMux10.7=0                                          Premise(F11172)
	S69= CtrlMux10.8=0                                          Premise(F11173)
	S70= CtrlMux33.1=1                                          Premise(F11204)
	S71= Mux33.Out=rA                                           Mux(S44,S70)
	S72= GPRegs.RReg1=rA                                        Path(S71,S45)
	S73= GPRegs.RData1=a                                        GPRegs-Read(S20,S72)
	S74= Mux1.3=a                                               Path(S73,S40)
	S75= Mux1.Out=a                                             Mux(S74,S58,S59,S60,S61)
	S76= A.In=a                                                 Path(S75,S39)
	S77= [A]=a                                                  A-Write(S76,S54)
	S78= CtrlMux34.1=1                                          Premise(F11205)
	S79= CtrlMux34.2=0                                          Premise(F11206)
	S80= Mux34.Out=rB                                           Mux(S47,S78,S79)
	S81= GPRegs.RReg2=rB                                        Path(S80,S48)
	S82= GPRegs.RData2=b                                        GPRegs-Read(S21,S81)
	S83= Mux10.5=b                                              Path(S82,S42)
	S84= Mux10.Out=b                                            Mux(S83,S62,S63,S64,S65,S66,S67,S68,S69)
	S85= B.In=b                                                 Path(S84,S41)
	S86= [B]=b                                                  B-Write(S85,S55)

EX	S87= XER.SOOut=so                                           XER-SO-Out(S53)
	S88= IR.Out0_5=31                                           IR-Out(S57)
	S89= IR.Out21_31=1556                                       IR-Out(S57)
	S90= A.Out=a                                                A-Out(S77)
	S91= B.Out=b                                                B-Out(S86)
	S92= A.Out=>Mux5.1                                          Premise(F11614)
	S93= Mux5.1=a                                               Path(S90,S92)
	S94= Mux5.Out=>ALU.A                                        Premise(F11615)
	S95= B.Out=>Mux6.1                                          Premise(F11836)
	S96= Mux6.1=b                                               Path(S91,S95)
	S97= Mux6.Out=>ALU.B                                        Premise(F11837)
	S98= CU.Func=>Mux8.1                                        Premise(F12096)
	S99= Mux8.Out=>ALU.Func                                     Premise(F12097)
	S100= ALU.Out=>Mux9.1                                       Premise(F12318)
	S101= Mux9.Out=>ALUOut.In                                   Premise(F12319)
	S102= IR.Out21_31=>Mux21.1                                  Premise(F13090)
	S103= Mux21.1=1556                                          Path(S89,S102)
	S104= Mux21.Out=>CU.IRFunc                                  Premise(F13091)
	S105= IR.Out0_5=>Mux23.1                                    Premise(F13318)
	S106= Mux23.1=31                                            Path(S88,S105)
	S107= Mux23.Out=>CU.Op                                      Premise(F13319)
	S108= ORGate.Out=>Mux31.1                                   Premise(F14034)
	S109= Mux31.Out=>DR1bit.In                                  Premise(F14035)
	S110= XER.SOOut=>Mux53.1                                    Premise(F16346)
	S111= Mux53.1=so                                            Path(S87,S110)
	S112= Mux53.Out=>ORGate.A                                   Premise(F16347)
	S113= ALU.OV=>Mux54.1                                       Premise(F16402)
	S114= Mux54.Out=>ORGate.B                                   Premise(F16403)
	S115= ALU.OV=>Mux55.1                                       Premise(F16458)
	S116= Mux55.Out=>OVReg.In                                   Premise(F16459)
	S117= CtrlPC=0                                              Premise(F16751)
	S118= CtrlPCInc=0                                           Premise(F16752)
	S119= PC[NIA]=addr+4                                        PC-Hold(S51,S117,S118)
	S120= CtrlALUOut=1                                          Premise(F16759)
	S121= CtrlDR1bit=1                                          Premise(F16766)
	S122= CtrlIR=0                                              Premise(F16768)
	S123= [IR]={31,rD,rA,rB,1556}                               IR-Hold(S57,S122)
	S124= CtrlOVReg=1                                           Premise(F16771)
	S125= CtrlMux5.1=1                                          Premise(F16780)
	S126= Mux5.Out=a                                            Mux(S93,S125)
	S127= ALU.A=a                                               Path(S126,S94)
	S128= CtrlMux6.1=1                                          Premise(F16781)
	S129= Mux6.Out=b                                            Mux(S96,S128)
	S130= ALU.B=b                                               Path(S129,S97)
	S131= CtrlMux8.1=1                                          Premise(F16783)
	S132= CtrlMux9.1=1                                          Premise(F16784)
	S133= CtrlMux9.2=0                                          Premise(F16785)
	S134= CtrlMux21.1=1                                         Premise(F16807)
	S135= Mux21.Out=1556                                        Mux(S103,S134)
	S136= CU.IRFunc=1556                                        Path(S135,S104)
	S137= CtrlMux23.1=1                                         Premise(F16809)
	S138= Mux23.Out=31                                          Mux(S106,S137)
	S139= CU.Op=31                                              Path(S138,S107)
	S140= CU.Func=alu_add                                       CU(S139,S136)
	S141= Mux8.1=alu_add                                        Path(S140,S98)
	S142= Mux8.Out=alu_add                                      Mux(S141,S131)
	S143= ALU.Func=alu_add                                      Path(S142,S99)
	S144= ALU.Out=a+b                                           ALU(S127,S130,S143)
	S145= Mux9.1=a+b                                            Path(S144,S100)
	S146= Mux9.Out=a+b                                          Mux(S145,S132,S133)
	S147= ALUOut.In=a+b                                         Path(S146,S101)
	S148= [ALUOut]=a+b                                          ALUOut-Write(S147,S120)
	S149= ALU.OV=OverFlow(a+b)                                  ALU(S127,S130,S143)
	S150= Mux54.1=OverFlow(a+b)                                 Path(S149,S113)
	S151= Mux55.1=OverFlow(a+b)                                 Path(S149,S115)
	S152= CtrlMux31.1=1                                         Premise(F16822)
	S153= CtrlMux53.1=1                                         Premise(F16852)
	S154= Mux53.Out=so                                          Mux(S111,S153)
	S155= ORGate.A=so                                           Path(S154,S112)
	S156= CtrlMux54.1=1                                         Premise(F16853)
	S157= CtrlMux54.2=0                                         Premise(F16854)
	S158= Mux54.Out=OverFlow(a+b)                               Mux(S150,S156,S157)
	S159= ORGate.B=OverFlow(a+b)                                Path(S158,S114)
	S160= ORGate.Out=so|OverFlow(a+b)                           ORGate(S155,S159)
	S161= Mux31.1=so|OverFlow(a+b)                              Path(S160,S108)
	S162= Mux31.Out=so|OverFlow(a+b)                            Mux(S161,S152)
	S163= DR1bit.In=so|OverFlow(a+b)                            Path(S162,S109)
	S164= [DR1bit]=so|OverFlow(a+b)                             DR1bit-Write(S163,S121)
	S165= CtrlMux55.1=1                                         Premise(F16855)
	S166= Mux55.Out=OverFlow(a+b)                               Mux(S151,S165)
	S167= OVReg.In=OverFlow(a+b)                                Path(S166,S116)
	S168= [OVReg]=OverFlow(a+b)                                 OVReg-Write(S167,S124)

MEM	S169= CtrlPC=0                                              Premise(F22371)
	S170= CtrlPCInc=0                                           Premise(F22372)
	S171= PC[NIA]=addr+4                                        PC-Hold(S119,S169,S170)
	S172= CtrlALUOut=0                                          Premise(F22379)
	S173= [ALUOut]=a+b                                          ALUOut-Hold(S148,S172)
	S174= CtrlDR1bit=0                                          Premise(F22386)
	S175= [DR1bit]=so|OverFlow(a+b)                             DR1bit-Hold(S164,S174)
	S176= CtrlIR=0                                              Premise(F22388)
	S177= [IR]={31,rD,rA,rB,1556}                               IR-Hold(S123,S176)
	S178= CtrlOVReg=0                                           Premise(F22391)
	S179= [OVReg]=OverFlow(a+b)                                 OVReg-Hold(S168,S178)

WB	S180= ALUOut.Out=a+b                                        ALUOut-Out(S173)
	S181= DR1bit.Out=so|OverFlow(a+b)                           DR1bit-Out(S175)
	S182= IR.Out6_10=rD                                         IR-Out(S177)
	S183= OVReg.Out=OverFlow(a+b)                               OVReg-Out(S179)
	S184= ALUOut.Out=>Mux38.1                                   Premise(F25922)
	S185= Mux38.1=a+b                                           Path(S180,S184)
	S186= Mux38.Out=>GPRegs.WData                               Premise(F25923)
	S187= Mux39.Out=>GPRegs.WReg                                Premise(F26167)
	S188= IR.Out6_10=>Mux39.2                                   Premise(F26184)
	S189= Mux39.2=rD                                            Path(S182,S188)
	S190= OVReg.Out=>Mux63.1                                    Premise(F27890)
	S191= Mux63.1=OverFlow(a+b)                                 Path(S183,S190)
	S192= Mux63.Out=>XER.OVIn                                   Premise(F27891)
	S193= DR1bit.Out=>Mux64.1                                   Premise(F27934)
	S194= Mux64.1=so|OverFlow(a+b)                              Path(S181,S193)
	S195= Mux64.Out=>XER.SOIn                                   Premise(F27935)
	S196= CtrlPC=0                                              Premise(F27991)
	S197= CtrlPCInc=0                                           Premise(F27992)
	S198= PC[NIA]=addr+4                                        PC-Hold(S171,S196,S197)
	S199= CtrlGPRegs=1                                          Premise(F27994)
	S200= CtrlXERSO=1                                           Premise(F27995)
	S201= CtrlXEROV=1                                           Premise(F27996)
	S202= CtrlMux38.1=1                                         Premise(F28070)
	S203= CtrlMux38.2=0                                         Premise(F28071)
	S204= CtrlMux38.3=0                                         Premise(F28072)
	S205= Mux38.Out=a+b                                         Mux(S185,S202,S203,S204)
	S206= GPRegs.WData=a+b                                      Path(S205,S186)
	S207= CtrlMux39.1=0                                         Premise(F28073)
	S208= CtrlMux39.2=1                                         Premise(F28074)
	S209= Mux39.Out=rD                                          Mux(S189,S207,S208)
	S210= GPRegs.WReg=rD                                        Path(S209,S187)
	S211= GPRegs[rD]=a+b                                        GPRegs-Write(S210,S206,S199)
	S212= CtrlMux63.1=1                                         Premise(F28104)
	S213= Mux63.Out=OverFlow(a+b)                               Mux(S191,S212)
	S214= XER.OVIn=OverFlow(a+b)                                Path(S213,S192)
	S215= XER[OV]=OverFlow(a+b)                                 XER-OV-Write(S214,S201)
	S216= CtrlMux64.1=1                                         Premise(F28105)
	S217= Mux64.Out=so|OverFlow(a+b)                            Mux(S194,S216)
	S218= XER.SOIn=so|OverFlow(a+b)                             Path(S217,S195)
	S219= XER[SO]=so|OverFlow(a+b)                              XER-SO-Write(S218,S200)

WB/	S198= PC[NIA]=addr+4                                        PC-Hold(S171,S196,S197)
	S211= GPRegs[rD]=a+b                                        GPRegs-Write(S210,S206,S199)
	S215= XER[OV]=OverFlow(a+b)                                 XER-OV-Write(S214,S201)
	S219= XER[SO]=so|OverFlow(a+b)                              XER-SO-Write(S218,S200)

