<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4581" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4581{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4581{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4581{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4581{left:190px;bottom:998px;}
#t5_4581{left:425px;bottom:998px;letter-spacing:-0.12px;}
#t6_4581{left:425px;bottom:976px;letter-spacing:-0.12px;}
#t7_4581{left:425px;bottom:959px;letter-spacing:-0.11px;}
#t8_4581{left:425px;bottom:943px;letter-spacing:-0.12px;}
#t9_4581{left:190px;bottom:918px;letter-spacing:-0.14px;}
#ta_4581{left:425px;bottom:918px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tb_4581{left:425px;bottom:901px;letter-spacing:-0.11px;}
#tc_4581{left:79px;bottom:877px;letter-spacing:-0.16px;}
#td_4581{left:137px;bottom:877px;letter-spacing:-0.16px;}
#te_4581{left:190px;bottom:877px;letter-spacing:-0.14px;}
#tf_4581{left:425px;bottom:877px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tg_4581{left:690px;bottom:877px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#th_4581{left:690px;bottom:860px;letter-spacing:-0.11px;}
#ti_4581{left:190px;bottom:836px;}
#tj_4581{left:425px;bottom:836px;letter-spacing:-0.12px;}
#tk_4581{left:425px;bottom:814px;letter-spacing:-0.12px;}
#tl_4581{left:425px;bottom:797px;letter-spacing:-0.11px;}
#tm_4581{left:425px;bottom:781px;letter-spacing:-0.12px;}
#tn_4581{left:190px;bottom:756px;letter-spacing:-0.14px;}
#to_4581{left:425px;bottom:756px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tp_4581{left:425px;bottom:739px;letter-spacing:-0.11px;}
#tq_4581{left:79px;bottom:715px;letter-spacing:-0.13px;}
#tr_4581{left:137px;bottom:715px;letter-spacing:-0.16px;}
#ts_4581{left:190px;bottom:715px;letter-spacing:-0.14px;}
#tt_4581{left:425px;bottom:715px;letter-spacing:-0.12px;}
#tu_4581{left:690px;bottom:715px;letter-spacing:-0.11px;}
#tv_4581{left:690px;bottom:698px;letter-spacing:-0.12px;}
#tw_4581{left:190px;bottom:674px;letter-spacing:-0.1px;}
#tx_4581{left:425px;bottom:674px;letter-spacing:-0.11px;}
#ty_4581{left:425px;bottom:657px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_4581{left:190px;bottom:632px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t10_4581{left:425px;bottom:632px;letter-spacing:-0.14px;}
#t11_4581{left:190px;bottom:608px;letter-spacing:-0.15px;}
#t12_4581{left:425px;bottom:608px;letter-spacing:-0.11px;}
#t13_4581{left:425px;bottom:591px;letter-spacing:-0.12px;}
#t14_4581{left:425px;bottom:574px;letter-spacing:-0.14px;}
#t15_4581{left:690px;bottom:608px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t16_4581{left:762px;bottom:606px;}
#t17_4581{left:772px;bottom:608px;}
#t18_4581{left:690px;bottom:591px;letter-spacing:-0.12px;}
#t19_4581{left:690px;bottom:574px;letter-spacing:-0.12px;}
#t1a_4581{left:190px;bottom:550px;letter-spacing:-0.15px;}
#t1b_4581{left:425px;bottom:550px;letter-spacing:-0.14px;}
#t1c_4581{left:80px;bottom:525px;letter-spacing:-0.15px;}
#t1d_4581{left:137px;bottom:525px;letter-spacing:-0.16px;}
#t1e_4581{left:190px;bottom:525px;letter-spacing:-0.14px;}
#t1f_4581{left:425px;bottom:525px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1g_4581{left:690px;bottom:525px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_4581{left:690px;bottom:509px;letter-spacing:-0.12px;}
#t1i_4581{left:190px;bottom:484px;letter-spacing:-0.13px;}
#t1j_4581{left:425px;bottom:484px;letter-spacing:-0.12px;}
#t1k_4581{left:190px;bottom:460px;letter-spacing:-0.21px;}
#t1l_4581{left:425px;bottom:460px;letter-spacing:-0.1px;}
#t1m_4581{left:425px;bottom:443px;letter-spacing:-0.11px;}
#t1n_4581{left:425px;bottom:426px;letter-spacing:-0.11px;}
#t1o_4581{left:190px;bottom:402px;letter-spacing:-0.21px;}
#t1p_4581{left:425px;bottom:402px;letter-spacing:-0.11px;}
#t1q_4581{left:425px;bottom:385px;letter-spacing:-0.11px;}
#t1r_4581{left:425px;bottom:368px;letter-spacing:-0.14px;}
#t1s_4581{left:80px;bottom:344px;letter-spacing:-0.16px;}
#t1t_4581{left:137px;bottom:344px;letter-spacing:-0.16px;}
#t1u_4581{left:190px;bottom:344px;letter-spacing:-0.14px;}
#t1v_4581{left:425px;bottom:344px;letter-spacing:-0.12px;}
#t1w_4581{left:690px;bottom:344px;letter-spacing:-0.11px;}
#t1x_4581{left:690px;bottom:327px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1y_4581{left:690px;bottom:310px;letter-spacing:-0.12px;}
#t1z_4581{left:690px;bottom:293px;letter-spacing:-0.11px;}
#t20_4581{left:817px;bottom:293px;}
#t21_4581{left:190px;bottom:269px;letter-spacing:-0.13px;}
#t22_4581{left:425px;bottom:269px;letter-spacing:-0.11px;}
#t23_4581{left:425px;bottom:252px;letter-spacing:-0.11px;}
#t24_4581{left:425px;bottom:235px;letter-spacing:-0.11px;}
#t25_4581{left:690px;bottom:269px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t26_4581{left:762px;bottom:267px;}
#t27_4581{left:772px;bottom:269px;}
#t28_4581{left:690px;bottom:252px;letter-spacing:-0.12px;}
#t29_4581{left:690px;bottom:235px;letter-spacing:-0.12px;}
#t2a_4581{left:190px;bottom:211px;letter-spacing:-0.15px;}
#t2b_4581{left:425px;bottom:211px;letter-spacing:-0.12px;}
#t2c_4581{left:190px;bottom:186px;letter-spacing:-0.13px;}
#t2d_4581{left:425px;bottom:186px;letter-spacing:-0.11px;}
#t2e_4581{left:425px;bottom:169px;letter-spacing:-0.11px;word-spacing:-1.04px;}
#t2f_4581{left:425px;bottom:153px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2g_4581{left:690px;bottom:186px;letter-spacing:-0.11px;}
#t2h_4581{left:690px;bottom:169px;letter-spacing:-0.12px;}
#t2i_4581{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t2j_4581{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t2k_4581{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2l_4581{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2m_4581{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t2n_4581{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2o_4581{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2p_4581{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t2q_4581{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t2r_4581{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4581{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4581{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4581{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4581{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_4581{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4581{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4581" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4581Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4581" style="-webkit-user-select: none;"><object width="935" height="1210" data="4581/4581.svg" type="image/svg+xml" id="pdf4581" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4581" class="t s1_4581">Vol. 4 </span><span id="t2_4581" class="t s1_4581">2-59 </span>
<span id="t3_4581" class="t s2_4581">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4581" class="t s3_4581">0 </span><span id="t5_4581" class="t s3_4581">Enable (R/W) </span>
<span id="t6_4581" class="t s3_4581">Set 1 to enable L3 CAT masks and COS to </span>
<span id="t7_4581" class="t s3_4581">operate in Code and Data Prioritization </span>
<span id="t8_4581" class="t s3_4581">(CDP) mode. </span>
<span id="t9_4581" class="t s3_4581">63:1 </span><span id="ta_4581" class="t s3_4581">Reserved. Attempts to write to reserved </span>
<span id="tb_4581" class="t s3_4581">bits result in a #GP(0). </span>
<span id="tc_4581" class="t s3_4581">C82H </span><span id="td_4581" class="t s3_4581">3202 </span><span id="te_4581" class="t s3_4581">IA32_L2_QOS_CFG </span><span id="tf_4581" class="t s3_4581">L2 QOS Configuration (R/W) </span><span id="tg_4581" class="t s3_4581">If ( CPUID.(EAX=10H, </span>
<span id="th_4581" class="t s3_4581">ECX=2):ECX.[2] = 1 ) </span>
<span id="ti_4581" class="t s3_4581">0 </span><span id="tj_4581" class="t s3_4581">Enable (R/W) </span>
<span id="tk_4581" class="t s3_4581">Set 1 to enable L2 CAT masks and COS to </span>
<span id="tl_4581" class="t s3_4581">operate in Code and Data Prioritization </span>
<span id="tm_4581" class="t s3_4581">(CDP) mode. </span>
<span id="tn_4581" class="t s3_4581">63:1 </span><span id="to_4581" class="t s3_4581">Reserved. Attempts to write to reserved </span>
<span id="tp_4581" class="t s3_4581">bits result in a #GP(0). </span>
<span id="tq_4581" class="t s3_4581">C8DH </span><span id="tr_4581" class="t s3_4581">3213 </span><span id="ts_4581" class="t s3_4581">IA32_QM_EVTSEL </span><span id="tt_4581" class="t s3_4581">Monitoring Event Select Register (R/W) </span><span id="tu_4581" class="t s3_4581">If ( CPUID.(EAX=07H, </span>
<span id="tv_4581" class="t s3_4581">ECX=0):EBX.[12] = 1 ) </span>
<span id="tw_4581" class="t s3_4581">7:0 </span><span id="tx_4581" class="t s3_4581">Event ID: ID of a supported monitoring </span>
<span id="ty_4581" class="t s3_4581">event to report via IA32_QM_CTR. </span>
<span id="tz_4581" class="t s3_4581">31: 8 </span><span id="t10_4581" class="t s3_4581">Reserved </span>
<span id="t11_4581" class="t s3_4581">N+31:32 </span><span id="t12_4581" class="t s3_4581">Resource Monitoring ID: ID for monitoring </span>
<span id="t13_4581" class="t s3_4581">hardware to report monitored data via </span>
<span id="t14_4581" class="t s3_4581">IA32_QM_CTR. </span>
<span id="t15_4581" class="t s3_4581">N = Ceil (Log </span>
<span id="t16_4581" class="t s4_4581">2 </span>
<span id="t17_4581" class="t s3_4581">( </span>
<span id="t18_4581" class="t s3_4581">CPUID.(EAX= 0FH, </span>
<span id="t19_4581" class="t s3_4581">ECX=0H).EBX[31:0] +1)) </span>
<span id="t1a_4581" class="t s3_4581">63:N+32 </span><span id="t1b_4581" class="t s3_4581">Reserved </span>
<span id="t1c_4581" class="t s3_4581">C8EH </span><span id="t1d_4581" class="t s3_4581">3214 </span><span id="t1e_4581" class="t s3_4581">IA32_QM_CTR </span><span id="t1f_4581" class="t s3_4581">Monitoring Counter Register (R/O) </span><span id="t1g_4581" class="t s3_4581">If ( CPUID.(EAX=07H, </span>
<span id="t1h_4581" class="t s3_4581">ECX=0):EBX.[12] = 1 ) </span>
<span id="t1i_4581" class="t s3_4581">61:0 </span><span id="t1j_4581" class="t s3_4581">Resource Monitored Data </span>
<span id="t1k_4581" class="t s3_4581">62 </span><span id="t1l_4581" class="t s3_4581">Unavailable: If 1, indicates data for this </span>
<span id="t1m_4581" class="t s3_4581">RMID is not available or not monitored for </span>
<span id="t1n_4581" class="t s3_4581">this resource or RMID. </span>
<span id="t1o_4581" class="t s3_4581">63 </span><span id="t1p_4581" class="t s3_4581">Error: If 1, indicates an unsupported RMID </span>
<span id="t1q_4581" class="t s3_4581">or event type was written to </span>
<span id="t1r_4581" class="t s3_4581">IA32_PQR_QM_EVTSEL. </span>
<span id="t1s_4581" class="t s3_4581">C8FH </span><span id="t1t_4581" class="t s3_4581">3215 </span><span id="t1u_4581" class="t s3_4581">IA32_PQR_ASSOC </span><span id="t1v_4581" class="t s3_4581">Resource Association Register (R/W) </span><span id="t1w_4581" class="t s3_4581">If ( (CPUID.(EAX=07H, </span>
<span id="t1x_4581" class="t s3_4581">ECX=0):EBX[12] =1) or </span>
<span id="t1y_4581" class="t s3_4581">(CPUID.(EAX=07H, </span>
<span id="t1z_4581" class="t s3_4581">ECX=0):EBX[15] =1 ) </span><span id="t20_4581" class="t s3_4581">) </span>
<span id="t21_4581" class="t s3_4581">N-1:0 </span><span id="t22_4581" class="t s3_4581">Resource Monitoring ID (R/W): ID for </span>
<span id="t23_4581" class="t s3_4581">monitoring hardware to track internal </span>
<span id="t24_4581" class="t s3_4581">operation, e.g., memory access. </span>
<span id="t25_4581" class="t s3_4581">N = Ceil (Log </span>
<span id="t26_4581" class="t s4_4581">2 </span>
<span id="t27_4581" class="t s3_4581">( </span>
<span id="t28_4581" class="t s3_4581">CPUID.(EAX= 0FH, </span>
<span id="t29_4581" class="t s3_4581">ECX=0H).EBX[31:0] +1)) </span>
<span id="t2a_4581" class="t s3_4581">31:N </span><span id="t2b_4581" class="t s3_4581">Reserved </span>
<span id="t2c_4581" class="t s3_4581">63:32 </span><span id="t2d_4581" class="t s3_4581">COS (R/W): The class of service (COS) to </span>
<span id="t2e_4581" class="t s3_4581">enforce (on writes); returns the current COS </span>
<span id="t2f_4581" class="t s3_4581">when read. </span>
<span id="t2g_4581" class="t s3_4581">If ( CPUID.(EAX=07H, </span>
<span id="t2h_4581" class="t s3_4581">ECX=0):EBX.[15] = 1 ) </span>
<span id="t2i_4581" class="t s5_4581">Table 2-2. </span><span id="t2j_4581" class="t s5_4581">IA-32 Architectural MSRs (Contd.) </span>
<span id="t2k_4581" class="t s6_4581">Register </span>
<span id="t2l_4581" class="t s6_4581">Address </span>
<span id="t2m_4581" class="t s6_4581">Architectural MSR Name / Bit Fields </span>
<span id="t2n_4581" class="t s6_4581">(Former MSR Name) </span><span id="t2o_4581" class="t s6_4581">MSR/Bit Description </span><span id="t2p_4581" class="t s6_4581">Comment </span>
<span id="t2q_4581" class="t s6_4581">Hex </span><span id="t2r_4581" class="t s6_4581">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
