// Seed: 2385026247
module module_0;
  parameter id_1 = -1;
  logic id_2;
  ;
  assign id_2 = {id_2, id_2, 1, id_2};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  logic id_5, id_6 = 1;
  assign id_5 = -1;
  genvar id_7;
  wire  id_8;
  logic id_9;
endmodule
program module_2 #(
    parameter id_1  = 32'd2,
    parameter id_14 = 32'd37,
    parameter id_2  = 32'd62,
    parameter id_4  = 32'd89,
    parameter id_8  = 32'd10,
    parameter id_9  = 32'd5
) (
    input tri id_0,
    input uwire _id_1,
    input tri0 _id_2,
    input supply0 id_3[id_9 : id_8],
    input tri _id_4,
    input wand id_5,
    input wire id_6,
    output uwire id_7,
    output supply1 _id_8,
    input tri _id_9[1 'b0 : id_4],
    input supply1 id_10,
    input supply1 id_11,
    output tri0 id_12
);
  logic _id_14 = -1, id_15[id_1 : id_2];
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_16;
  ;
  parameter [(  1 'b0 &  1  !=?  -1  ) : id_14  .  id_9] id_17 = {1};
  xor primCall (id_12, id_15, id_3, id_5, id_6);
endprogram
