// Seed: 2385900586
`define pp_4 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_8(
      id_2, 1
  );
  logic id_4;
  logic id_5, id_6;
  logic id_7;
endmodule
`default_nettype id_3 `endcelldefine
