ARM GAS  /tmp/cc0Fuf4U.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/dma.c"
  18              		.section	.text.MX_DMA_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_DMA_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_DMA_Init:
  26              	.LFB65:
   1:Core/Src/dma.c **** /* USER CODE BEGIN Header */
   2:Core/Src/dma.c **** /**
   3:Core/Src/dma.c ****   ******************************************************************************
   4:Core/Src/dma.c ****   * @file    dma.c
   5:Core/Src/dma.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/dma.c ****   *          of all the requested memory to memory DMA transfers.
   7:Core/Src/dma.c ****   ******************************************************************************
   8:Core/Src/dma.c ****   * @attention
   9:Core/Src/dma.c ****   *
  10:Core/Src/dma.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/dma.c ****   * All rights reserved.
  12:Core/Src/dma.c ****   *
  13:Core/Src/dma.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/dma.c ****   * in the root directory of this software component.
  15:Core/Src/dma.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/dma.c ****   *
  17:Core/Src/dma.c ****   ******************************************************************************
  18:Core/Src/dma.c ****   */
  19:Core/Src/dma.c **** /* USER CODE END Header */
  20:Core/Src/dma.c **** 
  21:Core/Src/dma.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/dma.c **** #include "dma.h"
  23:Core/Src/dma.c **** 
  24:Core/Src/dma.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/dma.c **** 
  26:Core/Src/dma.c **** /* USER CODE END 0 */
  27:Core/Src/dma.c **** 
  28:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/dma.c **** /* Configure DMA                                                              */
  30:Core/Src/dma.c **** /*----------------------------------------------------------------------------*/
  31:Core/Src/dma.c **** 
  32:Core/Src/dma.c **** /* USER CODE BEGIN 1 */
ARM GAS  /tmp/cc0Fuf4U.s 			page 2


  33:Core/Src/dma.c **** 
  34:Core/Src/dma.c **** /* USER CODE END 1 */
  35:Core/Src/dma.c **** 
  36:Core/Src/dma.c **** /**
  37:Core/Src/dma.c ****   * Enable DMA controller clock
  38:Core/Src/dma.c ****   */
  39:Core/Src/dma.c **** void MX_DMA_Init(void)
  40:Core/Src/dma.c **** {
  27              		.loc 1 40 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  41:Core/Src/dma.c **** 
  42:Core/Src/dma.c ****   /* DMA controller clock enable */
  43:Core/Src/dma.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  31              		.loc 1 43 3 view .LVU1
  32              	.LBB2:
  33              		.loc 1 43 3 view .LVU2
  34              		.loc 1 43 3 view .LVU3
  35 0000 0A4B     		ldr	r3, .L2
  36              	.LBE2:
  40:Core/Src/dma.c **** 
  37              		.loc 1 40 1 is_stmt 0 view .LVU4
  38 0002 07B5     		push	{r0, r1, r2, lr}
  39              		.cfi_def_cfa_offset 16
  40              		.cfi_offset 14, -4
  41              	.LBB3:
  42              		.loc 1 43 3 view .LVU5
  43 0004 5A69     		ldr	r2, [r3, #20]
  44              	.LBE3:
  44:Core/Src/dma.c **** 
  45:Core/Src/dma.c ****   /* DMA interrupt init */
  46:Core/Src/dma.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
  47:Core/Src/dma.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
  45              		.loc 1 47 3 view .LVU6
  46 0006 0521     		movs	r1, #5
  47              	.LBB4:
  43:Core/Src/dma.c **** 
  48              		.loc 1 43 3 view .LVU7
  49 0008 42F00102 		orr	r2, r2, #1
  50 000c 5A61     		str	r2, [r3, #20]
  43:Core/Src/dma.c **** 
  51              		.loc 1 43 3 is_stmt 1 view .LVU8
  52 000e 5B69     		ldr	r3, [r3, #20]
  53              	.LBE4:
  54              		.loc 1 47 3 is_stmt 0 view .LVU9
  55 0010 0022     		movs	r2, #0
  56              	.LBB5:
  43:Core/Src/dma.c **** 
  57              		.loc 1 43 3 view .LVU10
  58 0012 03F00103 		and	r3, r3, #1
  59 0016 0193     		str	r3, [sp, #4]
  43:Core/Src/dma.c **** 
  60              		.loc 1 43 3 is_stmt 1 view .LVU11
  61              	.LBE5:
  62              		.loc 1 47 3 is_stmt 0 view .LVU12
  63 0018 0B20     		movs	r0, #11
ARM GAS  /tmp/cc0Fuf4U.s 			page 3


  64              	.LBB6:
  43:Core/Src/dma.c **** 
  65              		.loc 1 43 3 view .LVU13
  66 001a 019B     		ldr	r3, [sp, #4]
  67              	.LBE6:
  43:Core/Src/dma.c **** 
  68              		.loc 1 43 3 is_stmt 1 view .LVU14
  69              		.loc 1 47 3 view .LVU15
  70 001c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  71              	.LVL0:
  48:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  72              		.loc 1 48 3 view .LVU16
  73 0020 0B20     		movs	r0, #11
  49:Core/Src/dma.c **** 
  50:Core/Src/dma.c **** }
  74              		.loc 1 50 1 is_stmt 0 view .LVU17
  75 0022 03B0     		add	sp, sp, #12
  76              		.cfi_def_cfa_offset 4
  77              		@ sp needed
  78 0024 5DF804EB 		ldr	lr, [sp], #4
  79              		.cfi_restore 14
  80              		.cfi_def_cfa_offset 0
  48:Core/Src/dma.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
  81              		.loc 1 48 3 view .LVU18
  82 0028 FFF7FEBF 		b	HAL_NVIC_EnableIRQ
  83              	.LVL1:
  84              	.L3:
  85              		.align	2
  86              	.L2:
  87 002c 00100240 		.word	1073876992
  88              		.cfi_endproc
  89              	.LFE65:
  91              		.text
  92              	.Letext0:
  93              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
  94              		.file 3 "/home/paul/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-none
  95              		.file 4 "/home/paul/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-none
  96              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/cc0Fuf4U.s 			page 4


DEFINED SYMBOLS
                            *ABS*:00000000 dma.c
     /tmp/cc0Fuf4U.s:19     .text.MX_DMA_Init:00000000 $t
     /tmp/cc0Fuf4U.s:25     .text.MX_DMA_Init:00000000 MX_DMA_Init
     /tmp/cc0Fuf4U.s:87     .text.MX_DMA_Init:0000002c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
