
****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source build_project.tcl
# set_part xc7a35tcpg236-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog -sv  aes.sv
# read_verilog -sv  gcm_aes.sv
# read_verilog -sv  display.sv
# read_verilog -sv  clk_gen.sv
# read_xdc          constraints_artix_7.xdc
# synth_design -directive runtimeoptimized -top aes
Command: synth_design -directive runtimeoptimized -top aes
Starting synth_design
Using part: xc7a35tcpg236-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10756 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1060.062 ; gain = 127.086 ; free physical = 2176 ; free virtual = 4324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes' [/home/salil/HDD/Work/ProgrammingModel/AES/flat/aes.sv:3]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [/home/salil/HDD/Work/ProgrammingModel/AES/flat/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/salil/HDD/Xilinx2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/salil/HDD/Xilinx2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/salil/HDD/Xilinx2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.250000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.200000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/salil/HDD/Xilinx2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/salil/HDD/Xilinx2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/salil/HDD/Xilinx2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (4#1) [/home/salil/HDD/Work/ProgrammingModel/AES/flat/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'gcm_aes' [/home/salil/HDD/Work/ProgrammingModel/AES/flat/gcm_aes.sv:947]
WARNING: [Synth 8-3848] Net r_s5_encrypted_j0 in module/entity gcm_aes does not have driver. [/home/salil/HDD/Work/ProgrammingModel/AES/flat/gcm_aes.sv:1010]
INFO: [Synth 8-256] done synthesizing module 'gcm_aes' (5#1) [/home/salil/HDD/Work/ProgrammingModel/AES/flat/gcm_aes.sv:947]
WARNING: [Synth 8-350] instance 'gcm_aes_instance' of module 'gcm_aes' requires 9 connections, but only 8 given [/home/salil/HDD/Work/ProgrammingModel/AES/flat/aes.sv:39]
INFO: [Synth 8-638] synthesizing module 'display' [/home/salil/HDD/Work/ProgrammingModel/AES/flat/display.sv:3]
INFO: [Synth 8-226] default block is never used [/home/salil/HDD/Work/ProgrammingModel/AES/flat/display.sv:35]
INFO: [Synth 8-226] default block is never used [/home/salil/HDD/Work/ProgrammingModel/AES/flat/display.sv:48]
INFO: [Synth 8-256] done synthesizing module 'display' (6#1) [/home/salil/HDD/Work/ProgrammingModel/AES/flat/display.sv:3]
INFO: [Synth 8-256] done synthesizing module 'aes' (7#1) [/home/salil/HDD/Work/ProgrammingModel/AES/flat/aes.sv:3]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_reset
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[0]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[1]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[2]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[3]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[4]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[5]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[6]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[7]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[8]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[9]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[10]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[11]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[12]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[13]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[14]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[15]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[16]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[17]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[18]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[19]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[20]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[21]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[22]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[23]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[24]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[25]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[26]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[27]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[28]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[29]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[30]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[31]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[32]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[33]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[34]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[35]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[36]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[37]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[38]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[39]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[40]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[41]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[42]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[43]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[44]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[45]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[46]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[47]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[48]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[49]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[50]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[51]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[52]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[53]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[54]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[55]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[56]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[57]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[58]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[59]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[60]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[61]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[62]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[63]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[64]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[65]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[66]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[67]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[68]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[69]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[70]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[71]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[72]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[73]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[74]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[75]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[76]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[77]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[78]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[79]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[80]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[81]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[82]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[83]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[84]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[85]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[86]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[87]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[88]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[89]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[90]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[91]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[92]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[93]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[94]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[95]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[96]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[97]
WARNING: [Synth 8-3331] design gcm_aes has unconnected port i_aad[98]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1689.078 ; gain = 756.102 ; free physical = 1526 ; free virtual = 3691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1689.078 ; gain = 756.102 ; free physical = 1526 ; free virtual = 3691
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/salil/HDD/Work/ProgrammingModel/AES/flat/constraints_artix_7.xdc]
Finished Parsing XDC File [/home/salil/HDD/Work/ProgrammingModel/AES/flat/constraints_artix_7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/salil/HDD/Work/ProgrammingModel/AES/flat/constraints_artix_7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.609 ; gain = 0.000 ; free physical = 1487 ; free virtual = 3651
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1847.609 ; gain = 914.633 ; free physical = 1487 ; free virtual = 3651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1847.609 ; gain = 914.633 ; free physical = 1487 ; free virtual = 3651
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1847.609 ; gain = 914.633 ; free physical = 1487 ; free virtual = 3651
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "w_s12_tag_ready" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1950.625 ; gain = 1017.648 ; free physical = 1294 ; free virtual = 3459
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |clk_gen__GC0  |           1|         3|
|2     |gcm_aes__GB0  |           1|     34428|
|3     |gcm_aes__GB1  |           1|     23808|
|4     |gcm_aes__GB2  |           1|     39791|
|5     |gcm_aes__GB3  |           1|     10294|
|6     |display       |           1|       294|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 282   
	   3 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 368   
+---Registers : 
	              128 Bit    Registers := 45    
	               96 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 345   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---ROMs : 
	                              ROMs := 368   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 257   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gcm_aes 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 282   
	   3 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 368   
+---Registers : 
	              128 Bit    Registers := 45    
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 345   
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---ROMs : 
	                              ROMs := 368   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 257   
	   2 Input      1 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[126]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[66]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[125]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[66]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[124]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[66]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[123]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[66]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[121]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[66]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[120]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[66]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[66]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[127]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[67]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[122]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[67]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[67]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[68]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[69]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[70]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[71]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[58]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[59]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[60]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[61]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[62]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[63]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[18]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[19]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[20]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[21]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[22]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[23]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[106]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[107]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[108]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[109]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[110]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[111]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[34]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[35]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[36]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[37]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[38]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[39]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[26]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[27]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[28]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[29]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[30]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[31]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[114]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[115]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[116]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[117]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[118]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[119]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[74]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[75]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[76]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[77]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[78]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[79]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[2]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[3]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[4]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[5]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[6]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[7]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[122] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[123] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[124] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[125] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[127] )
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[82]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[83]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[84]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[85]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[86]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[87]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[42]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[43]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[44]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[45]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[46]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[47]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[98]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[99]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[100]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[101]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[102]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[103]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[90]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[91]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[92]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[93]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[94]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[95]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[50]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[51]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[52]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[53]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[54]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[55]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[10]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[11]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[12]' (FDR) to 'gcm_aes_instancei_1/r_s2_h_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[13]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[14]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[15]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[65]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_1/r_s2_h_reg[64]' (FDS) to 'gcm_aes_instancei_1/r_s2_h_reg[113]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[121] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg_rep[120] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_1/\r_s2_h_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[105] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[104] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[113] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[112] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[121] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gcm_aes_instancei_2/\r_s2_j0_reg[120] )
WARNING: [Synth 8-3332] Sequential element (count_reg[23]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[24]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[25]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[26]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[27]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[28]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[29]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[30]) is unused and will be removed from module display.
WARNING: [Synth 8-3332] Sequential element (count_reg[31]) is unused and will be removed from module display.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u/\count_reg[16] )
WARNING: [Synth 8-3332] Sequential element (count_reg[16]) is unused and will be removed from module display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:21 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 155 ; free virtual = 2319
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 341, Available = 100. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------------------+---------------+----------------+
|Module Name | RTL Object                      | Depth x Width | Implemented As | 
+------------+---------------------------------+---------------+----------------+
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_cb_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep      | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep      | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep       | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_encrypted_j0_reg_rep_bsel  | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep      | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep      | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | r_s11_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | SBOX                            | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s3_h_reg_rep                  | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s3_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s4_h_reg_rep                  | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s4_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s5_h_reg_rep                  | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s5_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s6_h_reg_rep                  | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s6_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s7_h_reg_rep                  | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s7_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s8_h_reg_rep                  | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s8_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s9_h_reg_rep                  | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | r_s9_h_reg_rep_bsel             | 256x8         | Block RAM      | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_3                      | 256x8         | LUT            | 
|gcm_aes     | gf_table_2                      | 256x8         | LUT            | 
|gcm_aes     | r_s10_h_reg_rep                 | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|gcm_aes     | r_s10_h_reg_rep_bsel            | 256x8         | Block RAM      | 
+------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |clk_gen__GC0  |           1|         3|
|2     |gcm_aes__GB0  |           1|     12163|
|3     |gcm_aes__GB1  |           1|     10172|
|4     |gcm_aes__GB2  |           1|     26831|
|5     |gcm_aes__GB3  |           1|      6936|
|6     |display       |           1|        97|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:25 ; elapsed = 00:02:27 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 154 ; free virtual = 2319
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |clk_gen__GC0  |           1|         3|
|2     |gcm_aes__GB0  |           1|     12163|
|3     |gcm_aes__GB1  |           1|     10172|
|4     |gcm_aes__GB2  |           1|     26831|
|5     |gcm_aes__GB3  |           1|      6936|
|6     |display       |           1|        97|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s9_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s8_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s7_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s6_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s5_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s4_h_reg_rep_bsel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s3_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s3_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s3_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/r_s3_h_reg_rep_bsel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:02:37 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:38 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:02:39 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:02:39 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aes         | gcm_aes_instance/r_s11_plain_text_reg[0] | 11     | 8     | NO           | YES                | YES               | 8      | 0       | 
|aes         | gcm_aes_instance/r_s12_new_instance_reg  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    13|
|3     |LUT1       |   735|
|4     |LUT2       |  2663|
|5     |LUT3       |   176|
|6     |LUT4       |  3376|
|7     |LUT5       |  2868|
|8     |LUT6       |  5203|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  1115|
|11    |MUXF8      |   104|
|12    |RAMB18E1   |   171|
|13    |SRL16E     |     9|
|14    |FDRE       |   650|
|15    |FDSE       |     1|
|16    |IBUF       |    18|
|17    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+--------+------+
|      |Instance           |Module  |Cells |
+------+-------------------+--------+------+
|1     |top                |        | 17117|
|2     |  clk_gen_instance |clk_gen |     4|
|3     |  gcm_aes_instance |gcm_aes | 17008|
|4     |  u                |display |    76|
+------+-------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:02:39 . Memory (MB): peak = 3085.891 ; gain = 2152.914 ; free physical = 153 ; free virtual = 2318
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:02:31 . Memory (MB): peak = 3085.891 ; gain = 1914.293 ; free physical = 153 ; free virtual = 2318
Synthesis Optimization Complete : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 3085.898 ; gain = 2152.922 ; free physical = 153 ; free virtual = 2318
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 203 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'aes' is not ideal for floorplanning, since the cellview 'gcm_aes' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/salil/HDD/Work/ProgrammingModel/AES/flat/constraints_artix_7.xdc]
Finished Parsing XDC File [/home/salil/HDD/Work/ProgrammingModel/AES/flat/constraints_artix_7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
282 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 3085.898 ; gain = 2085.418 ; free physical = 155 ; free virtual = 2320
# report_timing -setup -file synth_5_aes_7_gcm_setup_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_timing -hold  -file synth_5_aes_7_gcm_hold_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3152.934 ; gain = 32.016 ; free physical = 156 ; free virtual = 2321

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 27166ebfe

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 606 inverter(s) to 609 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 167e5cfdd

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3152.934 ; gain = 0.000 ; free physical = 156 ; free virtual = 2321

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 1532 cells.
Phase 2 Constant propagation | Checksum: 15a1fef54

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3152.934 ; gain = 0.000 ; free physical = 156 ; free virtual = 2321

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 39 unconnected nets.
INFO: [Opt 31-11] Eliminated 64 unconnected cells.
Phase 3 Sweep | Checksum: 1da84703b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3152.934 ; gain = 0.000 ; free physical = 156 ; free virtual = 2321

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1da84703b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3152.934 ; gain = 0.000 ; free physical = 156 ; free virtual = 2321

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3152.934 ; gain = 0.000 ; free physical = 156 ; free virtual = 2321
Ending Logic Optimization Task | Checksum: 1da84703b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3152.934 ; gain = 0.000 ; free physical = 156 ; free virtual = 2321

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 171 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 32 Total Ports: 342
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1d11dfa82

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3200.957 ; gain = 0.000 ; free physical = 153 ; free virtual = 2317
Ending Power Optimization Task | Checksum: 1d11dfa82

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3200.957 ; gain = 48.023 ; free physical = 153 ; free virtual = 2317
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 3200.957 ; gain = 80.039 ; free physical = 153 ; free virtual = 2317
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3200.957 ; gain = 0.000 ; free physical = 152 ; free virtual = 2317
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3200.957 ; gain = 0.000 ; free physical = 152 ; free virtual = 2317

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c3ef32d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3200.957 ; gain = 0.000 ; free physical = 152 ; free virtual = 2317
Phase 1 Placer Initialization | Checksum: 1c3ef32d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3200.957 ; gain = 0.000 ; free physical = 152 ; free virtual = 2317
Ending Placer Task | Checksum: 1c3ef32d7

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3200.957 ; gain = 0.000 ; free physical = 152 ; free virtual = 2317
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Mon Apr 16 12:07:57 2018...

ERROR
-----
ERROR: [Place 30-640] Place Check : This design requires more RAMB18 cells than are available in the target device. This design requires 171 of such cell types but only 100 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
ERROR: [Place 30-640] Place Check : This design requires more RAMB18 and RAMB36/FIFO cells than are available in the target device. This design requires 171 of such cell types but only 100 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
ERROR: [Place 30-640] Place Check : This design requires more RAMB18E1 cells than are available in the target device. This design requires 171 of such cell types but only 100 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device.
ERROR: [Place 30-99] Placer failed with error: 'Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
ERROR: [Common 17-69] Command failed: Placer could not place all instances
