
STM32_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002be0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002cec  08002cec  00012cec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d10  08002d10  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d10  08002d10  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d10  08002d10  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d10  08002d10  00012d10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d14  08002d14  00012d14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08002d18  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  2000001c  08002d34  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000ec  08002d34  000200ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009878  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b77  00000000  00000000  000298bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002b438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002bec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016aed  00000000  00000000  0002c850  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b49a  00000000  00000000  0004333d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000825a9  00000000  00000000  0004e7d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0d80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029dc  00000000  00000000  000d0dd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002cd4 	.word	0x08002cd4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08002cd4 	.word	0x08002cd4

0800014c <LedTimeDurationInit>:

int mode = 1;
int red_value, yellow_value, green_value;
int red_draft, yellow_draft, green_draft;

void LedTimeDurationInit() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	red_value = RED_INIT;
 8000150:	4b0c      	ldr	r3, [pc, #48]	; (8000184 <LedTimeDurationInit+0x38>)
 8000152:	221e      	movs	r2, #30
 8000154:	601a      	str	r2, [r3, #0]
	yellow_value = YELLOW_INIT;
 8000156:	4b0c      	ldr	r3, [pc, #48]	; (8000188 <LedTimeDurationInit+0x3c>)
 8000158:	2205      	movs	r2, #5
 800015a:	601a      	str	r2, [r3, #0]
	green_value = GREEN_INIT;
 800015c:	4b0b      	ldr	r3, [pc, #44]	; (800018c <LedTimeDurationInit+0x40>)
 800015e:	2219      	movs	r2, #25
 8000160:	601a      	str	r2, [r3, #0]
	red_draft = red_value;
 8000162:	4b08      	ldr	r3, [pc, #32]	; (8000184 <LedTimeDurationInit+0x38>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4a0a      	ldr	r2, [pc, #40]	; (8000190 <LedTimeDurationInit+0x44>)
 8000168:	6013      	str	r3, [r2, #0]
	yellow_draft = yellow_value;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <LedTimeDurationInit+0x3c>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	4a09      	ldr	r2, [pc, #36]	; (8000194 <LedTimeDurationInit+0x48>)
 8000170:	6013      	str	r3, [r2, #0]
	green_draft = green_value;
 8000172:	4b06      	ldr	r3, [pc, #24]	; (800018c <LedTimeDurationInit+0x40>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	4a08      	ldr	r2, [pc, #32]	; (8000198 <LedTimeDurationInit+0x4c>)
 8000178:	6013      	str	r3, [r2, #0]
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	bc80      	pop	{r7}
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	20000088 	.word	0x20000088
 8000188:	20000098 	.word	0x20000098
 800018c:	20000090 	.word	0x20000090
 8000190:	2000009c 	.word	0x2000009c
 8000194:	2000008c 	.word	0x2000008c
 8000198:	20000094 	.word	0x20000094

0800019c <UpdateMode>:
#include "input_processing.h"

enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState buttonState[3] = {BUTTON_RELEASED};

void UpdateMode() {
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	switch (buttonState[0]) {
 80001a0:	4b16      	ldr	r3, [pc, #88]	; (80001fc <UpdateMode+0x60>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d002      	beq.n	80001ae <UpdateMode+0x12>
 80001a8:	2b01      	cmp	r3, #1
 80001aa:	d018      	beq.n	80001de <UpdateMode+0x42>
			if (!is_button_pressed(0)) {
				buttonState[0] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 80001ac:	e024      	b.n	80001f8 <UpdateMode+0x5c>
			if (is_button_pressed(0)) {
 80001ae:	2000      	movs	r0, #0
 80001b0:	f000 fa46 	bl	8000640 <is_button_pressed>
 80001b4:	4603      	mov	r3, r0
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d01b      	beq.n	80001f2 <UpdateMode+0x56>
				buttonState[0] = BUTTON_PRESSED;
 80001ba:	4b10      	ldr	r3, [pc, #64]	; (80001fc <UpdateMode+0x60>)
 80001bc:	2201      	movs	r2, #1
 80001be:	701a      	strb	r2, [r3, #0]
				mode++;
 80001c0:	4b0f      	ldr	r3, [pc, #60]	; (8000200 <UpdateMode+0x64>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	3301      	adds	r3, #1
 80001c6:	4a0e      	ldr	r2, [pc, #56]	; (8000200 <UpdateMode+0x64>)
 80001c8:	6013      	str	r3, [r2, #0]
				if (mode > 4) {
 80001ca:	4b0d      	ldr	r3, [pc, #52]	; (8000200 <UpdateMode+0x64>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	2b04      	cmp	r3, #4
 80001d0:	dd0f      	ble.n	80001f2 <UpdateMode+0x56>
					mode = 1;
 80001d2:	4b0b      	ldr	r3, [pc, #44]	; (8000200 <UpdateMode+0x64>)
 80001d4:	2201      	movs	r2, #1
 80001d6:	601a      	str	r2, [r3, #0]
					resetCountValue();
 80001d8:	f000 fc5c 	bl	8000a94 <resetCountValue>
			break;
 80001dc:	e009      	b.n	80001f2 <UpdateMode+0x56>
			if (!is_button_pressed(0)) {
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 fa2e 	bl	8000640 <is_button_pressed>
 80001e4:	4603      	mov	r3, r0
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d105      	bne.n	80001f6 <UpdateMode+0x5a>
				buttonState[0] = BUTTON_RELEASED;
 80001ea:	4b04      	ldr	r3, [pc, #16]	; (80001fc <UpdateMode+0x60>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	701a      	strb	r2, [r3, #0]
			break;
 80001f0:	e001      	b.n	80001f6 <UpdateMode+0x5a>
			break;
 80001f2:	bf00      	nop
 80001f4:	e000      	b.n	80001f8 <UpdateMode+0x5c>
			break;
 80001f6:	bf00      	nop
	}
}
 80001f8:	bf00      	nop
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	20000038 	.word	0x20000038
 8000200:	20000000 	.word	0x20000000

08000204 <increaseDraftValue>:

static void increaseDraftValue() {
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	switch (mode) {
 8000208:	4b1e      	ldr	r3, [pc, #120]	; (8000284 <increaseDraftValue+0x80>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	2b04      	cmp	r3, #4
 800020e:	d020      	beq.n	8000252 <increaseDraftValue+0x4e>
 8000210:	2b04      	cmp	r3, #4
 8000212:	dc2b      	bgt.n	800026c <increaseDraftValue+0x68>
 8000214:	2b02      	cmp	r3, #2
 8000216:	d002      	beq.n	800021e <increaseDraftValue+0x1a>
 8000218:	2b03      	cmp	r3, #3
 800021a:	d00d      	beq.n	8000238 <increaseDraftValue+0x34>
		case 4:
			green_draft++;
			if (green_draft > 99) green_draft = 0;
			break;
		default:
			break;
 800021c:	e026      	b.n	800026c <increaseDraftValue+0x68>
			red_draft++;
 800021e:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <increaseDraftValue+0x84>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	3301      	adds	r3, #1
 8000224:	4a18      	ldr	r2, [pc, #96]	; (8000288 <increaseDraftValue+0x84>)
 8000226:	6013      	str	r3, [r2, #0]
			if (red_draft > 99) red_draft = 0;
 8000228:	4b17      	ldr	r3, [pc, #92]	; (8000288 <increaseDraftValue+0x84>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	2b63      	cmp	r3, #99	; 0x63
 800022e:	dd1f      	ble.n	8000270 <increaseDraftValue+0x6c>
 8000230:	4b15      	ldr	r3, [pc, #84]	; (8000288 <increaseDraftValue+0x84>)
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
			break;
 8000236:	e01b      	b.n	8000270 <increaseDraftValue+0x6c>
			yellow_draft++;
 8000238:	4b14      	ldr	r3, [pc, #80]	; (800028c <increaseDraftValue+0x88>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	3301      	adds	r3, #1
 800023e:	4a13      	ldr	r2, [pc, #76]	; (800028c <increaseDraftValue+0x88>)
 8000240:	6013      	str	r3, [r2, #0]
			if (yellow_draft > 99) yellow_draft = 0;
 8000242:	4b12      	ldr	r3, [pc, #72]	; (800028c <increaseDraftValue+0x88>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	2b63      	cmp	r3, #99	; 0x63
 8000248:	dd14      	ble.n	8000274 <increaseDraftValue+0x70>
 800024a:	4b10      	ldr	r3, [pc, #64]	; (800028c <increaseDraftValue+0x88>)
 800024c:	2200      	movs	r2, #0
 800024e:	601a      	str	r2, [r3, #0]
			break;
 8000250:	e010      	b.n	8000274 <increaseDraftValue+0x70>
			green_draft++;
 8000252:	4b0f      	ldr	r3, [pc, #60]	; (8000290 <increaseDraftValue+0x8c>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	3301      	adds	r3, #1
 8000258:	4a0d      	ldr	r2, [pc, #52]	; (8000290 <increaseDraftValue+0x8c>)
 800025a:	6013      	str	r3, [r2, #0]
			if (green_draft > 99) green_draft = 0;
 800025c:	4b0c      	ldr	r3, [pc, #48]	; (8000290 <increaseDraftValue+0x8c>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	2b63      	cmp	r3, #99	; 0x63
 8000262:	dd09      	ble.n	8000278 <increaseDraftValue+0x74>
 8000264:	4b0a      	ldr	r3, [pc, #40]	; (8000290 <increaseDraftValue+0x8c>)
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
			break;
 800026a:	e005      	b.n	8000278 <increaseDraftValue+0x74>
			break;
 800026c:	bf00      	nop
 800026e:	e004      	b.n	800027a <increaseDraftValue+0x76>
			break;
 8000270:	bf00      	nop
 8000272:	e002      	b.n	800027a <increaseDraftValue+0x76>
			break;
 8000274:	bf00      	nop
 8000276:	e000      	b.n	800027a <increaseDraftValue+0x76>
			break;
 8000278:	bf00      	nop
	}
}
 800027a:	bf00      	nop
 800027c:	46bd      	mov	sp, r7
 800027e:	bc80      	pop	{r7}
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	20000000 	.word	0x20000000
 8000288:	2000009c 	.word	0x2000009c
 800028c:	2000008c 	.word	0x2000008c
 8000290:	20000094 	.word	0x20000094

08000294 <setDurationValue>:

static void setDurationValue() {
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
	int diff = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	607b      	str	r3, [r7, #4]
	switch (mode) {
 800029e:	4b2b      	ldr	r3, [pc, #172]	; (800034c <setDurationValue+0xb8>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b04      	cmp	r3, #4
 80002a4:	d034      	beq.n	8000310 <setDurationValue+0x7c>
 80002a6:	2b04      	cmp	r3, #4
 80002a8:	dc49      	bgt.n	800033e <setDurationValue+0xaa>
 80002aa:	2b02      	cmp	r3, #2
 80002ac:	d002      	beq.n	80002b4 <setDurationValue+0x20>
 80002ae:	2b03      	cmp	r3, #3
 80002b0:	d017      	beq.n	80002e2 <setDurationValue+0x4e>
			green_value = green_draft;
			green_value += diff;
			green_draft += diff;
			break;
		default:
			break;
 80002b2:	e044      	b.n	800033e <setDurationValue+0xaa>
			diff = red_draft - red_value;
 80002b4:	4b26      	ldr	r3, [pc, #152]	; (8000350 <setDurationValue+0xbc>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	4b26      	ldr	r3, [pc, #152]	; (8000354 <setDurationValue+0xc0>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	1ad3      	subs	r3, r2, r3
 80002be:	607b      	str	r3, [r7, #4]
			red_value = red_draft;
 80002c0:	4b23      	ldr	r3, [pc, #140]	; (8000350 <setDurationValue+0xbc>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a23      	ldr	r2, [pc, #140]	; (8000354 <setDurationValue+0xc0>)
 80002c6:	6013      	str	r3, [r2, #0]
			green_value += diff;
 80002c8:	4b23      	ldr	r3, [pc, #140]	; (8000358 <setDurationValue+0xc4>)
 80002ca:	681a      	ldr	r2, [r3, #0]
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	4413      	add	r3, r2
 80002d0:	4a21      	ldr	r2, [pc, #132]	; (8000358 <setDurationValue+0xc4>)
 80002d2:	6013      	str	r3, [r2, #0]
			green_draft += diff;
 80002d4:	4b21      	ldr	r3, [pc, #132]	; (800035c <setDurationValue+0xc8>)
 80002d6:	681a      	ldr	r2, [r3, #0]
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	4413      	add	r3, r2
 80002dc:	4a1f      	ldr	r2, [pc, #124]	; (800035c <setDurationValue+0xc8>)
 80002de:	6013      	str	r3, [r2, #0]
			break;
 80002e0:	e02e      	b.n	8000340 <setDurationValue+0xac>
			diff = yellow_draft - yellow_value;
 80002e2:	4b1f      	ldr	r3, [pc, #124]	; (8000360 <setDurationValue+0xcc>)
 80002e4:	681a      	ldr	r2, [r3, #0]
 80002e6:	4b1f      	ldr	r3, [pc, #124]	; (8000364 <setDurationValue+0xd0>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	1ad3      	subs	r3, r2, r3
 80002ec:	607b      	str	r3, [r7, #4]
			yellow_value = yellow_draft;
 80002ee:	4b1c      	ldr	r3, [pc, #112]	; (8000360 <setDurationValue+0xcc>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a1c      	ldr	r2, [pc, #112]	; (8000364 <setDurationValue+0xd0>)
 80002f4:	6013      	str	r3, [r2, #0]
			red_value += diff;
 80002f6:	4b17      	ldr	r3, [pc, #92]	; (8000354 <setDurationValue+0xc0>)
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4413      	add	r3, r2
 80002fe:	4a15      	ldr	r2, [pc, #84]	; (8000354 <setDurationValue+0xc0>)
 8000300:	6013      	str	r3, [r2, #0]
			red_draft += diff;
 8000302:	4b13      	ldr	r3, [pc, #76]	; (8000350 <setDurationValue+0xbc>)
 8000304:	681a      	ldr	r2, [r3, #0]
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	4413      	add	r3, r2
 800030a:	4a11      	ldr	r2, [pc, #68]	; (8000350 <setDurationValue+0xbc>)
 800030c:	6013      	str	r3, [r2, #0]
			break;
 800030e:	e017      	b.n	8000340 <setDurationValue+0xac>
			diff = green_draft - green_value;
 8000310:	4b12      	ldr	r3, [pc, #72]	; (800035c <setDurationValue+0xc8>)
 8000312:	681a      	ldr	r2, [r3, #0]
 8000314:	4b10      	ldr	r3, [pc, #64]	; (8000358 <setDurationValue+0xc4>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	607b      	str	r3, [r7, #4]
			green_value = green_draft;
 800031c:	4b0f      	ldr	r3, [pc, #60]	; (800035c <setDurationValue+0xc8>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a0d      	ldr	r2, [pc, #52]	; (8000358 <setDurationValue+0xc4>)
 8000322:	6013      	str	r3, [r2, #0]
			green_value += diff;
 8000324:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <setDurationValue+0xc4>)
 8000326:	681a      	ldr	r2, [r3, #0]
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	4413      	add	r3, r2
 800032c:	4a0a      	ldr	r2, [pc, #40]	; (8000358 <setDurationValue+0xc4>)
 800032e:	6013      	str	r3, [r2, #0]
			green_draft += diff;
 8000330:	4b0a      	ldr	r3, [pc, #40]	; (800035c <setDurationValue+0xc8>)
 8000332:	681a      	ldr	r2, [r3, #0]
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4413      	add	r3, r2
 8000338:	4a08      	ldr	r2, [pc, #32]	; (800035c <setDurationValue+0xc8>)
 800033a:	6013      	str	r3, [r2, #0]
			break;
 800033c:	e000      	b.n	8000340 <setDurationValue+0xac>
			break;
 800033e:	bf00      	nop
	}
}
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	20000000 	.word	0x20000000
 8000350:	2000009c 	.word	0x2000009c
 8000354:	20000088 	.word	0x20000088
 8000358:	20000090 	.word	0x20000090
 800035c:	20000094 	.word	0x20000094
 8000360:	2000008c 	.word	0x2000008c
 8000364:	20000098 	.word	0x20000098

08000368 <UpdateDurationValue>:

void UpdateDurationValue() {
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
	switch (buttonState[1]) {
 800036c:	4b34      	ldr	r3, [pc, #208]	; (8000440 <UpdateDurationValue+0xd8>)
 800036e:	785b      	ldrb	r3, [r3, #1]
 8000370:	2b02      	cmp	r3, #2
 8000372:	d027      	beq.n	80003c4 <UpdateDurationValue+0x5c>
 8000374:	2b02      	cmp	r3, #2
 8000376:	dc3a      	bgt.n	80003ee <UpdateDurationValue+0x86>
 8000378:	2b00      	cmp	r3, #0
 800037a:	d002      	beq.n	8000382 <UpdateDurationValue+0x1a>
 800037c:	2b01      	cmp	r3, #1
 800037e:	d00c      	beq.n	800039a <UpdateDurationValue+0x32>
				reset_flagForButtonHold(1);
				increaseDraftValue();
			}
			break;
		default:
			break;
 8000380:	e035      	b.n	80003ee <UpdateDurationValue+0x86>
			if (is_button_pressed(1)) {
 8000382:	2001      	movs	r0, #1
 8000384:	f000 f95c 	bl	8000640 <is_button_pressed>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d031      	beq.n	80003f2 <UpdateDurationValue+0x8a>
				buttonState[1] = BUTTON_PRESSED;
 800038e:	4b2c      	ldr	r3, [pc, #176]	; (8000440 <UpdateDurationValue+0xd8>)
 8000390:	2201      	movs	r2, #1
 8000392:	705a      	strb	r2, [r3, #1]
				increaseDraftValue();
 8000394:	f7ff ff36 	bl	8000204 <increaseDraftValue>
			break;
 8000398:	e02b      	b.n	80003f2 <UpdateDurationValue+0x8a>
			if (!is_button_pressed(1)) {
 800039a:	2001      	movs	r0, #1
 800039c:	f000 f950 	bl	8000640 <is_button_pressed>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d102      	bne.n	80003ac <UpdateDurationValue+0x44>
				buttonState[1] = BUTTON_RELEASED;
 80003a6:	4b26      	ldr	r3, [pc, #152]	; (8000440 <UpdateDurationValue+0xd8>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	705a      	strb	r2, [r3, #1]
			if (is_button_pressed_1s(1)) {
 80003ac:	2001      	movs	r0, #1
 80003ae:	f000 f961 	bl	8000674 <is_button_pressed_1s>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d01e      	beq.n	80003f6 <UpdateDurationValue+0x8e>
				buttonState[1] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80003b8:	4b21      	ldr	r3, [pc, #132]	; (8000440 <UpdateDurationValue+0xd8>)
 80003ba:	2202      	movs	r2, #2
 80003bc:	705a      	strb	r2, [r3, #1]
				increaseDraftValue();
 80003be:	f7ff ff21 	bl	8000204 <increaseDraftValue>
			break;
 80003c2:	e018      	b.n	80003f6 <UpdateDurationValue+0x8e>
			if (!is_button_pressed(1)) {
 80003c4:	2001      	movs	r0, #1
 80003c6:	f000 f93b 	bl	8000640 <is_button_pressed>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d102      	bne.n	80003d6 <UpdateDurationValue+0x6e>
				buttonState[1] = BUTTON_RELEASED;
 80003d0:	4b1b      	ldr	r3, [pc, #108]	; (8000440 <UpdateDurationValue+0xd8>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	705a      	strb	r2, [r3, #1]
			if (is_button_held(1)) {
 80003d6:	2001      	movs	r0, #1
 80003d8:	f000 f966 	bl	80006a8 <is_button_held>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d00b      	beq.n	80003fa <UpdateDurationValue+0x92>
				reset_flagForButtonHold(1);
 80003e2:	2001      	movs	r0, #1
 80003e4:	f000 f97a 	bl	80006dc <reset_flagForButtonHold>
				increaseDraftValue();
 80003e8:	f7ff ff0c 	bl	8000204 <increaseDraftValue>
			break;
 80003ec:	e005      	b.n	80003fa <UpdateDurationValue+0x92>
			break;
 80003ee:	bf00      	nop
 80003f0:	e004      	b.n	80003fc <UpdateDurationValue+0x94>
			break;
 80003f2:	bf00      	nop
 80003f4:	e002      	b.n	80003fc <UpdateDurationValue+0x94>
			break;
 80003f6:	bf00      	nop
 80003f8:	e000      	b.n	80003fc <UpdateDurationValue+0x94>
			break;
 80003fa:	bf00      	nop
	}

	switch (buttonState[2]) {
 80003fc:	4b10      	ldr	r3, [pc, #64]	; (8000440 <UpdateDurationValue+0xd8>)
 80003fe:	789b      	ldrb	r3, [r3, #2]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <UpdateDurationValue+0xa2>
 8000404:	2b01      	cmp	r3, #1
 8000406:	d00c      	beq.n	8000422 <UpdateDurationValue+0xba>
			if (!is_button_pressed(2)) {
				buttonState[2] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 8000408:	e018      	b.n	800043c <UpdateDurationValue+0xd4>
			if (is_button_pressed(2)) {
 800040a:	2002      	movs	r0, #2
 800040c:	f000 f918 	bl	8000640 <is_button_pressed>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d00f      	beq.n	8000436 <UpdateDurationValue+0xce>
				buttonState[2] = BUTTON_PRESSED;
 8000416:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <UpdateDurationValue+0xd8>)
 8000418:	2201      	movs	r2, #1
 800041a:	709a      	strb	r2, [r3, #2]
				setDurationValue();
 800041c:	f7ff ff3a 	bl	8000294 <setDurationValue>
			break;
 8000420:	e009      	b.n	8000436 <UpdateDurationValue+0xce>
			if (!is_button_pressed(2)) {
 8000422:	2002      	movs	r0, #2
 8000424:	f000 f90c 	bl	8000640 <is_button_pressed>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d105      	bne.n	800043a <UpdateDurationValue+0xd2>
				buttonState[2] = BUTTON_RELEASED;
 800042e:	4b04      	ldr	r3, [pc, #16]	; (8000440 <UpdateDurationValue+0xd8>)
 8000430:	2200      	movs	r2, #0
 8000432:	709a      	strb	r2, [r3, #2]
			break;
 8000434:	e001      	b.n	800043a <UpdateDurationValue+0xd2>
			break;
 8000436:	bf00      	nop
 8000438:	e000      	b.n	800043c <UpdateDurationValue+0xd4>
			break;
 800043a:	bf00      	nop
	}
}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000038 	.word	0x20000038

08000444 <init_buffer>:
static uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static uint8_t flagForButtonHold[NO_OF_BUTTONS];
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonHold[NO_OF_BUTTONS];

void init_buffer() {
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800044a:	2300      	movs	r3, #0
 800044c:	607b      	str	r3, [r7, #4]
 800044e:	e02a      	b.n	80004a6 <init_buffer+0x62>
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000450:	4a19      	ldr	r2, [pc, #100]	; (80004b8 <init_buffer+0x74>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4413      	add	r3, r2
 8000456:	2201      	movs	r2, #1
 8000458:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer1[i] = BUTTON_IS_RELEASED;
 800045a:	4a18      	ldr	r2, [pc, #96]	; (80004bc <init_buffer+0x78>)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	4413      	add	r3, r2
 8000460:	2201      	movs	r2, #1
 8000462:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer2[i] = BUTTON_IS_RELEASED;
 8000464:	4a16      	ldr	r2, [pc, #88]	; (80004c0 <init_buffer+0x7c>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4413      	add	r3, r2
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer3[i] = BUTTON_IS_RELEASED;
 800046e:	4a15      	ldr	r2, [pc, #84]	; (80004c4 <init_buffer+0x80>)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4413      	add	r3, r2
 8000474:	2201      	movs	r2, #1
 8000476:	701a      	strb	r2, [r3, #0]
		flagForButtonPress1s[i] = 0;
 8000478:	4a13      	ldr	r2, [pc, #76]	; (80004c8 <init_buffer+0x84>)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4413      	add	r3, r2
 800047e:	2200      	movs	r2, #0
 8000480:	701a      	strb	r2, [r3, #0]
		flagForButtonHold[i] = 0;
 8000482:	4a12      	ldr	r2, [pc, #72]	; (80004cc <init_buffer+0x88>)
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4413      	add	r3, r2
 8000488:	2200      	movs	r2, #0
 800048a:	701a      	strb	r2, [r3, #0]
		counterForButtonPress1s[i] = 0;
 800048c:	4a10      	ldr	r2, [pc, #64]	; (80004d0 <init_buffer+0x8c>)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2100      	movs	r1, #0
 8000492:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		counterForButtonHold[i] = 0;
 8000496:	4a0f      	ldr	r2, [pc, #60]	; (80004d4 <init_buffer+0x90>)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	2100      	movs	r1, #0
 800049c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	3301      	adds	r3, #1
 80004a4:	607b      	str	r3, [r7, #4]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	ddd1      	ble.n	8000450 <init_buffer+0xc>
	}
}
 80004ac:	bf00      	nop
 80004ae:	bf00      	nop
 80004b0:	370c      	adds	r7, #12
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bc80      	pop	{r7}
 80004b6:	4770      	bx	lr
 80004b8:	2000003c 	.word	0x2000003c
 80004bc:	20000040 	.word	0x20000040
 80004c0:	20000044 	.word	0x20000044
 80004c4:	20000048 	.word	0x20000048
 80004c8:	2000004c 	.word	0x2000004c
 80004cc:	20000050 	.word	0x20000050
 80004d0:	20000054 	.word	0x20000054
 80004d4:	2000005c 	.word	0x2000005c

080004d8 <button_reading>:

void button_reading(void) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 80004de:	2300      	movs	r3, #0
 80004e0:	607b      	str	r3, [r7, #4]
 80004e2:	e092      	b.n	800060a <button_reading+0x132>
		debounceButtonBufer3[i] = debounceButtonBufer2[i];
 80004e4:	4a4d      	ldr	r2, [pc, #308]	; (800061c <button_reading+0x144>)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	4413      	add	r3, r2
 80004ea:	7819      	ldrb	r1, [r3, #0]
 80004ec:	4a4c      	ldr	r2, [pc, #304]	; (8000620 <button_reading+0x148>)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4413      	add	r3, r2
 80004f2:	460a      	mov	r2, r1
 80004f4:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer2[i] = debounceButtonBufer1[i];
 80004f6:	4a4b      	ldr	r2, [pc, #300]	; (8000624 <button_reading+0x14c>)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	4413      	add	r3, r2
 80004fc:	7819      	ldrb	r1, [r3, #0]
 80004fe:	4a47      	ldr	r2, [pc, #284]	; (800061c <button_reading+0x144>)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	4413      	add	r3, r2
 8000504:	460a      	mov	r2, r1
 8000506:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer1[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, (1U << i));
 8000508:	2201      	movs	r2, #1
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	fa02 f303 	lsl.w	r3, r2, r3
 8000510:	b29b      	uxth	r3, r3
 8000512:	4619      	mov	r1, r3
 8000514:	4844      	ldr	r0, [pc, #272]	; (8000628 <button_reading+0x150>)
 8000516:	f001 fbb1 	bl	8001c7c <HAL_GPIO_ReadPin>
 800051a:	4603      	mov	r3, r0
 800051c:	4619      	mov	r1, r3
 800051e:	4a41      	ldr	r2, [pc, #260]	; (8000624 <button_reading+0x14c>)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4413      	add	r3, r2
 8000524:	460a      	mov	r2, r1
 8000526:	701a      	strb	r2, [r3, #0]

		if (debounceButtonBufer1[i] == debounceButtonBufer2[i] && debounceButtonBufer3[i] == debounceButtonBufer2[i])
 8000528:	4a3e      	ldr	r2, [pc, #248]	; (8000624 <button_reading+0x14c>)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4413      	add	r3, r2
 800052e:	781a      	ldrb	r2, [r3, #0]
 8000530:	493a      	ldr	r1, [pc, #232]	; (800061c <button_reading+0x144>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	440b      	add	r3, r1
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	429a      	cmp	r2, r3
 800053a:	d112      	bne.n	8000562 <button_reading+0x8a>
 800053c:	4a38      	ldr	r2, [pc, #224]	; (8000620 <button_reading+0x148>)
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4413      	add	r3, r2
 8000542:	781a      	ldrb	r2, [r3, #0]
 8000544:	4935      	ldr	r1, [pc, #212]	; (800061c <button_reading+0x144>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	440b      	add	r3, r1
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	429a      	cmp	r2, r3
 800054e:	d108      	bne.n	8000562 <button_reading+0x8a>
			buttonBuffer[i] = debounceButtonBufer1[i];
 8000550:	4a34      	ldr	r2, [pc, #208]	; (8000624 <button_reading+0x14c>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	7819      	ldrb	r1, [r3, #0]
 8000558:	4a34      	ldr	r2, [pc, #208]	; (800062c <button_reading+0x154>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	4413      	add	r3, r2
 800055e:	460a      	mov	r2, r1
 8000560:	701a      	strb	r2, [r3, #0]

		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000562:	4a32      	ldr	r2, [pc, #200]	; (800062c <button_reading+0x154>)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4413      	add	r3, r2
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d136      	bne.n	80005dc <button_reading+0x104>
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 800056e:	4a30      	ldr	r2, [pc, #192]	; (8000630 <button_reading+0x158>)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000576:	2bc7      	cmp	r3, #199	; 0xc7
 8000578:	d80a      	bhi.n	8000590 <button_reading+0xb8>
				counterForButtonPress1s[i]++;
 800057a:	4a2d      	ldr	r2, [pc, #180]	; (8000630 <button_reading+0x158>)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000582:	3301      	adds	r3, #1
 8000584:	b299      	uxth	r1, r3
 8000586:	4a2a      	ldr	r2, [pc, #168]	; (8000630 <button_reading+0x158>)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800058e:	e039      	b.n	8000604 <button_reading+0x12c>
			}
			else {
				flagForButtonPress1s[i] = 1;
 8000590:	4a28      	ldr	r2, [pc, #160]	; (8000634 <button_reading+0x15c>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4413      	add	r3, r2
 8000596:	2201      	movs	r2, #1
 8000598:	701a      	strb	r2, [r3, #0]
				//TO DO
				if (counterForButtonHold[i] < DURATION_FOR_HOLD) {
 800059a:	4a27      	ldr	r2, [pc, #156]	; (8000638 <button_reading+0x160>)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005a2:	2b31      	cmp	r3, #49	; 0x31
 80005a4:	d82e      	bhi.n	8000604 <button_reading+0x12c>
					counterForButtonHold[i]++;
 80005a6:	4a24      	ldr	r2, [pc, #144]	; (8000638 <button_reading+0x160>)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005ae:	3301      	adds	r3, #1
 80005b0:	b299      	uxth	r1, r3
 80005b2:	4a21      	ldr	r2, [pc, #132]	; (8000638 <button_reading+0x160>)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if (counterForButtonHold[i] >= DURATION_FOR_HOLD) {
 80005ba:	4a1f      	ldr	r2, [pc, #124]	; (8000638 <button_reading+0x160>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005c2:	2b31      	cmp	r3, #49	; 0x31
 80005c4:	d91e      	bls.n	8000604 <button_reading+0x12c>
						counterForButtonHold[i] = 0;
 80005c6:	4a1c      	ldr	r2, [pc, #112]	; (8000638 <button_reading+0x160>)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2100      	movs	r1, #0
 80005cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						flagForButtonHold[i] = 1;
 80005d0:	4a1a      	ldr	r2, [pc, #104]	; (800063c <button_reading+0x164>)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4413      	add	r3, r2
 80005d6:	2201      	movs	r2, #1
 80005d8:	701a      	strb	r2, [r3, #0]
 80005da:	e013      	b.n	8000604 <button_reading+0x12c>
					}
				}
			}
		}
		else {
			counterForButtonPress1s[i] = 0;
 80005dc:	4a14      	ldr	r2, [pc, #80]	; (8000630 <button_reading+0x158>)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2100      	movs	r1, #0
 80005e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 80005e6:	4a13      	ldr	r2, [pc, #76]	; (8000634 <button_reading+0x15c>)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4413      	add	r3, r2
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
			counterForButtonHold[i] = 0;
 80005f0:	4a11      	ldr	r2, [pc, #68]	; (8000638 <button_reading+0x160>)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2100      	movs	r1, #0
 80005f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonHold[i] = 0;
 80005fa:	4a10      	ldr	r2, [pc, #64]	; (800063c <button_reading+0x164>)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	4413      	add	r3, r2
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3301      	adds	r3, #1
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2b02      	cmp	r3, #2
 800060e:	f77f af69 	ble.w	80004e4 <button_reading+0xc>
		}
	}
}
 8000612:	bf00      	nop
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000044 	.word	0x20000044
 8000620:	20000048 	.word	0x20000048
 8000624:	20000040 	.word	0x20000040
 8000628:	40010c00 	.word	0x40010c00
 800062c:	2000003c 	.word	0x2000003c
 8000630:	20000054 	.word	0x20000054
 8000634:	2000004c 	.word	0x2000004c
 8000638:	2000005c 	.word	0x2000005c
 800063c:	20000050 	.word	0x20000050

08000640 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index) {
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	2b02      	cmp	r3, #2
 800064e:	d901      	bls.n	8000654 <is_button_pressed+0x14>
 8000650:	2300      	movs	r3, #0
 8000652:	e007      	b.n	8000664 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000654:	79fb      	ldrb	r3, [r7, #7]
 8000656:	4a06      	ldr	r2, [pc, #24]	; (8000670 <is_button_pressed+0x30>)
 8000658:	5cd3      	ldrb	r3, [r2, r3]
 800065a:	2b00      	cmp	r3, #0
 800065c:	bf0c      	ite	eq
 800065e:	2301      	moveq	r3, #1
 8000660:	2300      	movne	r3, #0
 8000662:	b2db      	uxtb	r3, r3
}
 8000664:	4618      	mov	r0, r3
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000003c 	.word	0x2000003c

08000674 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	2b02      	cmp	r3, #2
 8000682:	d901      	bls.n	8000688 <is_button_pressed_1s+0x14>
 8000684:	2300      	movs	r3, #0
 8000686:	e007      	b.n	8000698 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <is_button_pressed_1s+0x30>)
 800068c:	5cd3      	ldrb	r3, [r2, r3]
 800068e:	2b01      	cmp	r3, #1
 8000690:	bf0c      	ite	eq
 8000692:	2301      	moveq	r3, #1
 8000694:	2300      	movne	r3, #0
 8000696:	b2db      	uxtb	r3, r3
}
 8000698:	4618      	mov	r0, r3
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	2000004c 	.word	0x2000004c

080006a8 <is_button_held>:

unsigned char is_button_held(unsigned char index) {
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d901      	bls.n	80006bc <is_button_held+0x14>
 80006b8:	2300      	movs	r3, #0
 80006ba:	e007      	b.n	80006cc <is_button_held+0x24>
	return (flagForButtonHold[index] == 1);
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	4a06      	ldr	r2, [pc, #24]	; (80006d8 <is_button_held+0x30>)
 80006c0:	5cd3      	ldrb	r3, [r2, r3]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	bf0c      	ite	eq
 80006c6:	2301      	moveq	r3, #1
 80006c8:	2300      	movne	r3, #0
 80006ca:	b2db      	uxtb	r3, r3
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bc80      	pop	{r7}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	20000050 	.word	0x20000050

080006dc <reset_flagForButtonHold>:

void reset_flagForButtonHold(unsigned char index) {
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
	flagForButtonHold[index] = 0;
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	4a03      	ldr	r2, [pc, #12]	; (80006f8 <reset_flagForButtonHold+0x1c>)
 80006ea:	2100      	movs	r1, #0
 80006ec:	54d1      	strb	r1, [r2, r3]
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr
 80006f8:	20000050 	.word	0x20000050

080006fc <display7SEG>:

#include "led_display.h"

enum LEDState {RED, YELLOW, GREEN};

static void display7SEG(int num) {
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	2b09      	cmp	r3, #9
 8000708:	f200 81bc 	bhi.w	8000a84 <display7SEG+0x388>
 800070c:	a201      	add	r2, pc, #4	; (adr r2, 8000714 <display7SEG+0x18>)
 800070e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000712:	bf00      	nop
 8000714:	0800073d 	.word	0x0800073d
 8000718:	08000791 	.word	0x08000791
 800071c:	080007e5 	.word	0x080007e5
 8000720:	08000839 	.word	0x08000839
 8000724:	0800088d 	.word	0x0800088d
 8000728:	080008e1 	.word	0x080008e1
 800072c:	08000935 	.word	0x08000935
 8000730:	08000989 	.word	0x08000989
 8000734:	080009dd 	.word	0x080009dd
 8000738:	08000a31 	.word	0x08000a31
	  switch (num) {
		case 0:
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 800073c:	2201      	movs	r2, #1
 800073e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000742:	48d3      	ldr	r0, [pc, #844]	; (8000a90 <display7SEG+0x394>)
 8000744:	f001 fab1 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000748:	2200      	movs	r2, #0
 800074a:	2180      	movs	r1, #128	; 0x80
 800074c:	48d0      	ldr	r0, [pc, #832]	; (8000a90 <display7SEG+0x394>)
 800074e:	f001 faac 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000752:	2200      	movs	r2, #0
 8000754:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000758:	48cd      	ldr	r0, [pc, #820]	; (8000a90 <display7SEG+0x394>)
 800075a:	f001 faa6 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 800075e:	2200      	movs	r2, #0
 8000760:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000764:	48ca      	ldr	r0, [pc, #808]	; (8000a90 <display7SEG+0x394>)
 8000766:	f001 faa0 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800076a:	2200      	movs	r2, #0
 800076c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000770:	48c7      	ldr	r0, [pc, #796]	; (8000a90 <display7SEG+0x394>)
 8000772:	f001 fa9a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800077c:	48c4      	ldr	r0, [pc, #784]	; (8000a90 <display7SEG+0x394>)
 800077e:	f001 fa94 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000788:	48c1      	ldr	r0, [pc, #772]	; (8000a90 <display7SEG+0x394>)
 800078a:	f001 fa8e 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 800078e:	e17a      	b.n	8000a86 <display7SEG+0x38a>
		case 1:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 8000790:	2201      	movs	r2, #1
 8000792:	2180      	movs	r1, #128	; 0x80
 8000794:	48be      	ldr	r0, [pc, #760]	; (8000a90 <display7SEG+0x394>)
 8000796:	f001 fa88 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 800079a:	2201      	movs	r2, #1
 800079c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a0:	48bb      	ldr	r0, [pc, #748]	; (8000a90 <display7SEG+0x394>)
 80007a2:	f001 fa82 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 80007a6:	2201      	movs	r2, #1
 80007a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007ac:	48b8      	ldr	r0, [pc, #736]	; (8000a90 <display7SEG+0x394>)
 80007ae:	f001 fa7c 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 80007b2:	2201      	movs	r2, #1
 80007b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007b8:	48b5      	ldr	r0, [pc, #724]	; (8000a90 <display7SEG+0x394>)
 80007ba:	f001 fa76 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 80007be:	2201      	movs	r2, #1
 80007c0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007c4:	48b2      	ldr	r0, [pc, #712]	; (8000a90 <display7SEG+0x394>)
 80007c6:	f001 fa70 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80007ca:	2200      	movs	r2, #0
 80007cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007d0:	48af      	ldr	r0, [pc, #700]	; (8000a90 <display7SEG+0x394>)
 80007d2:	f001 fa6a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007dc:	48ac      	ldr	r0, [pc, #688]	; (8000a90 <display7SEG+0x394>)
 80007de:	f001 fa64 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 80007e2:	e150      	b.n	8000a86 <display7SEG+0x38a>
		case 2:
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 80007e4:	2201      	movs	r2, #1
 80007e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007ea:	48a9      	ldr	r0, [pc, #676]	; (8000a90 <display7SEG+0x394>)
 80007ec:	f001 fa5d 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007f6:	48a6      	ldr	r0, [pc, #664]	; (8000a90 <display7SEG+0x394>)
 80007f8:	f001 fa57 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2180      	movs	r1, #128	; 0x80
 8000800:	48a3      	ldr	r0, [pc, #652]	; (8000a90 <display7SEG+0x394>)
 8000802:	f001 fa52 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 7180 	mov.w	r1, #256	; 0x100
 800080c:	48a0      	ldr	r0, [pc, #640]	; (8000a90 <display7SEG+0x394>)
 800080e:	f001 fa4c 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000812:	2200      	movs	r2, #0
 8000814:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000818:	489d      	ldr	r0, [pc, #628]	; (8000a90 <display7SEG+0x394>)
 800081a:	f001 fa46 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 800081e:	2200      	movs	r2, #0
 8000820:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000824:	489a      	ldr	r0, [pc, #616]	; (8000a90 <display7SEG+0x394>)
 8000826:	f001 fa40 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800082a:	2200      	movs	r2, #0
 800082c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000830:	4897      	ldr	r0, [pc, #604]	; (8000a90 <display7SEG+0x394>)
 8000832:	f001 fa3a 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000836:	e126      	b.n	8000a86 <display7SEG+0x38a>
		case 3:
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000838:	2201      	movs	r2, #1
 800083a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800083e:	4894      	ldr	r0, [pc, #592]	; (8000a90 <display7SEG+0x394>)
 8000840:	f001 fa33 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084a:	4891      	ldr	r0, [pc, #580]	; (8000a90 <display7SEG+0x394>)
 800084c:	f001 fa2d 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	2180      	movs	r1, #128	; 0x80
 8000854:	488e      	ldr	r0, [pc, #568]	; (8000a90 <display7SEG+0x394>)
 8000856:	f001 fa28 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000860:	488b      	ldr	r0, [pc, #556]	; (8000a90 <display7SEG+0x394>)
 8000862:	f001 fa22 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000866:	2200      	movs	r2, #0
 8000868:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800086c:	4888      	ldr	r0, [pc, #544]	; (8000a90 <display7SEG+0x394>)
 800086e:	f001 fa1c 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000872:	2200      	movs	r2, #0
 8000874:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000878:	4885      	ldr	r0, [pc, #532]	; (8000a90 <display7SEG+0x394>)
 800087a:	f001 fa16 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800087e:	2200      	movs	r2, #0
 8000880:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000884:	4882      	ldr	r0, [pc, #520]	; (8000a90 <display7SEG+0x394>)
 8000886:	f001 fa10 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 800088a:	e0fc      	b.n	8000a86 <display7SEG+0x38a>
		case 4:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_SET);
 800088c:	2201      	movs	r2, #1
 800088e:	2180      	movs	r1, #128	; 0x80
 8000890:	487f      	ldr	r0, [pc, #508]	; (8000a90 <display7SEG+0x394>)
 8000892:	f001 fa0a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000896:	2201      	movs	r2, #1
 8000898:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800089c:	487c      	ldr	r0, [pc, #496]	; (8000a90 <display7SEG+0x394>)
 800089e:	f001 fa04 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 80008a2:	2201      	movs	r2, #1
 80008a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008a8:	4879      	ldr	r0, [pc, #484]	; (8000a90 <display7SEG+0x394>)
 80008aa:	f001 f9fe 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b4:	4876      	ldr	r0, [pc, #472]	; (8000a90 <display7SEG+0x394>)
 80008b6:	f001 f9f8 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008c0:	4873      	ldr	r0, [pc, #460]	; (8000a90 <display7SEG+0x394>)
 80008c2:	f001 f9f2 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 80008c6:	2200      	movs	r2, #0
 80008c8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008cc:	4870      	ldr	r0, [pc, #448]	; (8000a90 <display7SEG+0x394>)
 80008ce:	f001 f9ec 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008d8:	486d      	ldr	r0, [pc, #436]	; (8000a90 <display7SEG+0x394>)
 80008da:	f001 f9e6 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 80008de:	e0d2      	b.n	8000a86 <display7SEG+0x38a>
		case 5:
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 80008e0:	2201      	movs	r2, #1
 80008e2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008e6:	486a      	ldr	r0, [pc, #424]	; (8000a90 <display7SEG+0x394>)
 80008e8:	f001 f9df 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 80008ec:	2201      	movs	r2, #1
 80008ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008f2:	4867      	ldr	r0, [pc, #412]	; (8000a90 <display7SEG+0x394>)
 80008f4:	f001 f9d9 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2180      	movs	r1, #128	; 0x80
 80008fc:	4864      	ldr	r0, [pc, #400]	; (8000a90 <display7SEG+0x394>)
 80008fe:	f001 f9d4 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000908:	4861      	ldr	r0, [pc, #388]	; (8000a90 <display7SEG+0x394>)
 800090a:	f001 f9ce 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 800090e:	2200      	movs	r2, #0
 8000910:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000914:	485e      	ldr	r0, [pc, #376]	; (8000a90 <display7SEG+0x394>)
 8000916:	f001 f9c8 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 800091a:	2200      	movs	r2, #0
 800091c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000920:	485b      	ldr	r0, [pc, #364]	; (8000a90 <display7SEG+0x394>)
 8000922:	f001 f9c2 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800092c:	4858      	ldr	r0, [pc, #352]	; (8000a90 <display7SEG+0x394>)
 800092e:	f001 f9bc 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000932:	e0a8      	b.n	8000a86 <display7SEG+0x38a>
		case 6:
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_SET);
 8000934:	2201      	movs	r2, #1
 8000936:	f44f 7180 	mov.w	r1, #256	; 0x100
 800093a:	4855      	ldr	r0, [pc, #340]	; (8000a90 <display7SEG+0x394>)
 800093c:	f001 f9b5 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	2180      	movs	r1, #128	; 0x80
 8000944:	4852      	ldr	r0, [pc, #328]	; (8000a90 <display7SEG+0x394>)
 8000946:	f001 f9b0 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000950:	484f      	ldr	r0, [pc, #316]	; (8000a90 <display7SEG+0x394>)
 8000952:	f001 f9aa 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800095c:	484c      	ldr	r0, [pc, #304]	; (8000a90 <display7SEG+0x394>)
 800095e:	f001 f9a4 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000962:	2200      	movs	r2, #0
 8000964:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000968:	4849      	ldr	r0, [pc, #292]	; (8000a90 <display7SEG+0x394>)
 800096a:	f001 f99e 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000974:	4846      	ldr	r0, [pc, #280]	; (8000a90 <display7SEG+0x394>)
 8000976:	f001 f998 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 800097a:	2200      	movs	r2, #0
 800097c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000980:	4843      	ldr	r0, [pc, #268]	; (8000a90 <display7SEG+0x394>)
 8000982:	f001 f992 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000986:	e07e      	b.n	8000a86 <display7SEG+0x38a>
		case 7:
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800098e:	4840      	ldr	r0, [pc, #256]	; (8000a90 <display7SEG+0x394>)
 8000990:	f001 f98b 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_SET);
 8000994:	2201      	movs	r2, #1
 8000996:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800099a:	483d      	ldr	r0, [pc, #244]	; (8000a90 <display7SEG+0x394>)
 800099c:	f001 f985 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 80009a0:	2201      	movs	r2, #1
 80009a2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009a6:	483a      	ldr	r0, [pc, #232]	; (8000a90 <display7SEG+0x394>)
 80009a8:	f001 f97f 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_SET);
 80009ac:	2201      	movs	r2, #1
 80009ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009b2:	4837      	ldr	r0, [pc, #220]	; (8000a90 <display7SEG+0x394>)
 80009b4:	f001 f979 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80009b8:	2200      	movs	r2, #0
 80009ba:	2180      	movs	r1, #128	; 0x80
 80009bc:	4834      	ldr	r0, [pc, #208]	; (8000a90 <display7SEG+0x394>)
 80009be:	f001 f974 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80009c2:	2200      	movs	r2, #0
 80009c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009c8:	4831      	ldr	r0, [pc, #196]	; (8000a90 <display7SEG+0x394>)
 80009ca:	f001 f96e 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009d4:	482e      	ldr	r0, [pc, #184]	; (8000a90 <display7SEG+0x394>)
 80009d6:	f001 f968 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 80009da:	e054      	b.n	8000a86 <display7SEG+0x38a>
		case 8:
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 80009dc:	2200      	movs	r2, #0
 80009de:	2180      	movs	r1, #128	; 0x80
 80009e0:	482b      	ldr	r0, [pc, #172]	; (8000a90 <display7SEG+0x394>)
 80009e2:	f001 f962 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ec:	4828      	ldr	r0, [pc, #160]	; (8000a90 <display7SEG+0x394>)
 80009ee:	f001 f95c 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 80009f2:	2200      	movs	r2, #0
 80009f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009f8:	4825      	ldr	r0, [pc, #148]	; (8000a90 <display7SEG+0x394>)
 80009fa:	f001 f956 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 80009fe:	2200      	movs	r2, #0
 8000a00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a04:	4822      	ldr	r0, [pc, #136]	; (8000a90 <display7SEG+0x394>)
 8000a06:	f001 f950 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a10:	481f      	ldr	r0, [pc, #124]	; (8000a90 <display7SEG+0x394>)
 8000a12:	f001 f94a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_RESET);
 8000a16:	2200      	movs	r2, #0
 8000a18:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a1c:	481c      	ldr	r0, [pc, #112]	; (8000a90 <display7SEG+0x394>)
 8000a1e:	f001 f944 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000a22:	2200      	movs	r2, #0
 8000a24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a28:	4819      	ldr	r0, [pc, #100]	; (8000a90 <display7SEG+0x394>)
 8000a2a:	f001 f93e 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000a2e:	e02a      	b.n	8000a86 <display7SEG+0x38a>
		case 9:
			HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, GPIO_PIN_SET);
 8000a30:	2201      	movs	r2, #1
 8000a32:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a36:	4816      	ldr	r0, [pc, #88]	; (8000a90 <display7SEG+0x394>)
 8000a38:	f001 f937 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG0_GPIO_Port, SEG0_Pin, GPIO_PIN_RESET);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2180      	movs	r1, #128	; 0x80
 8000a40:	4813      	ldr	r0, [pc, #76]	; (8000a90 <display7SEG+0x394>)
 8000a42:	f001 f932 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, GPIO_PIN_RESET);
 8000a46:	2200      	movs	r2, #0
 8000a48:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a4c:	4810      	ldr	r0, [pc, #64]	; (8000a90 <display7SEG+0x394>)
 8000a4e:	f001 f92c 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, GPIO_PIN_RESET);
 8000a52:	2200      	movs	r2, #0
 8000a54:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a58:	480d      	ldr	r0, [pc, #52]	; (8000a90 <display7SEG+0x394>)
 8000a5a:	f001 f926 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG5_GPIO_Port, SEG5_Pin, GPIO_PIN_RESET);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a64:	480a      	ldr	r0, [pc, #40]	; (8000a90 <display7SEG+0x394>)
 8000a66:	f001 f920 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG6_GPIO_Port, SEG6_Pin, GPIO_PIN_RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a70:	4807      	ldr	r0, [pc, #28]	; (8000a90 <display7SEG+0x394>)
 8000a72:	f001 f91a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, GPIO_PIN_RESET);
 8000a76:	2200      	movs	r2, #0
 8000a78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a7c:	4804      	ldr	r0, [pc, #16]	; (8000a90 <display7SEG+0x394>)
 8000a7e:	f001 f914 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000a82:	e000      	b.n	8000a86 <display7SEG+0x38a>
		  default:
			  break;
 8000a84:	bf00      	nop
	}
}
 8000a86:	bf00      	nop
 8000a88:	3708      	adds	r7, #8
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40010800 	.word	0x40010800

08000a94 <resetCountValue>:
int count1 = RED_INIT;
int count2 = GREEN_INIT;
enum LEDState state1 = RED;
enum LEDState state2 = GREEN;

void resetCountValue() {
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
	count1 = red_value;
 8000a98:	4b08      	ldr	r3, [pc, #32]	; (8000abc <resetCountValue+0x28>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a08      	ldr	r2, [pc, #32]	; (8000ac0 <resetCountValue+0x2c>)
 8000a9e:	6013      	str	r3, [r2, #0]
	count2 = green_value;
 8000aa0:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <resetCountValue+0x30>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a08      	ldr	r2, [pc, #32]	; (8000ac8 <resetCountValue+0x34>)
 8000aa6:	6013      	str	r3, [r2, #0]
	state1 = RED;
 8000aa8:	4b08      	ldr	r3, [pc, #32]	; (8000acc <resetCountValue+0x38>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
	state2 = GREEN;
 8000aae:	4b08      	ldr	r3, [pc, #32]	; (8000ad0 <resetCountValue+0x3c>)
 8000ab0:	2202      	movs	r2, #2
 8000ab2:	701a      	strb	r2, [r3, #0]
}
 8000ab4:	bf00      	nop
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	bc80      	pop	{r7}
 8000aba:	4770      	bx	lr
 8000abc:	20000088 	.word	0x20000088
 8000ac0:	20000004 	.word	0x20000004
 8000ac4:	20000090 	.word	0x20000090
 8000ac8:	20000008 	.word	0x20000008
 8000acc:	20000062 	.word	0x20000062
 8000ad0:	2000000c 	.word	0x2000000c

08000ad4 <NormalMode>:

void NormalMode() {
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	af00      	add	r7, sp, #0
	count1--;
 8000ad8:	4b99      	ldr	r3, [pc, #612]	; (8000d40 <NormalMode+0x26c>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	4a98      	ldr	r2, [pc, #608]	; (8000d40 <NormalMode+0x26c>)
 8000ae0:	6013      	str	r3, [r2, #0]
	count2--;
 8000ae2:	4b98      	ldr	r3, [pc, #608]	; (8000d44 <NormalMode+0x270>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	4a96      	ldr	r2, [pc, #600]	; (8000d44 <NormalMode+0x270>)
 8000aea:	6013      	str	r3, [r2, #0]
	switch (state1) {
 8000aec:	4b96      	ldr	r3, [pc, #600]	; (8000d48 <NormalMode+0x274>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	2b02      	cmp	r3, #2
 8000af2:	d05d      	beq.n	8000bb0 <NormalMode+0xdc>
 8000af4:	2b02      	cmp	r3, #2
 8000af6:	f300 8086 	bgt.w	8000c06 <NormalMode+0x132>
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d002      	beq.n	8000b04 <NormalMode+0x30>
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d02b      	beq.n	8000b5a <NormalMode+0x86>
				HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
			}
			break;
		default:
			break;
 8000b02:	e080      	b.n	8000c06 <NormalMode+0x132>
			HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_RESET);
 8000b04:	2200      	movs	r2, #0
 8000b06:	2101      	movs	r1, #1
 8000b08:	4890      	ldr	r0, [pc, #576]	; (8000d4c <NormalMode+0x278>)
 8000b0a:	f001 f8ce 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	2102      	movs	r1, #2
 8000b12:	488e      	ldr	r0, [pc, #568]	; (8000d4c <NormalMode+0x278>)
 8000b14:	f001 f8c9 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
 8000b18:	2201      	movs	r2, #1
 8000b1a:	2104      	movs	r1, #4
 8000b1c:	488b      	ldr	r0, [pc, #556]	; (8000d4c <NormalMode+0x278>)
 8000b1e:	f001 f8c4 	bl	8001caa <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8000b22:	4b87      	ldr	r3, [pc, #540]	; (8000d40 <NormalMode+0x26c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	da6f      	bge.n	8000c0a <NormalMode+0x136>
				count1 = green_value - 1;
 8000b2a:	4b89      	ldr	r3, [pc, #548]	; (8000d50 <NormalMode+0x27c>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	3b01      	subs	r3, #1
 8000b30:	4a83      	ldr	r2, [pc, #524]	; (8000d40 <NormalMode+0x26c>)
 8000b32:	6013      	str	r3, [r2, #0]
				state1 = GREEN;
 8000b34:	4b84      	ldr	r3, [pc, #528]	; (8000d48 <NormalMode+0x274>)
 8000b36:	2202      	movs	r2, #2
 8000b38:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	4883      	ldr	r0, [pc, #524]	; (8000d4c <NormalMode+0x278>)
 8000b40:	f001 f8b3 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_SET);
 8000b44:	2201      	movs	r2, #1
 8000b46:	2102      	movs	r1, #2
 8000b48:	4880      	ldr	r0, [pc, #512]	; (8000d4c <NormalMode+0x278>)
 8000b4a:	f001 f8ae 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_RESET);
 8000b4e:	2200      	movs	r2, #0
 8000b50:	2104      	movs	r1, #4
 8000b52:	487e      	ldr	r0, [pc, #504]	; (8000d4c <NormalMode+0x278>)
 8000b54:	f001 f8a9 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000b58:	e057      	b.n	8000c0a <NormalMode+0x136>
			HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	487b      	ldr	r0, [pc, #492]	; (8000d4c <NormalMode+0x278>)
 8000b60:	f001 f8a3 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_RESET);
 8000b64:	2200      	movs	r2, #0
 8000b66:	2102      	movs	r1, #2
 8000b68:	4878      	ldr	r0, [pc, #480]	; (8000d4c <NormalMode+0x278>)
 8000b6a:	f001 f89e 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
 8000b6e:	2201      	movs	r2, #1
 8000b70:	2104      	movs	r1, #4
 8000b72:	4876      	ldr	r0, [pc, #472]	; (8000d4c <NormalMode+0x278>)
 8000b74:	f001 f899 	bl	8001caa <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8000b78:	4b71      	ldr	r3, [pc, #452]	; (8000d40 <NormalMode+0x26c>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	da46      	bge.n	8000c0e <NormalMode+0x13a>
				count1 = red_value - 1;
 8000b80:	4b74      	ldr	r3, [pc, #464]	; (8000d54 <NormalMode+0x280>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	3b01      	subs	r3, #1
 8000b86:	4a6e      	ldr	r2, [pc, #440]	; (8000d40 <NormalMode+0x26c>)
 8000b88:	6013      	str	r3, [r2, #0]
				state1 = RED;
 8000b8a:	4b6f      	ldr	r3, [pc, #444]	; (8000d48 <NormalMode+0x274>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2101      	movs	r1, #1
 8000b94:	486d      	ldr	r0, [pc, #436]	; (8000d4c <NormalMode+0x278>)
 8000b96:	f001 f888 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_SET);
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	2102      	movs	r1, #2
 8000b9e:	486b      	ldr	r0, [pc, #428]	; (8000d4c <NormalMode+0x278>)
 8000ba0:	f001 f883 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	2104      	movs	r1, #4
 8000ba8:	4868      	ldr	r0, [pc, #416]	; (8000d4c <NormalMode+0x278>)
 8000baa:	f001 f87e 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000bae:	e02e      	b.n	8000c0e <NormalMode+0x13a>
			HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 8000bb0:	2201      	movs	r2, #1
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	4865      	ldr	r0, [pc, #404]	; (8000d4c <NormalMode+0x278>)
 8000bb6:	f001 f878 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_SET);
 8000bba:	2201      	movs	r2, #1
 8000bbc:	2102      	movs	r1, #2
 8000bbe:	4863      	ldr	r0, [pc, #396]	; (8000d4c <NormalMode+0x278>)
 8000bc0:	f001 f873 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_RESET);
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	2104      	movs	r1, #4
 8000bc8:	4860      	ldr	r0, [pc, #384]	; (8000d4c <NormalMode+0x278>)
 8000bca:	f001 f86e 	bl	8001caa <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8000bce:	4b5c      	ldr	r3, [pc, #368]	; (8000d40 <NormalMode+0x26c>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	da1d      	bge.n	8000c12 <NormalMode+0x13e>
				count1 = yellow_value - 1;
 8000bd6:	4b60      	ldr	r3, [pc, #384]	; (8000d58 <NormalMode+0x284>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	3b01      	subs	r3, #1
 8000bdc:	4a58      	ldr	r2, [pc, #352]	; (8000d40 <NormalMode+0x26c>)
 8000bde:	6013      	str	r3, [r2, #0]
				state1 = YELLOW;
 8000be0:	4b59      	ldr	r3, [pc, #356]	; (8000d48 <NormalMode+0x274>)
 8000be2:	2201      	movs	r2, #1
 8000be4:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 8000be6:	2201      	movs	r2, #1
 8000be8:	2101      	movs	r1, #1
 8000bea:	4858      	ldr	r0, [pc, #352]	; (8000d4c <NormalMode+0x278>)
 8000bec:	f001 f85d 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_RESET);
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	2102      	movs	r1, #2
 8000bf4:	4855      	ldr	r0, [pc, #340]	; (8000d4c <NormalMode+0x278>)
 8000bf6:	f001 f858 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	2104      	movs	r1, #4
 8000bfe:	4853      	ldr	r0, [pc, #332]	; (8000d4c <NormalMode+0x278>)
 8000c00:	f001 f853 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000c04:	e005      	b.n	8000c12 <NormalMode+0x13e>
			break;
 8000c06:	bf00      	nop
 8000c08:	e004      	b.n	8000c14 <NormalMode+0x140>
			break;
 8000c0a:	bf00      	nop
 8000c0c:	e002      	b.n	8000c14 <NormalMode+0x140>
			break;
 8000c0e:	bf00      	nop
 8000c10:	e000      	b.n	8000c14 <NormalMode+0x140>
			break;
 8000c12:	bf00      	nop
	}
	switch (state2) {
 8000c14:	4b51      	ldr	r3, [pc, #324]	; (8000d5c <NormalMode+0x288>)
 8000c16:	781b      	ldrb	r3, [r3, #0]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d05d      	beq.n	8000cd8 <NormalMode+0x204>
 8000c1c:	2b02      	cmp	r3, #2
 8000c1e:	f300 8086 	bgt.w	8000d2e <NormalMode+0x25a>
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d002      	beq.n	8000c2c <NormalMode+0x158>
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d02b      	beq.n	8000c82 <NormalMode+0x1ae>
				HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_RESET);
				HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
			}
			break;
		default:
			break;
 8000c2a:	e080      	b.n	8000d2e <NormalMode+0x25a>
			HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_RESET);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	2108      	movs	r1, #8
 8000c30:	4846      	ldr	r0, [pc, #280]	; (8000d4c <NormalMode+0x278>)
 8000c32:	f001 f83a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_SET);
 8000c36:	2201      	movs	r2, #1
 8000c38:	2110      	movs	r1, #16
 8000c3a:	4844      	ldr	r0, [pc, #272]	; (8000d4c <NormalMode+0x278>)
 8000c3c:	f001 f835 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	2120      	movs	r1, #32
 8000c44:	4841      	ldr	r0, [pc, #260]	; (8000d4c <NormalMode+0x278>)
 8000c46:	f001 f830 	bl	8001caa <HAL_GPIO_WritePin>
			if (count2 < 0) {
 8000c4a:	4b3e      	ldr	r3, [pc, #248]	; (8000d44 <NormalMode+0x270>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	da6f      	bge.n	8000d32 <NormalMode+0x25e>
				count2 = green_value - 1;
 8000c52:	4b3f      	ldr	r3, [pc, #252]	; (8000d50 <NormalMode+0x27c>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	3b01      	subs	r3, #1
 8000c58:	4a3a      	ldr	r2, [pc, #232]	; (8000d44 <NormalMode+0x270>)
 8000c5a:	6013      	str	r3, [r2, #0]
				state2 = GREEN;
 8000c5c:	4b3f      	ldr	r3, [pc, #252]	; (8000d5c <NormalMode+0x288>)
 8000c5e:	2202      	movs	r2, #2
 8000c60:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 8000c62:	2201      	movs	r2, #1
 8000c64:	2108      	movs	r1, #8
 8000c66:	4839      	ldr	r0, [pc, #228]	; (8000d4c <NormalMode+0x278>)
 8000c68:	f001 f81f 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_SET);
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	2110      	movs	r1, #16
 8000c70:	4836      	ldr	r0, [pc, #216]	; (8000d4c <NormalMode+0x278>)
 8000c72:	f001 f81a 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_RESET);
 8000c76:	2200      	movs	r2, #0
 8000c78:	2120      	movs	r1, #32
 8000c7a:	4834      	ldr	r0, [pc, #208]	; (8000d4c <NormalMode+0x278>)
 8000c7c:	f001 f815 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000c80:	e057      	b.n	8000d32 <NormalMode+0x25e>
			HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 8000c82:	2201      	movs	r2, #1
 8000c84:	2108      	movs	r1, #8
 8000c86:	4831      	ldr	r0, [pc, #196]	; (8000d4c <NormalMode+0x278>)
 8000c88:	f001 f80f 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_RESET);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2110      	movs	r1, #16
 8000c90:	482e      	ldr	r0, [pc, #184]	; (8000d4c <NormalMode+0x278>)
 8000c92:	f001 f80a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	2120      	movs	r1, #32
 8000c9a:	482c      	ldr	r0, [pc, #176]	; (8000d4c <NormalMode+0x278>)
 8000c9c:	f001 f805 	bl	8001caa <HAL_GPIO_WritePin>
			if (count2 < 0) {
 8000ca0:	4b28      	ldr	r3, [pc, #160]	; (8000d44 <NormalMode+0x270>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	da46      	bge.n	8000d36 <NormalMode+0x262>
				count2 = red_value - 1;
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	; (8000d54 <NormalMode+0x280>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	3b01      	subs	r3, #1
 8000cae:	4a25      	ldr	r2, [pc, #148]	; (8000d44 <NormalMode+0x270>)
 8000cb0:	6013      	str	r3, [r2, #0]
				state2 = RED;
 8000cb2:	4b2a      	ldr	r3, [pc, #168]	; (8000d5c <NormalMode+0x288>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2108      	movs	r1, #8
 8000cbc:	4823      	ldr	r0, [pc, #140]	; (8000d4c <NormalMode+0x278>)
 8000cbe:	f000 fff4 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_SET);
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	2110      	movs	r1, #16
 8000cc6:	4821      	ldr	r0, [pc, #132]	; (8000d4c <NormalMode+0x278>)
 8000cc8:	f000 ffef 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	2120      	movs	r1, #32
 8000cd0:	481e      	ldr	r0, [pc, #120]	; (8000d4c <NormalMode+0x278>)
 8000cd2:	f000 ffea 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000cd6:	e02e      	b.n	8000d36 <NormalMode+0x262>
			HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	2108      	movs	r1, #8
 8000cdc:	481b      	ldr	r0, [pc, #108]	; (8000d4c <NormalMode+0x278>)
 8000cde:	f000 ffe4 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	4819      	ldr	r0, [pc, #100]	; (8000d4c <NormalMode+0x278>)
 8000ce8:	f000 ffdf 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_RESET);
 8000cec:	2200      	movs	r2, #0
 8000cee:	2120      	movs	r1, #32
 8000cf0:	4816      	ldr	r0, [pc, #88]	; (8000d4c <NormalMode+0x278>)
 8000cf2:	f000 ffda 	bl	8001caa <HAL_GPIO_WritePin>
			if (count2 < 0) {
 8000cf6:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <NormalMode+0x270>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	da1d      	bge.n	8000d3a <NormalMode+0x266>
				count2 = yellow_value - 1;
 8000cfe:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <NormalMode+0x284>)
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	3b01      	subs	r3, #1
 8000d04:	4a0f      	ldr	r2, [pc, #60]	; (8000d44 <NormalMode+0x270>)
 8000d06:	6013      	str	r3, [r2, #0]
				state2 = YELLOW;
 8000d08:	4b14      	ldr	r3, [pc, #80]	; (8000d5c <NormalMode+0x288>)
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 8000d0e:	2201      	movs	r2, #1
 8000d10:	2108      	movs	r1, #8
 8000d12:	480e      	ldr	r0, [pc, #56]	; (8000d4c <NormalMode+0x278>)
 8000d14:	f000 ffc9 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_RESET);
 8000d18:	2200      	movs	r2, #0
 8000d1a:	2110      	movs	r1, #16
 8000d1c:	480b      	ldr	r0, [pc, #44]	; (8000d4c <NormalMode+0x278>)
 8000d1e:	f000 ffc4 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
 8000d22:	2201      	movs	r2, #1
 8000d24:	2120      	movs	r1, #32
 8000d26:	4809      	ldr	r0, [pc, #36]	; (8000d4c <NormalMode+0x278>)
 8000d28:	f000 ffbf 	bl	8001caa <HAL_GPIO_WritePin>
			break;
 8000d2c:	e005      	b.n	8000d3a <NormalMode+0x266>
			break;
 8000d2e:	bf00      	nop
 8000d30:	e004      	b.n	8000d3c <NormalMode+0x268>
			break;
 8000d32:	bf00      	nop
 8000d34:	e002      	b.n	8000d3c <NormalMode+0x268>
			break;
 8000d36:	bf00      	nop
 8000d38:	e000      	b.n	8000d3c <NormalMode+0x268>
			break;
 8000d3a:	bf00      	nop
	}
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	20000004 	.word	0x20000004
 8000d44:	20000008 	.word	0x20000008
 8000d48:	20000062 	.word	0x20000062
 8000d4c:	40010c00 	.word	0x40010c00
 8000d50:	20000090 	.word	0x20000090
 8000d54:	20000088 	.word	0x20000088
 8000d58:	20000098 	.word	0x20000098
 8000d5c:	2000000c 	.word	0x2000000c

08000d60 <get7SEG1Value>:


static int get7SEG1Value() {
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
	switch (mode) {
 8000d64:	4b10      	ldr	r3, [pc, #64]	; (8000da8 <get7SEG1Value+0x48>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	3b01      	subs	r3, #1
 8000d6a:	2b03      	cmp	r3, #3
 8000d6c:	d816      	bhi.n	8000d9c <get7SEG1Value+0x3c>
 8000d6e:	a201      	add	r2, pc, #4	; (adr r2, 8000d74 <get7SEG1Value+0x14>)
 8000d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d74:	08000d85 	.word	0x08000d85
 8000d78:	08000d8b 	.word	0x08000d8b
 8000d7c:	08000d91 	.word	0x08000d91
 8000d80:	08000d97 	.word	0x08000d97
		case 1:
			return count1;
 8000d84:	4b09      	ldr	r3, [pc, #36]	; (8000dac <get7SEG1Value+0x4c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	e00a      	b.n	8000da0 <get7SEG1Value+0x40>
		case 2:
			return red_draft;
 8000d8a:	4b09      	ldr	r3, [pc, #36]	; (8000db0 <get7SEG1Value+0x50>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	e007      	b.n	8000da0 <get7SEG1Value+0x40>
		case 3:
			return yellow_draft;
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <get7SEG1Value+0x54>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	e004      	b.n	8000da0 <get7SEG1Value+0x40>
		case 4:
			return green_draft;
 8000d96:	4b08      	ldr	r3, [pc, #32]	; (8000db8 <get7SEG1Value+0x58>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	e001      	b.n	8000da0 <get7SEG1Value+0x40>
		default:
			break;
 8000d9c:	bf00      	nop
	}
	return 0;
 8000d9e:	2300      	movs	r3, #0
}
 8000da0:	4618      	mov	r0, r3
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bc80      	pop	{r7}
 8000da6:	4770      	bx	lr
 8000da8:	20000000 	.word	0x20000000
 8000dac:	20000004 	.word	0x20000004
 8000db0:	2000009c 	.word	0x2000009c
 8000db4:	2000008c 	.word	0x2000008c
 8000db8:	20000094 	.word	0x20000094

08000dbc <get7SEG2Value>:
static int get7SEG2Value() {
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
	switch (mode) {
 8000dc0:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <get7SEG2Value+0x48>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	3b01      	subs	r3, #1
 8000dc6:	2b03      	cmp	r3, #3
 8000dc8:	d816      	bhi.n	8000df8 <get7SEG2Value+0x3c>
 8000dca:	a201      	add	r2, pc, #4	; (adr r2, 8000dd0 <get7SEG2Value+0x14>)
 8000dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd0:	08000de1 	.word	0x08000de1
 8000dd4:	08000de7 	.word	0x08000de7
 8000dd8:	08000ded 	.word	0x08000ded
 8000ddc:	08000df3 	.word	0x08000df3
		case 1:
			return count2;
 8000de0:	4b09      	ldr	r3, [pc, #36]	; (8000e08 <get7SEG2Value+0x4c>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	e00a      	b.n	8000dfc <get7SEG2Value+0x40>
		case 2:
			return red_draft;
 8000de6:	4b09      	ldr	r3, [pc, #36]	; (8000e0c <get7SEG2Value+0x50>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	e007      	b.n	8000dfc <get7SEG2Value+0x40>
		case 3:
			return yellow_draft;
 8000dec:	4b08      	ldr	r3, [pc, #32]	; (8000e10 <get7SEG2Value+0x54>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	e004      	b.n	8000dfc <get7SEG2Value+0x40>
		case 4:
			return green_draft;
 8000df2:	4b08      	ldr	r3, [pc, #32]	; (8000e14 <get7SEG2Value+0x58>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	e001      	b.n	8000dfc <get7SEG2Value+0x40>
		default:
			break;
 8000df8:	bf00      	nop
	}
	return 0;
 8000dfa:	2300      	movs	r3, #0
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr
 8000e04:	20000000 	.word	0x20000000
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	2000009c 	.word	0x2000009c
 8000e10:	2000008c 	.word	0x2000008c
 8000e14:	20000094 	.word	0x20000094

08000e18 <LedDispMode>:


void LedDispMode() {
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
	switch (mode) {
 8000e1c:	4b4b      	ldr	r3, [pc, #300]	; (8000f4c <LedDispMode+0x134>)
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	3b01      	subs	r3, #1
 8000e22:	2b03      	cmp	r3, #3
 8000e24:	f200 8086 	bhi.w	8000f34 <LedDispMode+0x11c>
 8000e28:	a201      	add	r2, pc, #4	; (adr r2, 8000e30 <LedDispMode+0x18>)
 8000e2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e2e:	bf00      	nop
 8000e30:	08000e41 	.word	0x08000e41
 8000e34:	08000e57 	.word	0x08000e57
 8000e38:	08000ea1 	.word	0x08000ea1
 8000e3c:	08000eeb 	.word	0x08000eeb
		case 1:
			if (get_timer0_flag()) {
 8000e40:	f000 fbdc 	bl	80015fc <get_timer0_flag>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d076      	beq.n	8000f38 <LedDispMode+0x120>
				setTimer0(250);
 8000e4a:	20fa      	movs	r0, #250	; 0xfa
 8000e4c:	f000 fb30 	bl	80014b0 <setTimer0>
				NormalMode();
 8000e50:	f7ff fe40 	bl	8000ad4 <NormalMode>
			}
			break;
 8000e54:	e070      	b.n	8000f38 <LedDispMode+0x120>
		case 2:
			if (get_timer0_flag()) {
 8000e56:	f000 fbd1 	bl	80015fc <get_timer0_flag>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d06d      	beq.n	8000f3c <LedDispMode+0x124>
				setTimer0(200);
 8000e60:	20c8      	movs	r0, #200	; 0xc8
 8000e62:	f000 fb25 	bl	80014b0 <setTimer0>
				HAL_GPIO_TogglePin(Red_1_GPIO_Port, Red_1_Pin);
 8000e66:	2101      	movs	r1, #1
 8000e68:	4839      	ldr	r0, [pc, #228]	; (8000f50 <LedDispMode+0x138>)
 8000e6a:	f000 ff36 	bl	8001cda <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(Red_2_GPIO_Port, Red_2_Pin);
 8000e6e:	2108      	movs	r1, #8
 8000e70:	4837      	ldr	r0, [pc, #220]	; (8000f50 <LedDispMode+0x138>)
 8000e72:	f000 ff32 	bl	8001cda <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_SET);
 8000e76:	2201      	movs	r2, #1
 8000e78:	2102      	movs	r1, #2
 8000e7a:	4835      	ldr	r0, [pc, #212]	; (8000f50 <LedDispMode+0x138>)
 8000e7c:	f000 ff15 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
 8000e80:	2201      	movs	r2, #1
 8000e82:	2104      	movs	r1, #4
 8000e84:	4832      	ldr	r0, [pc, #200]	; (8000f50 <LedDispMode+0x138>)
 8000e86:	f000 ff10 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_SET);
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	2110      	movs	r1, #16
 8000e8e:	4830      	ldr	r0, [pc, #192]	; (8000f50 <LedDispMode+0x138>)
 8000e90:	f000 ff0b 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
 8000e94:	2201      	movs	r2, #1
 8000e96:	2120      	movs	r1, #32
 8000e98:	482d      	ldr	r0, [pc, #180]	; (8000f50 <LedDispMode+0x138>)
 8000e9a:	f000 ff06 	bl	8001caa <HAL_GPIO_WritePin>
			}
			break;
 8000e9e:	e04d      	b.n	8000f3c <LedDispMode+0x124>
		case 3:
			if (get_timer0_flag()) {
 8000ea0:	f000 fbac 	bl	80015fc <get_timer0_flag>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d04a      	beq.n	8000f40 <LedDispMode+0x128>
				setTimer0(200);
 8000eaa:	20c8      	movs	r0, #200	; 0xc8
 8000eac:	f000 fb00 	bl	80014b0 <setTimer0>
				HAL_GPIO_TogglePin(Yel_1_GPIO_Port, Yel_1_Pin);
 8000eb0:	2102      	movs	r1, #2
 8000eb2:	4827      	ldr	r0, [pc, #156]	; (8000f50 <LedDispMode+0x138>)
 8000eb4:	f000 ff11 	bl	8001cda <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(Yel_2_GPIO_Port, Yel_2_Pin);
 8000eb8:	2110      	movs	r1, #16
 8000eba:	4825      	ldr	r0, [pc, #148]	; (8000f50 <LedDispMode+0x138>)
 8000ebc:	f000 ff0d 	bl	8001cda <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 8000ec0:	2201      	movs	r2, #1
 8000ec2:	2101      	movs	r1, #1
 8000ec4:	4822      	ldr	r0, [pc, #136]	; (8000f50 <LedDispMode+0x138>)
 8000ec6:	f000 fef0 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_1_GPIO_Port, Gre_1_Pin, GPIO_PIN_SET);
 8000eca:	2201      	movs	r2, #1
 8000ecc:	2104      	movs	r1, #4
 8000ece:	4820      	ldr	r0, [pc, #128]	; (8000f50 <LedDispMode+0x138>)
 8000ed0:	f000 feeb 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	2108      	movs	r1, #8
 8000ed8:	481d      	ldr	r0, [pc, #116]	; (8000f50 <LedDispMode+0x138>)
 8000eda:	f000 fee6 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Gre_2_GPIO_Port, Gre_2_Pin, GPIO_PIN_SET);
 8000ede:	2201      	movs	r2, #1
 8000ee0:	2120      	movs	r1, #32
 8000ee2:	481b      	ldr	r0, [pc, #108]	; (8000f50 <LedDispMode+0x138>)
 8000ee4:	f000 fee1 	bl	8001caa <HAL_GPIO_WritePin>
			}
			break;
 8000ee8:	e02a      	b.n	8000f40 <LedDispMode+0x128>
		case 4:
			if (get_timer0_flag()) {
 8000eea:	f000 fb87 	bl	80015fc <get_timer0_flag>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d027      	beq.n	8000f44 <LedDispMode+0x12c>
				setTimer0(200);
 8000ef4:	20c8      	movs	r0, #200	; 0xc8
 8000ef6:	f000 fadb 	bl	80014b0 <setTimer0>
				HAL_GPIO_TogglePin(Gre_1_GPIO_Port, Gre_1_Pin);
 8000efa:	2104      	movs	r1, #4
 8000efc:	4814      	ldr	r0, [pc, #80]	; (8000f50 <LedDispMode+0x138>)
 8000efe:	f000 feec 	bl	8001cda <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(Gre_2_GPIO_Port, Gre_2_Pin);
 8000f02:	2120      	movs	r1, #32
 8000f04:	4812      	ldr	r0, [pc, #72]	; (8000f50 <LedDispMode+0x138>)
 8000f06:	f000 fee8 	bl	8001cda <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Yel_1_GPIO_Port, Yel_1_Pin, GPIO_PIN_SET);
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	2102      	movs	r1, #2
 8000f0e:	4810      	ldr	r0, [pc, #64]	; (8000f50 <LedDispMode+0x138>)
 8000f10:	f000 fecb 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Red_1_GPIO_Port, Red_1_Pin, GPIO_PIN_SET);
 8000f14:	2201      	movs	r2, #1
 8000f16:	2101      	movs	r1, #1
 8000f18:	480d      	ldr	r0, [pc, #52]	; (8000f50 <LedDispMode+0x138>)
 8000f1a:	f000 fec6 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Yel_2_GPIO_Port, Yel_2_Pin, GPIO_PIN_SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2110      	movs	r1, #16
 8000f22:	480b      	ldr	r0, [pc, #44]	; (8000f50 <LedDispMode+0x138>)
 8000f24:	f000 fec1 	bl	8001caa <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Red_2_GPIO_Port, Red_2_Pin, GPIO_PIN_SET);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2108      	movs	r1, #8
 8000f2c:	4808      	ldr	r0, [pc, #32]	; (8000f50 <LedDispMode+0x138>)
 8000f2e:	f000 febc 	bl	8001caa <HAL_GPIO_WritePin>
			}
			break;
 8000f32:	e007      	b.n	8000f44 <LedDispMode+0x12c>
		default:
			break;
 8000f34:	bf00      	nop
 8000f36:	e006      	b.n	8000f46 <LedDispMode+0x12e>
			break;
 8000f38:	bf00      	nop
 8000f3a:	e004      	b.n	8000f46 <LedDispMode+0x12e>
			break;
 8000f3c:	bf00      	nop
 8000f3e:	e002      	b.n	8000f46 <LedDispMode+0x12e>
			break;
 8000f40:	bf00      	nop
 8000f42:	e000      	b.n	8000f46 <LedDispMode+0x12e>
			break;
 8000f44:	bf00      	nop
	}
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	40010c00 	.word	0x40010c00

08000f54 <LEDScanning>:



void LEDScanning() {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	af00      	add	r7, sp, #0
	static int scan_index = 0;
	switch (scan_index) {
 8000f58:	4b72      	ldr	r3, [pc, #456]	; (8001124 <LEDScanning+0x1d0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b04      	cmp	r3, #4
 8000f5e:	f200 80dd 	bhi.w	800111c <LEDScanning+0x1c8>
 8000f62:	a201      	add	r2, pc, #4	; (adr r2, 8000f68 <LEDScanning+0x14>)
 8000f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f68:	08000f7d 	.word	0x08000f7d
 8000f6c:	08000fcf 	.word	0x08000fcf
 8000f70:	0800102b 	.word	0x0800102b
 8000f74:	0800107d 	.word	0x0800107d
 8000f78:	080010d9 	.word	0x080010d9
		case 0:
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2110      	movs	r1, #16
 8000f80:	4869      	ldr	r0, [pc, #420]	; (8001128 <LEDScanning+0x1d4>)
 8000f82:	f000 fe92 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2108      	movs	r1, #8
 8000f8a:	4867      	ldr	r0, [pc, #412]	; (8001128 <LEDScanning+0x1d4>)
 8000f8c:	f000 fe8d 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2104      	movs	r1, #4
 8000f94:	4864      	ldr	r0, [pc, #400]	; (8001128 <LEDScanning+0x1d4>)
 8000f96:	f000 fe88 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2102      	movs	r1, #2
 8000f9e:	4862      	ldr	r0, [pc, #392]	; (8001128 <LEDScanning+0x1d4>)
 8000fa0:	f000 fe83 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	485f      	ldr	r0, [pc, #380]	; (8001128 <LEDScanning+0x1d4>)
 8000faa:	f000 fe7e 	bl	8001caa <HAL_GPIO_WritePin>
			display7SEG(get7SEG1Value() / 10);
 8000fae:	f7ff fed7 	bl	8000d60 <get7SEG1Value>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	4a5d      	ldr	r2, [pc, #372]	; (800112c <LEDScanning+0x1d8>)
 8000fb6:	fb82 1203 	smull	r1, r2, r2, r3
 8000fba:	1092      	asrs	r2, r2, #2
 8000fbc:	17db      	asrs	r3, r3, #31
 8000fbe:	1ad3      	subs	r3, r2, r3
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff fb9b 	bl	80006fc <display7SEG>
			scan_index = 1;
 8000fc6:	4b57      	ldr	r3, [pc, #348]	; (8001124 <LEDScanning+0x1d0>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	601a      	str	r2, [r3, #0]
			break;
 8000fcc:	e0a7      	b.n	800111e <LEDScanning+0x1ca>
		case 1:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8000fce:	2200      	movs	r2, #0
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	4855      	ldr	r0, [pc, #340]	; (8001128 <LEDScanning+0x1d4>)
 8000fd4:	f000 fe69 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 8000fd8:	2200      	movs	r2, #0
 8000fda:	2110      	movs	r1, #16
 8000fdc:	4852      	ldr	r0, [pc, #328]	; (8001128 <LEDScanning+0x1d4>)
 8000fde:	f000 fe64 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	2108      	movs	r1, #8
 8000fe6:	4850      	ldr	r0, [pc, #320]	; (8001128 <LEDScanning+0x1d4>)
 8000fe8:	f000 fe5f 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2104      	movs	r1, #4
 8000ff0:	484d      	ldr	r0, [pc, #308]	; (8001128 <LEDScanning+0x1d4>)
 8000ff2:	f000 fe5a 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	2102      	movs	r1, #2
 8000ffa:	484b      	ldr	r0, [pc, #300]	; (8001128 <LEDScanning+0x1d4>)
 8000ffc:	f000 fe55 	bl	8001caa <HAL_GPIO_WritePin>
			display7SEG(get7SEG1Value() % 10);
 8001000:	f7ff feae 	bl	8000d60 <get7SEG1Value>
 8001004:	4601      	mov	r1, r0
 8001006:	4b49      	ldr	r3, [pc, #292]	; (800112c <LEDScanning+0x1d8>)
 8001008:	fb83 2301 	smull	r2, r3, r3, r1
 800100c:	109a      	asrs	r2, r3, #2
 800100e:	17cb      	asrs	r3, r1, #31
 8001010:	1ad2      	subs	r2, r2, r3
 8001012:	4613      	mov	r3, r2
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	4413      	add	r3, r2
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	1aca      	subs	r2, r1, r3
 800101c:	4610      	mov	r0, r2
 800101e:	f7ff fb6d 	bl	80006fc <display7SEG>
			scan_index = 2;
 8001022:	4b40      	ldr	r3, [pc, #256]	; (8001124 <LEDScanning+0x1d0>)
 8001024:	2202      	movs	r2, #2
 8001026:	601a      	str	r2, [r3, #0]
			break;
 8001028:	e079      	b.n	800111e <LEDScanning+0x1ca>
		case 2:
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 800102a:	2200      	movs	r2, #0
 800102c:	2102      	movs	r1, #2
 800102e:	483e      	ldr	r0, [pc, #248]	; (8001128 <LEDScanning+0x1d4>)
 8001030:	f000 fe3b 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8001034:	2200      	movs	r2, #0
 8001036:	2101      	movs	r1, #1
 8001038:	483b      	ldr	r0, [pc, #236]	; (8001128 <LEDScanning+0x1d4>)
 800103a:	f000 fe36 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 800103e:	2200      	movs	r2, #0
 8001040:	2110      	movs	r1, #16
 8001042:	4839      	ldr	r0, [pc, #228]	; (8001128 <LEDScanning+0x1d4>)
 8001044:	f000 fe31 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	2108      	movs	r1, #8
 800104c:	4836      	ldr	r0, [pc, #216]	; (8001128 <LEDScanning+0x1d4>)
 800104e:	f000 fe2c 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001052:	2201      	movs	r2, #1
 8001054:	2104      	movs	r1, #4
 8001056:	4834      	ldr	r0, [pc, #208]	; (8001128 <LEDScanning+0x1d4>)
 8001058:	f000 fe27 	bl	8001caa <HAL_GPIO_WritePin>
			display7SEG(get7SEG2Value() / 10);
 800105c:	f7ff feae 	bl	8000dbc <get7SEG2Value>
 8001060:	4603      	mov	r3, r0
 8001062:	4a32      	ldr	r2, [pc, #200]	; (800112c <LEDScanning+0x1d8>)
 8001064:	fb82 1203 	smull	r1, r2, r2, r3
 8001068:	1092      	asrs	r2, r2, #2
 800106a:	17db      	asrs	r3, r3, #31
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fb44 	bl	80006fc <display7SEG>
			scan_index = 3;
 8001074:	4b2b      	ldr	r3, [pc, #172]	; (8001124 <LEDScanning+0x1d0>)
 8001076:	2203      	movs	r2, #3
 8001078:	601a      	str	r2, [r3, #0]
			break;
 800107a:	e050      	b.n	800111e <LEDScanning+0x1ca>
		case 3:
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 800107c:	2200      	movs	r2, #0
 800107e:	2104      	movs	r1, #4
 8001080:	4829      	ldr	r0, [pc, #164]	; (8001128 <LEDScanning+0x1d4>)
 8001082:	f000 fe12 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2102      	movs	r1, #2
 800108a:	4827      	ldr	r0, [pc, #156]	; (8001128 <LEDScanning+0x1d4>)
 800108c:	f000 fe0d 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	2101      	movs	r1, #1
 8001094:	4824      	ldr	r0, [pc, #144]	; (8001128 <LEDScanning+0x1d4>)
 8001096:	f000 fe08 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 800109a:	2200      	movs	r2, #0
 800109c:	2110      	movs	r1, #16
 800109e:	4822      	ldr	r0, [pc, #136]	; (8001128 <LEDScanning+0x1d4>)
 80010a0:	f000 fe03 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80010a4:	2201      	movs	r2, #1
 80010a6:	2108      	movs	r1, #8
 80010a8:	481f      	ldr	r0, [pc, #124]	; (8001128 <LEDScanning+0x1d4>)
 80010aa:	f000 fdfe 	bl	8001caa <HAL_GPIO_WritePin>
			display7SEG(get7SEG2Value() % 10);
 80010ae:	f7ff fe85 	bl	8000dbc <get7SEG2Value>
 80010b2:	4601      	mov	r1, r0
 80010b4:	4b1d      	ldr	r3, [pc, #116]	; (800112c <LEDScanning+0x1d8>)
 80010b6:	fb83 2301 	smull	r2, r3, r3, r1
 80010ba:	109a      	asrs	r2, r3, #2
 80010bc:	17cb      	asrs	r3, r1, #31
 80010be:	1ad2      	subs	r2, r2, r3
 80010c0:	4613      	mov	r3, r2
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	4413      	add	r3, r2
 80010c6:	005b      	lsls	r3, r3, #1
 80010c8:	1aca      	subs	r2, r1, r3
 80010ca:	4610      	mov	r0, r2
 80010cc:	f7ff fb16 	bl	80006fc <display7SEG>
			scan_index = 4;
 80010d0:	4b14      	ldr	r3, [pc, #80]	; (8001124 <LEDScanning+0x1d0>)
 80010d2:	2204      	movs	r2, #4
 80010d4:	601a      	str	r2, [r3, #0]
			break;
 80010d6:	e022      	b.n	800111e <LEDScanning+0x1ca>
		case 4:
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	2108      	movs	r1, #8
 80010dc:	4812      	ldr	r0, [pc, #72]	; (8001128 <LEDScanning+0x1d4>)
 80010de:	f000 fde4 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	2104      	movs	r1, #4
 80010e6:	4810      	ldr	r0, [pc, #64]	; (8001128 <LEDScanning+0x1d4>)
 80010e8:	f000 fddf 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2102      	movs	r1, #2
 80010f0:	480d      	ldr	r0, [pc, #52]	; (8001128 <LEDScanning+0x1d4>)
 80010f2:	f000 fdda 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2101      	movs	r1, #1
 80010fa:	480b      	ldr	r0, [pc, #44]	; (8001128 <LEDScanning+0x1d4>)
 80010fc:	f000 fdd5 	bl	8001caa <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 8001100:	2201      	movs	r2, #1
 8001102:	2110      	movs	r1, #16
 8001104:	4808      	ldr	r0, [pc, #32]	; (8001128 <LEDScanning+0x1d4>)
 8001106:	f000 fdd0 	bl	8001caa <HAL_GPIO_WritePin>
			display7SEG(mode);
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <LEDScanning+0x1dc>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4618      	mov	r0, r3
 8001110:	f7ff faf4 	bl	80006fc <display7SEG>
			scan_index = 0;
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <LEDScanning+0x1d0>)
 8001116:	2200      	movs	r2, #0
 8001118:	601a      	str	r2, [r3, #0]
			break;
 800111a:	e000      	b.n	800111e <LEDScanning+0x1ca>
		default:
			break;
 800111c:	bf00      	nop
	}
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000064 	.word	0x20000064
 8001128:	40010800 	.word	0x40010800
 800112c:	66666667 	.word	0x66666667
 8001130:	20000000 	.word	0x20000000

08001134 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001138:	f000 fab6 	bl	80016a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800113c:	f000 f83a 	bl	80011b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001140:	f000 f8c0 	bl	80012c4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001144:	f000 f872 	bl	800122c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001148:	4818      	ldr	r0, [pc, #96]	; (80011ac <main+0x78>)
 800114a:	f001 fa0b 	bl	8002564 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_buffer();
 800114e:	f7ff f979 	bl	8000444 <init_buffer>
  LedTimeDurationInit();
 8001152:	f7fe fffb 	bl	800014c <LedTimeDurationInit>
  setTimer0(1);
 8001156:	2001      	movs	r0, #1
 8001158:	f000 f9aa 	bl	80014b0 <setTimer0>
  setTimer1(1);
 800115c:	2001      	movs	r0, #1
 800115e:	f000 f9bb 	bl	80014d8 <setTimer1>
  setTimer2(1);
 8001162:	2001      	movs	r0, #1
 8001164:	f000 f9cc 	bl	8001500 <setTimer2>
  setTimer3(1);
 8001168:	2001      	movs	r0, #1
 800116a:	f000 f9dd 	bl	8001528 <setTimer3>
  while (1)
  {
	  UpdateMode();
 800116e:	f7ff f815 	bl	800019c <UpdateMode>
	  if (get_timer2_flag()) {
 8001172:	f000 fa57 	bl	8001624 <get_timer2_flag>
 8001176:	4603      	mov	r3, r0
 8001178:	2b00      	cmp	r3, #0
 800117a:	d004      	beq.n	8001186 <main+0x52>
		  LEDScanning();
 800117c:	f7ff feea 	bl	8000f54 <LEDScanning>
		  setTimer2(1);
 8001180:	2001      	movs	r0, #1
 8001182:	f000 f9bd 	bl	8001500 <setTimer2>
	  }

	  LedDispMode();
 8001186:	f7ff fe47 	bl	8000e18 <LedDispMode>
	  UpdateDurationValue();
 800118a:	f7ff f8ed 	bl	8000368 <UpdateDurationValue>

	  if (get_timer1_flag()) {
 800118e:	f000 fa3f 	bl	8001610 <get_timer1_flag>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d0ea      	beq.n	800116e <main+0x3a>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001198:	2120      	movs	r1, #32
 800119a:	4805      	ldr	r0, [pc, #20]	; (80011b0 <main+0x7c>)
 800119c:	f000 fd9d 	bl	8001cda <HAL_GPIO_TogglePin>
		  setTimer1(500);
 80011a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011a4:	f000 f998 	bl	80014d8 <setTimer1>
	  UpdateMode();
 80011a8:	e7e1      	b.n	800116e <main+0x3a>
 80011aa:	bf00      	nop
 80011ac:	200000a0 	.word	0x200000a0
 80011b0:	40010800 	.word	0x40010800

080011b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b090      	sub	sp, #64	; 0x40
 80011b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011ba:	f107 0318 	add.w	r3, r7, #24
 80011be:	2228      	movs	r2, #40	; 0x28
 80011c0:	2100      	movs	r1, #0
 80011c2:	4618      	mov	r0, r3
 80011c4:	f001 fd7e 	bl	8002cc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c8:	1d3b      	adds	r3, r7, #4
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	60da      	str	r2, [r3, #12]
 80011d4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011d6:	2302      	movs	r3, #2
 80011d8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011da:	2301      	movs	r3, #1
 80011dc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011de:	2310      	movs	r3, #16
 80011e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011e6:	f107 0318 	add.w	r3, r7, #24
 80011ea:	4618      	mov	r0, r3
 80011ec:	f000 fd8e 	bl	8001d0c <HAL_RCC_OscConfig>
 80011f0:	4603      	mov	r3, r0
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d001      	beq.n	80011fa <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011f6:	f000 f8c7 	bl	8001388 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011fa:	230f      	movs	r3, #15
 80011fc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011fe:	2300      	movs	r3, #0
 8001200:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001202:	2300      	movs	r3, #0
 8001204:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001206:	2300      	movs	r3, #0
 8001208:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800120a:	2300      	movs	r3, #0
 800120c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800120e:	1d3b      	adds	r3, r7, #4
 8001210:	2100      	movs	r1, #0
 8001212:	4618      	mov	r0, r3
 8001214:	f000 fffa 	bl	800220c <HAL_RCC_ClockConfig>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d001      	beq.n	8001222 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800121e:	f000 f8b3 	bl	8001388 <Error_Handler>
  }
}
 8001222:	bf00      	nop
 8001224:	3740      	adds	r7, #64	; 0x40
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
	...

0800122c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b086      	sub	sp, #24
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001232:	f107 0308 	add.w	r3, r7, #8
 8001236:	2200      	movs	r2, #0
 8001238:	601a      	str	r2, [r3, #0]
 800123a:	605a      	str	r2, [r3, #4]
 800123c:	609a      	str	r2, [r3, #8]
 800123e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001240:	463b      	mov	r3, r7
 8001242:	2200      	movs	r2, #0
 8001244:	601a      	str	r2, [r3, #0]
 8001246:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001248:	4b1d      	ldr	r3, [pc, #116]	; (80012c0 <MX_TIM2_Init+0x94>)
 800124a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800124e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 8001250:	4b1b      	ldr	r3, [pc, #108]	; (80012c0 <MX_TIM2_Init+0x94>)
 8001252:	f240 321f 	movw	r2, #799	; 0x31f
 8001256:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001258:	4b19      	ldr	r3, [pc, #100]	; (80012c0 <MX_TIM2_Init+0x94>)
 800125a:	2200      	movs	r2, #0
 800125c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800125e:	4b18      	ldr	r3, [pc, #96]	; (80012c0 <MX_TIM2_Init+0x94>)
 8001260:	2209      	movs	r2, #9
 8001262:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001264:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <MX_TIM2_Init+0x94>)
 8001266:	2200      	movs	r2, #0
 8001268:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <MX_TIM2_Init+0x94>)
 800126c:	2200      	movs	r2, #0
 800126e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001270:	4813      	ldr	r0, [pc, #76]	; (80012c0 <MX_TIM2_Init+0x94>)
 8001272:	f001 f927 	bl	80024c4 <HAL_TIM_Base_Init>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800127c:	f000 f884 	bl	8001388 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001280:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001284:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	4619      	mov	r1, r3
 800128c:	480c      	ldr	r0, [pc, #48]	; (80012c0 <MX_TIM2_Init+0x94>)
 800128e:	f001 faa5 	bl	80027dc <HAL_TIM_ConfigClockSource>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001298:	f000 f876 	bl	8001388 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800129c:	2300      	movs	r3, #0
 800129e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a0:	2300      	movs	r3, #0
 80012a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012a4:	463b      	mov	r3, r7
 80012a6:	4619      	mov	r1, r3
 80012a8:	4805      	ldr	r0, [pc, #20]	; (80012c0 <MX_TIM2_Init+0x94>)
 80012aa:	f001 fc7d 	bl	8002ba8 <HAL_TIMEx_MasterConfigSynchronization>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012b4:	f000 f868 	bl	8001388 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	200000a0 	.word	0x200000a0

080012c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ca:	f107 0308 	add.w	r3, r7, #8
 80012ce:	2200      	movs	r2, #0
 80012d0:	601a      	str	r2, [r3, #0]
 80012d2:	605a      	str	r2, [r3, #4]
 80012d4:	609a      	str	r2, [r3, #8]
 80012d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012d8:	4b28      	ldr	r3, [pc, #160]	; (800137c <MX_GPIO_Init+0xb8>)
 80012da:	699b      	ldr	r3, [r3, #24]
 80012dc:	4a27      	ldr	r2, [pc, #156]	; (800137c <MX_GPIO_Init+0xb8>)
 80012de:	f043 0304 	orr.w	r3, r3, #4
 80012e2:	6193      	str	r3, [r2, #24]
 80012e4:	4b25      	ldr	r3, [pc, #148]	; (800137c <MX_GPIO_Init+0xb8>)
 80012e6:	699b      	ldr	r3, [r3, #24]
 80012e8:	f003 0304 	and.w	r3, r3, #4
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f0:	4b22      	ldr	r3, [pc, #136]	; (800137c <MX_GPIO_Init+0xb8>)
 80012f2:	699b      	ldr	r3, [r3, #24]
 80012f4:	4a21      	ldr	r2, [pc, #132]	; (800137c <MX_GPIO_Init+0xb8>)
 80012f6:	f043 0308 	orr.w	r3, r3, #8
 80012fa:	6193      	str	r3, [r2, #24]
 80012fc:	4b1f      	ldr	r3, [pc, #124]	; (800137c <MX_GPIO_Init+0xb8>)
 80012fe:	699b      	ldr	r3, [r3, #24]
 8001300:	f003 0308 	and.w	r3, r3, #8
 8001304:	603b      	str	r3, [r7, #0]
 8001306:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 8001308:	2200      	movs	r2, #0
 800130a:	f643 71bf 	movw	r1, #16319	; 0x3fbf
 800130e:	481c      	ldr	r0, [pc, #112]	; (8001380 <MX_GPIO_Init+0xbc>)
 8001310:	f000 fccb 	bl	8001caa <HAL_GPIO_WritePin>
                          |MODE_Pin|LED_RED_Pin|SEG0_Pin|SEG1_Pin
                          |SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Red_1_Pin|Yel_1_Pin|Gre_1_Pin|Red_2_Pin
 8001314:	2200      	movs	r2, #0
 8001316:	213f      	movs	r1, #63	; 0x3f
 8001318:	481a      	ldr	r0, [pc, #104]	; (8001384 <MX_GPIO_Init+0xc0>)
 800131a:	f000 fcc6 	bl	8001caa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN0_Pin EN1_Pin EN2_Pin EN3_Pin
                           MODE_Pin LED_RED_Pin SEG0_Pin SEG1_Pin
                           SEG2_Pin SEG3_Pin SEG4_Pin SEG5_Pin
                           SEG6_Pin */
  GPIO_InitStruct.Pin = EN0_Pin|EN1_Pin|EN2_Pin|EN3_Pin
 800131e:	f643 73bf 	movw	r3, #16319	; 0x3fbf
 8001322:	60bb      	str	r3, [r7, #8]
                          |MODE_Pin|LED_RED_Pin|SEG0_Pin|SEG1_Pin
                          |SEG2_Pin|SEG3_Pin|SEG4_Pin|SEG5_Pin
                          |SEG6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001324:	2301      	movs	r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001328:	2300      	movs	r3, #0
 800132a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132c:	2302      	movs	r3, #2
 800132e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	4619      	mov	r1, r3
 8001336:	4812      	ldr	r0, [pc, #72]	; (8001380 <MX_GPIO_Init+0xbc>)
 8001338:	f000 fb26 	bl	8001988 <HAL_GPIO_Init>

  /*Configure GPIO pins : Red_1_Pin Yel_1_Pin Gre_1_Pin Red_2_Pin
                           Yel_2_Pin Gre_2_Pin */
  GPIO_InitStruct.Pin = Red_1_Pin|Yel_1_Pin|Gre_1_Pin|Red_2_Pin
 800133c:	233f      	movs	r3, #63	; 0x3f
 800133e:	60bb      	str	r3, [r7, #8]
                          |Yel_2_Pin|Gre_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001340:	2301      	movs	r3, #1
 8001342:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2302      	movs	r3, #2
 800134a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134c:	f107 0308 	add.w	r3, r7, #8
 8001350:	4619      	mov	r1, r3
 8001352:	480c      	ldr	r0, [pc, #48]	; (8001384 <MX_GPIO_Init+0xc0>)
 8001354:	f000 fb18 	bl	8001988 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_3_Pin BUTTON_1_Pin BUTTON_2_Pin */
  GPIO_InitStruct.Pin = BUTTON_3_Pin|BUTTON_1_Pin|BUTTON_2_Pin;
 8001358:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800135c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800135e:	2300      	movs	r3, #0
 8001360:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001362:	2300      	movs	r3, #0
 8001364:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001366:	f107 0308 	add.w	r3, r7, #8
 800136a:	4619      	mov	r1, r3
 800136c:	4805      	ldr	r0, [pc, #20]	; (8001384 <MX_GPIO_Init+0xc0>)
 800136e:	f000 fb0b 	bl	8001988 <HAL_GPIO_Init>

}
 8001372:	bf00      	nop
 8001374:	3718      	adds	r7, #24
 8001376:	46bd      	mov	sp, r7
 8001378:	bd80      	pop	{r7, pc}
 800137a:	bf00      	nop
 800137c:	40021000 	.word	0x40021000
 8001380:	40010800 	.word	0x40010800
 8001384:	40010c00 	.word	0x40010c00

08001388 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001388:	b480      	push	{r7}
 800138a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800138c:	b672      	cpsid	i
}
 800138e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001390:	e7fe      	b.n	8001390 <Error_Handler+0x8>
	...

08001394 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <HAL_MspInit+0x5c>)
 800139c:	699b      	ldr	r3, [r3, #24]
 800139e:	4a14      	ldr	r2, [pc, #80]	; (80013f0 <HAL_MspInit+0x5c>)
 80013a0:	f043 0301 	orr.w	r3, r3, #1
 80013a4:	6193      	str	r3, [r2, #24]
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <HAL_MspInit+0x5c>)
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	60bb      	str	r3, [r7, #8]
 80013b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <HAL_MspInit+0x5c>)
 80013b4:	69db      	ldr	r3, [r3, #28]
 80013b6:	4a0e      	ldr	r2, [pc, #56]	; (80013f0 <HAL_MspInit+0x5c>)
 80013b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013bc:	61d3      	str	r3, [r2, #28]
 80013be:	4b0c      	ldr	r3, [pc, #48]	; (80013f0 <HAL_MspInit+0x5c>)
 80013c0:	69db      	ldr	r3, [r3, #28]
 80013c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80013ca:	4b0a      	ldr	r3, [pc, #40]	; (80013f4 <HAL_MspInit+0x60>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	4a04      	ldr	r2, [pc, #16]	; (80013f4 <HAL_MspInit+0x60>)
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013e6:	bf00      	nop
 80013e8:	3714      	adds	r7, #20
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bc80      	pop	{r7}
 80013ee:	4770      	bx	lr
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40010000 	.word	0x40010000

080013f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001408:	d113      	bne.n	8001432 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800140a:	4b0c      	ldr	r3, [pc, #48]	; (800143c <HAL_TIM_Base_MspInit+0x44>)
 800140c:	69db      	ldr	r3, [r3, #28]
 800140e:	4a0b      	ldr	r2, [pc, #44]	; (800143c <HAL_TIM_Base_MspInit+0x44>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	61d3      	str	r3, [r2, #28]
 8001416:	4b09      	ldr	r3, [pc, #36]	; (800143c <HAL_TIM_Base_MspInit+0x44>)
 8001418:	69db      	ldr	r3, [r3, #28]
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	2100      	movs	r1, #0
 8001426:	201c      	movs	r0, #28
 8001428:	f000 fa77 	bl	800191a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800142c:	201c      	movs	r0, #28
 800142e:	f000 fa90 	bl	8001952 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001432:	bf00      	nop
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000

08001440 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001444:	e7fe      	b.n	8001444 <NMI_Handler+0x4>

08001446 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001446:	b480      	push	{r7}
 8001448:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800144a:	e7fe      	b.n	800144a <HardFault_Handler+0x4>

0800144c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001450:	e7fe      	b.n	8001450 <MemManage_Handler+0x4>

08001452 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001452:	b480      	push	{r7}
 8001454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001456:	e7fe      	b.n	8001456 <BusFault_Handler+0x4>

08001458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800145c:	e7fe      	b.n	800145c <UsageFault_Handler+0x4>

0800145e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800145e:	b480      	push	{r7}
 8001460:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001462:	bf00      	nop
 8001464:	46bd      	mov	sp, r7
 8001466:	bc80      	pop	{r7}
 8001468:	4770      	bx	lr

0800146a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800146a:	b480      	push	{r7}
 800146c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800146e:	bf00      	nop
 8001470:	46bd      	mov	sp, r7
 8001472:	bc80      	pop	{r7}
 8001474:	4770      	bx	lr

08001476 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001476:	b480      	push	{r7}
 8001478:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800147a:	bf00      	nop
 800147c:	46bd      	mov	sp, r7
 800147e:	bc80      	pop	{r7}
 8001480:	4770      	bx	lr

08001482 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001486:	f000 f955 	bl	8001734 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800148a:	bf00      	nop
 800148c:	bd80      	pop	{r7, pc}
	...

08001490 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001494:	4802      	ldr	r0, [pc, #8]	; (80014a0 <TIM2_IRQHandler+0x10>)
 8001496:	f001 f8b1 	bl	80025fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	200000a0 	.word	0x200000a0

080014a4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014a8:	bf00      	nop
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr

080014b0 <setTimer0>:
int timer2_counter = 0;
int timer2_flag = 0;
int timer3_counter = 0;
int timer3_flag = 0;

void setTimer0(int duration) {
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
	timer0_counter = duration / TIMER_CYCLE;
 80014b8:	4a05      	ldr	r2, [pc, #20]	; (80014d0 <setTimer0+0x20>)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 80014be:	4b05      	ldr	r3, [pc, #20]	; (80014d4 <setTimer0+0x24>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	601a      	str	r2, [r3, #0]
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bc80      	pop	{r7}
 80014cc:	4770      	bx	lr
 80014ce:	bf00      	nop
 80014d0:	20000068 	.word	0x20000068
 80014d4:	2000006c 	.word	0x2000006c

080014d8 <setTimer1>:
void setTimer1(int duration) {
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 80014e0:	4a05      	ldr	r2, [pc, #20]	; (80014f8 <setTimer1+0x20>)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 80014e6:	4b05      	ldr	r3, [pc, #20]	; (80014fc <setTimer1+0x24>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	601a      	str	r2, [r3, #0]
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr
 80014f6:	bf00      	nop
 80014f8:	20000070 	.word	0x20000070
 80014fc:	20000074 	.word	0x20000074

08001500 <setTimer2>:
void setTimer2(int duration) {
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 8001508:	4a05      	ldr	r2, [pc, #20]	; (8001520 <setTimer2+0x20>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 800150e:	4b05      	ldr	r3, [pc, #20]	; (8001524 <setTimer2+0x24>)
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]
}
 8001514:	bf00      	nop
 8001516:	370c      	adds	r7, #12
 8001518:	46bd      	mov	sp, r7
 800151a:	bc80      	pop	{r7}
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	20000078 	.word	0x20000078
 8001524:	2000007c 	.word	0x2000007c

08001528 <setTimer3>:
void setTimer3(int duration) {
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 8001530:	4a05      	ldr	r2, [pc, #20]	; (8001548 <setTimer3+0x20>)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8001536:	4b05      	ldr	r3, [pc, #20]	; (800154c <setTimer3+0x24>)
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
}
 800153c:	bf00      	nop
 800153e:	370c      	adds	r7, #12
 8001540:	46bd      	mov	sp, r7
 8001542:	bc80      	pop	{r7}
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	20000080 	.word	0x20000080
 800154c:	20000084 	.word	0x20000084

08001550 <timer_run>:
void timer_run() {
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 8001554:	4b21      	ldr	r3, [pc, #132]	; (80015dc <timer_run+0x8c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	dd0b      	ble.n	8001574 <timer_run+0x24>
		timer0_counter--;
 800155c:	4b1f      	ldr	r3, [pc, #124]	; (80015dc <timer_run+0x8c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	3b01      	subs	r3, #1
 8001562:	4a1e      	ldr	r2, [pc, #120]	; (80015dc <timer_run+0x8c>)
 8001564:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 8001566:	4b1d      	ldr	r3, [pc, #116]	; (80015dc <timer_run+0x8c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d102      	bne.n	8001574 <timer_run+0x24>
 800156e:	4b1c      	ldr	r3, [pc, #112]	; (80015e0 <timer_run+0x90>)
 8001570:	2201      	movs	r2, #1
 8001572:	601a      	str	r2, [r3, #0]
	}

	if (timer1_counter > 0) {
 8001574:	4b1b      	ldr	r3, [pc, #108]	; (80015e4 <timer_run+0x94>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	dd0b      	ble.n	8001594 <timer_run+0x44>
		timer1_counter--;
 800157c:	4b19      	ldr	r3, [pc, #100]	; (80015e4 <timer_run+0x94>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	3b01      	subs	r3, #1
 8001582:	4a18      	ldr	r2, [pc, #96]	; (80015e4 <timer_run+0x94>)
 8001584:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0) timer1_flag = 1;
 8001586:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <timer_run+0x94>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d102      	bne.n	8001594 <timer_run+0x44>
 800158e:	4b16      	ldr	r3, [pc, #88]	; (80015e8 <timer_run+0x98>)
 8001590:	2201      	movs	r2, #1
 8001592:	601a      	str	r2, [r3, #0]
	}
	if (timer2_counter > 0) {
 8001594:	4b15      	ldr	r3, [pc, #84]	; (80015ec <timer_run+0x9c>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	2b00      	cmp	r3, #0
 800159a:	dd0b      	ble.n	80015b4 <timer_run+0x64>
		timer2_counter--;
 800159c:	4b13      	ldr	r3, [pc, #76]	; (80015ec <timer_run+0x9c>)
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	3b01      	subs	r3, #1
 80015a2:	4a12      	ldr	r2, [pc, #72]	; (80015ec <timer_run+0x9c>)
 80015a4:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0) timer2_flag = 1;
 80015a6:	4b11      	ldr	r3, [pc, #68]	; (80015ec <timer_run+0x9c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d102      	bne.n	80015b4 <timer_run+0x64>
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <timer_run+0xa0>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	601a      	str	r2, [r3, #0]
	}
	if (timer3_counter > 0) {
 80015b4:	4b0f      	ldr	r3, [pc, #60]	; (80015f4 <timer_run+0xa4>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	dd0b      	ble.n	80015d4 <timer_run+0x84>
		timer3_counter--;
 80015bc:	4b0d      	ldr	r3, [pc, #52]	; (80015f4 <timer_run+0xa4>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	3b01      	subs	r3, #1
 80015c2:	4a0c      	ldr	r2, [pc, #48]	; (80015f4 <timer_run+0xa4>)
 80015c4:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0) timer3_flag = 1;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <timer_run+0xa4>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d102      	bne.n	80015d4 <timer_run+0x84>
 80015ce:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <timer_run+0xa8>)
 80015d0:	2201      	movs	r2, #1
 80015d2:	601a      	str	r2, [r3, #0]
	}
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	20000068 	.word	0x20000068
 80015e0:	2000006c 	.word	0x2000006c
 80015e4:	20000070 	.word	0x20000070
 80015e8:	20000074 	.word	0x20000074
 80015ec:	20000078 	.word	0x20000078
 80015f0:	2000007c 	.word	0x2000007c
 80015f4:	20000080 	.word	0x20000080
 80015f8:	20000084 	.word	0x20000084

080015fc <get_timer0_flag>:

int get_timer0_flag() {
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
	return timer0_flag;
 8001600:	4b02      	ldr	r3, [pc, #8]	; (800160c <get_timer0_flag+0x10>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	2000006c 	.word	0x2000006c

08001610 <get_timer1_flag>:
int get_timer1_flag() {
 8001610:	b480      	push	{r7}
 8001612:	af00      	add	r7, sp, #0
	return timer1_flag;
 8001614:	4b02      	ldr	r3, [pc, #8]	; (8001620 <get_timer1_flag+0x10>)
 8001616:	681b      	ldr	r3, [r3, #0]
}
 8001618:	4618      	mov	r0, r3
 800161a:	46bd      	mov	sp, r7
 800161c:	bc80      	pop	{r7}
 800161e:	4770      	bx	lr
 8001620:	20000074 	.word	0x20000074

08001624 <get_timer2_flag>:
int get_timer2_flag() {
 8001624:	b480      	push	{r7}
 8001626:	af00      	add	r7, sp, #0
	return timer2_flag;
 8001628:	4b02      	ldr	r3, [pc, #8]	; (8001634 <get_timer2_flag+0x10>)
 800162a:	681b      	ldr	r3, [r3, #0]
}
 800162c:	4618      	mov	r0, r3
 800162e:	46bd      	mov	sp, r7
 8001630:	bc80      	pop	{r7}
 8001632:	4770      	bx	lr
 8001634:	2000007c 	.word	0x2000007c

08001638 <HAL_TIM_PeriodElapsedCallback>:
int get_timer3_flag() {
	return timer3_flag;
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001638:	b580      	push	{r7, lr}
 800163a:	b082      	sub	sp, #8
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
	timer_run();
 8001640:	f7ff ff86 	bl	8001550 <timer_run>
	if (htim->Instance == TIM2) {
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800164c:	d101      	bne.n	8001652 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 800164e:	f7fe ff43 	bl	80004d8 <button_reading>
	}
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
	...

0800165c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800165c:	f7ff ff22 	bl	80014a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001660:	480b      	ldr	r0, [pc, #44]	; (8001690 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001662:	490c      	ldr	r1, [pc, #48]	; (8001694 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001664:	4a0c      	ldr	r2, [pc, #48]	; (8001698 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001668:	e002      	b.n	8001670 <LoopCopyDataInit>

0800166a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800166a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800166c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800166e:	3304      	adds	r3, #4

08001670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001674:	d3f9      	bcc.n	800166a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001676:	4a09      	ldr	r2, [pc, #36]	; (800169c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001678:	4c09      	ldr	r4, [pc, #36]	; (80016a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800167a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800167c:	e001      	b.n	8001682 <LoopFillZerobss>

0800167e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800167e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001680:	3204      	adds	r2, #4

08001682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001684:	d3fb      	bcc.n	800167e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001686:	f001 faf9 	bl	8002c7c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800168a:	f7ff fd53 	bl	8001134 <main>
  bx lr
 800168e:	4770      	bx	lr
  ldr r0, =_sdata
 8001690:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001694:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001698:	08002d18 	.word	0x08002d18
  ldr r2, =_sbss
 800169c:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 80016a0:	200000ec 	.word	0x200000ec

080016a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016a4:	e7fe      	b.n	80016a4 <ADC1_2_IRQHandler>
	...

080016a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016ac:	4b08      	ldr	r3, [pc, #32]	; (80016d0 <HAL_Init+0x28>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a07      	ldr	r2, [pc, #28]	; (80016d0 <HAL_Init+0x28>)
 80016b2:	f043 0310 	orr.w	r3, r3, #16
 80016b6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016b8:	2003      	movs	r0, #3
 80016ba:	f000 f923 	bl	8001904 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016be:	200f      	movs	r0, #15
 80016c0:	f000 f808 	bl	80016d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016c4:	f7ff fe66 	bl	8001394 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016c8:	2300      	movs	r3, #0
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40022000 	.word	0x40022000

080016d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016dc:	4b12      	ldr	r3, [pc, #72]	; (8001728 <HAL_InitTick+0x54>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	4b12      	ldr	r3, [pc, #72]	; (800172c <HAL_InitTick+0x58>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	4619      	mov	r1, r3
 80016e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 f93b 	bl	800196e <HAL_SYSTICK_Config>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e00e      	b.n	8001720 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	2b0f      	cmp	r3, #15
 8001706:	d80a      	bhi.n	800171e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001708:	2200      	movs	r2, #0
 800170a:	6879      	ldr	r1, [r7, #4]
 800170c:	f04f 30ff 	mov.w	r0, #4294967295
 8001710:	f000 f903 	bl	800191a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001714:	4a06      	ldr	r2, [pc, #24]	; (8001730 <HAL_InitTick+0x5c>)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800171a:	2300      	movs	r3, #0
 800171c:	e000      	b.n	8001720 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
}
 8001720:	4618      	mov	r0, r3
 8001722:	3708      	adds	r7, #8
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000010 	.word	0x20000010
 800172c:	20000018 	.word	0x20000018
 8001730:	20000014 	.word	0x20000014

08001734 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001738:	4b05      	ldr	r3, [pc, #20]	; (8001750 <HAL_IncTick+0x1c>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	4b05      	ldr	r3, [pc, #20]	; (8001754 <HAL_IncTick+0x20>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4413      	add	r3, r2
 8001744:	4a03      	ldr	r2, [pc, #12]	; (8001754 <HAL_IncTick+0x20>)
 8001746:	6013      	str	r3, [r2, #0]
}
 8001748:	bf00      	nop
 800174a:	46bd      	mov	sp, r7
 800174c:	bc80      	pop	{r7}
 800174e:	4770      	bx	lr
 8001750:	20000018 	.word	0x20000018
 8001754:	200000e8 	.word	0x200000e8

08001758 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  return uwTick;
 800175c:	4b02      	ldr	r3, [pc, #8]	; (8001768 <HAL_GetTick+0x10>)
 800175e:	681b      	ldr	r3, [r3, #0]
}
 8001760:	4618      	mov	r0, r3
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr
 8001768:	200000e8 	.word	0x200000e8

0800176c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800176c:	b480      	push	{r7}
 800176e:	b085      	sub	sp, #20
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800177c:	4b0c      	ldr	r3, [pc, #48]	; (80017b0 <__NVIC_SetPriorityGrouping+0x44>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001788:	4013      	ands	r3, r2
 800178a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001790:	68bb      	ldr	r3, [r7, #8]
 8001792:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001794:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800179c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800179e:	4a04      	ldr	r2, [pc, #16]	; (80017b0 <__NVIC_SetPriorityGrouping+0x44>)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	60d3      	str	r3, [r2, #12]
}
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bc80      	pop	{r7}
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <__NVIC_GetPriorityGrouping+0x18>)
 80017ba:	68db      	ldr	r3, [r3, #12]
 80017bc:	0a1b      	lsrs	r3, r3, #8
 80017be:	f003 0307 	and.w	r3, r3, #7
}
 80017c2:	4618      	mov	r0, r3
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bc80      	pop	{r7}
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	2b00      	cmp	r3, #0
 80017e0:	db0b      	blt.n	80017fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017e2:	79fb      	ldrb	r3, [r7, #7]
 80017e4:	f003 021f 	and.w	r2, r3, #31
 80017e8:	4906      	ldr	r1, [pc, #24]	; (8001804 <__NVIC_EnableIRQ+0x34>)
 80017ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ee:	095b      	lsrs	r3, r3, #5
 80017f0:	2001      	movs	r0, #1
 80017f2:	fa00 f202 	lsl.w	r2, r0, r2
 80017f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017fa:	bf00      	nop
 80017fc:	370c      	adds	r7, #12
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	e000e100 	.word	0xe000e100

08001808 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001808:	b480      	push	{r7}
 800180a:	b083      	sub	sp, #12
 800180c:	af00      	add	r7, sp, #0
 800180e:	4603      	mov	r3, r0
 8001810:	6039      	str	r1, [r7, #0]
 8001812:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001814:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001818:	2b00      	cmp	r3, #0
 800181a:	db0a      	blt.n	8001832 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	b2da      	uxtb	r2, r3
 8001820:	490c      	ldr	r1, [pc, #48]	; (8001854 <__NVIC_SetPriority+0x4c>)
 8001822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001826:	0112      	lsls	r2, r2, #4
 8001828:	b2d2      	uxtb	r2, r2
 800182a:	440b      	add	r3, r1
 800182c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001830:	e00a      	b.n	8001848 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	b2da      	uxtb	r2, r3
 8001836:	4908      	ldr	r1, [pc, #32]	; (8001858 <__NVIC_SetPriority+0x50>)
 8001838:	79fb      	ldrb	r3, [r7, #7]
 800183a:	f003 030f 	and.w	r3, r3, #15
 800183e:	3b04      	subs	r3, #4
 8001840:	0112      	lsls	r2, r2, #4
 8001842:	b2d2      	uxtb	r2, r2
 8001844:	440b      	add	r3, r1
 8001846:	761a      	strb	r2, [r3, #24]
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	bc80      	pop	{r7}
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	e000e100 	.word	0xe000e100
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800185c:	b480      	push	{r7}
 800185e:	b089      	sub	sp, #36	; 0x24
 8001860:	af00      	add	r7, sp, #0
 8001862:	60f8      	str	r0, [r7, #12]
 8001864:	60b9      	str	r1, [r7, #8]
 8001866:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	f003 0307 	and.w	r3, r3, #7
 800186e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	f1c3 0307 	rsb	r3, r3, #7
 8001876:	2b04      	cmp	r3, #4
 8001878:	bf28      	it	cs
 800187a:	2304      	movcs	r3, #4
 800187c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	3304      	adds	r3, #4
 8001882:	2b06      	cmp	r3, #6
 8001884:	d902      	bls.n	800188c <NVIC_EncodePriority+0x30>
 8001886:	69fb      	ldr	r3, [r7, #28]
 8001888:	3b03      	subs	r3, #3
 800188a:	e000      	b.n	800188e <NVIC_EncodePriority+0x32>
 800188c:	2300      	movs	r3, #0
 800188e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001890:	f04f 32ff 	mov.w	r2, #4294967295
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	fa02 f303 	lsl.w	r3, r2, r3
 800189a:	43da      	mvns	r2, r3
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	401a      	ands	r2, r3
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018a4:	f04f 31ff 	mov.w	r1, #4294967295
 80018a8:	697b      	ldr	r3, [r7, #20]
 80018aa:	fa01 f303 	lsl.w	r3, r1, r3
 80018ae:	43d9      	mvns	r1, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018b4:	4313      	orrs	r3, r2
         );
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3724      	adds	r7, #36	; 0x24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr

080018c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	3b01      	subs	r3, #1
 80018cc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018d0:	d301      	bcc.n	80018d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018d2:	2301      	movs	r3, #1
 80018d4:	e00f      	b.n	80018f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018d6:	4a0a      	ldr	r2, [pc, #40]	; (8001900 <SysTick_Config+0x40>)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	3b01      	subs	r3, #1
 80018dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018de:	210f      	movs	r1, #15
 80018e0:	f04f 30ff 	mov.w	r0, #4294967295
 80018e4:	f7ff ff90 	bl	8001808 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018e8:	4b05      	ldr	r3, [pc, #20]	; (8001900 <SysTick_Config+0x40>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ee:	4b04      	ldr	r3, [pc, #16]	; (8001900 <SysTick_Config+0x40>)
 80018f0:	2207      	movs	r2, #7
 80018f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018f4:	2300      	movs	r3, #0
}
 80018f6:	4618      	mov	r0, r3
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	e000e010 	.word	0xe000e010

08001904 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	f7ff ff2d 	bl	800176c <__NVIC_SetPriorityGrouping>
}
 8001912:	bf00      	nop
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}

0800191a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800191a:	b580      	push	{r7, lr}
 800191c:	b086      	sub	sp, #24
 800191e:	af00      	add	r7, sp, #0
 8001920:	4603      	mov	r3, r0
 8001922:	60b9      	str	r1, [r7, #8]
 8001924:	607a      	str	r2, [r7, #4]
 8001926:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001928:	2300      	movs	r3, #0
 800192a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800192c:	f7ff ff42 	bl	80017b4 <__NVIC_GetPriorityGrouping>
 8001930:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	6978      	ldr	r0, [r7, #20]
 8001938:	f7ff ff90 	bl	800185c <NVIC_EncodePriority>
 800193c:	4602      	mov	r2, r0
 800193e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001942:	4611      	mov	r1, r2
 8001944:	4618      	mov	r0, r3
 8001946:	f7ff ff5f 	bl	8001808 <__NVIC_SetPriority>
}
 800194a:	bf00      	nop
 800194c:	3718      	adds	r7, #24
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	4603      	mov	r3, r0
 800195a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800195c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff35 	bl	80017d0 <__NVIC_EnableIRQ>
}
 8001966:	bf00      	nop
 8001968:	3708      	adds	r7, #8
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}

0800196e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	b082      	sub	sp, #8
 8001972:	af00      	add	r7, sp, #0
 8001974:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001976:	6878      	ldr	r0, [r7, #4]
 8001978:	f7ff ffa2 	bl	80018c0 <SysTick_Config>
 800197c:	4603      	mov	r3, r0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001988:	b480      	push	{r7}
 800198a:	b08b      	sub	sp, #44	; 0x2c
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001992:	2300      	movs	r3, #0
 8001994:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001996:	2300      	movs	r3, #0
 8001998:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800199a:	e148      	b.n	8001c2e <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800199c:	2201      	movs	r2, #1
 800199e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019a0:	fa02 f303 	lsl.w	r3, r2, r3
 80019a4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	69fa      	ldr	r2, [r7, #28]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	f040 8137 	bne.w	8001c28 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	4aa3      	ldr	r2, [pc, #652]	; (8001c4c <HAL_GPIO_Init+0x2c4>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d05e      	beq.n	8001a82 <HAL_GPIO_Init+0xfa>
 80019c4:	4aa1      	ldr	r2, [pc, #644]	; (8001c4c <HAL_GPIO_Init+0x2c4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d875      	bhi.n	8001ab6 <HAL_GPIO_Init+0x12e>
 80019ca:	4aa1      	ldr	r2, [pc, #644]	; (8001c50 <HAL_GPIO_Init+0x2c8>)
 80019cc:	4293      	cmp	r3, r2
 80019ce:	d058      	beq.n	8001a82 <HAL_GPIO_Init+0xfa>
 80019d0:	4a9f      	ldr	r2, [pc, #636]	; (8001c50 <HAL_GPIO_Init+0x2c8>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d86f      	bhi.n	8001ab6 <HAL_GPIO_Init+0x12e>
 80019d6:	4a9f      	ldr	r2, [pc, #636]	; (8001c54 <HAL_GPIO_Init+0x2cc>)
 80019d8:	4293      	cmp	r3, r2
 80019da:	d052      	beq.n	8001a82 <HAL_GPIO_Init+0xfa>
 80019dc:	4a9d      	ldr	r2, [pc, #628]	; (8001c54 <HAL_GPIO_Init+0x2cc>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d869      	bhi.n	8001ab6 <HAL_GPIO_Init+0x12e>
 80019e2:	4a9d      	ldr	r2, [pc, #628]	; (8001c58 <HAL_GPIO_Init+0x2d0>)
 80019e4:	4293      	cmp	r3, r2
 80019e6:	d04c      	beq.n	8001a82 <HAL_GPIO_Init+0xfa>
 80019e8:	4a9b      	ldr	r2, [pc, #620]	; (8001c58 <HAL_GPIO_Init+0x2d0>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d863      	bhi.n	8001ab6 <HAL_GPIO_Init+0x12e>
 80019ee:	4a9b      	ldr	r2, [pc, #620]	; (8001c5c <HAL_GPIO_Init+0x2d4>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d046      	beq.n	8001a82 <HAL_GPIO_Init+0xfa>
 80019f4:	4a99      	ldr	r2, [pc, #612]	; (8001c5c <HAL_GPIO_Init+0x2d4>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d85d      	bhi.n	8001ab6 <HAL_GPIO_Init+0x12e>
 80019fa:	2b12      	cmp	r3, #18
 80019fc:	d82a      	bhi.n	8001a54 <HAL_GPIO_Init+0xcc>
 80019fe:	2b12      	cmp	r3, #18
 8001a00:	d859      	bhi.n	8001ab6 <HAL_GPIO_Init+0x12e>
 8001a02:	a201      	add	r2, pc, #4	; (adr r2, 8001a08 <HAL_GPIO_Init+0x80>)
 8001a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a08:	08001a83 	.word	0x08001a83
 8001a0c:	08001a5d 	.word	0x08001a5d
 8001a10:	08001a6f 	.word	0x08001a6f
 8001a14:	08001ab1 	.word	0x08001ab1
 8001a18:	08001ab7 	.word	0x08001ab7
 8001a1c:	08001ab7 	.word	0x08001ab7
 8001a20:	08001ab7 	.word	0x08001ab7
 8001a24:	08001ab7 	.word	0x08001ab7
 8001a28:	08001ab7 	.word	0x08001ab7
 8001a2c:	08001ab7 	.word	0x08001ab7
 8001a30:	08001ab7 	.word	0x08001ab7
 8001a34:	08001ab7 	.word	0x08001ab7
 8001a38:	08001ab7 	.word	0x08001ab7
 8001a3c:	08001ab7 	.word	0x08001ab7
 8001a40:	08001ab7 	.word	0x08001ab7
 8001a44:	08001ab7 	.word	0x08001ab7
 8001a48:	08001ab7 	.word	0x08001ab7
 8001a4c:	08001a65 	.word	0x08001a65
 8001a50:	08001a79 	.word	0x08001a79
 8001a54:	4a82      	ldr	r2, [pc, #520]	; (8001c60 <HAL_GPIO_Init+0x2d8>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d013      	beq.n	8001a82 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a5a:	e02c      	b.n	8001ab6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	68db      	ldr	r3, [r3, #12]
 8001a60:	623b      	str	r3, [r7, #32]
          break;
 8001a62:	e029      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	68db      	ldr	r3, [r3, #12]
 8001a68:	3304      	adds	r3, #4
 8001a6a:	623b      	str	r3, [r7, #32]
          break;
 8001a6c:	e024      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	68db      	ldr	r3, [r3, #12]
 8001a72:	3308      	adds	r3, #8
 8001a74:	623b      	str	r3, [r7, #32]
          break;
 8001a76:	e01f      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	330c      	adds	r3, #12
 8001a7e:	623b      	str	r3, [r7, #32]
          break;
 8001a80:	e01a      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	689b      	ldr	r3, [r3, #8]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d102      	bne.n	8001a90 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a8a:	2304      	movs	r3, #4
 8001a8c:	623b      	str	r3, [r7, #32]
          break;
 8001a8e:	e013      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d105      	bne.n	8001aa4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a98:	2308      	movs	r3, #8
 8001a9a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	69fa      	ldr	r2, [r7, #28]
 8001aa0:	611a      	str	r2, [r3, #16]
          break;
 8001aa2:	e009      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001aa4:	2308      	movs	r3, #8
 8001aa6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	69fa      	ldr	r2, [r7, #28]
 8001aac:	615a      	str	r2, [r3, #20]
          break;
 8001aae:	e003      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	623b      	str	r3, [r7, #32]
          break;
 8001ab4:	e000      	b.n	8001ab8 <HAL_GPIO_Init+0x130>
          break;
 8001ab6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001ab8:	69bb      	ldr	r3, [r7, #24]
 8001aba:	2bff      	cmp	r3, #255	; 0xff
 8001abc:	d801      	bhi.n	8001ac2 <HAL_GPIO_Init+0x13a>
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	e001      	b.n	8001ac6 <HAL_GPIO_Init+0x13e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	3304      	adds	r3, #4
 8001ac6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001ac8:	69bb      	ldr	r3, [r7, #24]
 8001aca:	2bff      	cmp	r3, #255	; 0xff
 8001acc:	d802      	bhi.n	8001ad4 <HAL_GPIO_Init+0x14c>
 8001ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	e002      	b.n	8001ada <HAL_GPIO_Init+0x152>
 8001ad4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad6:	3b08      	subs	r3, #8
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	681a      	ldr	r2, [r3, #0]
 8001ae0:	210f      	movs	r1, #15
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae8:	43db      	mvns	r3, r3
 8001aea:	401a      	ands	r2, r3
 8001aec:	6a39      	ldr	r1, [r7, #32]
 8001aee:	693b      	ldr	r3, [r7, #16]
 8001af0:	fa01 f303 	lsl.w	r3, r1, r3
 8001af4:	431a      	orrs	r2, r3
 8001af6:	697b      	ldr	r3, [r7, #20]
 8001af8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	f000 8090 	beq.w	8001c28 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001b08:	4b56      	ldr	r3, [pc, #344]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001b0a:	699b      	ldr	r3, [r3, #24]
 8001b0c:	4a55      	ldr	r2, [pc, #340]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001b0e:	f043 0301 	orr.w	r3, r3, #1
 8001b12:	6193      	str	r3, [r2, #24]
 8001b14:	4b53      	ldr	r3, [pc, #332]	; (8001c64 <HAL_GPIO_Init+0x2dc>)
 8001b16:	699b      	ldr	r3, [r3, #24]
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	60bb      	str	r3, [r7, #8]
 8001b1e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001b20:	4a51      	ldr	r2, [pc, #324]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b24:	089b      	lsrs	r3, r3, #2
 8001b26:	3302      	adds	r3, #2
 8001b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b2c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	220f      	movs	r2, #15
 8001b38:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3c:	43db      	mvns	r3, r3
 8001b3e:	68fa      	ldr	r2, [r7, #12]
 8001b40:	4013      	ands	r3, r2
 8001b42:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4a49      	ldr	r2, [pc, #292]	; (8001c6c <HAL_GPIO_Init+0x2e4>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d00d      	beq.n	8001b68 <HAL_GPIO_Init+0x1e0>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	4a48      	ldr	r2, [pc, #288]	; (8001c70 <HAL_GPIO_Init+0x2e8>)
 8001b50:	4293      	cmp	r3, r2
 8001b52:	d007      	beq.n	8001b64 <HAL_GPIO_Init+0x1dc>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	4a47      	ldr	r2, [pc, #284]	; (8001c74 <HAL_GPIO_Init+0x2ec>)
 8001b58:	4293      	cmp	r3, r2
 8001b5a:	d101      	bne.n	8001b60 <HAL_GPIO_Init+0x1d8>
 8001b5c:	2302      	movs	r3, #2
 8001b5e:	e004      	b.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b60:	2303      	movs	r3, #3
 8001b62:	e002      	b.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b64:	2301      	movs	r3, #1
 8001b66:	e000      	b.n	8001b6a <HAL_GPIO_Init+0x1e2>
 8001b68:	2300      	movs	r3, #0
 8001b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b6c:	f002 0203 	and.w	r2, r2, #3
 8001b70:	0092      	lsls	r2, r2, #2
 8001b72:	4093      	lsls	r3, r2
 8001b74:	68fa      	ldr	r2, [r7, #12]
 8001b76:	4313      	orrs	r3, r2
 8001b78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b7a:	493b      	ldr	r1, [pc, #236]	; (8001c68 <HAL_GPIO_Init+0x2e0>)
 8001b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7e:	089b      	lsrs	r3, r3, #2
 8001b80:	3302      	adds	r3, #2
 8001b82:	68fa      	ldr	r2, [r7, #12]
 8001b84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d006      	beq.n	8001ba2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b94:	4b38      	ldr	r3, [pc, #224]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	4937      	ldr	r1, [pc, #220]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	608b      	str	r3, [r1, #8]
 8001ba0:	e006      	b.n	8001bb0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ba2:	4b35      	ldr	r3, [pc, #212]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001ba4:	689a      	ldr	r2, [r3, #8]
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	43db      	mvns	r3, r3
 8001baa:	4933      	ldr	r1, [pc, #204]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bac:	4013      	ands	r3, r2
 8001bae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d006      	beq.n	8001bca <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001bbc:	4b2e      	ldr	r3, [pc, #184]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bbe:	68da      	ldr	r2, [r3, #12]
 8001bc0:	492d      	ldr	r1, [pc, #180]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	4313      	orrs	r3, r2
 8001bc6:	60cb      	str	r3, [r1, #12]
 8001bc8:	e006      	b.n	8001bd8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001bca:	4b2b      	ldr	r3, [pc, #172]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bcc:	68da      	ldr	r2, [r3, #12]
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	43db      	mvns	r3, r3
 8001bd2:	4929      	ldr	r1, [pc, #164]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	685b      	ldr	r3, [r3, #4]
 8001bdc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d006      	beq.n	8001bf2 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001be4:	4b24      	ldr	r3, [pc, #144]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001be6:	685a      	ldr	r2, [r3, #4]
 8001be8:	4923      	ldr	r1, [pc, #140]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	4313      	orrs	r3, r2
 8001bee:	604b      	str	r3, [r1, #4]
 8001bf0:	e006      	b.n	8001c00 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bf2:	4b21      	ldr	r3, [pc, #132]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bf4:	685a      	ldr	r2, [r3, #4]
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	43db      	mvns	r3, r3
 8001bfa:	491f      	ldr	r1, [pc, #124]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d006      	beq.n	8001c1a <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001c0c:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	4919      	ldr	r1, [pc, #100]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001c12:	69bb      	ldr	r3, [r7, #24]
 8001c14:	4313      	orrs	r3, r2
 8001c16:	600b      	str	r3, [r1, #0]
 8001c18:	e006      	b.n	8001c28 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001c1a:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	69bb      	ldr	r3, [r7, #24]
 8001c20:	43db      	mvns	r3, r3
 8001c22:	4915      	ldr	r1, [pc, #84]	; (8001c78 <HAL_GPIO_Init+0x2f0>)
 8001c24:	4013      	ands	r3, r2
 8001c26:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	681a      	ldr	r2, [r3, #0]
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	fa22 f303 	lsr.w	r3, r2, r3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	f47f aeaf 	bne.w	800199c <HAL_GPIO_Init+0x14>
  }
}
 8001c3e:	bf00      	nop
 8001c40:	bf00      	nop
 8001c42:	372c      	adds	r7, #44	; 0x2c
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	10320000 	.word	0x10320000
 8001c50:	10310000 	.word	0x10310000
 8001c54:	10220000 	.word	0x10220000
 8001c58:	10210000 	.word	0x10210000
 8001c5c:	10120000 	.word	0x10120000
 8001c60:	10110000 	.word	0x10110000
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	40010800 	.word	0x40010800
 8001c70:	40010c00 	.word	0x40010c00
 8001c74:	40011000 	.word	0x40011000
 8001c78:	40010400 	.word	0x40010400

08001c7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	689a      	ldr	r2, [r3, #8]
 8001c8c:	887b      	ldrh	r3, [r7, #2]
 8001c8e:	4013      	ands	r3, r2
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d002      	beq.n	8001c9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c94:	2301      	movs	r3, #1
 8001c96:	73fb      	strb	r3, [r7, #15]
 8001c98:	e001      	b.n	8001c9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	3714      	adds	r7, #20
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr

08001caa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b083      	sub	sp, #12
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	807b      	strh	r3, [r7, #2]
 8001cb6:	4613      	mov	r3, r2
 8001cb8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cba:	787b      	ldrb	r3, [r7, #1]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d003      	beq.n	8001cc8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001cc0:	887a      	ldrh	r2, [r7, #2]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001cc6:	e003      	b.n	8001cd0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001cc8:	887b      	ldrh	r3, [r7, #2]
 8001cca:	041a      	lsls	r2, r3, #16
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	611a      	str	r2, [r3, #16]
}
 8001cd0:	bf00      	nop
 8001cd2:	370c      	adds	r7, #12
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bc80      	pop	{r7}
 8001cd8:	4770      	bx	lr

08001cda <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b085      	sub	sp, #20
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
 8001ce2:	460b      	mov	r3, r1
 8001ce4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cec:	887a      	ldrh	r2, [r7, #2]
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	041a      	lsls	r2, r3, #16
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	43d9      	mvns	r1, r3
 8001cf8:	887b      	ldrh	r3, [r7, #2]
 8001cfa:	400b      	ands	r3, r1
 8001cfc:	431a      	orrs	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	611a      	str	r2, [r3, #16]
}
 8001d02:	bf00      	nop
 8001d04:	3714      	adds	r7, #20
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bc80      	pop	{r7}
 8001d0a:	4770      	bx	lr

08001d0c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d101      	bne.n	8001d1e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001d1a:	2301      	movs	r3, #1
 8001d1c:	e26c      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 0301 	and.w	r3, r3, #1
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f000 8087 	beq.w	8001e3a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d2c:	4b92      	ldr	r3, [pc, #584]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f003 030c 	and.w	r3, r3, #12
 8001d34:	2b04      	cmp	r3, #4
 8001d36:	d00c      	beq.n	8001d52 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d38:	4b8f      	ldr	r3, [pc, #572]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	f003 030c 	and.w	r3, r3, #12
 8001d40:	2b08      	cmp	r3, #8
 8001d42:	d112      	bne.n	8001d6a <HAL_RCC_OscConfig+0x5e>
 8001d44:	4b8c      	ldr	r3, [pc, #560]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d50:	d10b      	bne.n	8001d6a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d52:	4b89      	ldr	r3, [pc, #548]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d06c      	beq.n	8001e38 <HAL_RCC_OscConfig+0x12c>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d168      	bne.n	8001e38 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e246      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d72:	d106      	bne.n	8001d82 <HAL_RCC_OscConfig+0x76>
 8001d74:	4b80      	ldr	r3, [pc, #512]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a7f      	ldr	r2, [pc, #508]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d7e:	6013      	str	r3, [r2, #0]
 8001d80:	e02e      	b.n	8001de0 <HAL_RCC_OscConfig+0xd4>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d10c      	bne.n	8001da4 <HAL_RCC_OscConfig+0x98>
 8001d8a:	4b7b      	ldr	r3, [pc, #492]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a7a      	ldr	r2, [pc, #488]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d90:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d94:	6013      	str	r3, [r2, #0]
 8001d96:	4b78      	ldr	r3, [pc, #480]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a77      	ldr	r2, [pc, #476]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001d9c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001da0:	6013      	str	r3, [r2, #0]
 8001da2:	e01d      	b.n	8001de0 <HAL_RCC_OscConfig+0xd4>
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001dac:	d10c      	bne.n	8001dc8 <HAL_RCC_OscConfig+0xbc>
 8001dae:	4b72      	ldr	r3, [pc, #456]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a71      	ldr	r2, [pc, #452]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001db4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001db8:	6013      	str	r3, [r2, #0]
 8001dba:	4b6f      	ldr	r3, [pc, #444]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a6e      	ldr	r2, [pc, #440]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001dc0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001dc4:	6013      	str	r3, [r2, #0]
 8001dc6:	e00b      	b.n	8001de0 <HAL_RCC_OscConfig+0xd4>
 8001dc8:	4b6b      	ldr	r3, [pc, #428]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a6a      	ldr	r2, [pc, #424]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001dce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001dd2:	6013      	str	r3, [r2, #0]
 8001dd4:	4b68      	ldr	r3, [pc, #416]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	4a67      	ldr	r2, [pc, #412]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001dda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dde:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d013      	beq.n	8001e10 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001de8:	f7ff fcb6 	bl	8001758 <HAL_GetTick>
 8001dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dee:	e008      	b.n	8001e02 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001df0:	f7ff fcb2 	bl	8001758 <HAL_GetTick>
 8001df4:	4602      	mov	r2, r0
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	2b64      	cmp	r3, #100	; 0x64
 8001dfc:	d901      	bls.n	8001e02 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dfe:	2303      	movs	r3, #3
 8001e00:	e1fa      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e02:	4b5d      	ldr	r3, [pc, #372]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d0f0      	beq.n	8001df0 <HAL_RCC_OscConfig+0xe4>
 8001e0e:	e014      	b.n	8001e3a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e10:	f7ff fca2 	bl	8001758 <HAL_GetTick>
 8001e14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e16:	e008      	b.n	8001e2a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e18:	f7ff fc9e 	bl	8001758 <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	693b      	ldr	r3, [r7, #16]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b64      	cmp	r3, #100	; 0x64
 8001e24:	d901      	bls.n	8001e2a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001e26:	2303      	movs	r3, #3
 8001e28:	e1e6      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e2a:	4b53      	ldr	r3, [pc, #332]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d1f0      	bne.n	8001e18 <HAL_RCC_OscConfig+0x10c>
 8001e36:	e000      	b.n	8001e3a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d063      	beq.n	8001f0e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e46:	4b4c      	ldr	r3, [pc, #304]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	685b      	ldr	r3, [r3, #4]
 8001e4a:	f003 030c 	and.w	r3, r3, #12
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d00b      	beq.n	8001e6a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e52:	4b49      	ldr	r3, [pc, #292]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f003 030c 	and.w	r3, r3, #12
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d11c      	bne.n	8001e98 <HAL_RCC_OscConfig+0x18c>
 8001e5e:	4b46      	ldr	r3, [pc, #280]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d116      	bne.n	8001e98 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e6a:	4b43      	ldr	r3, [pc, #268]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d005      	beq.n	8001e82 <HAL_RCC_OscConfig+0x176>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	2b01      	cmp	r3, #1
 8001e7c:	d001      	beq.n	8001e82 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e7e:	2301      	movs	r3, #1
 8001e80:	e1ba      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e82:	4b3d      	ldr	r3, [pc, #244]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	695b      	ldr	r3, [r3, #20]
 8001e8e:	00db      	lsls	r3, r3, #3
 8001e90:	4939      	ldr	r1, [pc, #228]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001e92:	4313      	orrs	r3, r2
 8001e94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e96:	e03a      	b.n	8001f0e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	691b      	ldr	r3, [r3, #16]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d020      	beq.n	8001ee2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ea0:	4b36      	ldr	r3, [pc, #216]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea6:	f7ff fc57 	bl	8001758 <HAL_GetTick>
 8001eaa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eac:	e008      	b.n	8001ec0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001eae:	f7ff fc53 	bl	8001758 <HAL_GetTick>
 8001eb2:	4602      	mov	r2, r0
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	2b02      	cmp	r3, #2
 8001eba:	d901      	bls.n	8001ec0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ebc:	2303      	movs	r3, #3
 8001ebe:	e19b      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ec0:	4b2d      	ldr	r3, [pc, #180]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0302 	and.w	r3, r3, #2
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d0f0      	beq.n	8001eae <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ecc:	4b2a      	ldr	r3, [pc, #168]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	695b      	ldr	r3, [r3, #20]
 8001ed8:	00db      	lsls	r3, r3, #3
 8001eda:	4927      	ldr	r1, [pc, #156]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	4313      	orrs	r3, r2
 8001ede:	600b      	str	r3, [r1, #0]
 8001ee0:	e015      	b.n	8001f0e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ee2:	4b26      	ldr	r3, [pc, #152]	; (8001f7c <HAL_RCC_OscConfig+0x270>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ee8:	f7ff fc36 	bl	8001758 <HAL_GetTick>
 8001eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ef0:	f7ff fc32 	bl	8001758 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b02      	cmp	r3, #2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e17a      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f02:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f003 0302 	and.w	r3, r3, #2
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d1f0      	bne.n	8001ef0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0308 	and.w	r3, r3, #8
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d03a      	beq.n	8001f90 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d019      	beq.n	8001f56 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f22:	4b17      	ldr	r3, [pc, #92]	; (8001f80 <HAL_RCC_OscConfig+0x274>)
 8001f24:	2201      	movs	r2, #1
 8001f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f28:	f7ff fc16 	bl	8001758 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f30:	f7ff fc12 	bl	8001758 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e15a      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f42:	4b0d      	ldr	r3, [pc, #52]	; (8001f78 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f46:	f003 0302 	and.w	r3, r3, #2
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d0f0      	beq.n	8001f30 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f4e:	2001      	movs	r0, #1
 8001f50:	f000 fa9a 	bl	8002488 <RCC_Delay>
 8001f54:	e01c      	b.n	8001f90 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <HAL_RCC_OscConfig+0x274>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f5c:	f7ff fbfc 	bl	8001758 <HAL_GetTick>
 8001f60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f62:	e00f      	b.n	8001f84 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f64:	f7ff fbf8 	bl	8001758 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d908      	bls.n	8001f84 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e140      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
 8001f76:	bf00      	nop
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	42420000 	.word	0x42420000
 8001f80:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f84:	4b9e      	ldr	r3, [pc, #632]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8001f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1e9      	bne.n	8001f64 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f003 0304 	and.w	r3, r3, #4
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f000 80a6 	beq.w	80020ea <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fa2:	4b97      	ldr	r3, [pc, #604]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8001fa4:	69db      	ldr	r3, [r3, #28]
 8001fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d10d      	bne.n	8001fca <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fae:	4b94      	ldr	r3, [pc, #592]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8001fb0:	69db      	ldr	r3, [r3, #28]
 8001fb2:	4a93      	ldr	r2, [pc, #588]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8001fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001fb8:	61d3      	str	r3, [r2, #28]
 8001fba:	4b91      	ldr	r3, [pc, #580]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8001fbc:	69db      	ldr	r3, [r3, #28]
 8001fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fc2:	60bb      	str	r3, [r7, #8]
 8001fc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fca:	4b8e      	ldr	r3, [pc, #568]	; (8002204 <HAL_RCC_OscConfig+0x4f8>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d118      	bne.n	8002008 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fd6:	4b8b      	ldr	r3, [pc, #556]	; (8002204 <HAL_RCC_OscConfig+0x4f8>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a8a      	ldr	r2, [pc, #552]	; (8002204 <HAL_RCC_OscConfig+0x4f8>)
 8001fdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fe0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fe2:	f7ff fbb9 	bl	8001758 <HAL_GetTick>
 8001fe6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe8:	e008      	b.n	8001ffc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fea:	f7ff fbb5 	bl	8001758 <HAL_GetTick>
 8001fee:	4602      	mov	r2, r0
 8001ff0:	693b      	ldr	r3, [r7, #16]
 8001ff2:	1ad3      	subs	r3, r2, r3
 8001ff4:	2b64      	cmp	r3, #100	; 0x64
 8001ff6:	d901      	bls.n	8001ffc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001ff8:	2303      	movs	r3, #3
 8001ffa:	e0fd      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ffc:	4b81      	ldr	r3, [pc, #516]	; (8002204 <HAL_RCC_OscConfig+0x4f8>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002004:	2b00      	cmp	r3, #0
 8002006:	d0f0      	beq.n	8001fea <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	2b01      	cmp	r3, #1
 800200e:	d106      	bne.n	800201e <HAL_RCC_OscConfig+0x312>
 8002010:	4b7b      	ldr	r3, [pc, #492]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002012:	6a1b      	ldr	r3, [r3, #32]
 8002014:	4a7a      	ldr	r2, [pc, #488]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	6213      	str	r3, [r2, #32]
 800201c:	e02d      	b.n	800207a <HAL_RCC_OscConfig+0x36e>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d10c      	bne.n	8002040 <HAL_RCC_OscConfig+0x334>
 8002026:	4b76      	ldr	r3, [pc, #472]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002028:	6a1b      	ldr	r3, [r3, #32]
 800202a:	4a75      	ldr	r2, [pc, #468]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 800202c:	f023 0301 	bic.w	r3, r3, #1
 8002030:	6213      	str	r3, [r2, #32]
 8002032:	4b73      	ldr	r3, [pc, #460]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002034:	6a1b      	ldr	r3, [r3, #32]
 8002036:	4a72      	ldr	r2, [pc, #456]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002038:	f023 0304 	bic.w	r3, r3, #4
 800203c:	6213      	str	r3, [r2, #32]
 800203e:	e01c      	b.n	800207a <HAL_RCC_OscConfig+0x36e>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	2b05      	cmp	r3, #5
 8002046:	d10c      	bne.n	8002062 <HAL_RCC_OscConfig+0x356>
 8002048:	4b6d      	ldr	r3, [pc, #436]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 800204a:	6a1b      	ldr	r3, [r3, #32]
 800204c:	4a6c      	ldr	r2, [pc, #432]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	6213      	str	r3, [r2, #32]
 8002054:	4b6a      	ldr	r3, [pc, #424]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002056:	6a1b      	ldr	r3, [r3, #32]
 8002058:	4a69      	ldr	r2, [pc, #420]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 800205a:	f043 0301 	orr.w	r3, r3, #1
 800205e:	6213      	str	r3, [r2, #32]
 8002060:	e00b      	b.n	800207a <HAL_RCC_OscConfig+0x36e>
 8002062:	4b67      	ldr	r3, [pc, #412]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002064:	6a1b      	ldr	r3, [r3, #32]
 8002066:	4a66      	ldr	r2, [pc, #408]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002068:	f023 0301 	bic.w	r3, r3, #1
 800206c:	6213      	str	r3, [r2, #32]
 800206e:	4b64      	ldr	r3, [pc, #400]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	4a63      	ldr	r2, [pc, #396]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002074:	f023 0304 	bic.w	r3, r3, #4
 8002078:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d015      	beq.n	80020ae <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002082:	f7ff fb69 	bl	8001758 <HAL_GetTick>
 8002086:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002088:	e00a      	b.n	80020a0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800208a:	f7ff fb65 	bl	8001758 <HAL_GetTick>
 800208e:	4602      	mov	r2, r0
 8002090:	693b      	ldr	r3, [r7, #16]
 8002092:	1ad3      	subs	r3, r2, r3
 8002094:	f241 3288 	movw	r2, #5000	; 0x1388
 8002098:	4293      	cmp	r3, r2
 800209a:	d901      	bls.n	80020a0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800209c:	2303      	movs	r3, #3
 800209e:	e0ab      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a0:	4b57      	ldr	r3, [pc, #348]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 80020a2:	6a1b      	ldr	r3, [r3, #32]
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d0ee      	beq.n	800208a <HAL_RCC_OscConfig+0x37e>
 80020ac:	e014      	b.n	80020d8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020ae:	f7ff fb53 	bl	8001758 <HAL_GetTick>
 80020b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020b4:	e00a      	b.n	80020cc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020b6:	f7ff fb4f 	bl	8001758 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	693b      	ldr	r3, [r7, #16]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80020c4:	4293      	cmp	r3, r2
 80020c6:	d901      	bls.n	80020cc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80020c8:	2303      	movs	r3, #3
 80020ca:	e095      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80020cc:	4b4c      	ldr	r3, [pc, #304]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 80020ce:	6a1b      	ldr	r3, [r3, #32]
 80020d0:	f003 0302 	and.w	r3, r3, #2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1ee      	bne.n	80020b6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b01      	cmp	r3, #1
 80020dc:	d105      	bne.n	80020ea <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020de:	4b48      	ldr	r3, [pc, #288]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	4a47      	ldr	r2, [pc, #284]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 80020e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020e8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f000 8081 	beq.w	80021f6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020f4:	4b42      	ldr	r3, [pc, #264]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	f003 030c 	and.w	r3, r3, #12
 80020fc:	2b08      	cmp	r3, #8
 80020fe:	d061      	beq.n	80021c4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	69db      	ldr	r3, [r3, #28]
 8002104:	2b02      	cmp	r3, #2
 8002106:	d146      	bne.n	8002196 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002108:	4b3f      	ldr	r3, [pc, #252]	; (8002208 <HAL_RCC_OscConfig+0x4fc>)
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210e:	f7ff fb23 	bl	8001758 <HAL_GetTick>
 8002112:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002114:	e008      	b.n	8002128 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002116:	f7ff fb1f 	bl	8001758 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e067      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002128:	4b35      	ldr	r3, [pc, #212]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1f0      	bne.n	8002116 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	6a1b      	ldr	r3, [r3, #32]
 8002138:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800213c:	d108      	bne.n	8002150 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800213e:	4b30      	ldr	r3, [pc, #192]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	492d      	ldr	r1, [pc, #180]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 800214c:	4313      	orrs	r3, r2
 800214e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002150:	4b2b      	ldr	r3, [pc, #172]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a19      	ldr	r1, [r3, #32]
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002160:	430b      	orrs	r3, r1
 8002162:	4927      	ldr	r1, [pc, #156]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 8002164:	4313      	orrs	r3, r2
 8002166:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002168:	4b27      	ldr	r3, [pc, #156]	; (8002208 <HAL_RCC_OscConfig+0x4fc>)
 800216a:	2201      	movs	r2, #1
 800216c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216e:	f7ff faf3 	bl	8001758 <HAL_GetTick>
 8002172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002174:	e008      	b.n	8002188 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002176:	f7ff faef 	bl	8001758 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	2b02      	cmp	r3, #2
 8002182:	d901      	bls.n	8002188 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e037      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002188:	4b1d      	ldr	r3, [pc, #116]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d0f0      	beq.n	8002176 <HAL_RCC_OscConfig+0x46a>
 8002194:	e02f      	b.n	80021f6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002196:	4b1c      	ldr	r3, [pc, #112]	; (8002208 <HAL_RCC_OscConfig+0x4fc>)
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800219c:	f7ff fadc 	bl	8001758 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021a4:	f7ff fad8 	bl	8001758 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e020      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b6:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f0      	bne.n	80021a4 <HAL_RCC_OscConfig+0x498>
 80021c2:	e018      	b.n	80021f6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	69db      	ldr	r3, [r3, #28]
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d101      	bne.n	80021d0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80021cc:	2301      	movs	r3, #1
 80021ce:	e013      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80021d0:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <HAL_RCC_OscConfig+0x4f4>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	d106      	bne.n	80021f2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ee:	429a      	cmp	r2, r3
 80021f0:	d001      	beq.n	80021f6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e000      	b.n	80021f8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80021f6:	2300      	movs	r3, #0
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	3718      	adds	r7, #24
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40021000 	.word	0x40021000
 8002204:	40007000 	.word	0x40007000
 8002208:	42420060 	.word	0x42420060

0800220c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0d0      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002220:	4b6a      	ldr	r3, [pc, #424]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0307 	and.w	r3, r3, #7
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	429a      	cmp	r2, r3
 800222c:	d910      	bls.n	8002250 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800222e:	4b67      	ldr	r3, [pc, #412]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f023 0207 	bic.w	r2, r3, #7
 8002236:	4965      	ldr	r1, [pc, #404]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	4313      	orrs	r3, r2
 800223c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800223e:	4b63      	ldr	r3, [pc, #396]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0307 	and.w	r3, r3, #7
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	429a      	cmp	r2, r3
 800224a:	d001      	beq.n	8002250 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800224c:	2301      	movs	r3, #1
 800224e:	e0b8      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f003 0302 	and.w	r3, r3, #2
 8002258:	2b00      	cmp	r3, #0
 800225a:	d020      	beq.n	800229e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f003 0304 	and.w	r3, r3, #4
 8002264:	2b00      	cmp	r3, #0
 8002266:	d005      	beq.n	8002274 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002268:	4b59      	ldr	r3, [pc, #356]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	4a58      	ldr	r2, [pc, #352]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 800226e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002272:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0308 	and.w	r3, r3, #8
 800227c:	2b00      	cmp	r3, #0
 800227e:	d005      	beq.n	800228c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002280:	4b53      	ldr	r3, [pc, #332]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002282:	685b      	ldr	r3, [r3, #4]
 8002284:	4a52      	ldr	r2, [pc, #328]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002286:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800228a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800228c:	4b50      	ldr	r3, [pc, #320]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	494d      	ldr	r1, [pc, #308]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 800229a:	4313      	orrs	r3, r2
 800229c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 0301 	and.w	r3, r3, #1
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d040      	beq.n	800232c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d107      	bne.n	80022c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022b2:	4b47      	ldr	r3, [pc, #284]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d115      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e07f      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	2b02      	cmp	r3, #2
 80022c8:	d107      	bne.n	80022da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022ca:	4b41      	ldr	r3, [pc, #260]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d109      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022d6:	2301      	movs	r3, #1
 80022d8:	e073      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022da:	4b3d      	ldr	r3, [pc, #244]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0302 	and.w	r3, r3, #2
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e06b      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022ea:	4b39      	ldr	r3, [pc, #228]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	f023 0203 	bic.w	r2, r3, #3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	4936      	ldr	r1, [pc, #216]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80022f8:	4313      	orrs	r3, r2
 80022fa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022fc:	f7ff fa2c 	bl	8001758 <HAL_GetTick>
 8002300:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002302:	e00a      	b.n	800231a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002304:	f7ff fa28 	bl	8001758 <HAL_GetTick>
 8002308:	4602      	mov	r2, r0
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002312:	4293      	cmp	r3, r2
 8002314:	d901      	bls.n	800231a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002316:	2303      	movs	r3, #3
 8002318:	e053      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800231a:	4b2d      	ldr	r3, [pc, #180]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f003 020c 	and.w	r2, r3, #12
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	685b      	ldr	r3, [r3, #4]
 8002326:	009b      	lsls	r3, r3, #2
 8002328:	429a      	cmp	r2, r3
 800232a:	d1eb      	bne.n	8002304 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800232c:	4b27      	ldr	r3, [pc, #156]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0307 	and.w	r3, r3, #7
 8002334:	683a      	ldr	r2, [r7, #0]
 8002336:	429a      	cmp	r2, r3
 8002338:	d210      	bcs.n	800235c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800233a:	4b24      	ldr	r3, [pc, #144]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f023 0207 	bic.w	r2, r3, #7
 8002342:	4922      	ldr	r1, [pc, #136]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	4313      	orrs	r3, r2
 8002348:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800234a:	4b20      	ldr	r3, [pc, #128]	; (80023cc <HAL_RCC_ClockConfig+0x1c0>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0307 	and.w	r3, r3, #7
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	429a      	cmp	r2, r3
 8002356:	d001      	beq.n	800235c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e032      	b.n	80023c2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f003 0304 	and.w	r3, r3, #4
 8002364:	2b00      	cmp	r3, #0
 8002366:	d008      	beq.n	800237a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002368:	4b19      	ldr	r3, [pc, #100]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 800236a:	685b      	ldr	r3, [r3, #4]
 800236c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	4916      	ldr	r1, [pc, #88]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	4313      	orrs	r3, r2
 8002378:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d009      	beq.n	800239a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002386:	4b12      	ldr	r3, [pc, #72]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	691b      	ldr	r3, [r3, #16]
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	490e      	ldr	r1, [pc, #56]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 8002396:	4313      	orrs	r3, r2
 8002398:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800239a:	f000 f821 	bl	80023e0 <HAL_RCC_GetSysClockFreq>
 800239e:	4602      	mov	r2, r0
 80023a0:	4b0b      	ldr	r3, [pc, #44]	; (80023d0 <HAL_RCC_ClockConfig+0x1c4>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	091b      	lsrs	r3, r3, #4
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	490a      	ldr	r1, [pc, #40]	; (80023d4 <HAL_RCC_ClockConfig+0x1c8>)
 80023ac:	5ccb      	ldrb	r3, [r1, r3]
 80023ae:	fa22 f303 	lsr.w	r3, r2, r3
 80023b2:	4a09      	ldr	r2, [pc, #36]	; (80023d8 <HAL_RCC_ClockConfig+0x1cc>)
 80023b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80023b6:	4b09      	ldr	r3, [pc, #36]	; (80023dc <HAL_RCC_ClockConfig+0x1d0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7ff f98a 	bl	80016d4 <HAL_InitTick>

  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3710      	adds	r7, #16
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40022000 	.word	0x40022000
 80023d0:	40021000 	.word	0x40021000
 80023d4:	08002cec 	.word	0x08002cec
 80023d8:	20000010 	.word	0x20000010
 80023dc:	20000014 	.word	0x20000014

080023e0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023e6:	2300      	movs	r3, #0
 80023e8:	60fb      	str	r3, [r7, #12]
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	2300      	movs	r3, #0
 80023f0:	617b      	str	r3, [r7, #20]
 80023f2:	2300      	movs	r3, #0
 80023f4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023f6:	2300      	movs	r3, #0
 80023f8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023fa:	4b1e      	ldr	r3, [pc, #120]	; (8002474 <HAL_RCC_GetSysClockFreq+0x94>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f003 030c 	and.w	r3, r3, #12
 8002406:	2b04      	cmp	r3, #4
 8002408:	d002      	beq.n	8002410 <HAL_RCC_GetSysClockFreq+0x30>
 800240a:	2b08      	cmp	r3, #8
 800240c:	d003      	beq.n	8002416 <HAL_RCC_GetSysClockFreq+0x36>
 800240e:	e027      	b.n	8002460 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002410:	4b19      	ldr	r3, [pc, #100]	; (8002478 <HAL_RCC_GetSysClockFreq+0x98>)
 8002412:	613b      	str	r3, [r7, #16]
      break;
 8002414:	e027      	b.n	8002466 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	0c9b      	lsrs	r3, r3, #18
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	4a17      	ldr	r2, [pc, #92]	; (800247c <HAL_RCC_GetSysClockFreq+0x9c>)
 8002420:	5cd3      	ldrb	r3, [r2, r3]
 8002422:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800242a:	2b00      	cmp	r3, #0
 800242c:	d010      	beq.n	8002450 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800242e:	4b11      	ldr	r3, [pc, #68]	; (8002474 <HAL_RCC_GetSysClockFreq+0x94>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	0c5b      	lsrs	r3, r3, #17
 8002434:	f003 0301 	and.w	r3, r3, #1
 8002438:	4a11      	ldr	r2, [pc, #68]	; (8002480 <HAL_RCC_GetSysClockFreq+0xa0>)
 800243a:	5cd3      	ldrb	r3, [r2, r3]
 800243c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a0d      	ldr	r2, [pc, #52]	; (8002478 <HAL_RCC_GetSysClockFreq+0x98>)
 8002442:	fb02 f203 	mul.w	r2, r2, r3
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	fbb2 f3f3 	udiv	r3, r2, r3
 800244c:	617b      	str	r3, [r7, #20]
 800244e:	e004      	b.n	800245a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a0c      	ldr	r2, [pc, #48]	; (8002484 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002454:	fb02 f303 	mul.w	r3, r2, r3
 8002458:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800245a:	697b      	ldr	r3, [r7, #20]
 800245c:	613b      	str	r3, [r7, #16]
      break;
 800245e:	e002      	b.n	8002466 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <HAL_RCC_GetSysClockFreq+0x98>)
 8002462:	613b      	str	r3, [r7, #16]
      break;
 8002464:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002466:	693b      	ldr	r3, [r7, #16]
}
 8002468:	4618      	mov	r0, r3
 800246a:	371c      	adds	r7, #28
 800246c:	46bd      	mov	sp, r7
 800246e:	bc80      	pop	{r7}
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	40021000 	.word	0x40021000
 8002478:	007a1200 	.word	0x007a1200
 800247c:	08002cfc 	.word	0x08002cfc
 8002480:	08002d0c 	.word	0x08002d0c
 8002484:	003d0900 	.word	0x003d0900

08002488 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002490:	4b0a      	ldr	r3, [pc, #40]	; (80024bc <RCC_Delay+0x34>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a0a      	ldr	r2, [pc, #40]	; (80024c0 <RCC_Delay+0x38>)
 8002496:	fba2 2303 	umull	r2, r3, r2, r3
 800249a:	0a5b      	lsrs	r3, r3, #9
 800249c:	687a      	ldr	r2, [r7, #4]
 800249e:	fb02 f303 	mul.w	r3, r2, r3
 80024a2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80024a4:	bf00      	nop
  }
  while (Delay --);
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	1e5a      	subs	r2, r3, #1
 80024aa:	60fa      	str	r2, [r7, #12]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d1f9      	bne.n	80024a4 <RCC_Delay+0x1c>
}
 80024b0:	bf00      	nop
 80024b2:	bf00      	nop
 80024b4:	3714      	adds	r7, #20
 80024b6:	46bd      	mov	sp, r7
 80024b8:	bc80      	pop	{r7}
 80024ba:	4770      	bx	lr
 80024bc:	20000010 	.word	0x20000010
 80024c0:	10624dd3 	.word	0x10624dd3

080024c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b082      	sub	sp, #8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d101      	bne.n	80024d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024d2:	2301      	movs	r3, #1
 80024d4:	e041      	b.n	800255a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d106      	bne.n	80024f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ea:	6878      	ldr	r0, [r7, #4]
 80024ec:	f7fe ff84 	bl	80013f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2202      	movs	r2, #2
 80024f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	3304      	adds	r3, #4
 8002500:	4619      	mov	r1, r3
 8002502:	4610      	mov	r0, r2
 8002504:	f000 fa56 	bl	80029b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2201      	movs	r2, #1
 800253c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	2201      	movs	r2, #1
 8002544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2201      	movs	r2, #1
 800254c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
	...

08002564 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002564:	b480      	push	{r7}
 8002566:	b085      	sub	sp, #20
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b01      	cmp	r3, #1
 8002576:	d001      	beq.n	800257c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e035      	b.n	80025e8 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2202      	movs	r2, #2
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	68da      	ldr	r2, [r3, #12]
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	f042 0201 	orr.w	r2, r2, #1
 8002592:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	4a16      	ldr	r2, [pc, #88]	; (80025f4 <HAL_TIM_Base_Start_IT+0x90>)
 800259a:	4293      	cmp	r3, r2
 800259c:	d009      	beq.n	80025b2 <HAL_TIM_Base_Start_IT+0x4e>
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025a6:	d004      	beq.n	80025b2 <HAL_TIM_Base_Start_IT+0x4e>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a12      	ldr	r2, [pc, #72]	; (80025f8 <HAL_TIM_Base_Start_IT+0x94>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d111      	bne.n	80025d6 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	689b      	ldr	r3, [r3, #8]
 80025b8:	f003 0307 	and.w	r3, r3, #7
 80025bc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	2b06      	cmp	r3, #6
 80025c2:	d010      	beq.n	80025e6 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0201 	orr.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80025d4:	e007      	b.n	80025e6 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f042 0201 	orr.w	r2, r2, #1
 80025e4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80025e6:	2300      	movs	r3, #0
}
 80025e8:	4618      	mov	r0, r3
 80025ea:	3714      	adds	r7, #20
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	40012c00 	.word	0x40012c00
 80025f8:	40000400 	.word	0x40000400

080025fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b084      	sub	sp, #16
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	68db      	ldr	r3, [r3, #12]
 800260a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	691b      	ldr	r3, [r3, #16]
 8002612:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	f003 0302 	and.w	r3, r3, #2
 800261a:	2b00      	cmp	r3, #0
 800261c:	d020      	beq.n	8002660 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d01b      	beq.n	8002660 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f06f 0202 	mvn.w	r2, #2
 8002630:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2201      	movs	r2, #1
 8002636:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	699b      	ldr	r3, [r3, #24]
 800263e:	f003 0303 	and.w	r3, r3, #3
 8002642:	2b00      	cmp	r3, #0
 8002644:	d003      	beq.n	800264e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f000 f998 	bl	800297c <HAL_TIM_IC_CaptureCallback>
 800264c:	e005      	b.n	800265a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f98b 	bl	800296a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002654:	6878      	ldr	r0, [r7, #4]
 8002656:	f000 f99a 	bl	800298e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2200      	movs	r2, #0
 800265e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002660:	68bb      	ldr	r3, [r7, #8]
 8002662:	f003 0304 	and.w	r3, r3, #4
 8002666:	2b00      	cmp	r3, #0
 8002668:	d020      	beq.n	80026ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	f003 0304 	and.w	r3, r3, #4
 8002670:	2b00      	cmp	r3, #0
 8002672:	d01b      	beq.n	80026ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f06f 0204 	mvn.w	r2, #4
 800267c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2202      	movs	r2, #2
 8002682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	699b      	ldr	r3, [r3, #24]
 800268a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800268e:	2b00      	cmp	r3, #0
 8002690:	d003      	beq.n	800269a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f000 f972 	bl	800297c <HAL_TIM_IC_CaptureCallback>
 8002698:	e005      	b.n	80026a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f000 f965 	bl	800296a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f000 f974 	bl	800298e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2200      	movs	r2, #0
 80026aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	f003 0308 	and.w	r3, r3, #8
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d020      	beq.n	80026f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	f003 0308 	and.w	r3, r3, #8
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d01b      	beq.n	80026f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f06f 0208 	mvn.w	r2, #8
 80026c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	2204      	movs	r2, #4
 80026ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	69db      	ldr	r3, [r3, #28]
 80026d6:	f003 0303 	and.w	r3, r3, #3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d003      	beq.n	80026e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f000 f94c 	bl	800297c <HAL_TIM_IC_CaptureCallback>
 80026e4:	e005      	b.n	80026f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80026e6:	6878      	ldr	r0, [r7, #4]
 80026e8:	f000 f93f 	bl	800296a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	f000 f94e 	bl	800298e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2200      	movs	r2, #0
 80026f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	f003 0310 	and.w	r3, r3, #16
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d020      	beq.n	8002744 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	f003 0310 	and.w	r3, r3, #16
 8002708:	2b00      	cmp	r3, #0
 800270a:	d01b      	beq.n	8002744 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	f06f 0210 	mvn.w	r2, #16
 8002714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2208      	movs	r2, #8
 800271a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	69db      	ldr	r3, [r3, #28]
 8002722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002726:	2b00      	cmp	r3, #0
 8002728:	d003      	beq.n	8002732 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800272a:	6878      	ldr	r0, [r7, #4]
 800272c:	f000 f926 	bl	800297c <HAL_TIM_IC_CaptureCallback>
 8002730:	e005      	b.n	800273e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f000 f919 	bl	800296a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f000 f928 	bl	800298e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	2b00      	cmp	r3, #0
 800274c:	d00c      	beq.n	8002768 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b00      	cmp	r3, #0
 8002756:	d007      	beq.n	8002768 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f06f 0201 	mvn.w	r2, #1
 8002760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002762:	6878      	ldr	r0, [r7, #4]
 8002764:	f7fe ff68 	bl	8001638 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002768:	68bb      	ldr	r3, [r7, #8]
 800276a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00c      	beq.n	800278c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002778:	2b00      	cmp	r3, #0
 800277a:	d007      	beq.n	800278c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002784:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002786:	6878      	ldr	r0, [r7, #4]
 8002788:	f000 fa6f 	bl	8002c6a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800278c:	68bb      	ldr	r3, [r7, #8]
 800278e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002792:	2b00      	cmp	r3, #0
 8002794:	d00c      	beq.n	80027b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800279c:	2b00      	cmp	r3, #0
 800279e:	d007      	beq.n	80027b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80027a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f000 f8f8 	bl	80029a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	f003 0320 	and.w	r3, r3, #32
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d00c      	beq.n	80027d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	f003 0320 	and.w	r3, r3, #32
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d007      	beq.n	80027d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f06f 0220 	mvn.w	r2, #32
 80027cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80027ce:	6878      	ldr	r0, [r7, #4]
 80027d0:	f000 fa42 	bl	8002c58 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80027d4:	bf00      	nop
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80027e6:	2300      	movs	r3, #0
 80027e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d101      	bne.n	80027f8 <HAL_TIM_ConfigClockSource+0x1c>
 80027f4:	2302      	movs	r3, #2
 80027f6:	e0b4      	b.n	8002962 <HAL_TIM_ConfigClockSource+0x186>
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2202      	movs	r2, #2
 8002804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002810:	68bb      	ldr	r3, [r7, #8]
 8002812:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002816:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800281e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002830:	d03e      	beq.n	80028b0 <HAL_TIM_ConfigClockSource+0xd4>
 8002832:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002836:	f200 8087 	bhi.w	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 800283a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800283e:	f000 8086 	beq.w	800294e <HAL_TIM_ConfigClockSource+0x172>
 8002842:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002846:	d87f      	bhi.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 8002848:	2b70      	cmp	r3, #112	; 0x70
 800284a:	d01a      	beq.n	8002882 <HAL_TIM_ConfigClockSource+0xa6>
 800284c:	2b70      	cmp	r3, #112	; 0x70
 800284e:	d87b      	bhi.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 8002850:	2b60      	cmp	r3, #96	; 0x60
 8002852:	d050      	beq.n	80028f6 <HAL_TIM_ConfigClockSource+0x11a>
 8002854:	2b60      	cmp	r3, #96	; 0x60
 8002856:	d877      	bhi.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 8002858:	2b50      	cmp	r3, #80	; 0x50
 800285a:	d03c      	beq.n	80028d6 <HAL_TIM_ConfigClockSource+0xfa>
 800285c:	2b50      	cmp	r3, #80	; 0x50
 800285e:	d873      	bhi.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 8002860:	2b40      	cmp	r3, #64	; 0x40
 8002862:	d058      	beq.n	8002916 <HAL_TIM_ConfigClockSource+0x13a>
 8002864:	2b40      	cmp	r3, #64	; 0x40
 8002866:	d86f      	bhi.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 8002868:	2b30      	cmp	r3, #48	; 0x30
 800286a:	d064      	beq.n	8002936 <HAL_TIM_ConfigClockSource+0x15a>
 800286c:	2b30      	cmp	r3, #48	; 0x30
 800286e:	d86b      	bhi.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 8002870:	2b20      	cmp	r3, #32
 8002872:	d060      	beq.n	8002936 <HAL_TIM_ConfigClockSource+0x15a>
 8002874:	2b20      	cmp	r3, #32
 8002876:	d867      	bhi.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
 8002878:	2b00      	cmp	r3, #0
 800287a:	d05c      	beq.n	8002936 <HAL_TIM_ConfigClockSource+0x15a>
 800287c:	2b10      	cmp	r3, #16
 800287e:	d05a      	beq.n	8002936 <HAL_TIM_ConfigClockSource+0x15a>
 8002880:	e062      	b.n	8002948 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6818      	ldr	r0, [r3, #0]
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	6899      	ldr	r1, [r3, #8]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685a      	ldr	r2, [r3, #4]
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	68db      	ldr	r3, [r3, #12]
 8002892:	f000 f96a 	bl	8002b6a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	68ba      	ldr	r2, [r7, #8]
 80028ac:	609a      	str	r2, [r3, #8]
      break;
 80028ae:	e04f      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6818      	ldr	r0, [r3, #0]
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	6899      	ldr	r1, [r3, #8]
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685a      	ldr	r2, [r3, #4]
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f000 f953 	bl	8002b6a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	689a      	ldr	r2, [r3, #8]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80028d2:	609a      	str	r2, [r3, #8]
      break;
 80028d4:	e03c      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6818      	ldr	r0, [r3, #0]
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	6859      	ldr	r1, [r3, #4]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	461a      	mov	r2, r3
 80028e4:	f000 f8ca 	bl	8002a7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2150      	movs	r1, #80	; 0x50
 80028ee:	4618      	mov	r0, r3
 80028f0:	f000 f921 	bl	8002b36 <TIM_ITRx_SetConfig>
      break;
 80028f4:	e02c      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	6818      	ldr	r0, [r3, #0]
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	6859      	ldr	r1, [r3, #4]
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	461a      	mov	r2, r3
 8002904:	f000 f8e8 	bl	8002ad8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2160      	movs	r1, #96	; 0x60
 800290e:	4618      	mov	r0, r3
 8002910:	f000 f911 	bl	8002b36 <TIM_ITRx_SetConfig>
      break;
 8002914:	e01c      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6818      	ldr	r0, [r3, #0]
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	6859      	ldr	r1, [r3, #4]
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	461a      	mov	r2, r3
 8002924:	f000 f8aa 	bl	8002a7c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2140      	movs	r1, #64	; 0x40
 800292e:	4618      	mov	r0, r3
 8002930:	f000 f901 	bl	8002b36 <TIM_ITRx_SetConfig>
      break;
 8002934:	e00c      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681a      	ldr	r2, [r3, #0]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4619      	mov	r1, r3
 8002940:	4610      	mov	r0, r2
 8002942:	f000 f8f8 	bl	8002b36 <TIM_ITRx_SetConfig>
      break;
 8002946:	e003      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002948:	2301      	movs	r3, #1
 800294a:	73fb      	strb	r3, [r7, #15]
      break;
 800294c:	e000      	b.n	8002950 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800294e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2201      	movs	r2, #1
 8002954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002960:	7bfb      	ldrb	r3, [r7, #15]
}
 8002962:	4618      	mov	r0, r3
 8002964:	3710      	adds	r7, #16
 8002966:	46bd      	mov	sp, r7
 8002968:	bd80      	pop	{r7, pc}

0800296a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800296a:	b480      	push	{r7}
 800296c:	b083      	sub	sp, #12
 800296e:	af00      	add	r7, sp, #0
 8002970:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002972:	bf00      	nop
 8002974:	370c      	adds	r7, #12
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr

0800297c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	bc80      	pop	{r7}
 800298c:	4770      	bx	lr

0800298e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800298e:	b480      	push	{r7}
 8002990:	b083      	sub	sp, #12
 8002992:	af00      	add	r7, sp, #0
 8002994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bc80      	pop	{r7}
 80029b0:	4770      	bx	lr
	...

080029b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b085      	sub	sp, #20
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
 80029bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a2b      	ldr	r2, [pc, #172]	; (8002a74 <TIM_Base_SetConfig+0xc0>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d007      	beq.n	80029dc <TIM_Base_SetConfig+0x28>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029d2:	d003      	beq.n	80029dc <TIM_Base_SetConfig+0x28>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	4a28      	ldr	r2, [pc, #160]	; (8002a78 <TIM_Base_SetConfig+0xc4>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d108      	bne.n	80029ee <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a20      	ldr	r2, [pc, #128]	; (8002a74 <TIM_Base_SetConfig+0xc0>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d007      	beq.n	8002a06 <TIM_Base_SetConfig+0x52>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029fc:	d003      	beq.n	8002a06 <TIM_Base_SetConfig+0x52>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a1d      	ldr	r2, [pc, #116]	; (8002a78 <TIM_Base_SetConfig+0xc4>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d108      	bne.n	8002a18 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a0c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	68db      	ldr	r3, [r3, #12]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	695b      	ldr	r3, [r3, #20]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a2c:	683b      	ldr	r3, [r7, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	681a      	ldr	r2, [r3, #0]
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4a0d      	ldr	r2, [pc, #52]	; (8002a74 <TIM_Base_SetConfig+0xc0>)
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d103      	bne.n	8002a4c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	691a      	ldr	r2, [r3, #16]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2201      	movs	r2, #1
 8002a50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	f003 0301 	and.w	r3, r3, #1
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d005      	beq.n	8002a6a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	691b      	ldr	r3, [r3, #16]
 8002a62:	f023 0201 	bic.w	r2, r3, #1
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	611a      	str	r2, [r3, #16]
  }
}
 8002a6a:	bf00      	nop
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bc80      	pop	{r7}
 8002a72:	4770      	bx	lr
 8002a74:	40012c00 	.word	0x40012c00
 8002a78:	40000400 	.word	0x40000400

08002a7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b087      	sub	sp, #28
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	60f8      	str	r0, [r7, #12]
 8002a84:	60b9      	str	r1, [r7, #8]
 8002a86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	6a1b      	ldr	r3, [r3, #32]
 8002a8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6a1b      	ldr	r3, [r3, #32]
 8002a92:	f023 0201 	bic.w	r2, r3, #1
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	699b      	ldr	r3, [r3, #24]
 8002a9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002aa6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	011b      	lsls	r3, r3, #4
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	4313      	orrs	r3, r2
 8002ab0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	f023 030a 	bic.w	r3, r3, #10
 8002ab8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002aba:	697a      	ldr	r2, [r7, #20]
 8002abc:	68bb      	ldr	r3, [r7, #8]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	693a      	ldr	r2, [r7, #16]
 8002ac6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	621a      	str	r2, [r3, #32]
}
 8002ace:	bf00      	nop
 8002ad0:	371c      	adds	r7, #28
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6a1b      	ldr	r3, [r3, #32]
 8002ae8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6a1b      	ldr	r3, [r3, #32]
 8002aee:	f023 0210 	bic.w	r2, r3, #16
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	699b      	ldr	r3, [r3, #24]
 8002afa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002b02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	031b      	lsls	r3, r3, #12
 8002b08:	693a      	ldr	r2, [r7, #16]
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002b14:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	011b      	lsls	r3, r3, #4
 8002b1a:	697a      	ldr	r2, [r7, #20]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	693a      	ldr	r2, [r7, #16]
 8002b24:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	697a      	ldr	r2, [r7, #20]
 8002b2a:	621a      	str	r2, [r3, #32]
}
 8002b2c:	bf00      	nop
 8002b2e:	371c      	adds	r7, #28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr

08002b36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002b36:	b480      	push	{r7}
 8002b38:	b085      	sub	sp, #20
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
 8002b3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689b      	ldr	r3, [r3, #8]
 8002b44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	f043 0307 	orr.w	r3, r3, #7
 8002b58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	68fa      	ldr	r2, [r7, #12]
 8002b5e:	609a      	str	r2, [r3, #8]
}
 8002b60:	bf00      	nop
 8002b62:	3714      	adds	r7, #20
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr

08002b6a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b087      	sub	sp, #28
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
 8002b76:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b84:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	021a      	lsls	r2, r3, #8
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	431a      	orrs	r2, r3
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	4313      	orrs	r3, r2
 8002b92:	697a      	ldr	r2, [r7, #20]
 8002b94:	4313      	orrs	r3, r2
 8002b96:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	697a      	ldr	r2, [r7, #20]
 8002b9c:	609a      	str	r2, [r3, #8]
}
 8002b9e:	bf00      	nop
 8002ba0:	371c      	adds	r7, #28
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bc80      	pop	{r7}
 8002ba6:	4770      	bx	lr

08002ba8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bb8:	2b01      	cmp	r3, #1
 8002bba:	d101      	bne.n	8002bc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	e041      	b.n	8002c44 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2202      	movs	r2, #2
 8002bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	685b      	ldr	r3, [r3, #4]
 8002bd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68fa      	ldr	r2, [r7, #12]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a14      	ldr	r2, [pc, #80]	; (8002c50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d009      	beq.n	8002c18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c0c:	d004      	beq.n	8002c18 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a10      	ldr	r2, [pc, #64]	; (8002c54 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002c14:	4293      	cmp	r3, r2
 8002c16:	d10c      	bne.n	8002c32 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c1e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	68ba      	ldr	r2, [r7, #8]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	68ba      	ldr	r2, [r7, #8]
 8002c30:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2201      	movs	r2, #1
 8002c36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	40012c00 	.word	0x40012c00
 8002c54:	40000400 	.word	0x40000400

08002c58 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <__libc_init_array>:
 8002c7c:	b570      	push	{r4, r5, r6, lr}
 8002c7e:	2600      	movs	r6, #0
 8002c80:	4d0c      	ldr	r5, [pc, #48]	; (8002cb4 <__libc_init_array+0x38>)
 8002c82:	4c0d      	ldr	r4, [pc, #52]	; (8002cb8 <__libc_init_array+0x3c>)
 8002c84:	1b64      	subs	r4, r4, r5
 8002c86:	10a4      	asrs	r4, r4, #2
 8002c88:	42a6      	cmp	r6, r4
 8002c8a:	d109      	bne.n	8002ca0 <__libc_init_array+0x24>
 8002c8c:	f000 f822 	bl	8002cd4 <_init>
 8002c90:	2600      	movs	r6, #0
 8002c92:	4d0a      	ldr	r5, [pc, #40]	; (8002cbc <__libc_init_array+0x40>)
 8002c94:	4c0a      	ldr	r4, [pc, #40]	; (8002cc0 <__libc_init_array+0x44>)
 8002c96:	1b64      	subs	r4, r4, r5
 8002c98:	10a4      	asrs	r4, r4, #2
 8002c9a:	42a6      	cmp	r6, r4
 8002c9c:	d105      	bne.n	8002caa <__libc_init_array+0x2e>
 8002c9e:	bd70      	pop	{r4, r5, r6, pc}
 8002ca0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ca4:	4798      	blx	r3
 8002ca6:	3601      	adds	r6, #1
 8002ca8:	e7ee      	b.n	8002c88 <__libc_init_array+0xc>
 8002caa:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cae:	4798      	blx	r3
 8002cb0:	3601      	adds	r6, #1
 8002cb2:	e7f2      	b.n	8002c9a <__libc_init_array+0x1e>
 8002cb4:	08002d10 	.word	0x08002d10
 8002cb8:	08002d10 	.word	0x08002d10
 8002cbc:	08002d10 	.word	0x08002d10
 8002cc0:	08002d14 	.word	0x08002d14

08002cc4 <memset>:
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	4402      	add	r2, r0
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d100      	bne.n	8002cce <memset+0xa>
 8002ccc:	4770      	bx	lr
 8002cce:	f803 1b01 	strb.w	r1, [r3], #1
 8002cd2:	e7f9      	b.n	8002cc8 <memset+0x4>

08002cd4 <_init>:
 8002cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cd6:	bf00      	nop
 8002cd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cda:	bc08      	pop	{r3}
 8002cdc:	469e      	mov	lr, r3
 8002cde:	4770      	bx	lr

08002ce0 <_fini>:
 8002ce0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ce2:	bf00      	nop
 8002ce4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ce6:	bc08      	pop	{r3}
 8002ce8:	469e      	mov	lr, r3
 8002cea:	4770      	bx	lr
