{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606385638317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606385638324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 11:13:58 2020 " "Processing started: Thu Nov 26 11:13:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606385638324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606385638324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Brojac -c Brojac " "Command: quartus_map --read_settings_files=on --write_settings_files=off Brojac -c Brojac" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606385638324 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606385638630 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606385638630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/brojac_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/modelsim/brojac_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Brojac_tb-Test " "Found design unit 1: Brojac_tb-Test" {  } { { "simulation/modelsim/Brojac_tb.vhd" "" { Text "C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/simulation/modelsim/Brojac_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606385646468 ""} { "Info" "ISGN_ENTITY_NAME" "1 Brojac_tb " "Found entity 1: Brojac_tb" {  } { { "simulation/modelsim/Brojac_tb.vhd" "" { Text "C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/simulation/modelsim/Brojac_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606385646468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606385646468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "brojac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file brojac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Brojac-Behavioral " "Found design unit 1: Brojac-Behavioral" {  } { { "Brojac.vhd" "" { Text "C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/Brojac.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606385646471 ""} { "Info" "ISGN_ENTITY_NAME" "1 Brojac " "Found entity 1: Brojac" {  } { { "Brojac.vhd" "" { Text "C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/Brojac.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606385646471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606385646471 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "sREG Brojac.vhd(25) " "VHDL error at Brojac.vhd(25): object \"sREG\" is used but not declared" {  } { { "Brojac.vhd" "" { Text "C:/Users/Ognjen/Desktop/Fax/II godina/LPRS/Zadaci/Lab4_postavke/zad1/Brojac.vhd" 25 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1606385646472 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606385646570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 26 11:14:06 2020 " "Processing ended: Thu Nov 26 11:14:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606385646570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606385646570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606385646570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606385646570 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606385647156 ""}
