# core-v-isg
RISC-V Random Instruction Stream Generator

## Run the Example
Look in `sim` and run `make comp`.   Currently, only [Metrics](https://metrics.ca/) **dsim** is supported.

## New To Git?
Check out the [GitCheats](https://github.com/openhwgroup/core-v-verif/blob/master/GitCheats.md) on [core-v-verif](https://github.com/openhwgroup/core-v-verif).
