heartbeat:
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 13, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_297_gemm_0_0_0_PCU
    row: 19
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_297_gemm_0_0_1_PCU
    row: 19
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 13, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_298_gemm_0_0_0_PCU
    row: 21
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_298_gemm_0_0_1_PCU
    row: 21
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 13, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_299_gemm_0_0_0_PCU
    row: 20
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 25
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_299_gemm_0_0_1_PCU
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 25
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_300_gemm_0_0_0_PCU
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_300_gemm_0_0_1_PCU
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_301_gemm_0_0_0_PCU
    row: 14
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_301_gemm_0_0_1_PCU
    row: 14
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_302_gemm_0_0_0_PCU
    row: 15
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 28
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_302_gemm_0_0_1_PCU
    row: 15
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 28
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_303_gemm_0_0_0_PCU
    row: 14
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_303_gemm_0_0_1_PCU
    row: 14
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_304_gemm_0_0_0_PCU
    row: 15
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 30
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_304_gemm_0_0_1_PCU
    row: 15
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 30
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_305_gemm_0_0_0_PCU
    row: 69
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 31
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_305_gemm_0_0_1_PCU
    row: 69
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 31
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_306_gemm_0_0_0_PCU
    row: 67
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 32
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_306_gemm_0_0_1_PCU
    row: 67
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 32
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(68, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_307_gemm_0_0_0_PCU
    row: 68
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(68, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_307_gemm_0_0_1_PCU
    row: 68
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_308_gemm_0_0_0_PCU
    row: 69
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 34
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_308_gemm_0_0_1_PCU
    row: 69
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 34
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_309_gemm_0_0_0_PCU
    row: 73
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_309_gemm_0_0_1_PCU
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_310_gemm_0_0_0_PCU
    row: 73
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_310_gemm_0_0_1_PCU
    row: 73
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_311_gemm_0_0_0_PCU
    row: 74
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 37
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_311_gemm_0_0_1_PCU
    row: 74
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 37
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_312_gemm_0_0_0_PCU
    row: 75
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 38
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_312_gemm_0_0_1_PCU
    row: 75
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 38
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 10, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_313_gemm_0_0_0_PCU
    row: 12
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 39
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_313_gemm_0_0_1_PCU
    row: 12
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 39
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(11, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_314_gemm_0_0_0_PCU
    row: 11
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 40
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(11, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_314_gemm_0_0_1_PCU
    row: 11
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 40
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_315_gemm_0_0_0_PCU
    row: 12
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 41
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_315_gemm_0_0_1_PCU
    row: 12
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 41
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(13, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_316_gemm_0_0_0_PCU
    row: 13
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 42
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(13, 11, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_316_gemm_0_0_1_PCU
    row: 13
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 42
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_317_gemm_0_0_0_PCU
    row: 9
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 43
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_317_gemm_0_0_1_PCU
    row: 9
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 43
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_318_gemm_0_0_0_PCU
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 44
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_0_0_318_gemm_0_0_1_PCU
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 44
    stage_latency: 492
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: bias_transpose_add_0_0_322_bias_add_pcu
    row: 24
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 45
    stage_latency: 558
  - event_name: pcu-heartbeat
    counter_type: Switch(80, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_0_0_PCU
    row: 80
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(80, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_1_0_PCU
    row: 80
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(80, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_2_0_PCU
    row: 80
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(80, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_3_0_PCU
    row: 80
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(81, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_4_0_PCU
    row: 81
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(81, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_5_0_PCU
    row: 81
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(81, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_6_0_PCU
    row: 81
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(81, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_7_0_PCU
    row: 81
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(82, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_8_0_PCU
    row: 82
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(82, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_9_0_PCU
    row: 82
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(82, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_10_0_PCU
    row: 82
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(82, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_11_0_PCU
    row: 82
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(83, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_12_0_PCU
    row: 83
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(83, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_13_0_PCU
    row: 83
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(83, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_14_0_PCU
    row: 83
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(83, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_15_0_PCU
    row: 83
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(84, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_16_0_PCU
    row: 84
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(84, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_17_0_PCU
    row: 84
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(84, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_18_0_PCU
    row: 84
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(84, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_19_0_PCU
    row: 84
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(85, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_20_0_PCU
    row: 85
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(85, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_21_0_PCU
    row: 85
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(85, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_22_0_PCU
    row: 85
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(85, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_23_0_PCU
    row: 85
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(86, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_24_0_PCU
    row: 86
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(86, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_25_0_PCU
    row: 86
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(86, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_26_0_PCU
    row: 86
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(86, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_27_0_PCU
    row: 86
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(87, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_28_0_PCU
    row: 87
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(87, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_29_0_PCU
    row: 87
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(87, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_30_0_PCU
    row: 87
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(87, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_31_0_PCU
    row: 87
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_0_0_PCU
    row: 31
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_1_0_PCU
    row: 31
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_2_0_PCU
    row: 31
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_3_0_PCU
    row: 31
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_4_0_PCU
    row: 64
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_5_0_PCU
    row: 64
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_6_0_PCU
    row: 64
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_7_0_PCU
    row: 64
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_8_0_PCU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_9_0_PCU
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_10_0_PCU
    row: 65
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(65, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_11_0_PCU
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(66, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_12_0_PCU
    row: 66
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(66, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_13_0_PCU
    row: 66
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(66, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_14_0_PCU
    row: 66
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(66, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_15_0_PCU
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_16_0_PCU
    row: 67
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_17_0_PCU
    row: 67
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_18_0_PCU
    row: 67
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(67, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_19_0_PCU
    row: 67
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(68, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_20_0_PCU
    row: 68
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(68, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_21_0_PCU
    row: 68
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(68, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_22_0_PCU
    row: 68
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(68, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_23_0_PCU
    row: 68
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_24_0_PCU
    row: 69
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_25_0_PCU
    row: 69
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_26_0_PCU
    row: 69
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(69, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_27_0_PCU
    row: 69
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_28_0_PCU
    row: 70
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_29_0_PCU
    row: 70
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_30_0_PCU
    row: 70
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(70, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_31_0_PCU
    row: 70
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_0_0_PCU
    row: 72
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_1_0_PCU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_2_0_PCU
    row: 72
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(72, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_3_0_PCU
    row: 72
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_4_0_PCU
    row: 73
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_5_0_PCU
    row: 73
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_6_0_PCU
    row: 73
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(73, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_7_0_PCU
    row: 73
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_8_0_PCU
    row: 74
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_9_0_PCU
    row: 74
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_10_0_PCU
    row: 74
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_11_0_PCU
    row: 74
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_12_0_PCU
    row: 75
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_13_0_PCU
    row: 75
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_14_0_PCU
    row: 75
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_15_0_PCU
    row: 75
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_16_0_PCU
    row: 76
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_17_0_PCU
    row: 76
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_18_0_PCU
    row: 76
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_19_0_PCU
    row: 76
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(77, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_20_0_PCU
    row: 77
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(77, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_21_0_PCU
    row: 77
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(77, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_22_0_PCU
    row: 77
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(77, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_23_0_PCU
    row: 77
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(78, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_24_0_PCU
    row: 78
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(78, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_25_0_PCU
    row: 78
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(78, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_26_0_PCU
    row: 78
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(78, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_27_0_PCU
    row: 78
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_28_0_PCU
    row: 79
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_29_0_PCU
    row: 79
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_30_0_PCU
    row: 79
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(79, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_31_0_PCU
    row: 79
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(88, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_0_0_PCU
    row: 88
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(88, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_1_0_PCU
    row: 88
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(88, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_2_0_PCU
    row: 88
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(88, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_3_0_PCU
    row: 88
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(89, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_4_0_PCU
    row: 89
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(89, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_5_0_PCU
    row: 89
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(89, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_6_0_PCU
    row: 89
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(89, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_7_0_PCU
    row: 89
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(90, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_8_0_PCU
    row: 90
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(90, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_9_0_PCU
    row: 90
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(90, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_10_0_PCU
    row: 90
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(90, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_11_0_PCU
    row: 90
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(91, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_12_0_PCU
    row: 91
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(91, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_13_0_PCU
    row: 91
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(91, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_14_0_PCU
    row: 91
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(91, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_15_0_PCU
    row: 91
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(92, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_16_0_PCU
    row: 92
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(92, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_17_0_PCU
    row: 92
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(92, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_18_0_PCU
    row: 92
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(92, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_19_0_PCU
    row: 92
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(93, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_20_0_PCU
    row: 93
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(93, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_21_0_PCU
    row: 93
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(93, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_22_0_PCU
    row: 93
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(93, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_23_0_PCU
    row: 93
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(94, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_24_0_PCU
    row: 94
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(94, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_25_0_PCU
    row: 94
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(94, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_26_0_PCU
    row: 94
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(94, 5, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_27_0_PCU
    row: 94
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(95, 2, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_28_0_PCU
    row: 95
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(95, 3, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_29_0_PCU
    row: 95
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(95, 4, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_30_0_PCU
    row: 95
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(84, 9, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_gemm_4_0_0_PCU
    row: 84
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(80, 1, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: bias_add_0_0_390.add0_output
    row: 80
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: sub_0_0_330_output
    row: 26
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 13, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: mul_0_0_331_output
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 12, 0, 0) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: mean_unalign_0_0_332_output
    row: 24
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__criterion__mseloss_bwd_sub_output
    row: 7
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 57
    stage_latency: 170
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: scale_1_0_339_scaling_pcu
    row: 64
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 57
    stage_latency: 170
  - event_name: pcu-heartbeat
    counter_type: Switch(71, 1, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: scale_1_0_340_scaling_pcu
    row: 71
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 57
    stage_latency: 170
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_t_output0_bwd_addn0ADD0_output
    row: 8
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 56
    stage_latency: 142
  - event_name: pcu-heartbeat
    counter_type: Switch(83, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PCU
    row: 83
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(84, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PCU
    row: 84
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(85, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_2_0_PCU
    row: 85
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(86, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_3_0_PCU
    row: 86
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(87, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_4_0_PCU
    row: 87
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(88, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_5_0_PCU
    row: 88
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(89, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_6_0_PCU
    row: 89
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(90, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_7_0_PCU
    row: 90
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: pcu-heartbeat
    counter_type: Switch(1, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PCU
    row: 1
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(2, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PCU
    row: 2
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(3, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PCU
    row: 3
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PCU
    row: 4
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PCU
    row: 5
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(6, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PCU
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PCU
    row: 7
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PCU
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_8_0_0_PCU
    row: 9
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_9_0_0_PCU
    row: 10
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(11, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_10_0_0_PCU
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_11_0_0_PCU
    row: 12
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(13, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_12_0_0_PCU
    row: 13
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_13_0_0_PCU
    row: 14
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_14_0_0_PCU
    row: 15
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_15_0_0_PCU
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_16_0_0_PCU
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_17_0_0_PCU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_18_0_0_PCU
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_19_0_0_PCU
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_20_0_0_PCU
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_21_0_0_PCU
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_22_0_0_PCU
    row: 23
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_23_0_0_PCU
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_24_0_0_PCU
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_25_0_0_PCU
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_26_0_0_PCU
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_27_0_0_PCU
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_28_0_0_PCU
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_29_0_0_PCU
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_30_0_0_PCU
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 10, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_31_0_0_PCU
    row: 64
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradPCU BiasGradPCU
    row: 14
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_371_gemm_0_0_0_PCU
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 71
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(74, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_371_gemm_0_0_1_PCU
    row: 74
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 71
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_372_gemm_0_0_0_PCU
    row: 75
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 72
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_372_gemm_0_0_1_PCU
    row: 75
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 72
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_373_gemm_0_0_0_PCU
    row: 75
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 73
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(75, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_373_gemm_0_0_1_PCU
    row: 75
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 73
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 5, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_374_gemm_0_0_0_PCU
    row: 76
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 74
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(76, 4, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: biggemm_1_0_374_gemm_0_0_1_PCU
    row: 76
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 74
    stage_latency: 4140
  - event_name: pcu-heartbeat
    counter_type: Switch(83, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: bias_transpose_grad_1_0_378_bias_grad_pcu
    row: 83
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 62
    stage_latency: 57
  - event_name: pcu-heartbeat
    counter_type: Switch(1, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output
    row: 1
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(2, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_1_0_output
    row: 2
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(3, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_2_0_output
    row: 3
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_3_0_output
    row: 4
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_4_0_output
    row: 5
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(6, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_5_0_output
    row: 6
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(7, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_6_0_output
    row: 7
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(8, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_7_0_output
    row: 8
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_8_0_output
    row: 9
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(10, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_9_0_output
    row: 10
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(11, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_10_0_output
    row: 11
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(12, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_11_0_output
    row: 12
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(13, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_12_0_output
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(14, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_13_0_output
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(15, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_14_0_output
    row: 15
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_15_0_output
    row: 16
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_16_0_output
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(18, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_17_0_output
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(19, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_18_0_output
    row: 19
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(20, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_19_0_output
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_20_0_output
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_21_0_output
    row: 22
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_22_0_output
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_23_0_output
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_24_0_output
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(26, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_25_0_output
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(27, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_26_0_output
    row: 27
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(28, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_27_0_output
    row: 28
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(29, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_28_0_output
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(30, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_29_0_output
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(31, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_30_0_output
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 12, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_31_0_output
    row: 64
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(9, 9, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_0
    row: 9
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: pcu-heartbeat
    counter_type: Switch(64, 3, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_1
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 75
    stage_latency: 4320
  - event_name: pcu-heartbeat
    counter_type: Switch(86, 2, 0, 1) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: AccumPCU_0_0_output_2
    row: 86
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 77
    stage_latency: 8
  - event_name: pcu-heartbeat
    counter_type: Switch(2, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PCU
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(2, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PCU
    row: 2
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(3, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PCU
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(3, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PCU
    row: 3
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PCU
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(4, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PCU
    row: 4
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PCU
    row: 5
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(5, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PCU
    row: 5
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PCU
    row: 16
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(16, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PCU
    row: 16
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 17
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(17, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 17
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu10_PCU
    row: 21
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(21, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu20_PCU
    row: 21
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu11_PCU
    row: 22
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(22, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu21_PCU
    row: 22
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu12_PCU
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(23, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu22_PCU
    row: 23
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu13_PCU
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(24, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu23_PCU
    row: 24
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 3, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu14_PCU
    row: 25
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: pcu-heartbeat
    counter_type: Switch(25, 4, 0, 2) counter
    counter_num: 0
    unit_kind: PCU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu24_PCU
    row: 25
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu0
    row: 4
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu0
    row: 4
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu1
    row: 4
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu1
    row: 4
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu2
    row: 4
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu2
    row: 4
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu3
    row: 5
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu3
    row: 5
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu4
    row: 4
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_data_pmu4
    row: 4
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_rob_pmu
    row: 4
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_430_head1_neck0_rob_pmu
    row: 4
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: realign_0_0_412.gbuffer_head1_neck0_data_pmu0
    row: 5
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: realign_0_0_412.gbuffer_head1_neck0_data_pmu0
    row: 5
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_395_head1_neck0_data_pmu0
    row: 5
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_395_head1_neck0_data_pmu0
    row: 5
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: realign_0_0_413.gbuffer_head1_neck0_data_pmu0
    row: 14
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: realign_0_0_413.gbuffer_head1_neck0_data_pmu0
    row: 14
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: vector_transpose_0_0_414.buffer_head1_neck0_data_pmu0
    row: 18
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: vector_transpose_0_0_414.buffer_head1_neck0_data_pmu0
    row: 18
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2a_0_0_437_head1_neck0_data_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2a_0_0_437_head1_neck0_data_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: sbuf2u_0_0_295_head1_neck0_data_pmu0
    row: 14
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: sbuf2u_0_0_295_head1_neck0_data_pmu0
    row: 14
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r0_r1_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r0_r1_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r0_r1_pmu0
    row: 20
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r2_r3_pmu1
    row: 21
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r2_r3_pmu1
    row: 21
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r2_r3_pmu1
    row: 21
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r4_r5_pmu2
    row: 15
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r4_r5_pmu2
    row: 15
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r4_r5_pmu2
    row: 15
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r6_r7_pmu3
    row: 16
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r6_r7_pmu3
    row: 16
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r6_r7_pmu3
    row: 16
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r8_r9_pmu4
    row: 67
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r8_r9_pmu4
    row: 67
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r8_r9_pmu4
    row: 67
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r10_r11_pmu5
    row: 69
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r10_r11_pmu5
    row: 69
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r10_r11_pmu5
    row: 69
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r12_r13_pmu6
    row: 74
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r12_r13_pmu6
    row: 74
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r12_r13_pmu6
    row: 74
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r14_r15_pmu7
    row: 75
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r14_r15_pmu7
    row: 75
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r14_r15_pmu7
    row: 75
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r16_r17_pmu8
    row: 13
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r16_r17_pmu8
    row: 13
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r16_r17_pmu8
    row: 13
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r18_r19_pmu9
    row: 16
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r18_r19_pmu9
    row: 16
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r18_r19_pmu9
    row: 16
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r20_r21_pmu10
    row: 10
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r20_r21_pmu10
    row: 10
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: split_kernel_gbuf_0_0_296_head1_neck0_data_r20_r21_pmu10
    row: 10
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 0
    stage_latency: 3484
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_297_gemm_0_0_0_PMU
    row: 19
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_297_gemm_0_0_0_PMU
    row: 19
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 23
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_298_gemm_0_0_0_PMU
    row: 21
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_298_gemm_0_0_0_PMU
    row: 21
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 24
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_299_gemm_0_0_0_PMU
    row: 20
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 25
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_299_gemm_0_0_0_PMU
    row: 20
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 25
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_300_gemm_0_0_0_PMU
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_300_gemm_0_0_0_PMU
    row: 20
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 26
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_301_gemm_0_0_0_PMU
    row: 14
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_301_gemm_0_0_0_PMU
    row: 14
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 27
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_302_gemm_0_0_0_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 28
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_302_gemm_0_0_0_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 28
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_303_gemm_0_0_0_PMU
    row: 14
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_303_gemm_0_0_0_PMU
    row: 14
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 29
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_304_gemm_0_0_0_PMU
    row: 15
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 30
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: biggemm_0_0_304_gemm_0_0_0_PMU
    row: 15
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 30
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_305_gemm_0_0_0_PMU
    row: 69
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 31
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_305_gemm_0_0_0_PMU
    row: 69
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 31
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_306_gemm_0_0_0_PMU
    row: 67
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 32
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_306_gemm_0_0_0_PMU
    row: 67
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 32
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_307_gemm_0_0_0_PMU
    row: 68
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_307_gemm_0_0_0_PMU
    row: 68
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 33
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_308_gemm_0_0_0_PMU
    row: 69
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 34
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_308_gemm_0_0_0_PMU
    row: 69
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 34
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_309_gemm_0_0_0_PMU
    row: 73
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_309_gemm_0_0_0_PMU
    row: 73
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 35
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_310_gemm_0_0_0_PMU
    row: 73
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: biggemm_0_0_310_gemm_0_0_0_PMU
    row: 73
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 36
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_311_gemm_0_0_0_PMU
    row: 74
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 37
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: biggemm_0_0_311_gemm_0_0_0_PMU
    row: 74
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 37
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_312_gemm_0_0_0_PMU
    row: 75
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 38
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_312_gemm_0_0_0_PMU
    row: 75
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 38
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_313_gemm_0_0_0_PMU
    row: 12
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 39
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_313_gemm_0_0_0_PMU
    row: 12
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 39
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_314_gemm_0_0_0_PMU
    row: 11
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 40
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_314_gemm_0_0_0_PMU
    row: 11
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 40
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_315_gemm_0_0_0_PMU
    row: 12
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 41
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_0_0_315_gemm_0_0_0_PMU
    row: 12
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 41
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_316_gemm_0_0_0_PMU
    row: 13
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 42
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_316_gemm_0_0_0_PMU
    row: 13
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 42
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_317_gemm_0_0_0_PMU
    row: 9
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 43
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_317_gemm_0_0_0_PMU
    row: 9
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 43
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_0_0_318_gemm_0_0_0_PMU
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 44
    stage_latency: 492
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_0_0_318_gemm_0_0_0_PMU
    row: 9
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 44
    stage_latency: 492
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w0_pmu0
    row: 2
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w0_pmu0
    row: 2
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w1_pmu1
    row: 3
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w1_pmu1
    row: 3
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w2_pmu2
    row: 3
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w2_pmu2
    row: 3
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w3_pmu3
    row: 1
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w3_pmu3
    row: 1
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w4_pmu4
    row: 2
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w4_pmu4
    row: 2
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w5_pmu5
    row: 2
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_data_w5_pmu5
    row: 2
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu0
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu0
    row: 20
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu1
    row: 14
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu1
    row: 14
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu2
    row: 68
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu2
    row: 68
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu3
    row: 74
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu3
    row: 74
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu4
    row: 12
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu4
    row: 12
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu5
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_write_fronting_pmu5
    row: 9
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_rob_pmu
    row: 2
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_321_head1_neck0_rob_pmu
    row: 2
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: bias_transpose_add_0_0_322_bias_add_pmu
    row: 24
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 45
    stage_latency: 558
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: bias_transpose_add_0_0_322_bias_add_pmu
    row: 24
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 45
    stage_latency: 558
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: streaming_transpose_0_0_323_transpose_pmu
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 45
    stage_latency: 558
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: streaming_transpose_0_0_323_transpose_pmu
    row: 24
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 45
    stage_latency: 558
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_206_head1_neck0_data_pmu0
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_206_head1_neck0_data_pmu0
    row: 25
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_0_0_PMU
    row: 80
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_0_0_PMU
    row: 80
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_1_0_PMU
    row: 80
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_1_0_PMU
    row: 80
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_2_0_PMU
    row: 80
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_2_0_PMU
    row: 80
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_3_0_PMU
    row: 80
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_3_0_PMU
    row: 80
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_4_0_PMU
    row: 81
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_4_0_PMU
    row: 81
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_5_0_PMU
    row: 81
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_5_0_PMU
    row: 81
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_6_0_PMU
    row: 81
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_6_0_PMU
    row: 81
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_7_0_PMU
    row: 81
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_7_0_PMU
    row: 81
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_8_0_PMU
    row: 82
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_8_0_PMU
    row: 82
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_9_0_PMU
    row: 82
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_9_0_PMU
    row: 82
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_10_0_PMU
    row: 82
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_10_0_PMU
    row: 82
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_11_0_PMU
    row: 82
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_11_0_PMU
    row: 82
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_12_0_PMU
    row: 83
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_12_0_PMU
    row: 83
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_13_0_PMU
    row: 83
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_13_0_PMU
    row: 83
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_14_0_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_14_0_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_15_0_PMU
    row: 83
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_15_0_PMU
    row: 83
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_16_0_PMU
    row: 84
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_16_0_PMU
    row: 84
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_17_0_PMU
    row: 84
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_17_0_PMU
    row: 84
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_18_0_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_18_0_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_19_0_PMU
    row: 84
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_19_0_PMU
    row: 84
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_20_0_PMU
    row: 85
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_20_0_PMU
    row: 85
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_21_0_PMU
    row: 85
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_21_0_PMU
    row: 85
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_22_0_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_22_0_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_23_0_PMU
    row: 85
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_23_0_PMU
    row: 85
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_24_0_PMU
    row: 86
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_24_0_PMU
    row: 86
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_25_0_PMU
    row: 86
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_25_0_PMU
    row: 86
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_26_0_PMU
    row: 86
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_26_0_PMU
    row: 86
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_27_0_PMU
    row: 86
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_27_0_PMU
    row: 86
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_28_0_PMU
    row: 87
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_28_0_PMU
    row: 87
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_29_0_PMU
    row: 87
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_29_0_PMU
    row: 87
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_30_0_PMU
    row: 87
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_30_0_PMU
    row: 87
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_31_0_PMU
    row: 87
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_0_31_0_PMU
    row: 87
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_0_0_PMU
    row: 31
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_0_0_PMU
    row: 31
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_1_0_PMU
    row: 31
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_1_0_PMU
    row: 31
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_2_0_PMU
    row: 31
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_2_0_PMU
    row: 31
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_3_0_PMU
    row: 31
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_3_0_PMU
    row: 31
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_4_0_PMU
    row: 64
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_4_0_PMU
    row: 64
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_5_0_PMU
    row: 64
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_5_0_PMU
    row: 64
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_6_0_PMU
    row: 64
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_6_0_PMU
    row: 64
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_7_0_PMU
    row: 64
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_7_0_PMU
    row: 64
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_8_0_PMU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_8_0_PMU
    row: 65
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_9_0_PMU
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_9_0_PMU
    row: 65
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_10_0_PMU
    row: 65
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_10_0_PMU
    row: 65
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_11_0_PMU
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_11_0_PMU
    row: 65
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_12_0_PMU
    row: 66
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_12_0_PMU
    row: 66
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_13_0_PMU
    row: 66
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_13_0_PMU
    row: 66
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_14_0_PMU
    row: 66
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_14_0_PMU
    row: 66
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_15_0_PMU
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_15_0_PMU
    row: 66
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_16_0_PMU
    row: 67
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_16_0_PMU
    row: 67
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_17_0_PMU
    row: 67
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_17_0_PMU
    row: 67
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_18_0_PMU
    row: 67
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_18_0_PMU
    row: 67
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_19_0_PMU
    row: 67
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_19_0_PMU
    row: 67
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_20_0_PMU
    row: 68
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_20_0_PMU
    row: 68
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_21_0_PMU
    row: 68
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_21_0_PMU
    row: 68
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_22_0_PMU
    row: 68
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_22_0_PMU
    row: 68
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_23_0_PMU
    row: 68
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_23_0_PMU
    row: 68
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_24_0_PMU
    row: 69
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_24_0_PMU
    row: 69
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_25_0_PMU
    row: 69
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_25_0_PMU
    row: 69
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_26_0_PMU
    row: 69
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_26_0_PMU
    row: 69
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_27_0_PMU
    row: 69
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_27_0_PMU
    row: 69
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_28_0_PMU
    row: 70
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_28_0_PMU
    row: 70
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_29_0_PMU
    row: 70
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_29_0_PMU
    row: 70
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_30_0_PMU
    row: 70
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_30_0_PMU
    row: 70
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_31_0_PMU
    row: 70
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_1_31_0_PMU
    row: 70
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_0_0_PMU
    row: 72
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_0_0_PMU
    row: 72
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_1_0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_1_0_PMU
    row: 72
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_2_0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_2_0_PMU
    row: 72
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_3_0_PMU
    row: 72
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_3_0_PMU
    row: 72
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_4_0_PMU
    row: 73
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_4_0_PMU
    row: 73
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_5_0_PMU
    row: 73
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_5_0_PMU
    row: 73
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_6_0_PMU
    row: 73
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_6_0_PMU
    row: 73
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_7_0_PMU
    row: 73
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_7_0_PMU
    row: 73
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_8_0_PMU
    row: 74
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_8_0_PMU
    row: 74
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_9_0_PMU
    row: 74
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_9_0_PMU
    row: 74
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_10_0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_10_0_PMU
    row: 74
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_11_0_PMU
    row: 74
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_11_0_PMU
    row: 74
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_12_0_PMU
    row: 75
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_12_0_PMU
    row: 75
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_13_0_PMU
    row: 75
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_13_0_PMU
    row: 75
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_14_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_14_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_15_0_PMU
    row: 75
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_15_0_PMU
    row: 75
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_16_0_PMU
    row: 76
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_16_0_PMU
    row: 76
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_17_0_PMU
    row: 76
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_17_0_PMU
    row: 76
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_18_0_PMU
    row: 76
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_18_0_PMU
    row: 76
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_19_0_PMU
    row: 76
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_19_0_PMU
    row: 76
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_20_0_PMU
    row: 77
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_20_0_PMU
    row: 77
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_21_0_PMU
    row: 77
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_21_0_PMU
    row: 77
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_22_0_PMU
    row: 77
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_22_0_PMU
    row: 77
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_23_0_PMU
    row: 77
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_23_0_PMU
    row: 77
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_24_0_PMU
    row: 78
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_24_0_PMU
    row: 78
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_25_0_PMU
    row: 78
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_25_0_PMU
    row: 78
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_26_0_PMU
    row: 78
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_26_0_PMU
    row: 78
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_27_0_PMU
    row: 78
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_27_0_PMU
    row: 78
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_28_0_PMU
    row: 79
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_28_0_PMU
    row: 79
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_29_0_PMU
    row: 79
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_29_0_PMU
    row: 79
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_30_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_30_0_PMU
    row: 79
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_31_0_PMU
    row: 79
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_2_31_0_PMU
    row: 79
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_0_0_PMU
    row: 88
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_0_0_PMU
    row: 88
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_1_0_PMU
    row: 88
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_1_0_PMU
    row: 88
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_2_0_PMU
    row: 88
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_2_0_PMU
    row: 88
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_3_0_PMU
    row: 88
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_3_0_PMU
    row: 88
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_4_0_PMU
    row: 89
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_4_0_PMU
    row: 89
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_5_0_PMU
    row: 89
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_5_0_PMU
    row: 89
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_6_0_PMU
    row: 89
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_6_0_PMU
    row: 89
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_7_0_PMU
    row: 89
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_7_0_PMU
    row: 89
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_8_0_PMU
    row: 90
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_8_0_PMU
    row: 90
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_9_0_PMU
    row: 90
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_9_0_PMU
    row: 90
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_10_0_PMU
    row: 90
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_10_0_PMU
    row: 90
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_11_0_PMU
    row: 90
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_11_0_PMU
    row: 90
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_12_0_PMU
    row: 91
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_12_0_PMU
    row: 91
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_13_0_PMU
    row: 91
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_13_0_PMU
    row: 91
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_14_0_PMU
    row: 91
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_14_0_PMU
    row: 91
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_15_0_PMU
    row: 91
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_15_0_PMU
    row: 91
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_16_0_PMU
    row: 92
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_16_0_PMU
    row: 92
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_17_0_PMU
    row: 92
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_17_0_PMU
    row: 92
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_18_0_PMU
    row: 92
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_18_0_PMU
    row: 92
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_19_0_PMU
    row: 92
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_19_0_PMU
    row: 92
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_20_0_PMU
    row: 93
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_20_0_PMU
    row: 93
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_21_0_PMU
    row: 93
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_21_0_PMU
    row: 93
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_22_0_PMU
    row: 93
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_22_0_PMU
    row: 93
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_23_0_PMU
    row: 93
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_23_0_PMU
    row: 93
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_24_0_PMU
    row: 94
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_24_0_PMU
    row: 94
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_25_0_PMU
    row: 94
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_25_0_PMU
    row: 94
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_26_0_PMU
    row: 94
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_26_0_PMU
    row: 94
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_27_0_PMU
    row: 94
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_27_0_PMU
    row: 94
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_28_0_PMU
    row: 95
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_28_0_PMU
    row: 95
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_29_0_PMU
    row: 95
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_29_0_PMU
    row: 95
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_30_0_PMU
    row: 95
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_3_30_0_PMU
    row: 95
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_4_0_0_PMU
    row: 84
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_gemm_4_0_0_PMU
    row: 84
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w0_pmu0
    row: 83
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w0_pmu0
    row: 83
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w1_pmu1
    row: 67
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w1_pmu1
    row: 67
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w2_pmu2
    row: 76
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w2_pmu2
    row: 76
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w3_pmu3
    row: 92
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w3_pmu3
    row: 92
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w4_pmu4
    row: 81
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_data_w4_pmu4
    row: 81
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_rob_pmu
    row: 80
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_393_head1_neck0_rob_pmu
    row: 80
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: bias_add_0_0_390.wbufpmu0
    row: 25
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: bias_add_0_0_390.wbufpmu0
    row: 25
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 48
    stage_latency: 663
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_210_head1_neck0_data_pmu0
    row: 79
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_210_head1_neck0_data_pmu0
    row: 79
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_0_0_440_head0_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_0_0_440_head0_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_440_head0_head1_neck0_data_pmu0
    row: 73
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_397_head1_neck0_data_pmu0
    row: 10
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_397_head1_neck0_data_pmu0
    row: 10
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_0_0_441_head0_head1_neck0_data_pmu0
    row: 71
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_0_0_441_head0_head1_neck0_data_pmu0
    row: 71
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_0_0_441_head0_head1_neck0_data_pmu0
    row: 71
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_0_0_399_head1_neck0_data_pmu0
    row: 72
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2a_0_0_399_head1_neck0_data_pmu0
    row: 72
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2a_0_0_432_head1_neck0_data_pmu0
    row: 26
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_0_0_432_head1_neck0_data_pmu0
    row: 26
    col: 11
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_431_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_431_head1_neck0_data_pmu0
    row: 24
    col: 9
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: realign_0_0_418.gbuffer_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: realign_0_0_418.gbuffer_head1_neck0_data_pmu0
    row: 24
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_0_0_400_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_400_head1_neck0_data_pmu0
    row: 26
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_0_0_442_head0_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_442_head0_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_442_head0_head1_neck0_data_pmu0
    row: 25
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_0_0_401_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_0_0_401_head1_neck0_data_pmu0
    row: 23
    col: 12
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_204_head1_neck0_data_pmu0
    row: 13
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_204_head1_neck0_data_pmu0
    row: 13
    col: 10
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_data_pmu0
    row: 78
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_data_pmu0
    row: 78
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra0_pmu
    row: 83
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra0_pmu
    row: 83
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra1_pmu
    row: 71
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra1_pmu
    row: 71
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra2_pmu
    row: 77
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra2_pmu
    row: 77
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra3_pmu
    row: 90
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_0_0_208_head1_neck0_hydra3_pmu
    row: 90
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 3
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: lbuf1a_0_0_396_head1_neck0_data_pmu0
    row: 87
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: lbuf1a_0_0_396_head1_neck0_data_pmu0
    row: 87
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_0_max_417792
    row: 13
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_0_max_417792
    row: 13
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_417792_max_835584
    row: 14
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_417792_max_835584
    row: 14
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_835584_max_1253376
    row: 11
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_835584_max_1253376
    row: 11
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_1253376_max_1671168
    row: 14
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_1253376_max_1671168
    row: 14
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_1671168_max_2088960
    row: 12
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_1671168_max_2088960
    row: 12
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_2088960_max_2506752
    row: 13
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_2088960_max_2506752
    row: 13
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_2506752_max_2924544
    row: 14
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_2506752_max_2924544
    row: 14
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_2924544_max_3342336
    row: 11
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_2924544_max_3342336
    row: 11
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_3342336_max_3760128
    row: 15
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_3342336_max_3760128
    row: 15
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_3760128_max_4177920
    row: 13
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_3760128_max_4177920
    row: 13
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_4177920_max_4595712
    row: 12
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_4177920_max_4595712
    row: 12
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_4595712_max_5013504
    row: 12
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_4595712_max_5013504
    row: 12
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_5013504_max_5431296
    row: 13
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_5013504_max_5431296
    row: 13
    col: 3
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_5431296_max_5849088
    row: 14
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_5431296_max_5849088
    row: 14
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_5849088_max_6266880
    row: 12
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_5849088_max_6266880
    row: 12
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_6266880_max_6684672
    row: 12
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_D_0_0_0_0_0_min_6266880_max_6684672
    row: 12
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_ROB_R_0_0_0_0
    row: 13
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.ptconvlstm__conv_layer__conv2d_weight_permute.tbuf_ROB_R_0_0_0_0
    row: 13
    col: 2
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_197_D_0_0
    row: 14
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_197_D_0_0
    row: 14
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf1u_0_0_198_D_0_0
    row: 23
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf1u_0_0_198_D_0_0
    row: 23
    col: 1
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_202_D_0_0
    row: 13
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_0_0_.tbuf2u_0_0_202_D_0_0
    row: 13
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_10
    row: 6
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_10
    row: 6
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_3
    row: 79
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_3
    row: 79
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_11
    row: 23
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_11
    row: 23
    col: 0
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_23
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s0.fronting_pmu_load_group_23
    row: 24
    col: 8
    chip_id: 0
    section_id: 0
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_20_ptconvlstm__conv_layer__reshape_20_used_by_ptconvlstm__dense_layer__linear_bwd_weight_0_0_274
    row: 10
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s0.backing_pmu_group_20_ptconvlstm__conv_layer__reshape_20_used_by_ptconvlstm__dense_layer__linear_bwd_weight_0_0_274
    row: 10
    col: 4
    chip_id: 0
    section_id: 0
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_226_head1_neck0_data_pmu0
    row: 7
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_226_head1_neck0_data_pmu0
    row: 7
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_229_head1_neck0_data_pmu0
    row: 7
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_229_head1_neck0_data_pmu0
    row: 7
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_232_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_232_head1_neck0_data_pmu0
    row: 8
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: scale_1_0_340_input_B_pmu
    row: 71
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 57
    stage_latency: 170
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: scale_1_0_340_input_B_pmu
    row: 71
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 57
    stage_latency: 170
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_237_head1_neck0_data_pmu0
    row: 8
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_237_head1_neck0_data_pmu0
    row: 8
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_244_head1_neck0_data_pmu0
    row: 88
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_244_head1_neck0_data_pmu0
    row: 88
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu0
    row: 80
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu0
    row: 80
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu1
    row: 80
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu1
    row: 80
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu2
    row: 80
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu2
    row: 80
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu3
    row: 79
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_data_pmu3
    row: 79
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_rob_pmu
    row: 80
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf1a_1_0_402_head1_neck0_rob_pmu
    row: 80
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_0_0_PMU
    row: 83
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_1_0_PMU
    row: 84
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_2_0_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_2_0_PMU
    row: 85
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_3_0_PMU
    row: 86
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_3_0_PMU
    row: 86
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_4_0_PMU
    row: 87
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_4_0_PMU
    row: 87
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_5_0_PMU
    row: 88
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_5_0_PMU
    row: 88
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_6_0_PMU
    row: 89
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_6_0_PMU
    row: 89
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_7_0_PMU
    row: 90
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_loss_grad_b_gemm_0_7_0_PMU
    row: 90
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 58
    stage_latency: 37025
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_247_head1_neck0_reformat_pmu0
    row: 25
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_247_head1_neck0_reformat_pmu0
    row: 25
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_247_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_247_head1_neck0_data_pmu0
    row: 24
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: gbuf2u_1_0_248_head0_head1_neck0_data_pmu0
    row: 14
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2u_1_0_248_head0_head1_neck0_data_pmu0
    row: 14
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2u_1_0_248_head0_head1_neck0_data_pmu0
    row: 14
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 1
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_0_0_0_PMU
    row: 1
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_0
    row: 1
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_0
    row: 1
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PMU
    row: 2
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_1_0_0_PMU
    row: 2
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_1
    row: 2
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_1
    row: 2
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PMU
    row: 3
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_2_0_0_PMU
    row: 3
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_2
    row: 3
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_2
    row: 3
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PMU
    row: 4
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_3_0_0_PMU
    row: 4
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_3
    row: 4
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_3
    row: 4
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PMU
    row: 5
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_4_0_0_PMU
    row: 5
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_4
    row: 5
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_4
    row: 5
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PMU
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_5_0_0_PMU
    row: 6
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_5
    row: 6
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_5
    row: 6
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PMU
    row: 7
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_6_0_0_PMU
    row: 7
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_6
    row: 7
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_6
    row: 7
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PMU
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_7_0_0_PMU
    row: 8
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_7
    row: 8
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_7
    row: 8
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_8_0_0_PMU
    row: 9
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_8_0_0_PMU
    row: 9
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_8
    row: 9
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_8
    row: 9
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_9_0_0_PMU
    row: 10
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_9_0_0_PMU
    row: 10
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_9
    row: 10
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_9
    row: 10
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_10_0_0_PMU
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_10_0_0_PMU
    row: 11
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_10
    row: 11
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_10
    row: 11
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_11_0_0_PMU
    row: 12
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_11_0_0_PMU
    row: 12
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_11
    row: 12
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_11
    row: 12
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_12_0_0_PMU
    row: 13
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_12_0_0_PMU
    row: 13
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_12
    row: 13
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_12
    row: 13
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_13_0_0_PMU
    row: 14
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_13_0_0_PMU
    row: 14
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_13
    row: 14
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_13
    row: 14
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_14_0_0_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_14_0_0_PMU
    row: 15
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_14
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_14
    row: 15
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_15_0_0_PMU
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_15_0_0_PMU
    row: 16
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_15
    row: 16
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_15
    row: 16
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_16_0_0_PMU
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_16_0_0_PMU
    row: 17
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_16
    row: 17
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_16
    row: 17
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_17_0_0_PMU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_17_0_0_PMU
    row: 18
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_17
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_17
    row: 18
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_18_0_0_PMU
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_18_0_0_PMU
    row: 19
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_18
    row: 19
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_18
    row: 19
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_19_0_0_PMU
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_19_0_0_PMU
    row: 20
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_19
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_19
    row: 20
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_20_0_0_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_20_0_0_PMU
    row: 21
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_20
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_20
    row: 21
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_21_0_0_PMU
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_21_0_0_PMU
    row: 22
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_21
    row: 22
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_21
    row: 22
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_22_0_0_PMU
    row: 23
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_22_0_0_PMU
    row: 23
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_22
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_22
    row: 23
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_23_0_0_PMU
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_23_0_0_PMU
    row: 24
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_23
    row: 24
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_23
    row: 24
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_24_0_0_PMU
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_24_0_0_PMU
    row: 25
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_24
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_24
    row: 25
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_25_0_0_PMU
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_25_0_0_PMU
    row: 26
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_25
    row: 26
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_25
    row: 26
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_26_0_0_PMU
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_26_0_0_PMU
    row: 27
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_26
    row: 27
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_26
    row: 27
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_27_0_0_PMU
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_27_0_0_PMU
    row: 28
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_27
    row: 28
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_27
    row: 28
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_28_0_0_PMU
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_28_0_0_PMU
    row: 29
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_28
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_28
    row: 29
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_29_0_0_PMU
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_29_0_0_PMU
    row: 30
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_29
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_29
    row: 30
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_30_0_0_PMU
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_30_0_0_PMU
    row: 31
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_30
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_30
    row: 31
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_31_0_0_PMU
    row: 64
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_gemm_31_0_0_PMU
    row: 64
    col: 9
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_31
    row: 64
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_a_output_pmu_31
    row: 64
    col: 10
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 13
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__linear_bwd_weight_grad_aBiasAccumNode_BiasGradOutputPMU
    row: 13
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_250_head1_neck0_data_pmu0
    row: 87
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_250_head1_neck0_data_pmu0
    row: 87
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: gbuf2a_1_0_443_head0_head1_neck0_data_pmu0
    row: 83
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: gbuf2a_1_0_443_head0_head1_neck0_data_pmu0
    row: 83
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: gbuf2a_1_0_443_head0_head1_neck0_data_pmu0
    row: 83
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: streaming_transpose_1_0_365_transpose_pmu
    row: 84
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 61
    stage_latency: 512
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: streaming_transpose_1_0_365_transpose_pmu
    row: 84
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 61
    stage_latency: 512
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: sbuf2u_1_0_369_head1_neck0_data_pmu0
    row: 73
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: sbuf2u_1_0_369_head1_neck0_data_pmu0
    row: 73
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_370_head1_neck0_data_r0_r1_pmu0
    row: 75
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_370_head1_neck0_data_r0_r1_pmu0
    row: 75
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_370_head1_neck0_data_r0_r1_pmu0
    row: 75
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 8
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_370_head1_neck0_data_r2_r3_pmu1
    row: 76
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 9
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_370_head1_neck0_data_r2_r3_pmu1
    row: 76
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 10
    unit_kind: PMU
    unit_name: split_kernel_gbuf_1_0_370_head1_neck0_data_r2_r3_pmu1
    row: 76
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_1_0_371_gemm_0_0_0_PMU
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 71
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_1_0_371_gemm_0_0_0_PMU
    row: 74
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 71
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_1_0_372_gemm_0_0_0_PMU
    row: 75
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 72
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: biggemm_1_0_372_gemm_0_0_0_PMU
    row: 75
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 72
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: biggemm_1_0_373_gemm_0_0_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 73
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: biggemm_1_0_373_gemm_0_0_0_PMU
    row: 75
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 73
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: biggemm_1_0_374_gemm_0_0_0_PMU
    row: 76
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 74
    stage_latency: 4140
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: biggemm_1_0_374_gemm_0_0_0_PMU
    row: 76
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 74
    stage_latency: 4140
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_data_pmu0
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_data_pmu0
    row: 65
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 6
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_data_pmu1
    row: 65
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 7
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_data_pmu1
    row: 65
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_write_fronting_pmu0
    row: 75
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_write_fronting_pmu0
    row: 75
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_rob_pmu
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_376_head1_neck0_rob_pmu
    row: 65
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2a_1_0_406_head1_neck0_data_pmu0
    row: 86
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2a_1_0_406_head1_neck0_data_pmu0
    row: 86
    col: 0
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: sbuf1a_1_0_408_head1_neck0_data_pmu0
    row: 14
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: sbuf1a_1_0_408_head1_neck0_data_pmu0
    row: 14
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: vector_transpose_1_0_426.buffer_head1_neck0_data_pmu0
    row: 12
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: vector_transpose_1_0_426.buffer_head1_neck0_data_pmu0
    row: 12
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: realign_1_0_427.gbuffer_head1_neck0_data_pmu0
    row: 11
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: realign_1_0_427.gbuffer_head1_neck0_data_pmu0
    row: 11
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: realign_1_0_428.gbuffer_head1_neck0_data_pmu0
    row: 10
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: realign_1_0_428.gbuffer_head1_neck0_data_pmu0
    row: 10
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: transpose_1_0_429.buffer_head1_neck0_data_pmu0
    row: 9
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: transpose_1_0_429.buffer_head1_neck0_data_pmu0
    row: 9
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu0
    row: 8
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu0
    row: 8
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu1
    row: 9
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu1
    row: 9
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu2
    row: 8
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu2
    row: 8
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu3
    row: 7
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu3
    row: 7
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu4
    row: 8
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_data_pmu4
    row: 8
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_rob_pmu
    row: 8
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf1a_1_0_409_head1_neck0_rob_pmu
    row: 8
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: gbuf2u_1_0_366_head1_neck0_data_pmu0
    row: 73
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: gbuf2u_1_0_366_head1_neck0_data_pmu0
    row: 73
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: gbuf2u_1_0_157_head1_neck0_data_pmu0
    row: 15
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: gbuf2u_1_0_157_head1_neck0_data_pmu0
    row: 15
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: lbuf1a_1_0_405_head1_neck0_data_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: lbuf1a_1_0_405_head1_neck0_data_pmu0
    row: 18
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: lbuf1a_1_0_407_head0_head1_neck0_data_pmu0
    row: 14
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: lbuf1a_1_0_407_head0_head1_neck0_data_pmu0
    row: 14
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: lbuf1a_1_0_407_head0_head1_neck0_data_pmu0
    row: 14
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_253_D_0_0
    row: 72
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_253_D_0_0
    row: 72
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf1u_1_0_254_D_0_0
    row: 71
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf1u_1_0_254_D_0_0
    row: 71
    col: 4
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_258_D_0_0
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.tbuf2u_1_0_258_D_0_0
    row: 72
    col: 3
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_0_0_0_min_0_max_65536
    row: 1
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_0_0_0_min_0_max_65536
    row: 1
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_1_0_0_min_65536_max_131072
    row: 2
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_1_0_0_min_65536_max_131072
    row: 2
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_2_0_0_min_131072_max_196608
    row: 3
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_2_0_0_min_131072_max_196608
    row: 3
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_3_0_0_min_196608_max_262144
    row: 4
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_3_0_0_min_196608_max_262144
    row: 4
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_4_0_0_min_262144_max_327680
    row: 5
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_4_0_0_min_262144_max_327680
    row: 5
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_5_0_0_min_327680_max_393216
    row: 6
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_5_0_0_min_327680_max_393216
    row: 6
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_6_0_0_min_393216_max_458752
    row: 7
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_6_0_0_min_393216_max_458752
    row: 7
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_7_0_0_min_458752_max_524288
    row: 8
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_7_0_0_min_458752_max_524288
    row: 8
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_8_0_0_min_524288_max_589824
    row: 9
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_8_0_0_min_524288_max_589824
    row: 9
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_9_0_0_min_589824_max_655360
    row: 10
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_9_0_0_min_589824_max_655360
    row: 10
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_10_0_0_min_655360_max_720896
    row: 11
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_10_0_0_min_655360_max_720896
    row: 11
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_11_0_0_min_720896_max_786432
    row: 12
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_11_0_0_min_720896_max_786432
    row: 12
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_12_0_0_min_786432_max_851968
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_12_0_0_min_786432_max_851968
    row: 13
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_13_0_0_min_851968_max_917504
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_13_0_0_min_851968_max_917504
    row: 14
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_14_0_0_min_917504_max_983040
    row: 15
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_14_0_0_min_917504_max_983040
    row: 15
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_15_0_0_min_983040_max_1048576
    row: 16
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_15_0_0_min_983040_max_1048576
    row: 16
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_16_0_0_min_1048576_max_1114112
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_16_0_0_min_1048576_max_1114112
    row: 17
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_17_0_0_min_1114112_max_1179648
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_17_0_0_min_1114112_max_1179648
    row: 18
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_18_0_0_min_1179648_max_1245184
    row: 19
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_18_0_0_min_1179648_max_1245184
    row: 19
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_19_0_0_min_1245184_max_1310720
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_19_0_0_min_1245184_max_1310720
    row: 20
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_20_0_0_min_1310720_max_1376256
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_20_0_0_min_1310720_max_1376256
    row: 21
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_21_0_0_min_1376256_max_1441792
    row: 22
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_21_0_0_min_1376256_max_1441792
    row: 22
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_22_0_0_min_1441792_max_1507328
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_22_0_0_min_1441792_max_1507328
    row: 23
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_23_0_0_min_1507328_max_1572864
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_23_0_0_min_1507328_max_1572864
    row: 24
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_24_0_0_min_1572864_max_1638400
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_24_0_0_min_1572864_max_1638400
    row: 25
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_25_0_0_min_1638400_max_1703936
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_25_0_0_min_1638400_max_1703936
    row: 26
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_26_0_0_min_1703936_max_1769472
    row: 27
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_26_0_0_min_1703936_max_1769472
    row: 27
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_27_0_0_min_1769472_max_1835008
    row: 28
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_27_0_0_min_1769472_max_1835008
    row: 28
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_28_0_0_min_1835008_max_1900544
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_28_0_0_min_1835008_max_1900544
    row: 29
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_29_0_0_min_1900544_max_1966080
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_29_0_0_min_1900544_max_1966080
    row: 30
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_30_0_0_min_1966080_max_2031616
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_30_0_0_min_1966080_max_2031616
    row: 31
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_31_0_0_min_2031616_max_2097152
    row: 64
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_D_31_0_0_min_2031616_max_2097152
    row: 64
    col: 11
    chip_id: 0
    section_id: 1
    tile_id: 3
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_ROB_kBackReadCtx_0_0
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 5
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum.tbuf_ROB_kBackReadCtx_0_0
    row: 16
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum_1.tbuf_D_0_0_0
    row: 9
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__dense_layer__linear_bwd_weight_accum_1.tbuf_D_0_0_0
    row: 9
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 59
    stage_latency: 5630
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv2d_bwd_accum.tbuf_D_0_0_0
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 75
    stage_latency: 4320
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv2d_bwd_accum.tbuf_D_0_0_0
    row: 64
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 75
    stage_latency: 4320
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv2d_bwd_accum_1.tbuf_D_0_0_0
    row: 86
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 77
    stage_latency: 8
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv2d_bwd_accum_1.tbuf_D_0_0_0
    row: 86
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 77
    stage_latency: 8
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.permute_1_0_425.tbuf_D_0_0_0_0_0
    row: 9
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.permute_1_0_425.tbuf_D_0_0_0_0_0
    row: 9
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv2d_weight_permute_bwd.tbuf_D_0_0_0_0_0
    row: 7
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: LogregTorchSamba.partition_1_0_.ptconvlstm__conv_layer__conv2d_weight_permute_bwd.tbuf_D_0_0_0_0_0
    row: 7
    col: 2
    chip_id: 0
    section_id: 1
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_29
    row: 87
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_29
    row: 87
    col: 1
    chip_id: 0
    section_id: 1
    tile_id: 2
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_30
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_30
    row: 23
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_17
    row: 7
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.fronting_pmu_load_group_17
    row: 7
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_32_ptconvlstm__dense_layer__linear_bwd_weight_tensor
    row: 17
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s1.backing_pmu_group_32_ptconvlstm__dense_layer__linear_bwd_weight_tensor
    row: 17
    col: 8
    chip_id: 0
    section_id: 1
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 2
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 2
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 2
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 2
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu11_PMU
    row: 3
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 3
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 3
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 3
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu21_PMU
    row: 3
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw1
    row: 3
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw1
    row: 3
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu12_PMU
    row: 4
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 4
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 4
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 4
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu22_PMU
    row: 4
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw2
    row: 4
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw2
    row: 4
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 5
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 5
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 5
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 5
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu13_PMU
    row: 5
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 5
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 5
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 5
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu23_PMU
    row: 5
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw3
    row: 5
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw3
    row: 5
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 16
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 16
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 16
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 16
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_mw_pcu10_PMU
    row: 16
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 16
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 16
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 16
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_w_pcu20_PMU
    row: 16
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 16
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_OptimizerSGD_dw0
    row: 16
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 17
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 17
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 17
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 17
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 17
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 17
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 17
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 17
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 17
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_dw0
    row: 17
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_OptimizerSGD_dw0
    row: 17
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu10_PMU
    row: 21
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu20_PMU
    row: 21
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw0
    row: 21
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw0
    row: 21
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu11_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu11_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu11_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu11_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu11_PMU
    row: 22
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu21_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu21_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu21_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu21_PMU
    row: 22
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw1
    row: 22
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw1
    row: 22
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu12_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu12_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu12_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu12_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu12_PMU
    row: 23
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu22_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu22_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu22_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu22_PMU
    row: 23
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw2
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw2
    row: 23
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu13_PMU
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu13_PMU
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu13_PMU
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu13_PMU
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu13_PMU
    row: 24
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu23_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu23_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu23_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu23_PMU
    row: 24
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw3
    row: 24
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw3
    row: 24
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 11
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu14_PMU
    row: 25
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 12
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu14_PMU
    row: 25
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu14_PMU
    row: 25
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu14_PMU
    row: 25
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx1
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_mw_pcu14_PMU
    row: 25
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 13
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu24_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx1
    counter_type: udc
    counter_num: 14
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu24_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 15
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu24_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx2
    counter_type: udc
    counter_num: 16
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_w_pcu24_PMU
    row: 25
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw4
    row: 25
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read1_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_OptimizerSGD_dw4
    row: 25
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_3
    row: 8
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_3
    row: 8
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_14
    row: 7
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_14
    row: 7
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 3
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_12
    row: 7
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 4
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_12
    row: 7
    col: 0
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_11
    row: 19
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_11
    row: 19
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_15
    row: 20
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_15
    row: 20
    col: 4
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_13
    row: 23
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_13
    row: 23
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_2
    row: 24
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_2
    row: 24
    col: 9
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_10
    row: 27
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.fronting_pmu_load_group_10
    row: 27
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_3_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 6
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_3_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 6
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_12_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 7
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_12_ptconvlstm__dense_layer__weight__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 7
    col: 3
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_11_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 8
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_11_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor
    row: 8
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_13_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 20
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_13_ptconvlstm__dense_layer__bias__ptconvlstm__dense_layer__linear_bwd_weight_opt_tensor1
    row: 20
    col: 2
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_2_ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_tensor
    row: 21
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_2_ptconvlstm__conv_layer__bias__ptconvlstm__conv_layer__conv2d_bwd_opt_tensor
    row: 21
    col: 8
    chip_id: 0
    section_id: 2
    tile_id: 1
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: write_ctx0
    counter_type: udc
    counter_num: 1
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_10_ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_tensor
    row: 24
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1
  - event_name: read0_ctx0
    counter_type: udc
    counter_num: 2
    unit_kind: PMU
    unit_name: s2.backing_pmu_group_10_ptconvlstm__conv_layer__weight__ptconvlstm__conv_layer__reshape_1_bwd_opt_tensor
    row: 24
    col: 1
    chip_id: 0
    section_id: 2
    tile_id: 0
    agcu_id: 0
    stage_id: 2147483647
    stage_latency: -1