{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748356835843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748356835844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 27 08:40:35 2025 " "Processing started: Tue May 27 08:40:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748356835844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356835844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAController -c FPGAController " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAController -c FPGAController" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356835844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748356836240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748356836240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file register4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register4Bits " "Found entity 1: Register4Bits" {  } { { "Register4Bits.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/Register4Bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu_structural.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_alu_structural.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alu_structural " "Found entity 1: tb_alu_structural" {  } { { "tb_alu_structural.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/tb_alu_structural.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844042 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux2_1_4bits.sv " "Can't analyze file -- file mux2_1_4bits.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1748356844042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/mux2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_structural.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_structural.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_structural " "Found entity 1: alu_structural" {  } { { "alu_structural.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/alu_structural.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Spi_slave_module " "Found entity 1: Spi_slave_module" {  } { { "Spi_slave_module.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/Spi_slave_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FpgaController " "Found entity 1: FpgaController" {  } { { "FpgaController.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Spi_slave_tb " "Found entity 1: Spi_slave_tb" {  } { { "Spi_slave_tb.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/Spi_slave_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file and4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and4bits " "Found entity 1: and4bits" {  } { { "and4bits.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/and4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "multi.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 resta " "Found entity 1: resta" {  } { { "resta.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor4bits " "Found entity 1: xor4bits" {  } { { "xor4bits.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/xor4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_and4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_and4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_and4bits " "Found entity 1: tb_and4bits" {  } { { "tb_and4bits.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/tb_and4bits.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_fulladder " "Found entity 1: tb_fulladder" {  } { { "tb_fulladder.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/tb_fulladder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multi " "Found entity 1: tb_multi" {  } { { "tb_multi.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/tb_multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_resta.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_resta.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_resta " "Found entity 1: tb_resta" {  } { { "tb_resta.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/tb_resta.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_xor4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_xor4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_xor4bits " "Found entity 1: tb_xor4bits" {  } { { "tb_xor4bits.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/tb_xor4bits.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_controller " "Found entity 1: pwm_controller" {  } { { "pwm_controller.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/pwm_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FlipFlop " "Found entity 1: FlipFlop" {  } { { "FlipFlop.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FlipFlop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_4_2bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_4_2bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_4_2bits " "Found entity 1: deco_4_2bits" {  } { { "deco_4_2bits.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/deco_4_2bits.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttondebounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttondebounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonDebounce " "Found entity 1: ButtonDebounce" {  } { { "ButtonDebounce.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/ButtonDebounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_4bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1_4bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1_4bits " "Found entity 1: mux4_1_4bits" {  } { { "mux4_1_4bits.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/mux4_1_4bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748356844438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356844438 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FpgaController " "Elaborating entity \"FpgaController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748356844470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonDebounce ButtonDebounce:db_btn0 " "Elaborating entity \"ButtonDebounce\" for hierarchy \"ButtonDebounce:db_btn0\"" {  } { { "FpgaController.sv" "db_btn0" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844518 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ButtonDebounce.sv(28) " "Verilog HDL assignment warning at ButtonDebounce.sv(28): truncated value with size 32 to match size of target (16)" {  } { { "ButtonDebounce.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/ButtonDebounce.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748356844518 "|FpgaController|ButtonDebounce:db_btn0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_4_2bits deco_4_2bits:decoder_inst " "Elaborating entity \"deco_4_2bits\" for hierarchy \"deco_4_2bits:decoder_inst\"" {  } { { "FpgaController.sv" "decoder_inst" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_structural alu_structural:alu_inst " "Elaborating entity \"alu_structural\" for hierarchy \"alu_structural:alu_inst\"" {  } { { "FpgaController.sv" "alu_inst" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and4bits alu_structural:alu_inst\|and4bits:u_and " "Elaborating entity \"and4bits\" for hierarchy \"alu_structural:alu_inst\|and4bits:u_and\"" {  } { { "alu_structural.sv" "u_and" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/alu_structural.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor4bits alu_structural:alu_inst\|xor4bits:u_xor " "Elaborating entity \"xor4bits\" for hierarchy \"alu_structural:alu_inst\|xor4bits:u_xor\"" {  } { { "alu_structural.sv" "u_xor" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/alu_structural.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resta alu_structural:alu_inst\|resta:u_sub " "Elaborating entity \"resta\" for hierarchy \"alu_structural:alu_inst\|resta:u_sub\"" {  } { { "alu_structural.sv" "u_sub" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/alu_structural.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu_structural:alu_inst\|resta:u_sub\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"alu_structural:alu_inst\|resta:u_sub\|fulladder:fa0\"" {  } { { "resta.sv" "fa0" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/resta.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi alu_structural:alu_inst\|multi:u_mul " "Elaborating entity \"multi\" for hierarchy \"alu_structural:alu_inst\|multi:u_mul\"" {  } { { "alu_structural.sv" "u_mul" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/alu_structural.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1_4bits alu_structural:alu_inst\|mux4_1_4bits:muxR " "Elaborating entity \"mux4_1_4bits\" for hierarchy \"alu_structural:alu_inst\|mux4_1_4bits:muxR\"" {  } { { "alu_structural.sv" "muxR" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/alu_structural.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 alu_structural:alu_inst\|mux4_1_4bits:muxR\|mux4_1:m0 " "Elaborating entity \"mux4_1\" for hierarchy \"alu_structural:alu_inst\|mux4_1_4bits:muxR\|mux4_1:m0\"" {  } { { "mux4_1_4bits.sv" "m0" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/mux4_1_4bits.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 alu_structural:alu_inst\|mux4_1_4bits:muxR\|mux4_1:m0\|mux2_1:m0 " "Elaborating entity \"mux2_1\" for hierarchy \"alu_structural:alu_inst\|mux4_1_4bits:muxR\|mux4_1:m0\|mux2_1:m0\"" {  } { { "mux4_1.sv" "m0" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/mux4_1.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4Bits Register4Bits:reg_inst " "Elaborating entity \"Register4Bits\" for hierarchy \"Register4Bits:reg_inst\"" {  } { { "FpgaController.sv" "reg_inst" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_controller pwm_controller:pwm_inst " "Elaborating entity \"pwm_controller\" for hierarchy \"pwm_controller:pwm_inst\"" {  } { { "FpgaController.sv" "pwm_inst" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Spi_slave_module Spi_slave_module:spi_inst " "Elaborating entity \"Spi_slave_module\" for hierarchy \"Spi_slave_module:spi_inst\"" {  } { { "FpgaController.sv" "spi_inst" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:hex7seg_inst " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:hex7seg_inst\"" {  } { { "FpgaController.sv" "hex7seg_inst" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356844624 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748356845168 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748356845563 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748356845563 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn0 " "No output dependent on input pin \"btn0\"" {  } { { "FpgaController.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748356845595 "|FpgaController|btn0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mult " "No output dependent on input pin \"Mult\"" {  } { { "FpgaController.sv" "" { Text "C:/Users/fmoreno/Documents/GitHub/Funda/-jrivera-_compu_archi_found_1G1_2025/FPGAController/FpgaController.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1748356845595 "|FpgaController|Mult"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1748356845595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "249 " "Implemented 249 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748356845595 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748356845595 ""} { "Info" "ICUT_CUT_TM_LCELLS" "216 " "Implemented 216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748356845595 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748356845595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748356845620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 27 08:40:45 2025 " "Processing ended: Tue May 27 08:40:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748356845620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748356845620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748356845620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748356845620 ""}
