{"Sarita V. Adve": [0, ["Rethinking shared-memory languages and hardware", ["Sarita V. Adve"], "https://doi.org/10.1145/1995896.1995898", "ics", 2011]], "Xin Huo": [0, ["An execution strategy and optimized runtime support for parallelizing irregular reductions on modern GPUs", ["Xin Huo", "Vignesh T. Ravi", "Wenjing Ma", "Gagan Agrawal"], "https://doi.org/10.1145/1995896.1995900", "ics", 2011]], "Vignesh T. Ravi": [0, ["An execution strategy and optimized runtime support for parallelizing irregular reductions on modern GPUs", ["Xin Huo", "Vignesh T. Ravi", "Wenjing Ma", "Gagan Agrawal"], "https://doi.org/10.1145/1995896.1995900", "ics", 2011]], "Wenjing Ma": [0, ["An execution strategy and optimized runtime support for parallelizing irregular reductions on modern GPUs", ["Xin Huo", "Vignesh T. Ravi", "Wenjing Ma", "Gagan Agrawal"], "https://doi.org/10.1145/1995896.1995900", "ics", 2011]], "Gagan Agrawal": [0, ["An execution strategy and optimized runtime support for parallelizing irregular reductions on modern GPUs", ["Xin Huo", "Vignesh T. Ravi", "Wenjing Ma", "Gagan Agrawal"], "https://doi.org/10.1145/1995896.1995900", "ics", 2011]], "Xing Wu": [0.0001923705276567489, ["Automatic generation of executable communication specifications from parallel applications", ["Xing Wu", "Frank Mueller", "Scott Pakin"], "https://doi.org/10.1145/1995896.1995901", "ics", 2011]], "Frank Mueller": [0, ["Automatic generation of executable communication specifications from parallel applications", ["Xing Wu", "Frank Mueller", "Scott Pakin"], "https://doi.org/10.1145/1995896.1995901", "ics", 2011]], "Scott Pakin": [0, ["Automatic generation of executable communication specifications from parallel applications", ["Xing Wu", "Frank Mueller", "Scott Pakin"], "https://doi.org/10.1145/1995896.1995901", "ics", 2011]], "Feng Chen": [0, ["Hystor: making the best use of solid state drives in high performance storage systems", ["Feng Chen", "David A. Koufaty", "Xiaodong Zhang"], "https://doi.org/10.1145/1995896.1995902", "ics", 2011]], "David A. Koufaty": [0, ["Hystor: making the best use of solid state drives in high performance storage systems", ["Feng Chen", "David A. Koufaty", "Xiaodong Zhang"], "https://doi.org/10.1145/1995896.1995902", "ics", 2011]], "Xiaodong Zhang": [0, ["Hystor: making the best use of solid state drives in high performance storage systems", ["Feng Chen", "David A. Koufaty", "Xiaodong Zhang"], "https://doi.org/10.1145/1995896.1995902", "ics", 2011]], "Fuad Tabba": [0, ["Transactional conflict decoupling and value prediction", ["Fuad Tabba", "Andrew W. Hay", "James R. Goodman"], "https://doi.org/10.1145/1995896.1995904", "ics", 2011]], "Andrew W. Hay": [0, ["Transactional conflict decoupling and value prediction", ["Fuad Tabba", "Andrew W. Hay", "James R. Goodman"], "https://doi.org/10.1145/1995896.1995904", "ics", 2011]], "James R. Goodman": [0, ["Transactional conflict decoupling and value prediction", ["Fuad Tabba", "Andrew W. Hay", "James R. Goodman"], "https://doi.org/10.1145/1995896.1995904", "ics", 2011]], "Ricardo Quislant": [0, ["Multiset signatures for transactional memory", ["Ricardo Quislant", "Eladio Gutierrez", "Oscar G. Plata", "Emilio L. Zapata"], "https://doi.org/10.1145/1995896.1995905", "ics", 2011]], "Eladio Gutierrez": [0, ["Multiset signatures for transactional memory", ["Ricardo Quislant", "Eladio Gutierrez", "Oscar G. Plata", "Emilio L. Zapata"], "https://doi.org/10.1145/1995896.1995905", "ics", 2011]], "Oscar G. Plata": [0, ["Multiset signatures for transactional memory", ["Ricardo Quislant", "Eladio Gutierrez", "Oscar G. Plata", "Emilio L. Zapata"], "https://doi.org/10.1145/1995896.1995905", "ics", 2011]], "Emilio L. Zapata": [0, ["Multiset signatures for transactional memory", ["Ricardo Quislant", "Eladio Gutierrez", "Oscar G. Plata", "Emilio L. Zapata"], "https://doi.org/10.1145/1995896.1995905", "ics", 2011]], "J. Ruben Titos Gil": [9.020847525182622e-15, ["ZEBRA: a data-centric, hybrid-policy hardware transactional memory design", ["J. Ruben Titos Gil", "Anurag Negi", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995906", "ics", 2011]], "Anurag Negi": [0, ["ZEBRA: a data-centric, hybrid-policy hardware transactional memory design", ["J. Ruben Titos Gil", "Anurag Negi", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995906", "ics", 2011]], "Manuel E. Acacio": [0, ["ZEBRA: a data-centric, hybrid-policy hardware transactional memory design", ["J. Ruben Titos Gil", "Anurag Negi", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995906", "ics", 2011]], "Jose M. Garcia": [0, ["ZEBRA: a data-centric, hybrid-policy hardware transactional memory design", ["J. Ruben Titos Gil", "Anurag Negi", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995906", "ics", 2011]], "Per Stenstrom": [0, ["ZEBRA: a data-centric, hybrid-policy hardware transactional memory design", ["J. Ruben Titos Gil", "Anurag Negi", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995906", "ics", 2011], ["Poster: implications of merging phases on scalability of multi-core architectures", ["Madhavan Manivannan", "Ben H. H. Juurlink", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995963", "ics", 2011]], "Nathan R. Tallent": [0, ["Scalable fine-grained call path tracing", ["Nathan R. Tallent", "John M. Mellor-Crummey", "Michael Franco", "Reed Landrum", "Laksono Adhianto"], "https://doi.org/10.1145/1995896.1995908", "ics", 2011]], "John M. Mellor-Crummey": [0, ["Scalable fine-grained call path tracing", ["Nathan R. Tallent", "John M. Mellor-Crummey", "Michael Franco", "Reed Landrum", "Laksono Adhianto"], "https://doi.org/10.1145/1995896.1995908", "ics", 2011]], "Michael Franco": [0, ["Scalable fine-grained call path tracing", ["Nathan R. Tallent", "John M. Mellor-Crummey", "Michael Franco", "Reed Landrum", "Laksono Adhianto"], "https://doi.org/10.1145/1995896.1995908", "ics", 2011]], "Reed Landrum": [0, ["Scalable fine-grained call path tracing", ["Nathan R. Tallent", "John M. Mellor-Crummey", "Michael Franco", "Reed Landrum", "Laksono Adhianto"], "https://doi.org/10.1145/1995896.1995908", "ics", 2011]], "Laksono Adhianto": [0, ["Scalable fine-grained call path tracing", ["Nathan R. Tallent", "John M. Mellor-Crummey", "Michael Franco", "Reed Landrum", "Laksono Adhianto"], "https://doi.org/10.1145/1995896.1995908", "ics", 2011]], "Torsten Hoefler": [0, ["Generic topology mapping strategies for large-scale parallel architectures", ["Torsten Hoefler", "Marc Snir"], "https://doi.org/10.1145/1995896.1995909", "ics", 2011], ["Active pebbles: parallel programming for data-driven applications", ["Jeremiah Willcock", "Torsten Hoefler", "Nicholas Gerard Edmonds", "Andrew Lumsdaine"], "https://doi.org/10.1145/1995896.1995934", "ics", 2011]], "Marc Snir": [0, ["Generic topology mapping strategies for large-scale parallel architectures", ["Torsten Hoefler", "Marc Snir"], "https://doi.org/10.1145/1995896.1995909", "ics", 2011]], "Luiz E. Ramos": [0, ["Page placement in hybrid memory systems", ["Luiz E. Ramos", "Eugene Gorbatov", "Ricardo Bianchini"], "https://doi.org/10.1145/1995896.1995911", "ics", 2011]], "Eugene Gorbatov": [0, ["Page placement in hybrid memory systems", ["Luiz E. Ramos", "Eugene Gorbatov", "Ricardo Bianchini"], "https://doi.org/10.1145/1995896.1995911", "ics", 2011]], "Ricardo Bianchini": [0, ["Page placement in hybrid memory systems", ["Luiz E. Ramos", "Eugene Gorbatov", "Ricardo Bianchini"], "https://doi.org/10.1145/1995896.1995911", "ics", 2011]], "Yang Hu": [0, ["Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity", ["Yang Hu", "Hong Jiang", "Dan Feng", "Lei Tian", "Hao Luo", "Shu Ping Zhang"], "https://doi.org/10.1145/1995896.1995912", "ics", 2011]], "Hong Jiang": [0, ["Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity", ["Yang Hu", "Hong Jiang", "Dan Feng", "Lei Tian", "Hao Luo", "Shu Ping Zhang"], "https://doi.org/10.1145/1995896.1995912", "ics", 2011]], "Dan Feng": [0, ["Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity", ["Yang Hu", "Hong Jiang", "Dan Feng", "Lei Tian", "Hao Luo", "Shu Ping Zhang"], "https://doi.org/10.1145/1995896.1995912", "ics", 2011]], "Lei Tian": [0, ["Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity", ["Yang Hu", "Hong Jiang", "Dan Feng", "Lei Tian", "Hao Luo", "Shu Ping Zhang"], "https://doi.org/10.1145/1995896.1995912", "ics", 2011]], "Hao Luo": [0, ["Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity", ["Yang Hu", "Hong Jiang", "Dan Feng", "Lei Tian", "Hao Luo", "Shu Ping Zhang"], "https://doi.org/10.1145/1995896.1995912", "ics", 2011]], "Shu Ping Zhang": [0, ["Performance impact and interplay of SSD parallelism through advanced commands, allocation strategy and data granularity", ["Yang Hu", "Hong Jiang", "Dan Feng", "Lei Tian", "Hao Luo", "Shu Ping Zhang"], "https://doi.org/10.1145/1995896.1995912", "ics", 2011]], "Siddhartha Chhabra": [0, ["SecureME: a hardware-software approach to full system security", ["Siddhartha Chhabra", "Brian Rogers", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1145/1995896.1995914", "ics", 2011]], "Brian Rogers": [0, ["SecureME: a hardware-software approach to full system security", ["Siddhartha Chhabra", "Brian Rogers", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1145/1995896.1995914", "ics", 2011]], "Yan Solihin": [0, ["SecureME: a hardware-software approach to full system security", ["Siddhartha Chhabra", "Brian Rogers", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1145/1995896.1995914", "ics", 2011]], "Milos Prvulovic": [0, ["SecureME: a hardware-software approach to full system security", ["Siddhartha Chhabra", "Brian Rogers", "Yan Solihin", "Milos Prvulovic"], "https://doi.org/10.1145/1995896.1995914", "ics", 2011]], "Uri Verner": [0, ["Processing data streams with hard real-time constraints on heterogeneous systems", ["Uri Verner", "Assaf Schuster", "Mark Silberstein"], "https://doi.org/10.1145/1995896.1995915", "ics", 2011]], "Assaf Schuster": [0, ["Processing data streams with hard real-time constraints on heterogeneous systems", ["Uri Verner", "Assaf Schuster", "Mark Silberstein"], "https://doi.org/10.1145/1995896.1995915", "ics", 2011]], "Mark Silberstein": [0, ["Processing data streams with hard real-time constraints on heterogeneous systems", ["Uri Verner", "Assaf Schuster", "Mark Silberstein"], "https://doi.org/10.1145/1995896.1995915", "ics", 2011]], "Ming Chen": [0, ["Coordinating processor and main memory for efficientserver power control", ["Ming Chen", "Xiaorui Wang", "Xue Li"], "https://doi.org/10.1145/1995896.1995917", "ics", 2011]], "Xiaorui Wang": [8.41449110909609e-12, ["Coordinating processor and main memory for efficientserver power control", ["Ming Chen", "Xiaorui Wang", "Xue Li"], "https://doi.org/10.1145/1995896.1995917", "ics", 2011]], "Xue Li": [0, ["Coordinating processor and main memory for efficientserver power control", ["Ming Chen", "Xiaorui Wang", "Xue Li"], "https://doi.org/10.1145/1995896.1995917", "ics", 2011]], "Clay Hughes": [0, ["Optimizing throughput/power trade-offs in hardware transactional memory using DVFS and intelligent scheduling", ["Clay Hughes", "Tao Li"], "https://doi.org/10.1145/1995896.1995918", "ics", 2011]], "Tao Li": [0, ["Optimizing throughput/power trade-offs in hardware transactional memory using DVFS and intelligent scheduling", ["Clay Hughes", "Tao Li"], "https://doi.org/10.1145/1995896.1995918", "ics", 2011]], "Steven W. Hammond": [0, ["Challenges and opportunities in renewable energy and energy efficiency", ["Steven W. Hammond"], "https://doi.org/10.1145/1995896.1995920", "ics", 2011]], "Manu Shantharam": [0, ["Characterizing the impact of soft errors on iterative methods in scientific computing", ["Manu Shantharam", "Sowmyalatha Srinivasmurthy", "Padma Raghavan"], "https://doi.org/10.1145/1995896.1995922", "ics", 2011]], "Sowmyalatha Srinivasmurthy": [0, ["Characterizing the impact of soft errors on iterative methods in scientific computing", ["Manu Shantharam", "Sowmyalatha Srinivasmurthy", "Padma Raghavan"], "https://doi.org/10.1145/1995896.1995922", "ics", 2011]], "Padma Raghavan": [0, ["Characterizing the impact of soft errors on iterative methods in scientific computing", ["Manu Shantharam", "Sowmyalatha Srinivasmurthy", "Padma Raghavan"], "https://doi.org/10.1145/1995896.1995922", "ics", 2011]], "Teresa Davies": [0, ["High performance linpack benchmark: a fault tolerant implementation without checkpointing", ["Teresa Davies", "Christer Karlsson", "Hui Liu", "Chong Ding", "Zizhong Chen"], "https://doi.org/10.1145/1995896.1995923", "ics", 2011], ["SRC: soft error detection and recovery for high performance linpack", ["Teresa Davies", "Zizhong Chen"], "https://doi.org/10.1145/1995896.1995955", "ics", 2011]], "Christer Karlsson": [0, ["High performance linpack benchmark: a fault tolerant implementation without checkpointing", ["Teresa Davies", "Christer Karlsson", "Hui Liu", "Chong Ding", "Zizhong Chen"], "https://doi.org/10.1145/1995896.1995923", "ics", 2011]], "Hui Liu": [0, ["High performance linpack benchmark: a fault tolerant implementation without checkpointing", ["Teresa Davies", "Christer Karlsson", "Hui Liu", "Chong Ding", "Zizhong Chen"], "https://doi.org/10.1145/1995896.1995923", "ics", 2011]], "Chong Ding": [0, ["High performance linpack benchmark: a fault tolerant implementation without checkpointing", ["Teresa Davies", "Christer Karlsson", "Hui Liu", "Chong Ding", "Zizhong Chen"], "https://doi.org/10.1145/1995896.1995923", "ics", 2011]], "Zizhong Chen": [0, ["High performance linpack benchmark: a fault tolerant implementation without checkpointing", ["Teresa Davies", "Christer Karlsson", "Hui Liu", "Chong Ding", "Zizhong Chen"], "https://doi.org/10.1145/1995896.1995923", "ics", 2011], ["SRC: soft error detection and recovery for high performance linpack", ["Teresa Davies", "Zizhong Chen"], "https://doi.org/10.1145/1995896.1995955", "ics", 2011]], "Hormozd Gahvari": [0, ["Modeling the performance of an algebraic multigrid cycle on HPC platforms", ["Hormozd Gahvari", "Allison H. Baker", "Martin Schulz", "Ulrike Meier Yang", "Kirk E. Jordan", "William Gropp"], "https://doi.org/10.1145/1995896.1995924", "ics", 2011]], "Allison H. Baker": [0, ["Modeling the performance of an algebraic multigrid cycle on HPC platforms", ["Hormozd Gahvari", "Allison H. Baker", "Martin Schulz", "Ulrike Meier Yang", "Kirk E. Jordan", "William Gropp"], "https://doi.org/10.1145/1995896.1995924", "ics", 2011]], "Martin Schulz": [0, ["Modeling the performance of an algebraic multigrid cycle on HPC platforms", ["Hormozd Gahvari", "Allison H. Baker", "Martin Schulz", "Ulrike Meier Yang", "Kirk E. Jordan", "William Gropp"], "https://doi.org/10.1145/1995896.1995924", "ics", 2011]], "Ulrike Meier Yang": [7.178354692073934e-14, ["Modeling the performance of an algebraic multigrid cycle on HPC platforms", ["Hormozd Gahvari", "Allison H. Baker", "Martin Schulz", "Ulrike Meier Yang", "Kirk E. Jordan", "William Gropp"], "https://doi.org/10.1145/1995896.1995924", "ics", 2011]], "Kirk E. Jordan": [0, ["Modeling the performance of an algebraic multigrid cycle on HPC platforms", ["Hormozd Gahvari", "Allison H. Baker", "Martin Schulz", "Ulrike Meier Yang", "Kirk E. Jordan", "William Gropp"], "https://doi.org/10.1145/1995896.1995924", "ics", 2011]], "William Gropp": [0, ["Modeling the performance of an algebraic multigrid cycle on HPC platforms", ["Hormozd Gahvari", "Allison H. Baker", "Martin Schulz", "Ulrike Meier Yang", "Kirk E. Jordan", "William Gropp"], "https://doi.org/10.1145/1995896.1995924", "ics", 2011]], "Stijn Polfliet": [0, ["Optimizing the datacenter for data-centric workloads", ["Stijn Polfliet", "Frederick Ryckbosch", "Lieven Eeckhout"], "https://doi.org/10.1145/1995896.1995926", "ics", 2011]], "Frederick Ryckbosch": [0, ["Optimizing the datacenter for data-centric workloads", ["Stijn Polfliet", "Frederick Ryckbosch", "Lieven Eeckhout"], "https://doi.org/10.1145/1995896.1995926", "ics", 2011]], "Lieven Eeckhout": [0, ["Optimizing the datacenter for data-centric workloads", ["Stijn Polfliet", "Frederick Ryckbosch", "Lieven Eeckhout"], "https://doi.org/10.1145/1995896.1995926", "ics", 2011]], "Jian Chen": [0, ["Predictive coordination of multiple on-chip resources for chip multiprocessors", ["Jian Chen", "Lizy Kurian John"], "https://doi.org/10.1145/1995896.1995927", "ics", 2011]], "Lizy Kurian John": [0, ["Predictive coordination of multiple on-chip resources for chip multiprocessors", ["Jian Chen", "Lizy Kurian John"], "https://doi.org/10.1145/1995896.1995927", "ics", 2011]], "Laura Carrington": [0, ["An idiom-finding tool for increasing productivity of accelerators", ["Laura Carrington", "Mustafa M. Tikir", "Catherine Olschanowsky", "Michael Laurenzano", "Joshua Peraza", "Allan Snavely", "Stephen Poole"], "https://doi.org/10.1145/1995896.1995928", "ics", 2011]], "Mustafa M. Tikir": [0, ["An idiom-finding tool for increasing productivity of accelerators", ["Laura Carrington", "Mustafa M. Tikir", "Catherine Olschanowsky", "Michael Laurenzano", "Joshua Peraza", "Allan Snavely", "Stephen Poole"], "https://doi.org/10.1145/1995896.1995928", "ics", 2011]], "Catherine Olschanowsky": [0, ["An idiom-finding tool for increasing productivity of accelerators", ["Laura Carrington", "Mustafa M. Tikir", "Catherine Olschanowsky", "Michael Laurenzano", "Joshua Peraza", "Allan Snavely", "Stephen Poole"], "https://doi.org/10.1145/1995896.1995928", "ics", 2011]], "Michael Laurenzano": [0, ["An idiom-finding tool for increasing productivity of accelerators", ["Laura Carrington", "Mustafa M. Tikir", "Catherine Olschanowsky", "Michael Laurenzano", "Joshua Peraza", "Allan Snavely", "Stephen Poole"], "https://doi.org/10.1145/1995896.1995928", "ics", 2011]], "Joshua Peraza": [0, ["An idiom-finding tool for increasing productivity of accelerators", ["Laura Carrington", "Mustafa M. Tikir", "Catherine Olschanowsky", "Michael Laurenzano", "Joshua Peraza", "Allan Snavely", "Stephen Poole"], "https://doi.org/10.1145/1995896.1995928", "ics", 2011]], "Allan Snavely": [0, ["An idiom-finding tool for increasing productivity of accelerators", ["Laura Carrington", "Mustafa M. Tikir", "Catherine Olschanowsky", "Michael Laurenzano", "Joshua Peraza", "Allan Snavely", "Stephen Poole"], "https://doi.org/10.1145/1995896.1995928", "ics", 2011]], "Stephen Poole": [0, ["An idiom-finding tool for increasing productivity of accelerators", ["Laura Carrington", "Mustafa M. Tikir", "Catherine Olschanowsky", "Michael Laurenzano", "Joshua Peraza", "Allan Snavely", "Stephen Poole"], "https://doi.org/10.1145/1995896.1995928", "ics", 2011]], "William D. Gropp": [0, ["Performance modeling as the key to extreme scale computing", ["William D. Gropp"], "https://doi.org/10.1145/1995896.1995930", "ics", 2011]], "Didem Unat": [0, ["Mint: realizing CUDA performance in 3D stencil methods with annotated C", ["Didem Unat", "Xing Cai", "Scott B. Baden"], "https://doi.org/10.1145/1995896.1995932", "ics", 2011]], "Xing Cai": [0, ["Mint: realizing CUDA performance in 3D stencil methods with annotated C", ["Didem Unat", "Xing Cai", "Scott B. Baden"], "https://doi.org/10.1145/1995896.1995932", "ics", 2011]], "Scott B. Baden": [0, ["Mint: realizing CUDA performance in 3D stencil methods with annotated C", ["Didem Unat", "Xing Cai", "Scott B. Baden"], "https://doi.org/10.1145/1995896.1995932", "ics", 2011]], "Jacques A. Pienaar": [0, ["MDR: performance model driven runtime for heterogeneous parallel platforms", ["Jacques A. Pienaar", "Anand Raghunathan", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1995896.1995933", "ics", 2011]], "Anand Raghunathan": [0, ["MDR: performance model driven runtime for heterogeneous parallel platforms", ["Jacques A. Pienaar", "Anand Raghunathan", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1995896.1995933", "ics", 2011]], "Srimat T. Chakradhar": [0, ["MDR: performance model driven runtime for heterogeneous parallel platforms", ["Jacques A. Pienaar", "Anand Raghunathan", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1995896.1995933", "ics", 2011]], "Jeremiah Willcock": [0, ["Active pebbles: parallel programming for data-driven applications", ["Jeremiah Willcock", "Torsten Hoefler", "Nicholas Gerard Edmonds", "Andrew Lumsdaine"], "https://doi.org/10.1145/1995896.1995934", "ics", 2011]], "Nicholas Gerard Edmonds": [0, ["Active pebbles: parallel programming for data-driven applications", ["Jeremiah Willcock", "Torsten Hoefler", "Nicholas Gerard Edmonds", "Andrew Lumsdaine"], "https://doi.org/10.1145/1995896.1995934", "ics", 2011]], "Andrew Lumsdaine": [0, ["Active pebbles: parallel programming for data-driven applications", ["Jeremiah Willcock", "Torsten Hoefler", "Nicholas Gerard Edmonds", "Andrew Lumsdaine"], "https://doi.org/10.1145/1995896.1995934", "ics", 2011]], "Chun-Yu Shei": [0, ["Automating GPU computing in MATLAB", ["Chun-Yu Shei", "Pushkar Ratnalikar", "Arun Chauhan"], "https://doi.org/10.1145/1995896.1995936", "ics", 2011]], "Pushkar Ratnalikar": [0, ["Automating GPU computing in MATLAB", ["Chun-Yu Shei", "Pushkar Ratnalikar", "Arun Chauhan"], "https://doi.org/10.1145/1995896.1995936", "ics", 2011]], "Arun Chauhan": [0, ["Automating GPU computing in MATLAB", ["Chun-Yu Shei", "Pushkar Ratnalikar", "Arun Chauhan"], "https://doi.org/10.1145/1995896.1995936", "ics", 2011]], "Liang Gu": [0.06251581013202667, ["Using GPUs to compute large out-of-card FFTs", ["Liang Gu", "Jakob Siegel", "Xiaoming Li"], "https://doi.org/10.1145/1995896.1995937", "ics", 2011]], "Jakob Siegel": [0, ["Using GPUs to compute large out-of-card FFTs", ["Liang Gu", "Jakob Siegel", "Xiaoming Li"], "https://doi.org/10.1145/1995896.1995937", "ics", 2011]], "Xiaoming Li": [0, ["Using GPUs to compute large out-of-card FFTs", ["Liang Gu", "Jakob Siegel", "Xiaoming Li"], "https://doi.org/10.1145/1995896.1995937", "ics", 2011]], "Daniel S. McFarlin": [0, ["Automatic SIMD vectorization of fast fourier transforms for the larrabee and AVX instruction sets", ["Daniel S. McFarlin", "Volodymyr Arbatov", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1995896.1995938", "ics", 2011]], "Volodymyr Arbatov": [0, ["Automatic SIMD vectorization of fast fourier transforms for the larrabee and AVX instruction sets", ["Daniel S. McFarlin", "Volodymyr Arbatov", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1995896.1995938", "ics", 2011]], "Franz Franchetti": [0, ["Automatic SIMD vectorization of fast fourier transforms for the larrabee and AVX instruction sets", ["Daniel S. McFarlin", "Volodymyr Arbatov", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1995896.1995938", "ics", 2011]], "Markus Puschel": [0, ["Automatic SIMD vectorization of fast fourier transforms for the larrabee and AVX instruction sets", ["Daniel S. McFarlin", "Volodymyr Arbatov", "Franz Franchetti", "Markus Puschel"], "https://doi.org/10.1145/1995896.1995938", "ics", 2011]], "Zhen Fang": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Li Zhao": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Ravishankar R. Iyer": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Carlos Flores Fajardo": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "German Fabila Garcia": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Seung Eun Lee": [0.9998411685228348, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Bin Li": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Steve R. King": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Xiaowei Jiang": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Srihari Makineni": [0, ["Cost-effectively offering private buffers in SoCs and CMPs", ["Zhen Fang", "Li Zhao", "Ravishankar R. Iyer", "Carlos Flores Fajardo", "German Fabila Garcia", "Seung Eun Lee", "Bin Li", "Steve R. King", "Xiaowei Jiang", "Srihari Makineni"], "https://doi.org/10.1145/1995896.1995940", "ics", 2011]], "Yi Xu": [0, ["A composite and scalable cache coherence protocol for large scale CMPs", ["Yi Xu", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1995896.1995941", "ics", 2011]], "Yu Du": [0, ["A composite and scalable cache coherence protocol for large scale CMPs", ["Yi Xu", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1995896.1995941", "ics", 2011]], "Youtao Zhang": [0, ["A composite and scalable cache coherence protocol for large scale CMPs", ["Yi Xu", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1995896.1995941", "ics", 2011]], "Jun Yang": [0.07243982143700123, ["A composite and scalable cache coherence protocol for large scale CMPs", ["Yi Xu", "Yu Du", "Youtao Zhang", "Jun Yang"], "https://doi.org/10.1145/1995896.1995941", "ics", 2011]], "Swann Perarnau": [0, ["Controlling cache utilization of HPC applications", ["Swann Perarnau", "Marc Tchiboukdjian", "Guillaume Huard"], "https://doi.org/10.1145/1995896.1995942", "ics", 2011]], "Marc Tchiboukdjian": [0, ["Controlling cache utilization of HPC applications", ["Swann Perarnau", "Marc Tchiboukdjian", "Guillaume Huard"], "https://doi.org/10.1145/1995896.1995942", "ics", 2011]], "Guillaume Huard": [0, ["Controlling cache utilization of HPC applications", ["Swann Perarnau", "Marc Tchiboukdjian", "Guillaume Huard"], "https://doi.org/10.1145/1995896.1995942", "ics", 2011]], "Rajesh Sudarsan": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Julian Borrill": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Christopher Cantalupo": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Theodore Kisner": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Kamesh Madduri": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Leonid Oliker": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Yili Zheng": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Horst Simon": [0, ["Cosmic microwave background map-making at the petascale and beyond", ["Rajesh Sudarsan", "Julian Borrill", "Christopher Cantalupo", "Theodore Kisner", "Kamesh Madduri", "Leonid Oliker", "Yili Zheng", "Horst Simon"], "https://doi.org/10.1145/1995896.1995944", "ics", 2011]], "Chi Ching Chi": [0, ["A QHD-capable parallel H.264 decoder", ["Chi Ching Chi", "Ben H. H. Juurlink"], "https://doi.org/10.1145/1995896.1995945", "ics", 2011]], "Ben H. H. Juurlink": [0, ["A QHD-capable parallel H.264 decoder", ["Chi Ching Chi", "Ben H. H. Juurlink"], "https://doi.org/10.1145/1995896.1995945", "ics", 2011], ["Poster: implications of merging phases on scalability of multi-core architectures", ["Madhavan Manivannan", "Ben H. H. Juurlink", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995963", "ics", 2011]], "Andrew Schoenrock": [0, ["MP-PIPE: a massively parallel protein-protein interaction prediction engine", ["Andrew Schoenrock", "Frank K. H. A. Dehne", "James R. Green", "Ashkan Golshani", "Sylvain Pitre"], "https://doi.org/10.1145/1995896.1995946", "ics", 2011]], "Frank K. H. A. Dehne": [0, ["MP-PIPE: a massively parallel protein-protein interaction prediction engine", ["Andrew Schoenrock", "Frank K. H. A. Dehne", "James R. Green", "Ashkan Golshani", "Sylvain Pitre"], "https://doi.org/10.1145/1995896.1995946", "ics", 2011]], "James R. Green": [0, ["MP-PIPE: a massively parallel protein-protein interaction prediction engine", ["Andrew Schoenrock", "Frank K. H. A. Dehne", "James R. Green", "Ashkan Golshani", "Sylvain Pitre"], "https://doi.org/10.1145/1995896.1995946", "ics", 2011]], "Ashkan Golshani": [0, ["MP-PIPE: a massively parallel protein-protein interaction prediction engine", ["Andrew Schoenrock", "Frank K. H. A. Dehne", "James R. Green", "Ashkan Golshani", "Sylvain Pitre"], "https://doi.org/10.1145/1995896.1995946", "ics", 2011]], "Sylvain Pitre": [0, ["MP-PIPE: a massively parallel protein-protein interaction prediction engine", ["Andrew Schoenrock", "Frank K. H. A. Dehne", "James R. Green", "Ashkan Golshani", "Sylvain Pitre"], "https://doi.org/10.1145/1995896.1995946", "ics", 2011]], "Juergen Ributzka": [0, ["The elephant and the mice: the role of non-strict fine-grain synchronization for modern many-core architectures", ["Juergen Ributzka", "Yuhei Hayashi", "Joseph B. Manzano", "Guang R. Gao"], "https://doi.org/10.1145/1995896.1995948", "ics", 2011]], "Yuhei Hayashi": [0, ["The elephant and the mice: the role of non-strict fine-grain synchronization for modern many-core architectures", ["Juergen Ributzka", "Yuhei Hayashi", "Joseph B. Manzano", "Guang R. Gao"], "https://doi.org/10.1145/1995896.1995948", "ics", 2011]], "Joseph B. Manzano": [0, ["The elephant and the mice: the role of non-strict fine-grain synchronization for modern many-core architectures", ["Juergen Ributzka", "Yuhei Hayashi", "Joseph B. Manzano", "Guang R. Gao"], "https://doi.org/10.1145/1995896.1995948", "ics", 2011]], "Guang R. Gao": [0, ["The elephant and the mice: the role of non-strict fine-grain synchronization for modern many-core architectures", ["Juergen Ributzka", "Yuhei Hayashi", "Joseph B. Manzano", "Guang R. Gao"], "https://doi.org/10.1145/1995896.1995948", "ics", 2011]], "Jin Ouyang": [0, ["F2BFLY: an on-chip free-space optical network with wavelength-switching", ["Jin Ouyang", "Chuan Yang", "Dimin Niu", "Yuan Xie", "Zhiwen Liu"], "https://doi.org/10.1145/1995896.1995949", "ics", 2011]], "Chuan Yang": [0.10538369044661522, ["F2BFLY: an on-chip free-space optical network with wavelength-switching", ["Jin Ouyang", "Chuan Yang", "Dimin Niu", "Yuan Xie", "Zhiwen Liu"], "https://doi.org/10.1145/1995896.1995949", "ics", 2011]], "Dimin Niu": [0, ["F2BFLY: an on-chip free-space optical network with wavelength-switching", ["Jin Ouyang", "Chuan Yang", "Dimin Niu", "Yuan Xie", "Zhiwen Liu"], "https://doi.org/10.1145/1995896.1995949", "ics", 2011]], "Yuan Xie": [0, ["F2BFLY: an on-chip free-space optical network with wavelength-switching", ["Jin Ouyang", "Chuan Yang", "Dimin Niu", "Yuan Xie", "Zhiwen Liu"], "https://doi.org/10.1145/1995896.1995949", "ics", 2011]], "Zhiwen Liu": [0, ["F2BFLY: an on-chip free-space optical network with wavelength-switching", ["Jin Ouyang", "Chuan Yang", "Dimin Niu", "Yuan Xie", "Zhiwen Liu"], "https://doi.org/10.1145/1995896.1995949", "ics", 2011]], "Arkaprava Basu": [0, ["Karma: scalable deterministic record-replay", ["Arkaprava Basu", "Jayaram Bobba", "Mark D. Hill"], "https://doi.org/10.1145/1995896.1995950", "ics", 2011]], "Jayaram Bobba": [0, ["Karma: scalable deterministic record-replay", ["Arkaprava Basu", "Jayaram Bobba", "Mark D. Hill"], "https://doi.org/10.1145/1995896.1995950", "ics", 2011]], "Mark D. Hill": [0, ["Karma: scalable deterministic record-replay", ["Arkaprava Basu", "Jayaram Bobba", "Mark D. Hill"], "https://doi.org/10.1145/1995896.1995950", "ics", 2011]], "Tobias Berka": [0, ["SRC: information retrieval as a persistent parallel service on supercomputer infrastructure", ["Tobias Berka", "Marian Vajtersic"], "https://doi.org/10.1145/1995896.1995952", "ics", 2011]], "Marian Vajtersic": [0, ["SRC: information retrieval as a persistent parallel service on supercomputer infrastructure", ["Tobias Berka", "Marian Vajtersic"], "https://doi.org/10.1145/1995896.1995952", "ics", 2011]], "Matthieu Dorier": [0, ["SRC: Damaris - using dedicated i/o cores for scalable post-petascale HPC simulations", ["Matthieu Dorier"], "https://doi.org/10.1145/1995896.1995953", "ics", 2011]], "Stavros Passas": [0, ["SRC: FenixOS - a research operating system focused on high scalability and reliability", ["Stavros Passas", "Sven Karlsson"], "https://doi.org/10.1145/1995896.1995954", "ics", 2011]], "Sven Karlsson": [0, ["SRC: FenixOS - a research operating system focused on high scalability and reliability", ["Stavros Passas", "Sven Karlsson"], "https://doi.org/10.1145/1995896.1995954", "ics", 2011]], "Vasileios Spiliopoulos": [0, ["Poster: DVFS management in real-processors", ["Vasileios Spiliopoulos", "Georgios Keramidas", "Stefanos Kaxiras", "Konstantinos Efstathiou"], "https://doi.org/10.1145/1995896.1995956", "ics", 2011]], "Georgios Keramidas": [0, ["Poster: DVFS management in real-processors", ["Vasileios Spiliopoulos", "Georgios Keramidas", "Stefanos Kaxiras", "Konstantinos Efstathiou"], "https://doi.org/10.1145/1995896.1995956", "ics", 2011]], "Stefanos Kaxiras": [0, ["Poster: DVFS management in real-processors", ["Vasileios Spiliopoulos", "Georgios Keramidas", "Stefanos Kaxiras", "Konstantinos Efstathiou"], "https://doi.org/10.1145/1995896.1995956", "ics", 2011]], "Konstantinos Efstathiou": [0, ["Poster: DVFS management in real-processors", ["Vasileios Spiliopoulos", "Georgios Keramidas", "Stefanos Kaxiras", "Konstantinos Efstathiou"], "https://doi.org/10.1145/1995896.1995956", "ics", 2011]], "Swaroop Suhas Pophale": [0, ["SRC: OpenSHMEM library development", ["Swaroop Suhas Pophale"], "https://doi.org/10.1145/1995896.1995957", "ics", 2011]], "Yuan Tian": [0, ["SRC: enabling petascale data analysis for scientific applications through data reorganization", ["Yuan Tian"], "https://doi.org/10.1145/1995896.1995958", "ics", 2011]], "Michael R. Frasca": [0, ["SRC: virtual i/o caching: dynamic storage cache management for concurrent workloads", ["Michael R. Frasca", "Ramya Prabhakar"], "https://doi.org/10.1145/1995896.1995959", "ics", 2011]], "Ramya Prabhakar": [0, ["SRC: virtual i/o caching: dynamic storage cache management for concurrent workloads", ["Michael R. Frasca", "Ramya Prabhakar"], "https://doi.org/10.1145/1995896.1995959", "ics", 2011]], "Choonki Jang": [0.9999182820320129, ["SRC: an automatic code overlaying technique for multicores with explicitly-managed memory hierarchies", ["Choonki Jang"], "https://doi.org/10.1145/1995896.1995960", "ics", 2011]], "Javier Bueno": [0, ["Poster: programming clusters of GPUs with OMPSs", ["Javier Bueno", "Alejandro Duran", "Xavier Martorell", "Eduard Ayguade", "Rosa M. Badia", "Jesus Labarta"], "https://doi.org/10.1145/1995896.1995961", "ics", 2011]], "Alejandro Duran": [0, ["Poster: programming clusters of GPUs with OMPSs", ["Javier Bueno", "Alejandro Duran", "Xavier Martorell", "Eduard Ayguade", "Rosa M. Badia", "Jesus Labarta"], "https://doi.org/10.1145/1995896.1995961", "ics", 2011]], "Xavier Martorell": [0, ["Poster: programming clusters of GPUs with OMPSs", ["Javier Bueno", "Alejandro Duran", "Xavier Martorell", "Eduard Ayguade", "Rosa M. Badia", "Jesus Labarta"], "https://doi.org/10.1145/1995896.1995961", "ics", 2011]], "Eduard Ayguade": [0, ["Poster: programming clusters of GPUs with OMPSs", ["Javier Bueno", "Alejandro Duran", "Xavier Martorell", "Eduard Ayguade", "Rosa M. Badia", "Jesus Labarta"], "https://doi.org/10.1145/1995896.1995961", "ics", 2011]], "Rosa M. Badia": [0, ["Poster: programming clusters of GPUs with OMPSs", ["Javier Bueno", "Alejandro Duran", "Xavier Martorell", "Eduard Ayguade", "Rosa M. Badia", "Jesus Labarta"], "https://doi.org/10.1145/1995896.1995961", "ics", 2011]], "Jesus Labarta": [0, ["Poster: programming clusters of GPUs with OMPSs", ["Javier Bueno", "Alejandro Duran", "Xavier Martorell", "Eduard Ayguade", "Rosa M. Badia", "Jesus Labarta"], "https://doi.org/10.1145/1995896.1995961", "ics", 2011]], "Licheng Chen": [0, ["Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture", ["Licheng Chen", "Yongbing Huang", "Yungang Bao", "Onur Mutlu", "Guangming Tan", "Mingyu Chen"], "https://doi.org/10.1145/1995896.1995962", "ics", 2011]], "Yongbing Huang": [0, ["Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture", ["Licheng Chen", "Yongbing Huang", "Yungang Bao", "Onur Mutlu", "Guangming Tan", "Mingyu Chen"], "https://doi.org/10.1145/1995896.1995962", "ics", 2011]], "Yungang Bao": [0, ["Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture", ["Licheng Chen", "Yongbing Huang", "Yungang Bao", "Onur Mutlu", "Guangming Tan", "Mingyu Chen"], "https://doi.org/10.1145/1995896.1995962", "ics", 2011]], "Onur Mutlu": [0, ["Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture", ["Licheng Chen", "Yongbing Huang", "Yungang Bao", "Onur Mutlu", "Guangming Tan", "Mingyu Chen"], "https://doi.org/10.1145/1995896.1995962", "ics", 2011]], "Guangming Tan": [0, ["Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture", ["Licheng Chen", "Yongbing Huang", "Yungang Bao", "Onur Mutlu", "Guangming Tan", "Mingyu Chen"], "https://doi.org/10.1145/1995896.1995962", "ics", 2011]], "Mingyu Chen": [0, ["Poster: revisiting virtual channel memory for performance and fairness on multi-core architecture", ["Licheng Chen", "Yongbing Huang", "Yungang Bao", "Onur Mutlu", "Guangming Tan", "Mingyu Chen"], "https://doi.org/10.1145/1995896.1995962", "ics", 2011]], "Madhavan Manivannan": [0, ["Poster: implications of merging phases on scalability of multi-core architectures", ["Madhavan Manivannan", "Ben H. H. Juurlink", "Per Stenstrom"], "https://doi.org/10.1145/1995896.1995963", "ics", 2011]], "Steven Feldman": [0, ["SRC: facilitating efficient parallelization of information storage and retrieval on large data sets", ["Steven Feldman"], "https://doi.org/10.1145/1995896.1995964", "ics", 2011]], "Amruth Rudraiah Dakshinamurthy": [0, ["SRC: automatic extraction of SST/macro skeleton models", ["Amruth Rudraiah Dakshinamurthy"], "https://doi.org/10.1145/1995896.1995965", "ics", 2011]]}