{
	"PWR": {
		"info": "Power related registers",
		"table": "2-2",
		
		"registers": {
			"R32_PWR_CTLR": {
				"name": "R32_PWR_CTLR",
				"address": "0x40007000",
				"info": "Power control register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:8]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[7:5]",
						"name": "PLS[2:0]",
						"access": "RW",
						"reset_value": "0",
						"info": "PVD voltage monitoring threshold setting. See the Electrical Characteristics section of the datasheet for detailed instructions.",
						"info2": [
							"000: 2.85V rising edge/2.7V falling edge.",
							"001: 3.05V rising edge/2.9V falling edge.",
							"010: 3.3V rising edge/3.15V falling edge.",
							"011: 3.5V rising edge/3.3V falling edge.",
							"100: 3.7V rising edge/3.5V falling edge.",
							"101: 3.9V rising edge/3.7V falling edge.",
							"110: 4.1V rising edge/3.9V falling edge.",
							"111: 4.4V rising edge/4.2V falling edge."
						]
					},
					{
						"range": "4",
						"name": "PVDE",
						"access": "RW",
						"reset_value": "0",
						"info": "PVD enable",
						"info2": [
							"1: PVD is enabled.",
							"0: PVD is disabled."
						]
					},
					{
						"range": "[3:2]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "1",
						"name": "PDDS",
						"access": "RW",
						"reset_value": "0",
						"info": "Standby/ Sleep mode selection bit in power-down deep sleep scenario.",
						"info2": [
							"1: Enter Standby mode.",
							"0: Enter Sleep mode."
						]
					},
					{
						"range": "0",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					}
				]
			},

			"R32_PWR_CSR": {
				"name": "R32_PWR_CSR",
				"address": "0x40007004", 
				"info": "Power control/status register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:3]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "2",
						"name": "PVD0",
						"access": "RO",
						"reset_value": "0",
						"info": "PVD output status flag bit. This bit is valid when PVDE=1 of PWR_CTLR register.",
						"info2": [
							"1: VDD and VDDA are below the PVD threshold set by PLS[2:0].",
							"0: VDD and VDDA are above the PVD threshold set by PLS[2:0]."
						]
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					}
				]
			},

			"R32_PWR_AWUCSR": {
				"name": "R32_PWR_AWUCSR",
				"address": "0x40007008",
				"info": "Auto-wakeup control/status register", 
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:2]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "1",
						"name": "AWUEN",
						"access": "RW",
						"reset_value": "0",
						"info": "Enable Automatic wake-up.",
						"info2": [
							"1: Turn on auto-wakeup.",
							"0: Invalid."
						]
					},
					{
						"range": "0",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					}
				]
			},

			"R32_PWR_AWUWR": {
				"name": "R32_PWR_AWUWR",
				"address": "0x4000700C",
				"info": "Auto-wakeup window comparison value register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[5:0]",
						"name": "AWUWR[5:0]",
						"access": "RW",
						"reset_value": "0x3F",
						"info": "AWU window value: The AWU window value is equal to the input value of the AWU window value + 1; \nThe AWU window value is used to compare with the up counter value. When the counter value is equal to the window value, a wake-up signal is generated."
					}
				]
			},

			"R32_PWR_AWUPSC": {
				"name": "R32_PWR_AWUPSC",
				"address": "0x40007010",
				"info": "Auto-wakeup crossover factor register",
				"reset_value": "0x0000003F",
				"bits_fields": [
					{
						"range": "[31:4]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[3:0]",
						"name": "AWUPSC[3:0]",
						"access": "RW",
						"reset_value": "0",
						"info": "Counting time base.",
						"info2": [
							"0000: Prescaler off.",
							"0001: Prescaler off.",
							"0010: Divided by 2.",
							"0011: Divided by 4.",
							"0100: Divided by 8.",
							"0101: Divided by 16.",
							"0110: Divided by 32.",
							"0111: Divided by 64.",
							"1000: Divided by 128.",
							"1001: Divided by 256.",
							"1010: Divided by 512.",
							"1011: Divided by 1024.",
							"1100: Divided by 2048.",
							"1101: Divided by 4096.",
							"1110: Divided by 10240.",
							"1111: Divided by 61440."
						]
					}
				]
			}
		}
	},

	"RCC": {
		"info": "Reset and Clock Control",
		"table": "2-2",
		
		"registers": {
			"R32_RCC_CTLR": {
				"name": "R32_RCC_CTLR",
				"address": "0x40021000",
				"info": "Clock control register",
				"reset_value": "0x0000xx83",
				"bits_fields": [
					{
						"range": "[31:26]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 25,
						"name": "PLLRDY",
						"access": "RO",
						"info": "PLL clock-ready lock flag bit.\n1: PLL clock lock.\n0: PLL clock is not locked.",
						"reset_value": "0"
					},
					{
						"range": 24,
						"name": "PLLON",
						"access": "RW",
						"info": "PLL clock enable control bit.\n1: Enables the PLL clock.\n0: Turn off the PLL clock.\nNote: After entering Standby low-power mode, this bit is cleared by hardware to 0.",
						"reset_value": "0"
					},
					{
						"range": "[23:20]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 19,
						"name": "CSSON",
						"access": "RW",
						"info": "Clock security system enable control bit.\n1: Enable the clock security system. When HSE is ready (HSERDY set to 1), the hardware turns on the clock monitoring function of HSE and triggers CSSF flag and NMI interrupt when HSE is found to be abnormal; when HSE is not ready, the hardware turns off the clock monitoring function of HSE.\n0: Turns off the clock security system.",
						"reset_value": "0"
					},
					{
						"range": 18,
						"name": "HSEBYP",
						"access": "RW",
						"info": "External high-speed crystal bypass control bit.\n1: Bypass external high-speed crystal/ceramic resonators (using an external clock source).\n0: No bypass of high-speed external crystal/ceramic resonators.\nNote: This bit needs to be written with HSEON at 0.",
						"reset_value": "0"
					},
					{
						"range": 17,
						"name": "HSERDY",
						"access": "RO",
						"info": "External high-speed crystal oscillation stabilization ready flag bit (set by hardware).\n1: Stable external high-speed crystal oscillation.\n0: External high-speed crystal oscillation is not stabilized.\nNote: After the HSEON bit is cleared to 0, it takes 6 HSE cycles for this bit to clear to 0.",
						"reset_value": "0"
					},
					{
						"range": 16,
						"name": "HSEON",
						"access": "RW",
						"info": "External high-speed crystal oscillation enable control bit.\n1: Enables the HSE oscillator.\n0: Turn off the HSE oscillator.\nNote: This bit is cleared to 0 by hardware after entering Standby low-power mode.",
						"reset_value": "0"
					},
					{
						"range": "[15:8]",
						"name": "HSICAL",
						"access": "RO",
						"info": "Internal high-speed clock calibration values, which are automatically initialized at system startup.",
						"reset_value": "0"
					},
					{
						"range": "[7:3]",
						"name": "HSITRIM",
						"access": "RW",
						"info": "Internal high-speed clock adjustment value.\nThe user can enter an adjustment value to superimpose on the HSICAL[7:0] value to adjust the frequency of the internal HSI RC oscillator based on voltage and temperature variations.\nThe default value is 16, which can adjust the HSI to 24MHz ±1%; the change of HSICAL is adjusted about 60kHz per step.",
						"reset_value": "10000b"
					},
					{
						"range": 2,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 1,
						"name": "HSIRDY",
						"access": "RO",
						"info": "Internal high-speed clock (24MHz) Stable Ready flag bit (set by hardware).\n1: The internal high-speed clock (24MHz) is stable;\n0: The internal high-speed clock (24MHz) is not stable.\nNote: After the HSION bit is cleared to 0, it takes 6 HSI cycles for the bit to be cleared to 0.",
						"reset_value": "1"
					},
					{
						"range": 0,
						"name": "HSION",
						"access": "RW",
						"info": "Internal high-speed clock (24MHz) enable control bit.\n1: Enable the HSI oscillator.\n0: Disable the HSI oscillator.\nNote: This bit is set to 1 by hardware to start the internal 24MHz RC oscillator when returning from standby mode or when the external oscillator HSE used as the system clock fails.",
						"reset_value": "0"
					}
				]
			},

			"R32_RCC_CFGR0": {
				"name": "R32_RCC_CFGR0",
				"address": "0x40021004",
				"info": "Clock configuration register 0",
				"reset_value": "0x00000020", 
				"bits_fields": [
					{
						"range": "[31:27]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[26:24]",
						"name": "MCO[2:0]",
						"access": "RW",
						"info": "Microcontroller MCO pin clock output control.\n0xx: no clock output.\n100: System clock (SYSCLK) output.\n101: Internal 24 MHz RC oscillator clock (HSI) output.\n110: External oscillator clock (HSE) output.\n111: PLL clock output.",
						"reset_value": "0"
					},
					{
						"range": "[23:17]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 16,
						"name": "PLLSRC",
						"access": "RW",
						"info": "Input clock source for PLL (write only when PLL is off).\n1: HSE is fed into PLL without dividing the frequency.\n0: HSI is not divided and sent to PLL.",
						"reset_value": "0"
					},
					{
						"range": "[15:11]",
						"name": "ADCPRE[4:0]",
						"access": "RW",
						"info": "ADC clock source prescaler control {13:11,15:14}.\n000xx: HBCLK divided by 2 as ADC clock.\n010xx: HBCLK divided by 4 as ADC clock.\n100xx: HBCLK divided by 6 as ADC clock.\n110xx: HBCLK divided by 8 as ADC clock.\n00100: HBCLK divided by 4 as ADC clock.\n01100: HBCLK divided by 8 as ADC clock.\n10100: HBCLK divided by 12 as ADC clock.\n11100: HBCLK divided by 16 as ADC clock.\n00101: HBCLK divided by 8 as ADC clock.\n01101: HBCLK divided by 16 as ADC clock.\n10101: HBCLK divided by 24 as ADC clock.\n11101: HBCLK divided by 32 as ADC clock.\n00110: HBCLK divided by 16 as ADC clock.\n01110: HBCLK divided by 32 as ADC clock.\n10110: HBCLK divided by 48 as ADC clock.\n11110: HBCLK divided by 64 as ADC clock.\n00111: HBCLK divided by 32 as ADC clock.\n01111: HBCLK divided by 64 as ADC clock.\n10111: HBCLK divided by 96 as ADC clock.\n11111: HBCLK divided by 128 as ADC clock.\nNote: The ADC clock should not exceed a maximum of 24MHz.",
						"reset_value": "0"
					},
					{
						"range": "[10:8]",
						"name": "Reserved",
						"access": "RW",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[7:4]",
						"name": "HPRE[3:0]",
						"access": "RW",
						"info": "HB clock source prescaler control.\n0000: Prescaler off.\n0001: SYSCLK divided by 2.\n0010: SYSCLK divided by 3.\n0011: SYSCLK divided by 4.\n0100: SYSCLK divided by 5.\n0101: SYSCLK divided by 6.\n0110: SYSCLK divided by 7.\n0111: SYSCLK divided by 8.\n1000: SYSCLK divided by 2.\n1001: SYSCLK divided by 4.\n1010: SYSCLK divided by 8.\n1011: SYSCLK divided by 16.\n1100: SYSCLK divided by 32.\n1101: SYSCLK divided by 64.\n1110: SYSCLK divided by 128.\n1111: SYSCLK divided by 256.",
						"reset_value": "0010b"
					},
					{
						"range": "[3:2]",
						"name": "SWS[1:0]",
						"access": "RO",
						"info": "System clock (SYSCLK) status (hardware set).\n00: The system clock source is HSI.\n01: The system clock source is HSE.\n10: The system clock source is a PLL.\n11: Not available.",
						"reset_value": "0"
					},
					{
						"range": "[1:0]",
						"name": "SW[1:0]",
						"access": "RW",
						"info": "Select the system clock source.\n00: HSI as system clock.\n01: HSE as system clock.\n10: PLL output as system clock.\n11: Not available.\nNote: With Clock Safe enabled (CSSON=1), HSI is forced by hardware to be selected as the system clock when returning from Standby and Stop mode or when the external oscillator HSE used as the system clock fails.",
						"reset_value": "0"
					}
				]
			},

			"R32_RCC_INTR": {
				"name": "R32_RCC_INTR",
				"address": "0x40021008",
				"info": "Clock interrupt register",
				"reset_value": "0x00000000", 
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 23,
						"name": "CSSC",
						"access": "WO",
						"info": "Clear the clock security system interrupt flag bit (CSSF).\n1: Clear the CSSF interrupt flag.\n0: No action.",
						"reset_value": "0"
					},
					{
						"range": "[22:21]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 20,
						"name": "PLLRDYC",
						"access": "WO",
						"info": "Clear the PLL-ready interrupt flag bit.\n1: Clear the PLLRDYF interrupt flag.\n0: No action.",
						"reset_value": "0"
					},
					{
						"range": 19,
						"name": "HSERDYC",
						"access": "WO",
						"info": "Clear the HSE oscillator ready interrupt flag bit.\n1: Clear the HSERDYF interrupt flag.\n0: No action.",
						"reset_value": "0"
					},
					{
						"range": 18,
						"name": "HSIRDYC",
						"access": "WO",
						"info": "Clear the HSI oscillator ready interrupt flag bit.\n1: Clear the HSIRDYF interrupt flag.\n0: No action.",
						"reset_value": "0"
					},
					{
						"range": 17,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 16,
						"name": "LSIRDYC",
						"access": "WO",
						"info": "Clear the LSI oscillator ready interrupt flag bit.\n1: Clear the LSIRDYF interrupt flag.\n0: No action.",
						"reset_value": "0"
					},
					{
						"range": "[15:13]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 12,
						"name": "PLLRDYIE",
						"access": "RW",
						"info": "PLL-ready interrupt enable bit.\n1: Enable the PLL-ready interrupt.\n0: Disable the PLL-ready interrupt.",
						"reset_value": "0"
					},
					{
						"range": 11,
						"name": "HSERDYIE",
						"access": "RW",
						"info": "HSE-ready interrupt enable bit.\n1: Enable HSE-ready interrupt.\n0: Disable HSE-ready interrupt.",
						"reset_value": "0"
					},
					{
						"range": 10,
						"name": "HSIRDYIE",
						"access": "RW",
						"info": "HSI-ready interrupt enable bit.\n1: Enable HSI-ready interrupt.\n0: Disable HSI-ready interrupt.",
						"reset_value": "0"
					},
					{
						"range": 9,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 8,
						"name": "LSIRDYIE",
						"access": "RW",
						"info": "LSI-ready interrupt enable bit.\n1: Enable LSI-ready interrupt.\n0: Disable LSI-ready interrupt.",
						"reset_value": "0"
					},
					{
						"range": 7,
						"name": "CSSF",
						"access": "RO",
						"info": "Clock security system interrupt flag bit.\n1: HSE clock failure, which generates a clock safety interrupt CSSI.\n0: No clock security system interrupt. Hardware set, software write CSSC bit 1 cleared.",
						"reset_value": "0"
					},
					{
						"range": "[6:5]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 4,
						"name": "PLLRDYF",
						"access": "RO",
						"info": "PLL clock-ready lockout interrupt flag.\n1: PLL clock lock generating interrupt.\n0: No PLL clock lock interrupt. Hardware set, software write PLLRDYC bit 1 cleared.",
						"reset_value": "0"
					},
					{
						"range": 3,
						"name": "HSERDYF",
						"access": "RO",
						"info": "HSE clock-ready interrupt flag.\n1: HSE clock-ready interrupt generation.\n0: No HSE clock-ready interrupt. Hardware set, software write HSERDYC bit 1 cleared.",
						"reset_value": "0"
					},
					{
						"range": 2,
						"name": "HSIRDYF",
						"access": "RO",
						"info": "HSI clock-ready interrupt flag.\n1: HSI clock-ready interrupt generation.\n0: No HSI clock-ready interrupt. Hardware set, software write HSIRDYC bit 1 cleared.",
						"reset_value": "0"
					},
					{
						"range": 1,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 0,
						"name": "LSIRDYF",
						"access": "RO",
						"info": "LSI clock-ready interrupt flag.\n1: LSI clock-ready interrupt generation.\n0: No LSI clock-ready interrupt. Hardware set, software write LSIRDYC bit 1 cleared.",
						"reset_value": "0"
					}
				]
			},

			"R32_RCC_APB2PRSTR": {
				"name": "R32_RCC_APB2PRSTR",
				"address": "0x4002100C",
				"info": "PB2 peripheral reset register",
				"reset_value": "0x00000000", 
				"bits_fields": [
					{
						"range": "[31:15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 14,
						"name": "USART1RST",
						"access": "RW",
						"info": "USART1 interface reset control.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": 13,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 12,
						"name": "SPI1RST",
						"access": "RW",
						"info": "SPI1 interface reset control.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": 11,
						"name": "TIM1RST",
						"access": "RW",
						"info": "TIM1 module reset control.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": 10,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 9,
						"name": "ADC1RST",
						"access": "RW",
						"info": "ADC1 module reset control.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "[8:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 5,
						"name": "IOPDRST",
						"access": "RW",
						"info": "PD port module reset control for I/O.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": 4,
						"name": "IOPCRST",
						"access": "RW",
						"info": "PC port module reset control for I/O.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": 3,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 2,
						"name": "IOPARST",
						"access": "RW",
						"info": "PA port module reset control for I/O.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": 1,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 0,
						"name": "AFIORST",
						"access": "RW",
						"info": "I/O auxiliary function module reset control.\n1: Reset module; 0: No effect.",
						"reset_value": "0"
					}
				]
			},

			"R32_RCC_APB1PRSTR": {
				"name": "R32_RCC_APB1PRSTR",
				"address": "0x40021010",
				"info": "PB1 peripheral reset register",
				"reset_value": "0x00000000", 
				"bits_fields": [
					{
						"range": "[31:29]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "28",
						"name": "PWRRST",
						"access": "RW",
						"info": "Power interface module reset control. 1: Reset module; 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "[27:22]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "21",
						"name": "I2C1RST",
						"access": "RW",
						"info": "I2C 1 interface reset control. 1: Reset module; 0: No effect.",       
						"reset_value": "0"
					},
					{
						"range": "[20:12]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "WWDGRST",
						"access": "RW",
						"info": "Window watchdog reset control. 1: Reset module; 0: No effect.",       
						"reset_value": "0"
					},
					{
						"range": "[10:1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "TIM2RST",
						"access": "RW",
						"info": "Timer 2 module reset control. 1: Reset module; 0: No effect.",        
						"reset_value": "0"
					}
				]
			},

			"R32_RCC_AHBPCENR": {
				"name": "R32_RCC_AHBPCENR",
				"address": "0x40021014",
				"info": "HB peripheral clock enable register",
				"reset_value": "0x00000004", 
				"bits_fields": [
					{
						"range": "[31:3]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "SRAMEN",
						"access": "RW",
						"info": "SRAM interface module clock enable bit. 1: SRAM interface module clock on during Sleep mode. 0: The SRAM interface module clock is turned off",
						"reset_value": "in"
					},
					{
						"range": "1",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "DMA1EN",
						"access": "RW",
						"info": "DMA1 module clock enable bit. 0 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					}
				]
			},
			"R32_RCC_APB2PCENR": {
				"name": "R32_RCC_APB2PCENR",
				"address": "0x40021018",
				"info": "PB2 peripheral clock enable register",
				"reset_value": "0x00000000", 
				"bits_fields": [
					{
						"range": "[31:15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "USART1EN",
						"access": "RW",
						"info": "USART1 interface clock enable bit. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "SPI1EN",
						"access": "RW",
						"info": "SPI1 interface clock enable bit. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "TIM1EN",
						"access": "RW",
						"info": "TIM1 module clock enable bit. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "ADC1EN",
						"access": "RW",
						"info": "ADC1 module clock enable bit. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "[8:6]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "IOPDEN",
						"access": "RW",
						"info": "PD port module clock enable bit for I/O. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "IOPCEN",
						"access": "RW",
						"info": "PC port module clock enable bit for I/O. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "IOPAEN",
						"access": "RW",
						"info": "PA port module clock enable bit for I/O. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "AFIOEN",
						"access": "RW",
						"info": "I/O auxiliary function module clock enable bit. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					}
				]
			},
			"R32_RCC_APB1PCENR": {
				"name": "R32_RCC_APB1PCENR",
				"address": "0x4002101C",
				"info": "PB1 peripheral clock enable register",
				"reset_value": "0x00000000", 
				"bits_fields": [
					{
						"range": "[31:29]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "28",
						"name": "PWREN",
						"access": "RW",
						"info": "Power interface module clock enable bit. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					},
					{
						"range": "[27:22]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "21",
						"name": "I2C1EN",
						"access": "RW",
						"info": "I2C 1 interface clock enable bit.",
						"reset_value": "0"
					},
					{
						"range": "[20:12]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved 0 1: Module clock is on; 0: Module clock is",
						"reset_value": "off."
					},
					{
						"range": "11",
						"name": "WWDGEN",
						"access": "RW",
						"info": "Window watchdog clock enable bit. 1: Module clock is on; 0: Module clock is",
						"reset_value": "off."
					},
					{
						"range": "[10:1]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "TIM2EN",
						"access": "RW",
						"info": "Timer 2 module clock enable bit. 1: Module clock is on; 0: Module clock is off.",
						"reset_value": "0"
					}					
				]
			},
			"R32_RCC_RSTSCKR": {
				"name": "R32_RCC_RSTSCKR",
				"address": "0x40021024",
				"info": "Control/status register",
				"reset_value": "0x0C000000", 
				"bits_fields": [
					{
						"range": 31,
						"name": "LPWRRSTF",
						"access": "RO",
						"info": "Low-power reset flag.\n1: Occurrence of low-power resets.\n0: No low-power reset occurs.\nSet to 1 by hardware when a low-power management reset occurs; cleared by software writing of the RMVF bit.",
						"reset_value": "Reset value"
					},
					{
						"range": 30,
						"name": "WWDGRSTF",
						"access": "RO",
						"info": "Window watchdog reset flag.\n1: Occurrence of a window watchdog reset.\n0: No window watchdog reset occurs.\nSet to 1 by hardware when a window watchdog reset occurs; cleared by software writing of the RMVF bit.",
						"reset_value": "0"
					},
					{
						"range": 29,
						"name": "IWDGRSTF",
						"access": "RO",
						"info": "Independent watchdog reset flag.\n1: Occurrence of an independent watchdog reset.\n0: No independent watchdog reset occurs.\nSet to 1 by hardware when an independent watchdog reset occurs; cleared by software writing of the RMVF bit.",
						"reset_value": "0"
					},
					{
						"range": 28,
						"name": "SFTRSTF",
						"access": "RO",
						"info": "Software reset flag.\n1: Software reset occurs.\n0: No software reset occurs.\nSet to 1 by hardware when a software reset occurs; software write RMVF bit cleared.",
						"reset_value": "0"
					},
					{
						"range": 27,
						"name": "PORRSTF",
						"access": "RO",
						"info": "Power-up/power-down reset flag.\n1: Power-up/power-down reset occurs.\n0: No power-up/power-down reset occurs.\nSet to 1 by hardware when power-up/power-down reset occurs; cleared by software writing of RMVF bit.",
						"reset_value": "0"
					},
					{
						"range": 26,
						"name": "PINRSTF",
						"access": "RO",
						"info": "External manual reset (NRST pin) flag.\n1: Occurrence of NRST pin reset.\n0: No NRST pin reset occurs.\nSet to 1 by hardware when NRST pin reset occurs; cleared by software writing of RMVF bit.",
						"reset_value": "1"
					},
					{
						"range": 25,
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": 24,
						"name": "RMVF",
						"access": "RW",
						"info": "Clear reset flag control.\n1: Clear the reset flag.\n0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "[23:2]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved。",
						"reset_value": "0"
					},
					{
						"range": 1,
						"name": "LSIRDY",
						"access": "RO",
						"info": "Internal Low Speed Clock (LSI) Stable Ready flag bit (set by hardware).\n1: Stable internal low-speed clock (128kHz).\n0: The internal low-speed clock (128kHz) is not stable.\nNote: After the LSION bit is cleared to 0, the bit requires 3 LSI cycles to clear 0.",
						"reset_value": "0"
					},
					{
						"range": 0,
						"name": "LSION",
						"access": "RW",
						"info": "Internal low-speed clock (LSI) enable control bit.\n1: Enable the LSI (128kHz) oscillator.\n0: Disable the LSI (128kHz) oscillator.\nNote: The Write Clear Reset flag can be cleared except for BIT1 which is cleared by a power-on reset.",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"IWDG": {
		"info": "IWDG-related registers list",
		"table": "4-1",
		
		"registers": {
			"R16_IWDG_CTLR": {
				"name": "R16_IWDG_CTLR",
				"address": "0x40003000",
				"info": "Control register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "KEY",
						"access": "WO",
						"reset_value": "0",
						"info": "Operate the key value lock. \n00xAAAA: Feed the dog. Loading of the IWDG_RLDR register value into the independent watchdog counter. \n0x5555: Allows modification of the R16_IWDG_PSCR and R16_IWDG_ RLDR registers. \n0xCCCC: Start the watchdog, but not if the hardware watchdog is enabled (user-option bytes configuration)."
					}
				]
			},
			"R16_IWDG_PSCR": {
				"name": "R16_IWDG_PSCR",
				"address": "0x40003004",
				"info": "Prescaler register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:3]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[2:0]",
						"name": "PR[2:0]",
						"access": "RW",
						"info": "before modifying this field. \n000: Divided by 4; 001: Divided by 8. \n010: Divided by 16; 011: Divided by 32. \n100: Divided by 64; 101: Divided by 128. \n110: Divided by 256; 111: Divided by 256.  \nIWDG counting time base = LSI/divide factor. \nNote: Before reading the value of this field, make \nsure the PVU bit in the IWDG_STATR register is \n0, otherwise the read value is invalid.",
						"reset_value": "0"
					},
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[11:0]",
						"name": "RL[11:0]",
						"access": "RW",
						"info": "Counter reload value. Write 0x5555 to the KEY before modifying this field. When 0xAAAA is written to the KEY, the value of this field will be loaded into the counter by hardware, and the counter will then count decreasingly from this value. \nNote: Before reading or writing the value of this field, make sure the RVU bit in the IWDG_STATR register is 0, otherwise reading or writing this field is invalid.",
						"reset_value": "0xFFF"
					}					
				]
			},
			"R16_IWDG_RLDR": {
				"name": "R16_IWDG_RLDR",
				"address": "0x40003008",
				"info": "Reload register",
				"reset_value": "0x0FFF",
				"bits_fields": [
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},
					{
						"range": "[11:0]",
						"name": "RL[11:0]",
						"access": "RW",
						"reset_value": "0xFFF",
						"info": "Counter reload value. Write 0x5555 to the KEY before modifying this field. \nWhen 0xAAAA is written to the KEY, the value of this field will be loaded into the counter by hardware, and the counter will then count decreasingly from this value. \nNote: Before reading or writing the value of this field, make sure the RVU bit in the IWDG_STATR register is 0, otherwise reading or writing this field is invalid. "
					}
				]
			},
			"R16_IWDG_STATR": {
				"name": "R16_IWDG_STATR",
				"address": "0x4000300C",
				"info": "Status register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:12]",
						"name": "Reserved",
						"access": "RO",
						"reset_value": "0",
						"info": "Reserved"
					},					
					{
						"range": "0",
						"name": "PVU",
						"access": "RO",
						"reset_value": "0",
						"info": "Clock division factor update flag bit. Hardware set or clear 0. \n1: Clock division value update is in progress. \n0: End of clock division value update (up to 5 LSI cycles). \nNote: The crossover factor register IWDG_PSCR can only be accessed read or write after the PVU bit is cleared to 0."
					}					
				]
			}
		}		
	},

	"WWDG": {
		"info": "WWDG-related registers list",
		"table": "5-1",

		"registers": {
			"R16_WWDG_CTLR": {
				"name": "R16_WWDG_CTLR",
				"address": "0x40002C00",
				"info": "Control Register",
				"reset_value": "0x007F",
				"bits_fields": [
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "WDGA",
						"access": "RW1",
						"info": "Window watchdog reset enable bit. 1: Turn on the watchdog function (which generates a reset signal). 0: Disable the watchdog function. Software write 1 is on, but only allows hardware to clear 0 after reset.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "T[6:0]",
						"access": "RW",
						"info": "The 7-bit self-decrement counter decrements by 1 every 4096*2WDGTB HCLK cycles. A watchdog reset is generated when the counter decrements from 0x40 to 0x3F, i.e., when T6 jumps to 0.",
						"reset_value": "0x7F"
					}
				]
			},
			"R16_WWDG_CFGR": {
				"name": "R16_WWDG_CFGR",
				"address": "0x40002C04",
				"info": "Configuration Register",
				"reset_value": "0x007F",
				"bits_fields": [
					{
						"range": "[15:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved 0 9 EWI RW1 Early wakeup interrupt enable bit. If this position is 1, an interrupt is generated when the counter value reaches 0x40. This bit can only be invited to 0 by hardware after a reset.",
						"reset_value": "0"
					},
					{
						"range": "[8:7]",
						"name": "WDGTB[1:0]",
						"access": "RW",
						"info": "Window watchdog clock division selection. 00: Divided by 1, counting time base = HCLK/4096. 01: Divided by 2, counting time base = HCLK /4096/2. 0 10: Divided by 4, counting time base = HCLK /4096/4. 11: Divided by 8, counting time base = HCLK",
						"reset_value": "/4096/8."
					},
					{
						"range": "[6:0]",
						"name": "W[6:0]",
						"access": "RW",
						"info": "Window watchdog 7-bit window value. Used to compare with the counter value. The feed dog operation can only be performed when the counter value is less than the window value and greater than 0x3F.",
						"reset_value": "0x7F"
					}
				]
			},
			"R16_WWDG_STATR": {
				"name": "R16_WWDG_STATR",
				"address": "0x40002C08",
				"info": "Status Register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:1]",
						"name": "Reserved",
						"access": "WO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "EWIF",
						"access": "RW",
						"info": "Wake up the interrupt flag bit early. When the counter reaches 0x40, this bit is set in hardware and must be cleared to 0 by software; the user setting is invalid. Even if the EWI is not set, this bit will still be set as usual when the event occurs.",
						"reset_value": "0"
					}
				]
			}			
		}
	},

	"EXTI": {
		"info": "EXTI-related registers list",
		"table": "6-3",

		"registers": {
			"R32_EXTI_INTENR":{
				"name": "R32_EXTI_INTENR",
				"address": "0x40010400",
				"info": "Interrupt enable register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[9:0]",
						"name": "MRx",
						"access": "RW",
						"info": "Enable the event request signal for external interrupt channel x. 1: Event enabling this channel. 0: Block the events of this channel.",
						"reset_value": "0"
					}
				]
			},
			"R32_EXTI_EVENR":{
				"name": "R32_EXTI_EVENR",
				"address": "0x40010404",
				"info": "Event enable register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[9:0]",
						"name": "MRx",
						"access": "RW",
						"info": "Enable the event request signal for external interrupt channel x. 1: Event enabling this channel. 0: Block the events of this channel.",
						"reset_value": "0"
					}
				]
			},
			"R32_EXTI_RTENR":{
				"name": "R32_EXTI_RTENR",
				"address": "0x40010408",
				"info": "Rising edge trigger enable register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[9:0]",
						"name": "TRx",
						"access": "RW",
						"info": "Enable rising edge triggering of external interrupt channel x. 1: Enable rising edge triggering of this channel. 0: Disable rising edge triggering for this channel.",
						"reset_value": "0"
					}
				]
			},
			"R32_EXTI_FTENR":{
				"name": "R32_EXTI_FTENR",
				"address": "0x4001040C",
				"info": "Falling edge trigger enable register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[9:0]",
						"name": "TRx",
						"access": "RW",
						"info": "Enable falling edge triggering of external interrupt channel x. 1: Enable falling edge triggering for this channel; 0: Disable falling edge triggering for this channel.",
						"reset_value": "0"
					}
				]
			},
			"R32_EXTI_SWIEVR":{
				"name": "R32_EXTI_SWIEVR",
				"address": "0x40010410",
				"info": "Soft interrupt event register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[9:0]",
						"name": "SWIERx",
						"access": "RW",
						"info": "A software interrupt is set on the corresponding externally triggered interrupt channel. Setting it here causes the interrupt flag bit (EXTI_INTFR) to correspond to the position bit, and if interrupt enable (EXTI_INTENR) or event enable (EXTI_EVENR) is on, then an interrupt or event will be generated.",   
						"reset_value": "0"
					}
				]
			},
			"R32_EXTI_INTFR":{
				"name": "R32_EXTI_INTFR",
				"address": "0x40010414",
				"info": "Interrupt flag register",
				"reset_value": "0x0000XXXX",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[9:0]",
						"name": "IFx",
						"access": "W1",
						"info": "The interrupt flag bit, this location bit flag indicates that the corresponding external interrupt has occurred. A write of 1 clears this bit.",
						"reset_value": "X"
					}
				]
			}
		}
	},

	"PFIC": {
		"info": "List of PFIC-related registers",
		"table": "6-4",

		"registers": {
			"R32_PFIC_ISR1": {
				"name": "R32_PFIC_ISR1",
				"address": "0xE000E000",
				"info": "PFIC interrupt enable status register 1",
				"reset_value": "0x0000000C",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "INTENSTA",
						"access": "RO",
						"info": "16#-31# Interrupt current enable status. 1: The current numbered interrupt is enabled. 0: The current numbered interrupt is not enabled.",
						"reset_value": "0"
					},
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "INTENSTA",
						"access": "RO",
						"info": "14# Interrupt current enable status. 1: The current numbered interrupt is enabled. 0: The current numbered interrupt is not enabled.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "INTENSTA",
						"access": "RO",
						"info": "12# Interrupt current enable status. 1: The current numbered interrupt is enabled. 0 0: The current numbered interrupt is not",
						"reset_value": "enabled."
					},
					{
						"range": "[11:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[3:2]",
						"name": "INTENSTA",
						"access": "RO",
						"info": "2#-3# interrupt current enable status. 1: The current numbered interrupt is enabled. 0: The current numbered interrupt is not enabled.",
						"reset_value": "0x3"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_ISR2": {
				"name": "R32_PFIC_ISR2",
				"address": "0xE000E004",
				"info": "PFIC interrupt enable status register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "INTENSTA",
						"access": "RO",
						"info": "32#-38# interrupt current enable status. 1: The current numbered interrupt is enabled. 0: The current numbered interrupt is not enabled.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IPR1": {
				"name": "R32_PFIC_IPR1",
				"address": "0xE000E020",
				"info": "PFIC interrupt pending status register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "PENDSTA",
						"access": "RO",
						"info": "1216#-31# interrupt current pending status. 1: The current number interrupt is pending. 0: The current number interrupt is not pending.",
						"reset_value": "0"
					},
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "PENDSTA",
						"access": "RO",
						"info": "14# interrupt current pending status. 1: The current number interrupt is pending. 0: The current number interrupt is not pending.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "PENDSTA",
						"access": "RO",
						"info": "12# interrupt current pending status. 1: The current number interrupt is pending. 0: The current number interrupt is not pending.",
						"reset_value": "0"
					},
					{
						"range": "[11:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[3:2]",
						"name": "PENDSTA",
						"access": "RO",
						"info": "2#-3# interrupt current pending status. 1: The current number interrupt is pending. 0 0: The current number interrupt is not",
						"reset_value": "pending."
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IPR2": {
				"name": "R32_PFIC_IPR2",
				"address": "0xE000E024",
				"info": "PFIC interrupt pending status register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "PENDSTA",
						"access": "RO",
						"info": "32#-38# Interrupt current pending status. 1: The current number break is pending. 0: The current number break is not pending.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_ITHRESDR": {
				"name": "R32_PFIC_ITHRESDR",
				"address": "0xE000E040",
				"info": "PFIC interrupt priority threshold configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "THRESHOLD[7:0]",
						"access": "RW",
						"info": "Interrupt priority threshold setting value. The interrupt priority value lower than the current setting value, when hung, does not perform interrupt service; this register is 0 means the threshold register function is",
						"reset_value": "invalid."
					},
					{
						"range": "[5:0]",
						"name": ":",
						"access": "reserved,",
						"info": "fixed to 0, write invalid.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_CFGR": {
				"name": "R32_PFIC_CFGR",
				"address": "0xE000E048",
				"info": "PFIC interrupt configuration register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "KEYCODE[15:0]",
						"access": "WO",
						"info": "Corresponding to different target control bits, the corresponding security access identification data needs to be written simultaneously in order to be modified, and the readout data is fixed to",
						"reset_value": "0."
					},
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "RESETSYS",
						"access": "WO",
						"info": "System reset (simultaneous writing to KEY3). Auto clear 0. Writing 1 is valid, writing 0 is invalid. Note : Same function as the PFIC_SCTLR register SYSRESET bit.",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_GISR": {
				"name": "R32_PFIC_GISR",
				"address": "0xE000E04C",
				"info": "PFIC interrupt global status register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "GPENDSTA",
						"access": "RO",
						"info": "Are there any interrupts currently on hold. 1: Yes; 0: No.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "GACTSTA",
						"access": "RO",
						"info": "Are there any interrupts currently being executed. 1: Yes; 0: No.",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "NESTSTA[7:0]",
						"access": "RO",
						"info": "Current interrupt nesting status, currently supports a maximum of 2 levels of nesting and a maximum hardware stack depth of 2 levels. 0x 03: Level 2 interrupt in progress. 0x 01: Level 1 interrupt in progress. Other : no interrupt occurred.", 
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_VTFIDR": {
				"name": "R32_PFIC_VTFIDR",
				"address": "0xE000E050",
				"info": "PFIC VTF interrupt ID configuration register",     
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[15:8]",
						"name": "VTFID1",
						"access": "RW",
						"info": "Configure the interrupt number of VTF interrupt 1.",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "VTFID0",
						"access": "RW",
						"info": "Configure the interrupt number of VTF interrupt 0.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_VTFADDRR0": {
				"name": "R32_PFIC_VTFADDRR0",
				"address": "0xE000E060",
				"info": "PFIC VTF interrupt 0 offset address register",     
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:1]",
						"name": "ADDR0[31:1]",
						"access": "RW",
						"info": "VTF interrupt 0 service program address bit[31:1], bit0 is 0.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "VTF0EN",
						"access": "RW",
						"info": "VTF interrupt 0 enable bit. 1: enable VTF interrupt 0 channel; 0: off.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_VTFADDRR1": {
				"name": "R32_PFIC_VTFADDRR1",
				"address": "0xE000E064",
				"info": "PFIC VTF interrupt 1 offset address register",     
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:1]",
						"name": "ADDR1[31:1]",
						"access": "RW",
						"info": "VTF interrupt 1 service program address bit[31:1], bit0 is 0.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "VTF1EN",
						"access": "RW",
						"info": "VTF interrupt 1 enable bit. 1: VTF interrupt 1 channel is enabled; 0: Off.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IENR1": {
				"name": "R32_PFIC_IENR1",
				"address": "0xE000E100",
				"info": "PFIC interrupt enable setting register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "INTEN",
						"access": "WO",
						"info": "16#-31# interrupt enable control. 1: Current number interrupt enable. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "INTEN",
						"access": "WO",
						"info": "14# Interrupt enable control. 1: Current number interrupt enable. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "INTEN",
						"access": "WO",
						"info": "12# Interrupt enable control. 1: Current number interrupt enable. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IENR2": {
				"name": "R32_PFIC_IENR2",
				"address": "0xE000E104",
				"info": "PFIC interrupt enable setting register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "INTEN",
						"access": "WO",
						"info": "32#-38# interrupt enable control. 1: current number interrupt enable. 0: No effect.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IRER1": {
				"name": "R32_PFIC_IRER1",
				"address": "0xE000E180",
				"info": "PFIC interrupt enable clear register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "INTRSET",
						"access": "WO",
						"info": "16#-31# interrupt shutdown control. 1: current number interrupt off. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "INTRSET",
						"access": "WO",
						"info": "14# Interrupt off control. 1: current number interrupt off. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "INTRSET",
						"access": "WO",
						"info": "12# Interrupt off control. 1: current number interrupt off. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "[11:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IRER2": {
				"name": "R32_PFIC_IRER2",
				"address": "0xE000E184",
				"info": "PFIC interrupt enable clear register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "INTRSET32_38",
						"access": "WO",
						"info": "32#-38# interrupt shutdown control. 1: current number interrupt off. 0: No effect.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IPSR1": {
				"name": "R32_PFIC_IPSR1",
				"address": "0xE000E200",
				"info": "PFIC interrupt pending setting register 1",        
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "PENDSET",
						"access": "WO",
						"info": "Reset value 16#-31# interrupt pending setting. 1: Current numbered interrupt hang. 0: No",
						"reset_value": "effect."
					},
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved 0",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "PENDSET",
						"access": "WO",
						"info": "14# Interrupt hang setting. 1: current numbered interrupt hang. 0: No",
						"reset_value": "effect."
					},
					{
						"range": "13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved 0",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "PENDSET",
						"access": "WO",
						"info": "12# Interrupt hang setting. 1: current numbered interrupt hang. 0: No",
						"reset_value": "effect."
					},
					{
						"range": "[11:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved 0",
						"reset_value": "0"
					},
					{
						"range": "[3:2]",
						"name": "PENDSET",
						"access": "WO",
						"info": "2#-3# interrupt pending setting. 1: current number break hang. 0: No effect. [1:0] Reserved RO Reserved 0",        
						"reset_value": "0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved 0",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IPSR2": {
				"name": "R32_PFIC_IPSR2",
				"address": "0xE000E204",
				"info": "PFIC interrupt pending setting register 2",        
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:7]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"range": "[6:0]",
						"name": "PENDSET",
						"access": "WO",
						"description": "32#-38# interrupt pending setting.\n1: current number break hang.\n0: No effect.",
						"resetValue": "0"
					}
				]
			},
			"R32_PFIC_IPRR1": {
				"name": "R32_PFIC_IPRR1",
				"address": "0xE000E280",
				"info": "PFIC interrupt pending clear register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "PENDRST",
						"access": "WO",
						"description": "16#-31# interrupt hang clear.\n1: The current numbered interrupt clears the pending state.\n0: No effect.",
						"resetValue": "0"
					},
					{
						"bit": 15,
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"bit": 14,
						"name": "PENDRST",
						"access": "WO",
						"description": "14# Interrupt hang clear.\n1: The current numbered interrupt clears the pending state.\n0: No effect.",
						"resetValue": "0"
					},
					{
						"bit": 13,
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"bit": 12,
						"name": "PENDRST",
						"access": "WO",
						"description": "12# Interrupt hang clear.\n1: The current numbered interrupt clears the pending state.\n0: No effect.",
						"resetValue": "0"
					},
					{
						"range": "[11:4]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"range": "[3:2]",
						"name": "PENDRST",
						"access": "WO",
						"description": "2#-3# interrupt hang clear.\n1: The current numbered interrupt clears the pending state.\n0: No effect.",
						"resetValue": "0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					}
				]
			},
			"R32_PFIC_IPRR2": {
				"name": "R32_PFIC_IPRR2",
				"address": "0xE000E284",
				"info": "PFIC interrupt pending clear register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "PENDRST",
						"access": "WO",
						"info": "32#-38# interrupt hang clear. 1: The current numbered interrupt clears the pending state. 0: No effect.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IACTR1": {
				"name": "R32_PFIC_IACTR1",
				"address": "0xE000E300",
				"info": "PFIC interrupt activation status register 1",      
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "IACTS",
						"access": "RO",
						"info": "16#-31# Interrupt execution status. 1: Current number interrupt in execution. 0: Current number interrupt is not executed.",
						"reset_value": "0"
					},
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "IACTS",
						"access": "RO",
						"info": "14# Interrupt execution status. 1: Current number interrupt in execution. 0: Current number interrupt is not executed.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "IACTS",
						"access": "RO",
						"info": "12# Interrupt execution status. 1: Current number interrupt in execution. 0: Current number interrupt is not executed.",
						"reset_value": "0"
					},
					{
						"range": "[11:4]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[3:2]",
						"name": "IACTS",
						"access": "RO",
						"info": "2#-3# interrupt execution status. 1: Current number interruption in execution. 0: Current number interrupt is not executed.",
						"reset_value": "0"
					},
					{
						"range": "[1:0]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IACTR2": {
				"name": "R32_PFIC_IACTR2",
				"address": "0xE000E304",
				"info": "PFIC interrupt activation status register 2",      
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:7]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[6:0]",
						"name": "IACTS",
						"access": "RO",
						"info": "32#-38# Interrupt execution status. 1: Current number interruption in execution. 0: The current number interrupt is not executed.",
						"reset_value": "0"
					}
				]
			},
			"R32_PFIC_IPRIORx": {
				"name": "R32_PFIC_IPRIORx",
				"address": "0xE000E400",
				"info": "PFIC interrupt priority configuration register",   
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_PFIC_SCTLR": {
				"name": "R32_PFIC_SCTLR",
				"address": "0xE000ED10",
				"info": "PFIC system control register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}		
	},

	"GPIO": {
		"info": "List of PFIC-related registers",
		"table": "6-4",

		"registers_map": {
			"R32_GPIOx_CFGLR": {
				"name": "R32_GPIOA_CFGLR",
				"address": "0x40010800",
				"info": "PA port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": [
					{
						"range": "[31:30]\n[27:26]\n[23:22]\n[19:18]\n[15:14]\n[11:10]\n[7:6]\n[3:2]",
						"name": "CNFy[1:0]",
						"access": "RW",
						"info": "(y=0-7), the configuration bits for port x, by which the corresponding port is configured. \n\nWhen in input mode (MODE=00b). \n00: Analog input mode. \n01: Floating input mode. \n10: With pull-up and pull-down mode. \n11: Reserved. \n\nIn output mode (MODE>00b). \n00: Universal push-pull output mode. \n01: Universal open-drain output mode. \n10: Multiplexed function push-pull output mode. \n11: Multiplexing function open-drain output mode.",
						"reset_value": "01b"
					},
					{
						"range": "[29:28]\n[25:24]\n[21:20]\n[17:16]\n[13:12]\n[9:8]\n[5:4]\n[1:0]",
						"name": "MODEy[1:0]",
						"access": "RW",
						"info": "(y=0-7), port x mode selection, configure the corresponding port by these bits. \n00: Input mode. \n01: Output mode, maximum speed 10MHz; \n10: Output mode, maximum speed 2MHz. \n11: Output mode, maximum speed 30MHz.",
						"reset_value": "00b"
					}					
				]			
			},
			"R32_GPIOx_INDR": {
				"name": "R32_GPIOA_INDR",
				"address": "0x40010808",
				"info": "PA port input data register",
				"reset_value": "0x000000XX",
				"bits_fields": [
					{
						"range": "[31:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "IDRy",
						"access": "RO",
						"info": "(y=0-7), the port input data. These bits are readonly and can only be read out in 16-bit form. The value read is the high and low state of the corresponding bit.",
						"reset_value": "X"
					}
				]
			},
			"R32_GPIOx_OUTDR": {
				"name": "R32_GPIOA_OUTDR",
				"address": "0x4001080C",
				"info": "PA port output data register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "ODRy",
						"access": "RW",
						"info": "For output modes. (y=0-7), the data output by the port. These data can only be operated in 16-bit form. the I/O port outputs the values of these registers externally. For modes with drop-down inputs. 1: Pull-up input; 0: Pull-down input.",    
						"reset_value": "0"
					}
				]
			},
			"R32_GPIOx_BSHR": {
				"name": "R32_GPIOA_BSHR",
				"address": "0x40010810",
				"info": "PA port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:24]",
						"name": "Reserved",
						"access": "R0",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[23:16]",
						"name": "BRy",
						"access": "WO",
						"info": "(y=0-7), the corresponding OUTDR bits are 0 cleared for these location bits, and writing 0 has no effect. These bits can only be accessed in 16-bit form. If both BR and BS bits are set, the BS bit takes effect.",
						"reset_value": "0"
					},
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "BSy",
						"access": "WO",
						"info": "(y=0-7), for which the location bits will make the corresponding OUTDR location bits, writing 0 has no effect. These bits can only be accessed in 16-bit form. If both BR and BS bits are set, the BS bit takes effect.",
						"reset_value": "0"
					}
				]
			},
			"R32_GPIOx_BCR": {
				"name": "R32_GPIOA_BCR",
				"address": "0x40010814",
				"info": "PA port reset register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:8]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[7:0]",
						"name": "BRy",
						"access": "WO",
						"info": "(y=0-7), the corresponding OUTDR bits are cleared for these location bits, and writing 0 has no effect. These bits can only be accessed in 16-bit form.",
						"reset_value": "0"
					}
				]
			},
			"R32_GPIOx_LCKR": {
				"name": "R32_GPIOA_LCKR",
				"address": "0x40010818",
				"info": "PA port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:17]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"bit": 16,
						"name": "LCKK",
						"access": "RW",
						"description": "The lock key, which can be written in a specific sequence to achieve locking, but which can be read out at any time. It reads 0 to indicate that no locking is in effect, and reads 1 to indicate that locking is in effect.\nThe write sequence for the lock key is: write 1 - write 0 - write 1 - read 0 - read 1. The last step is not necessary, but can be used to confirm that the lock key is active.\nAny error while writing the sequence will not enable the activation of the lock and the value of LCK[7:0] cannot be changed while the sequence is being written. After the lock is in effect, the port configuration can only be changed after the next reset.",
						"resetValue": "0"
					},
					{
						"range": "[15:8]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"range": "[7:0]",
						"name": "LCKy",
						"access": "RW",
						"description": "(y=0-7), these bits are 1 to indicate locking the configuration of the corresponding port. These bits can only be changed before the LCKK is unlocked. The locked configuration refers to the configuration registers GPIOx_CFGLR.",
						"resetValue": "0"
					}
				]
			}
		},

		"registers": {
			"R32_GPIOA_CFGLR": {
				"name": "R32_GPIOA_CFGLR",
				"address": "0x40010800",
				"info": "PA port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": []
			},
			"R32_GPIOC_CFGLR": {
				"name": "R32_GPIOC_CFGLR",
				"address": "0x40011000",
				"info": "PC port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": []
			},
			"R32_GPIOD_CFGLR": {
				"name": "R32_GPIOD_CFGLR",
				"address": "0x40011400",
				"info": "PD port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": []
			},
			"R32_GPIOA_INDR": {
				"name": "R32_GPIOA_INDR",
				"address": "0x40010808",
				"info": "PA port input data register",
				"reset_value": "0x000000XX",
				"bits_fields": []
			},
			"R32_GPIOC_INDR": {
				"name": "R32_GPIOC_INDR",
				"address": "0x40011008",
				"info": "PC port input data register",
				"reset_value": "0x000000XX",
				"bits_fields": []
			},
			"R32_GPIOD_INDR": {
				"name": "R32_GPIOD_INDR",
				"address": "0x40011408",
				"info": "PD port input data register",
				"reset_value": "0x000000XX",
				"bits_fields": []
			},
			"R32_GPIOA_OUTDR": {
				"name": "R32_GPIOA_OUTDR",
				"address": "0x4001080C",
				"info": "PA port output data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOC_OUTDR": {
				"name": "R32_GPIOC_OUTDR",
				"address": "0x4001100C",
				"info": "PC port output data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOD_OUTDR": {
				"name": "R32_GPIOD_OUTDR",
				"address": "0x4001140C",
				"info": "PD port output data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOA_BSHR": {
				"name": "R32_GPIOA_BSHR",
				"address": "0x40010810",
				"info": "PA port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOC_BSHR": {
				"name": "R32_GPIOC_BSHR",
				"address": "0x40011010",
				"info": "PC port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOD_BSHR": {
				"name": "R32_GPIOD_BSHR",
				"address": "0x40011410",
				"info": "PD port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOA_BCR": {
				"name": "R32_GPIOA_BCR",
				"address": "0x40010814",
				"info": "PA port reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOC_BCR": {
				"name": "R32_GPIOC_BCR",
				"address": "0x40011014",
				"info": "PC port reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOD_BCR": {
				"name": "R32_GPIOD_BCR",
				"address": "0x40011414",
				"info": "PD port reset register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOA_LCKR": {
				"name": "R32_GPIOA_LCKR",
				"address": "0x40010818",
				"info": "PA port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOC_LCKR": {
				"name": "R32_GPIOC_LCKR",
				"address": "0x40011018",
				"info": "PC port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_GPIOD_LCKR": {
				"name": "R32_GPIOD_LCKR",
				"address": "0x40011418",
				"info": "PD port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}
		}		
	},

	"AFIO": {
		"info": "List of AFIO-related registers",
		"table": "7-16",

		"registers": {
			"R32_AFIO_PCFR1": {
				"name": "R32_AFIO_PCFR1",
				"address": "0x40010004",
				"info": "Remap Register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:27]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[26:24]",
						"name": "SWCFG[2:0]",
						"access": "RW",
						"info": "These bits are used to configure the I/O ports for SW function and trace function. SWD (SDI) is the debug interface to access the core. It is always used as a SWD port after system reset.",
						"reset_value": "0"
					},
					{
						"range": "23",
						"name": "TIM1_IREMAP",
						"access": "RW",
						"info": "Control timer 1 channel 1 selection \n1: Select internal LSI clock; \n0: Select external pins.",
						"reset_value": "0"
					},
					{
						"range": "22",
						"name": "I2C1REMAP1",
						"access": "RW",
						"info": "I2C1 remapping high bit (used in conjunction with AFIO_PCFR1 register bit1 I2C1_RM [22,1]). \n00: default mapping (SCL/PC2, SDA/PC1). \n01: Remapping (SCL/ PD1, SDA/PD0). \n1X: Remapping (SCL/PC5, SDA/PC6)",
						"reset_value": "PD0)."
					},
					{
						"range": "21",
						"name": "USART1_RM1",
						"access": "RW",
						"info": "USART1 mapping configuration high (used in conjunction with AFIO PCFR1 register bit2 USART1RM [21,2]). \n00: default mapping (CK/PD4, TX/PD5, RX/PD6, CTS/PD3, RTS/PC2). \n01: Remapping (CK/PD7, TX/PD0, RX/PD1, CTS/PC3, RTS/PC2, SW_RX/PD0). \n10: Remapping (CK/PD7, TX/PD6, RX/PD5, CTS/PC6, RTS/PC7, SW_RX/PD6). \n11: Remapping (CK/PC5, TX/PC0, RX/PC1, CTS/PC6, RTS/PC7, SW_RX/PC0). \n10: Remapping (CK/PD7, TX/PD6, RX/PD5, CTS/PC6, RTS/PC7, SW_RX/PD6). \n11: Remapping (CK/PC5, TX/PC0, RX/PC1, CTS/PC6, RTS/PC7, SW_RX/PC0).",
						"reset_value": "0"
					},
					{
						"range": "[20:19]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"bit": 18,
						"name": "ADC_ETRGREG_RM",
						"access": "RW",
						"description": "Remap bit for ADC external trigger rule conversion.\n1: ADC external trigger rule conversion connected to PC2;\n0: ADC external trigger rule conversion connected to PD3.",
						"resetValue": "0"
					},
					{
						"bit": 17,
						"name": "ADC_ETRGINJ_RM",
						"access": "RW",
						"description": "Remap bit for ADC external trigger rule conversion.\n1: ADC external trigger rule conversion connected to PC2;\n0: ADC external trigger rule conversion connected to PD3.",
						"resetValue": "0"
					},
					{
						"bit": 16,
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"bit": 15,
						"name": "PA1PA2_RM",
						"access": "RW",
						"description": "Pin PA1 & PA2 remapping bit, this bit can be read or written by user. It controls the proper function of PA1 and PA2 (set to 1 when connected to an external crystal pin)\n1: No functional role for pins;\n0: Pin is used as GPIO and multiplexed function.",
						"resetValue": "0"
					},
					{
						"range": "[14:10]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"range": "[9:8]",
						"name": "TIM2_RM[1:0]",
						"access": "RW",
						"description": "Remap bits for timer 2. These bits can be read and written by the user. It controls the mapping of Timer 2's channels 1 through 4 and external trigger (ETR) on the GPIO ports.\n00: Default mapping (CH1/ETR/PD4, CH2/PD3, CH3/PC0, CH4/PD7).\n01: Partial mapping (CH1/ETR/PC5, CH2/PC2, CH3/PD2, CH4/PC1).\n10: Partial mapping (CH1/ETR/PC1, CH2/PD3, CH3/PC0, CH4/PD7).\n11: Complete mapping (CH1/ETR/PC1, CH2/PC7, CH3/PD6, CH4/PD5).",
						"resetValue": "0"
					},
					{
						"range": "[7:6]",
						"name": "TIM1_RM[1:0]",
						"access": "RW",
						"description": "Remap bits for timer 1. These bits can be read and written by the user. It controls the mapping of channels 1 to 4, 1N to 3N, external trigger (ETR) and brake input (BKIN) of timer 1 to the GPIO ports.\n00: Default mapping (ETR/PC5, CH1/PD2, CH2/PA1, CH3/PC3, CH4/PC4, BKIN/PC2, CH1N/PD0, CH2N/PA2, CH3N/PD1).\n01: Partial mapping (ETR/PC5, CH1/PC6, CH2/PC7, CH3/PC0, CH4/PD3, BKIN/PC1, CH1N/PC3, CH2N/PC4, CH3N/PD1).\n10: Partial mapping (ETR/PD4, CH1/PD2, CH2/PA1, CH3/PC3, CH4/PC4, BKIN/PC2, CH1N/PD0, CH2N/PA2, CH3N/PD1).\n11: Complete mapping (ETR/PC2, CH1/PC4, CH2/PC7, CH3/PC5, CH4/PD4, BKIN/PC1, CH1N/PC3, CH2N/PD2, CH3N/PC6).",
						"resetValue": "0"
					},
					{
						"range": "[5:3]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"bit": 2,
						"name": "USART1_RM",
						"access": "RW",
						"description": "USART1 mapping configuration low bit (used in conjunction with AFIO PCFR1 register bit21 USART1REMAP1 [21,2]).\n00: Default mapping (CK/PD4, TX/PD5, RX/PD6, CTS/PD3, RTS/PC2).\n01: Remapping (CK/PD7, TX/PD0, RX/PD1, CTS/PC3, RTS/PC2, SW_RX/PD0).\n10: Remapping (CK/PD7, TX/PD6, RX/PD5, CTS/PC6, RTS/PC7, SW_RX/PD6).\n11: Remapping (CK/PC5, TX/PC0, RX/PC1, CTS/PC6, RTS/PC7, SW_RX/PC0).",
						"resetValue": "0"
					},
					{
						"bit": 1,
						"name": "I2C1_RM",
						"access": "RW",
						"description": "I2C1 remapping low bit (used in conjunction with AFIO_PCFR1 register bit22 I2C1_RM1 [22,1]).\n00: Default mapping (SCL/PC2, SDA/PC1).\n01: Remapping (SCL/ PD1, SDA/ PD0).\n1X: Remapping (SCL/PC5, SDA/PC6)",
						"resetValue": "0"
					},
					{
						"bit": 0,
						"name": "SPI1_RM",
						"access": "RW",
						"description": "Remapping of SPI1. This bit can be read or written by the user. It controls the mapping of SPI1's NSS, SCK, MISO, and MOSI multiplexing functions to the GPIO ports.\n0: Default mapping (NSS/PC1, CK/PC5, MISO/PC7, MOSI/PC6).\n1: Remapping (NSS/PC0, CK/PC5, MISO/PC7, MOSI/PC6).",
						"resetValue": "0"
					}
				]
			},
			"R32_AFIO_EXTICR": {
				"name": "R32_AFIO_EXTICR",
				"address": "0x40010008",
				"info": "External interrupt configuration register 1",      
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[15:14]\n[13:12]\n[11:10]\n[9:8]\n[7:6]\n[5:4]\n[3:2]\n[1:0]",
						"name": "EXTIx[1:0]",
						"access": "RO",
						"info": "(x=0-7), external interrupt input pin configuration bit. Used to determine to which port pins the external interrupt pins are mapped. \n00: xth pin of the PA pin. \n10: xth pin of the PC pin. \n11: xth pin of the PD pin.",
						"reset_value": "0"
					}
				]
			}			
		}
	},

	"DMA": {
		"info": "DMA-related registers list",
		"table": "8-3",

		"registers_map": {
			"R32_DMA_CFGRx": {
				"name": "R32_DMA_CFGRx",
				"address": "0x00000000",
				"info": "0x40020008 DMA channel 1 configuration",
				"reset_value": "register",
				"bits_fields": [
					{
						"range": "[31:15]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "MEM2MEM",
						"access": "RW",
						"info": "Memory-to-memory mode enable. 1: Enable memory-to-memory data transfer mode. 0: Disable memory-to-memory data transfer mode.",
						"reset_value": "0"
					},
					{
						"range": "[13:12]",
						"name": "PL",
						"access": "RW",
						"info": "Channel priority setting. 00: low; 01: medium. 10: High; 11:Very high.",
						"reset_value": "0"
					},
					{
						"range": "[11:10]",
						"name": "MSIZE",
						"access": "RW",
						"info": "Memory address data width setting. 00: 8 bits; 01: 16 bits. 10: 32 bits; 11: Reserved.",
						"reset_value": "0"
					},
					{
						"range": "[9:8]",
						"name": "PSIZE",
						"access": "RW",
						"info": "Peripheral address data width setting. 00: 8 bits; 01: 16 bits. 10: 32 bits; 11: Reserved.",
						"reset_value": "0"
					},
					{
						"bit": 7,
						"name": "MINC",
						"access": "RW",
						"description": "Memory address incremental mode enable.\n1: Enable incremental memory address increment operation.\n0: Memory address remains unchanged operation.",
						"resetValue": "0"
					},
					{
						"bit": 6,
						"name": "PINC",
						"access": "RW",
						"description": "Peripheral address incremental mode enable.\n1: Enable incremental operation of the peripheral address.\n0: Peripheral address remains unchanged operation.",
						"resetValue": "0"
					},
					{
						"bit": 5,
						"name": "CIRC",
						"access": "RW",
						"description": "DMA channel cyclic mode enable.\n1: Enables cyclic operation.\n0: Perform a single operation.",
						"resetValue": "0"
					},
					{
						"bit": 4,
						"name": "DIR",
						"access": "RW",
						"description": "Data transfer direction.\n1: Read from memory.\n0: Read from peripheral.",
						"resetValue": "0"
					},
					{
						"bit": 3,
						"name": "TEIE",
						"access": "RW",
						"description": "Transmission error interrupt enable control.\n1: Enable transmission error interrupt.\n0: Disable transmission error interrupt.",
						"resetValue": "0"
					},
					{
						"bit": 2,
						"name": "HTIE",
						"access": "RW",
						"description": "Transmission over half interrupt enable control.\n1: Enable the transmission over half interrupt.\n0: Disable the transmission over half interrupt.",
						"resetValue": "0"
					},
					{
						"bit": 1,
						"name": "TCIE",
						"access": "RW",
						"description": "Transmission completion interrupt enable control.\n1: Enable the transmission completion interrupt.\n0: Disable the transmission completion interrupt.",
						"resetValue": "0"
					},
					{
						"bit": 0,
						"name": "EN",
						"access": "RW",
						"description": "Channel enable control.\n1: Channel on; 0: Channel off.\nWhen a DMA transfer error occurs, the hardware automatically clears this bit to 0 and shuts down the channel.",
						"resetValue": "0"
					}
				]
			},

			"R32_DMA_CNTRx": {
				"name": "R32_DMA_CNTR1",
				"address": "0x00000000",
				"info": "0x4002000C DMA channel 1 number of data register", 
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[15:0]",
						"name": "NDT[15:0]",
						"access": "RW",
						"info": "Number of data transfers, range 0-65535. \nThis register can only be written when the channel is not operating (EN=0 for DMA_CFGRx). After the channel is turned on this register becomes read-only and indicates the number of remaining pending transfer (the register content is decremented after each DMA transfer). \nWhen the channel is in cyclic mode, the contents of the register will be automatically reloaded to the previously configured value.",
						"reset_value": "0"
					}					
				]
			},

			"R32_DMA_PADDRx": {
				"name": "R32_DMA_PADDR1",
				"address": "0x40020010",
				"info": "DMA channel 1 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "PA[31:0]",
						"access": "RW",
						"info": "Peripheral base address, which serves as the source or destination address for peripheral data transfer. \nWhen PSIZE[1:0]='01' (16 bits), the module automatically ignores bit0 and the operation address is automatically 2byte aligned; when PSIZE[1:0]='10' (32 bits), the module automatically ignores bit[1:0] and the operation address is automatically 4-byte aligned.",
						"reset_value": "0"
					}					
				]
			},

			"R32_DMA_MADDRx": {
				"name": "R32_DMA_MADDR1",
				"address": "0x40020014",
				"info": "DMA channel 1 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:0]",
						"name": "MA[31:0]",
						"access": "RW",
						"info": "The memory data address, which serves as the source or destination address for data transfers. \nWhen MSIZE[1:0]='01' (16 bits), the module automatically ignores bit0, and the operation address is automatically 2-byte aligned; when MSIZE[1:0]='10' (32 bits), the module automatically ignores bit[1:0], and the operation address is automatically 4-byte aligned.",
						"reset_value": "0"
					}	
				]
			}
		},

		"registers": {
			"R32_DMA_INTFR": {
				"name": "R32_DMA_INTFR",
				"address": "0x40020000",
				"info": "DMA interrupt status",
				"reset_value": "register",
				"bits_fields": [
					{
						"range": "[31:28]",
						"name": "Reserved",
						"access": "RO",
						"description": "Reserved",
						"resetValue": "0"
					},
					{
						"bits": [27, 23, 19, 15, 11, 7, 3],
						"name": "TEIFx",
						"access": "RO",
						"description": "Transmission error flag for channel x (x=1/2/3/4/5/6/7).\n1: A transmission error occurred on channel x.\n0: No transmission error on channel x.\nHardware set, software write CTEIFx bit to clear this flag.",
						"resetValue": "0"
					},
					{
						"bits": [26, 22, 18, 14, 10, 6, 2],
						"name": "HTIFx",
						"access": "RO",
						"description": "Transmission halfway flag for channel x (x=1/2/3/4/5/6/7).\n1: a transmission over half event is generated on channel x.\n0: No transmission over half on channel x.\nHardware set, software write CHTIFx bit to clear this flag.",
						"resetValue": "0"
					},
					{
						"bits": [25, 21, 17, 13, 9, 5, 1],
						"name": "TCIFx",
						"access": "RO",
						"description": "Transmission completion flag for channel x (x=1/2/3/4/5/6/7).\n1: a transmission completion event is generated on channel x.\n0: No transmission completion event on channel x.\nHardware set, software write CTCIFx bit to clear this flag.",
						"resetValue": "0"
					},
					{
						"bits": [24, 20, 16, 12, 8, 4, 0],
						"name": "GIFx",
						"access": "RO",
						"description": "Global interrupt flag for channel x (x=1/2/3/4/5/6/7).\n1: TEIFx or HTIFx or TCIFx is generated on channel x.\n0: No TEIFx or HTIFx or TCIFx occurred on channel x.\nHardware set, software write CGIFx bit to clear this flag.",
						"resetValue": "0"
					}
				]
			},
			"R32_DMA_INTFCR": {
				"name": "R32_DMA_INTFCR",
				"address": "0x00000000",
				"info": "0x40020004 DMA interrupt flag clear",
				"reset_value": "register",
				"bits_fields": [
					{
						"range": "[31:28]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "27/23/19/1\n5/11/7/3",
						"name": "CTEIFx",
						"access": "WO",
						"info": "Clear the transmission error flag for channel x (x=1/2/3/4/5/6/7). 1: Clear the TEIFx flag in the DMA_INTFR register. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "26/22/18/1\n4/10/6/2",
						"name": "CHTIFx",
						"access": "WO",
						"info": "Clear the transmission halfway flag for channel x (x=1/2/3/4/5/6/7). 1: Clear the HTIFx flag in the DMA_INTFR register. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "25/21/17/1\n3/9/5/1",
						"name": "CTCIFx",
						"access": "WO",
						"info": "Clear the transmission completion flag for channel x (x=1/2/3/4/5/6/7). 1: Clear the TCIFx flag in the DMA_INTFR register. 0: No effect.",
						"reset_value": "0"
					},
					{
						"range": "24/20/16/1\n2/8/4/0",
						"name": "CGIFx",
						"access": "WO",
						"info": "Clear the global interrupt flag for channel x (x=1/2/3/4/5/6/7). 1: Clear the TEIFx/HTIFx/TCIFx/ GIFx flags in the DMA_INTFR register. 0: No effect.",
						"reset_value": "0"
					}
				]
			},
			"R32_DMA_CFGR1": {
				"name": "R32_DMA_CFGR1",
				"address": "0x00000000",
				"info": "0x40020008 DMA channel 1 configuration",
				"reset_value": "register",
				"bits_fields": []
			},
			"R32_DMA_CNTR1": {
				"name": "R32_DMA_CNTR1",
				"address": "0x00000000",
				"info": "0x4002000C DMA channel 1 number of data register", 
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_PADDR1": {
				"name": "R32_DMA_PADDR1",
				"address": "0x40020010",
				"info": "DMA channel 1 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_MADDR1": {
				"name": "R32_DMA_MADDR1",
				"address": "0x40020014",
				"info": "DMA channel 1 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CFGR2": {
				"name": "R32_DMA_CFGR2",
				"address": "0x4002001C",
				"info": "DMA channel 2 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CNTR2": {
				"name": "R32_DMA_CNTR2",
				"address": "0x40020020",
				"info": "DMA channel 2 number of data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_PADDR2": {
				"name": "R32_DMA_PADDR2",
				"address": "0x40020024",
				"info": "DMA channel 2 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_MADDR2": {
				"name": "R32_DMA_MADDR2",
				"address": "0x40020028",
				"info": "DMA channel 2 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CFGR3": {
				"name": "R32_DMA_CFGR3",
				"address": "0x40020030",
				"info": "DMA channel 3 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CNTR3": {
				"name": "R32_DMA_CNTR3",
				"address": "0x40020034",
				"info": "DMA channel 3 number of data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_PADDR3": {
				"name": "R32_DMA_PADDR3",
				"address": "0x40020038",
				"info": "DMA channel 3 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_MADDR3": {
				"name": "R32_DMA_MADDR3",
				"address": "0x4002003C",
				"info": "DMA channel 3 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CFGR4": {
				"name": "R32_DMA_CFGR4",
				"address": "0x40020044",
				"info": "DMA channel 4 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CNTR4": {
				"name": "R32_DMA_CNTR4",
				"address": "0x40020048",
				"info": "DMA channel 4 number of data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_PADDR4": {
				"name": "R32_DMA_PADDR4",
				"address": "0x4002004C",
				"info": "DMA channel 4 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_MADDR4": {
				"name": "R32_DMA_MADDR4",
				"address": "0x40020050",
				"info": "DMA channel 4 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CFGR5": {
				"name": "R32_DMA_CFGR5",
				"address": "0x40020058",
				"info": "DMA channel 5 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CNTR5": {
				"name": "R32_DMA_CNTR5",
				"address": "0x4002005C",
				"info": "DMA channel 5 number of data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_PADDR5": {
				"name": "R32_DMA_PADDR5",
				"address": "0x40020060",
				"info": "DMA channel 5 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_MADDR5": {
				"name": "R32_DMA_MADDR5",
				"address": "0x40020064",
				"info": "DMA channel 5 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CFGR6": {
				"name": "R32_DMA_CFGR6",
				"address": "0x4002006C",
				"info": "DMA channel 6 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CNTR6": {
				"name": "R32_DMA_CNTR6",
				"address": "0x40020070",
				"info": "DMA channel 6 number of data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_PADDR6": {
				"name": "R32_DMA_PADDR6",
				"address": "0x40020074",
				"info": "DMA channel 6 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_MADDR6": {
				"name": "R32_DMA_MADDR6",
				"address": "0x40020078",
				"info": "DMA channel 6 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CFGR7": {
				"name": "R32_DMA_CFGR7",
				"address": "0x40020080",
				"info": "DMA channel 7 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_CNTR7": {
				"name": "R32_DMA_CNTR7",
				"address": "0x40020084",
				"info": "DMA channel 7 number of data register",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_PADDR7": {
				"name": "R32_DMA_PADDR7",
				"address": "0x40020088",
				"info": "DMA channel 7 peripheral address register",        
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_DMA_MADDR7": {
				"name": "R32_DMA_MADDR7",
				"address": "0x4002008C",
				"info": "DMA channel 7 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": []
			}		
		}
	},

	"ADC": {
		"info": "ADC-related registers list",
		"table": "9-7",

		"registers_map": {
			"R32_ADC_IOFRx": {
				"name": "R32_ADC_IOFR1",
				"address": "0x40012414",
				"info": "ADC injected channel data offset register 1",      
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:10",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "9:0",
						"name": "JOFFSETx[11:0]",
						"access": "RW",
						"info": "Data offset value for injected channel x. When converting injected channels, this value is subtracted from the original conversion data. The result can be read in ADC_IDATARx register.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_IDATARx": {
				"name": "R32_ADC_IDATAR1",
				"address": "0x4001243C",
				"info": "ADC injected data register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[15:0]",
						"name": "JDATA[15:0]",
						"access": "RO",
						"info": "Injection channel conversion data (data left- aligned or right-aligned).",
						"reset_value": "0"
					}
				]				
			}
		},

		"registers": {
			"R32_ADC_STATR": {
				"name": "R32_ADC_STATR",
				"address": "0x40012400",
				"info": "ADC status register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:5",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "STRT",
						"access": "RW0",
						"info": "Rule channel transition start state. 1: Rule channel conversion has started. 0: Rule channel conversion has not started. This bit is set to 1 by hardware and cleared to 0 by software (write 1 is not valid).",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "JSTRT",
						"access": "RW0",
						"info": "Injection channel conversion start state. 1: Injection channel conversion has started. 0: Injection channel conversion has not started. This bit is set to 1 by hardware and cleared to 0 by software (write 1 is not valid).",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "JEOC",
						"access": "RW0",
						"info": "End state of the injection channel group conversion. 1: Conversion complete. 0: Conversion not completed. This bit is set to 1 by hardware (all injected channels converted) and cleared to 0 by software (write 1 is invalid).",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "EOC",
						"access": "RW0",
						"info": "Conversion end state. 1: Conversion complete. 0: Conversion not completed. This bit is set to 1 by hardware (end of rule or injection channel group conversion), and cleared to 0 by software or when reading ADC_RDATAR.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "AWD",
						"access": "RW0",
						"info": "Analog watchdog flag bit. 1: Analog watchdog event occurred. 0: No analog watchdog event occurred. This bit is set to 1 by hardware (conversion value is out of range of ADC_WDHTR and ADC_WDLTR) and cleared to 0 by software (write 1 is invalid).",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_CTLR1": {
				"name": "R32_ADC_CTLR1",
				"address": "0x40012404",
				"info": "ADC control register 1",
				"reset_value": "0x02000000",
				"bits_fields": [
					{
						"range": "31:27",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "26:25",
						"name": "CALVOL[1:0]",
						"access": "RW",
						"info": "Calibration voltage selection. 01: Calibration voltage 2/4 AVDD. 10: Calibration voltage 3/4 AVDD. Other: Invalid.",
						"reset_value": "-"
					},
					{
						"range": "24",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "1"
					},
					{
						"range": "23",
						"name": "AWDEN",
						"access": "RW",
						"info": "Analog watchdog function enable bit on the rule channel. 1: Enable. 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "22",
						"name": "JAWDEN",
						"access": "RW",
						"info": "Analog watchdog function enable bit on the injection channel. 1: Enable. 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "21:16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "15:13",
						"name": "DISCNUM[2:0]",
						"access": "RW",
						"info": "Number of rule channels to be converted after external triggering in intermittent mode. 000: 1 channel. ... 111: 8 channels.",
						"reset_value": "-"
					},
					{
						"range": "12",
						"name": "JDISCEN",
						"access": "RW",
						"info": "Intermittent mode enable bit on the injection channel. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "DISCEN",
						"access": "RW",
						"info": "Intermittent mode enable bit on the rule channel. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "JAUTO",
						"access": "RW",
						"info": "After opening of the rule channel is completed, the injection channel group enable bit is switched automatically. 1: Enable automatic group switching. 0: Disable automatic group switching.",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "AWDSGL",
						"access": "RW",
						"info": "In scan mode, use the analog watchdog on a single channel. 1: Use analog watchdog on a single channel (AWDCH[4:0] selection). 0: Use on all channels.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "SCAN",
						"access": "RW",
						"info": "Scan mode enable bit. 1: Enable scan mode. 0: Disable scan mode.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "JEOCIE",
						"access": "RW",
						"info": "Inject the channel group end-of-conversion interrupt enable bit. 1: Enable group completion interrupt. 0: Disable group completion interrupt.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "AWDIE",
						"access": "RW",
						"info": "Analog watchdog interrupt enable bit. 1: Enable. 0: Disable. Note: In scan mode, this interrupt will abort the scan if it occurs.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "EOCIE",
						"access": "RW",
						"info": "End of conversion (rule or injection channel group) interrupt enable bit. 1: Enable. 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "4:0",
						"name": "AWDCH[4:0]",
						"access": "RW",
						"info": "Analog watchdog channel selection bits. 00000: channel 0; 00001: channel 1; ... 01001: channel 9.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_CTLR2": {
				"name": "R32_ADC_CTLR2",
				"address": "0x40012408",
				"info": "ADC control register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:23",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "22",
						"name": "SWSTART",
						"access": "RW",
						"info": "Software trigger to start rule channel conversion. 1: Initiate conversion. 0: Reset state. Set by software; cleared by hardware when conversion starts.",
						"reset_value": "0"
					},
					{
						"range": "21",
						"name": "JSWSTART",
						"access": "RW",
						"info": "Software trigger to start injection channel conversion. 1: Initiate injection channel conversion. 0: Reset state. Set by software; cleared to 0 by hardware or software when conversion starts.",
						"reset_value": "0"
					},
					{
						"range": "20",
						"name": "EXTTRIG",
						"access": "RW",
						"info": "External trigger mode enable for the rule channel. 1: Use external events to initiate conversions. 0: Disable external event activation.",
						"reset_value": "0"
					},
					{
						"range": "19:17",
						"name": "EXTSEL[2:0]",
						"access": "RW",
						"info": "External trigger event selection for initiating rule channel conversion. 000: TRGO (Timer1). 001: CC1 (Timer1). 010: CC2 (Timer1). 011: TRGO (Timer2). 100: CC1 (Timer2). 101: CC2 (Timer2). 110: PD3/PC2. 111: SWSTART software trigger.",
						"reset_value": "0"
					},
					{
						"range": "16",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "15",
						"name": "JEXTTRIG",
						"access": "RW",
						"info": "External trigger mode enable for the injected channel. 1: Use external events to initiate conversions. 0: Disable external event activation.",
						"reset_value": "0"
					},
					{
						"range": "14:12",
						"name": "JEXTSEL[2:0]",
						"access": "RW",
						"info": "External trigger event selection for initiating injection channel conversion. 000: CC3 (Timer1); 001: CC4 (Timer1); 010: CC3 (Timer2); 011: CC4 (Timer2); 100–101: Reserved; 110: PD1/PA2; 111: JSWSTART software trigger.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "ALIGN",
						"access": "RW",
						"info": "Data alignment control. 1: Left-aligned. 0: Right-aligned.",
						"reset_value": "0"
					},
					{
						"range": "10:9",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "DMA",
						"access": "RW",
						"info": "Direct Memory Access mode enable. 1: Enable DMA. 0: Disable DMA.",
						"reset_value": "0"
					},
					{
						"range": "7:4",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "RSTCAL",
						"access": "RW",
						"info": "Reset calibration bit. Set by software; cleared by hardware after reset completes. 1: Initialize calibration registers. 0: Calibration register initialized. Note: Setting this while conversion is active may require extra cycles to clear.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "CAL",
						"access": "RW",
						"info": "Start calibration. 1: Start calibration. 0: Calibration complete. Set by software; cleared by hardware at the end of calibration.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "CONT",
						"access": "RW",
						"info": "Continuous conversion enable. 1: Continuous conversion mode. 0: Single conversion mode. Conversion continues until cleared.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "ADON",
						"access": "RW",
						"info": "ADC enable and start control. 1: Turn on ADC and start conversion. 0: Power down ADC. Writing 1 when ADON=0 wakes ADC from power-down; writing 1 when ADON=1 starts conversion.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_SAMPTR1": {
				"name": "R32_ADC_SAMPTR1",
				"address": "0x4001240C",
				"info": "ADC sample time register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:18",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "17:0",
						"name": "SMPx[2:0]",
						"access": "RW",
						"info": "Sample time configuration for channel x. 000: 3 cycles; 001: 9 cycles; 010: 15 cycles; 011: 30 cycles; 100: 43 cycles; 101: 57 cycles; 110: 73 cycles; 111: 241 cycles. Used to independently select the sample time for each channel; the configuration value must remain constant during sampling.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_SAMPTR2": {
				"name": "R32_ADC_SAMPTR2",
				"address": "0x40012410",
				"info": "ADC sample time register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:30",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "29:0",
						"name": "SMPx[2:0]",
						"access": "RW",
						"info": "Sample time configuration for channel x. 000: 3 cycles; 001: 9 cycles; 010: 15 cycles; 011: 30 cycles; 100: 43 cycles; 101: 57 cycles; 110: 73 cycles; 111: 241 cycles. Used to independently select the sample time for each channel; the configuration value must remain constant during the sample cycle.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_IOFR1": {
				"name": "R32_ADC_IOFR1",
				"address": "0x40012414",
				"info": "ADC injected channel data offset register 1",      
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_IOFR2": {
				"name": "R32_ADC_IOFR2",
				"address": "0x40012418",
				"info": "ADC injected channel data offset register 2",      
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_IOFR3": {
				"name": "R32_ADC_IOFR3",
				"address": "0x4001241C",
				"info": "ADC injected channel data offset register 3",      
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_IOFR4": {
				"name": "R32_ADC_IOFR4",
				"address": "0x40012420",
				"info": "ADC injected channel data offset register 4",      
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_WDHTR": {
				"name": "R32_ADC_WDHTR",
				"address": "0x40012424",
				"info": "ADC watchdog high threshold register",
				"reset_value": "0x000003FF",
				"bits_fields": [
					{
						"range": "31:10",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "9:0",
						"name": "HT[9:0]",
						"access": "RW",
						"info": "Analog watchdog high threshold setting value.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_WDLTR": {
				"name": "R32_ADC_WDLTR",
				"address": "0x40012428",
				"info": "ADC watchdog low threshold register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:10",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "9:0",
						"name": "LT[9:0]",
						"access": "RW",
						"info": "Analog watchdog low threshold setting value.",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_RSQR1": {
				"name": "R32_ADC_RSQR1",
				"address": "0x4001242C",
				"info": "ADC regular sequence register 1",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:24",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "23:20",
						"name": "L[3:0]",
						"access": "RW",
						"info": "Number of channels to be converted in a regular channel conversion sequence. 0000–1111: 1–16 conversions.",
						"reset_value": "0"
					},
					{
						"range": "19:15",
						"name": "SQ16[4:0]",
						"access": "RW",
						"info": "The number of the 16th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "14:10",
						"name": "SQ15[4:0]",
						"access": "RW",
						"info": "The number of the 15th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "9:5",
						"name": "SQ14[4:0]",
						"access": "RW",
						"info": "The number of the 14th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "4:0",
						"name": "SQ13[4:0]",
						"access": "RW",
						"info": "The number of the 13th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_RSQR2": {
				"name": "R32_ADC_RSQR2",
				"address": "0x40012430",
				"info": "ADC regular sequence register 2",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:30",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "29:25",
						"name": "SQ12[4:0]",
						"access": "RW",
						"info": "The number of the 12th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "24:20",
						"name": "SQ11[4:0]",
						"access": "RW",
						"info": "The number of the 11th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "19:15",
						"name": "SQ10[4:0]",
						"access": "RW",
						"info": "The number of the 10th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "14:10",
						"name": "SQ9[4:0]",
						"access": "RW",
						"info": "The number of the 9th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "9:5",
						"name": "SQ8[4:0]",
						"access": "RW",
						"info": "The number of the 8th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "4:0",
						"name": "SQ7[4:0]",
						"access": "RW",
						"info": "The number of the 7th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_RSQR3": {
				"name": "R32_ADC_RSQR3",
				"address": "0x40012434",
				"info": "ADC regular sequence register 3",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "31:30",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "29:25",
						"name": "SQ6[4:0]",
						"access": "RW",
						"info": "The number of the 6th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "24:20",
						"name": "SQ5[4:0]",
						"access": "RW",
						"info": "The number of the 5th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "19:15",
						"name": "SQ4[4:0]",
						"access": "RW",
						"info": "The number of the 4th conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "14:10",
						"name": "SQ3[4:0]",
						"access": "RW",
						"info": "The number of the 3rd conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "9:5",
						"name": "SQ2[4:0]",
						"access": "RW",
						"info": "The number of the 2nd conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					},
					{
						"range": "4:0",
						"name": "SQ1[4:0]",
						"access": "RW",
						"info": "The number of the 1st conversion channel in the rule sequence (0–9).",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_ISQR": {
				"name": "R32_ADC_ISQR",
				"address": "0x40012438",
				"info": "ADC injected sequence register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:22]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[21:20]",
						"name": "JL[1:0]",
						"access": "RW",
						"info": "Inject the number of channels to be converted in the channel conversion sequence. 00- 11: 1-4 conversions.",       
						"reset_value": "0"
					},
					{
						"range": "[19:15]",
						"name": "JSQ4[4:0]",
						"access": "RW",
						"info": "The number of the 4th conversion channel in the injection sequence (0-9). Note : The software writes and assigns the channel number (0-9) as the 4th in the sequence to be converted.",
						"reset_value": "0"
					},
					{
						"range": "[14:10]",
						"name": "JSQ3[4:0]",
						"access": "RW",
						"info": "The number of the 3rd conversion channel in the injection sequence (0-9).",
						"reset_value": "0"
					},
					{
						"range": "[9:5]",
						"name": "JSQ2[4:0]",
						"access": "RW",
						"info": "The number of the 2nd conversion channel in the injection sequence (0-9).",
						"reset_value": "0"
					},
					{
						"range": "[4:0]",
						"name": "JSQ1[4:0]",
						"access": "RW",
						"info": "The number of the 1st conversion channel in the injection sequence (0-9).",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_IDATAR1": {
				"name": "R32_ADC_IDATAR1",
				"address": "0x4001243C",
				"info": "ADC injected data register 1",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_IDATAR2": {
				"name": "R32_ADC_IDATAR2",
				"address": "0x40012440",
				"info": "ADC injected data register 2",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_IDATAR3": {
				"name": "R32_ADC_IDATAR3",
				"address": "0x40012444",
				"info": "ADC injected data register 3",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_IDATAR4": {
				"name": "R32_ADC_IDATAR4",
				"address": "0x40012448",
				"info": "ADC injected data register 4",
				"reset_value": "0x00000000",
				"bits_fields": []
			},
			"R32_ADC_RDATAR": {
				"name": "R32_ADC_RDATAR",
				"address": "0x4001244C",
				"info": "ADC regular data register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:16]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "[15:0]",
						"name": "DATA[15:0]",
						"access": "RO",
						"info": "Rule channel conversion data (data left-aligned or right aligned)",
						"reset_value": "0"
					}
				]
			},
			"R32_ADC_DLYR": {
				"name": "R32_ADC_DLYR",
				"address": "0x40012450",
				"info": "ADC delayed data register",
				"reset_value": "0x00000000",
				"bits_fields": [
					{
						"range": "[31:10]",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "DLYSRC",
						"access": "RW",
						"info": "External trigger source delay selection 1: Injection channel external trigger delay; 0: Rule channel external trigger delay.",
						"reset_value": "0"
					},
					{
						"range": "[8:0]",
						"name": "DLYVLU[8:0]",
						"access": "RW",
						"info": "External trigger delay data, delay time configuration, unit : ADC clock cycle",
						"reset_value": "0"
					}
				]
			}
		}
	},

	"TIM1": {
		"info": "TIM1-related registers list",
		"table": "10-3",

		"registers": {
			"R16_TIM1_CTLR1": {
				"name": "R16_TIM1_CTLR1",
				"address": "0x40012C00",
				"info": "Control register 1",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "CAPLVL",
						"access": "RW",
						"info": "In double-edge capture mode, enables capture level indication. 1: Enable the indication function; 0: Disable. When enabled, bit[16] of CHxCVR indicates the level corresponding to the capture value.",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "CAPOV",
						"access": "RW",
						"info": "Capture value mode configuration. 1: CHxCVR is 0xFFFF if counter overflow occurred before capture; 0: capture value reflects the actual counter.",
						"reset_value": "0"
					},
					{
						"range": "13:10",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "9:8",
						"name": "CKD[1:0]",
						"access": "RW",
						"info": "Division ratio for timer clock (CK_INT), dead-time, and digital filter clock. 00: Tdts=Tck_int; 01: Tdts=2xTck_int; 10: Tdts=4xTck_int; 11: Reserved.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "ARPE",
						"access": "RW",
						"info": "Auto-reload preload enable bit. 1: Enable Automatic Reload Value Register (ATRLR); 0: ATRLR disabled.",
						"reset_value": "0"
					},
					{
						"range": "6:5",
						"name": "CMS[1:0]",
						"access": "RW",
						"info": "Central alignment mode selection. 00: Edge-aligned; 01: Central alignment mode 1; 10: Central alignment mode 2; 11: Central alignment mode 3.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "DIR",
						"access": "RW",
						"info": "Counting direction. 1: Down-counting; 0: Up-counting. Not valid in central alignment or encoder mode.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "OPM",
						"access": "RW",
						"info": "Single pulse mode. 1: Counter stops (clearing CEN) at next update event; 0: counter does not stop.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "URS",
						"access": "RW",
						"info": "Update request source. 1: Only generate interrupt/DMA request on overflow/underflow; 0: Generate on overflow/underflow, UG bit set, or slave mode updates.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "UDIS",
						"access": "RW",
						"info": "Update disable. 1: UEV disabled, no update event generated, registers hold value; 0: UEV allowed, updates load register cache values.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "CEN",
						"access": "RW",
						"info": "Counter enable. 1: Enable counter; 0: Disable counter. Required for external clock, gated, and encoder modes.",
						"reset_value": "0"
					}
				]
			},
			"R16_TIM1_CTLR2": {
				"name": "R16_TIM1_CTLR2",
				"address": "0x40012C04",
				"info": "Control register 2",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "OIS4",
						"access": "RW",
						"info": "Output idle state 4. 1: If MOE=0 and OC4N is implemented, OC4=1 after dead-time; 0: OC4=0 after dead-time. Cannot be modified after LOCK (TIMx_BDTR) level 1, 2 or 3.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "OIS3N",
						"access": "RW",
						"info": "Output idle state 3N. 1: If MOE=0, OC3N=1 after dead-time; 0: OC3N=0. Cannot be modified after LOCK set.",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "OIS3",
						"access": "RW",
						"info": "Output idle state 3. Same as OIS4.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "OIS2N",
						"access": "RW",
						"info": "Output idle state 2N. Same as OIS3N.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "OIS2",
						"access": "RW",
						"info": "Output idle state 2. Same as OIS4.",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "OIS1N",
						"access": "RW",
						"info": "Output idle state 1N. Same as OIS3N.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "OIS1",
						"access": "RW",
						"info": "Output idle state 1. Same as OIS4.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "TI1S",
						"access": "RW",
						"info": "TI1 input selection. 1: TIMx_CH1, CH2, CH3 pins connected to TI1 after heterodyning; 0: only CH1 connected to TI1.",
						"reset_value": "0"
					},
					{
						"range": "6:4",
						"name": "MMS[2:0]",
						"access": "RW",
						"info": "Master mode selection for TRGO signal. 000: Use UG bit from TIMx_EGR for TRGO. 001: Counter enable (CNT_EN) as TRGO. 010: Update event as TRGO. 011: Compare pulse on CC1IF for TRGO. 100: OC1REF signal as TRGO. 101: OC2REF as TRGO. 110: OC3REF as TRGO. 111: OC4REF as TRGO.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "CCDS",
						"access": "RW",
						"info": "Capture/compare DMA selection. 1: DMA request for CHxCVR on update event; 0: DMA on CHxCVR.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "CCUS",
						"access": "RW",
						"info": "Compare/capture update selection. 1: If CCPC set, can update via COM bit or rising TRGI; 0: Only COM bit. Applies to channels with complementary outputs.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "CCPC",
						"access": "RW",
						"info": "Compare capture preload control. 1: CCxE, CCxNE, OCxM bits are preloaded and updated on COM bit set; 0: not preloaded. Applies to channels with complementary outputs.",
						"reset_value": "0"
					}
				]
			},
			"R16_TIM1_SMCFGR": {
				"name": "R16_TIM1_SMCFGR",
				"address": "0x40012C08",
				"info": "Slave mode control register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "ETP",
						"access": "RO",
						"info": "ETR trigger polarity selection. 1: Invert ETR, low/falling edge active; 0: ETR active high/rising edge.",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "ECE",
						"access": "RW",
						"info": "External clock mode 2 enable. 1: Enable external clock mode 2. 0: Disable. Slave mode can be used simultaneously, but TRGI can't be connected to ETRF in this case (TS cannot be '111'). If both external clock modes enabled, the external clock input is ETRF.",
						"reset_value": "0"
					},
					{
						"range": "13:12",
						"name": "ETPS[1:0]",
						"access": "RW",
						"info": "External trigger prescaler. 00: Off; 01: ETRP÷2; 10: ETRP÷4; 11: ETRP÷8. ETRP frequency cannot exceed 1/4 TIM1CLK max.",
						"reset_value": "0"
					},
					{
						"range": "11:8",
						"name": "ETF[3:0]",
						"access": "RW",
						"info": "External trigger digital filter config: 0001: Fsampling=Fck_int, N=2; 0010: Fck_int, N=4; 0011: Fck_int, N=8; 0100: Fdts/2, N=6; 0101: Fdts/2, N=8; 0110: Fdts/4, N=6; 0111: Fdts/4, N=8; 1000: Fdts/8, N=6; 1001: Fdts/8, N=8; 1010: Fdts/16, N=5; 1011: Fdts/16, N=6; 1100: Fdts/16, N=8; 1101: Fdts/32, N=5; 1110: Fdts/32, N=6; 1111: Fdts/32, N=8.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "MSM",
						"access": "RW",
						"info": "Master/slave mode selection. 1: Event on TRGI is delayed for synchronization. 0: Disabled.",
						"reset_value": "0"
					},
					{
						"range": "6:4",
						"name": "TS[2:0]",
						"access": "RW",
						"info": "Trigger selection. 000: ITR0; 001: ITR1; 010: ITR2; 011: ITR3; 100: TI1F_ED; 101: TI1FP1; 110: TI2FP2; 111: ETRF. Only changes when SMS=0.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "2:0",
						"name": "SMS[2:0]",
						"access": "RW",
						"info": "Slave mode selection. 000: Internal clock; 001: Encoder mode 1; 010: Encoder mode 2; 011: Encoder mode 3; 100: Reset mode; 101: Gated mode; 110: Trigger mode; 111: External clock mode 1.",
						"reset_value": "0"
					}
				]
			},
			"R16_TIM1_DMAINTENR": {
				"name": "R16_TIM1_DMAINTENR",
				"address": "0x40012C0C",
				"info": "DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "14",
						"name": "TDE",
						"access": "RW",
						"info": "Trigger DMA request enable bit. 1: Enable trigger DMA request; 0: Disable trigger DMA request.",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "COMDE",
						"access": "RW",
						"info": "COM's DMA request enable bit. 1: Enable COM DMA request; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "CC4DE",
						"access": "RW",
						"info": "DMA request enable bit for compare/capture channel 4. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "CC3DE",
						"access": "RW",
						"info": "DMA request enable bit for compare/capture channel 3. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "CC2DE",
						"access": "RW",
						"info": "DMA request enable bit for compare/capture channel 2. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "CC1DE",
						"access": "RW",
						"info": "DMA request enable bit for compare/capture channel 1. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "UDE",
						"access": "RW",
						"info": "Update DMA request enable bit. 1: Enable updated DMA request; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "BIE",
						"access": "RW",
						"info": "Brake interrupt enable bit. 1: Enable brake interrupt; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "TIE",
						"access": "RW",
						"info": "Trigger interrupt enable bit. 1: Enable trigger interrupt; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "COMIE",
						"access": "RW",
						"info": "COM interrupt enable bit. 1: Enable COM interrupt; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "CC4IE",
						"access": "RW",
						"info": "Compare/capture channel 4 interrupt enable bit. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "CC3IE",
						"access": "RW",
						"info": "Compare/capture channel 3 interrupt enable bit. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "CC2IE",
						"access": "RW",
						"info": "Compare/capture channel 2 interrupt enable bit. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "CC1IE",
						"access": "RW",
						"info": "Compare/capture channel 1 interrupt enable bit. 1: Enable; 0: Disable.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "UIE",
						"access": "RW",
						"info": "Update interrupt enable bit. 1: Enable updated interrupt; 0: Disable.",
						"reset_value": "0"
					}
				]
			},
			"R16_TIM1_INTFR": {
				"name": "R16_TIM1_INTFR",
				"address": "0x40012C10",
				"info": "Interrupt status register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:13",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "CC4OF",
						"access": "RW0",
						"info": "Compare/capture channel 4 overcapture flag. Set by hardware on overcapture (input capture mode). Cleared by software write 0.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "CC3OF",
						"access": "RW0",
						"info": "Compare/capture channel 3 overcapture flag. Set by hardware on overcapture (input capture mode). Cleared by software write 0.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "CC2OF",
						"access": "RW0",
						"info": "Compare/capture channel 2 overcapture flag. Set by hardware on overcapture (input capture mode). Cleared by software write 0.",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "CC1OF",
						"access": "RW0",
						"info": "Compare/capture channel 1 overcapture flag. Set by hardware on overcapture (input capture mode). Cleared by software write 0. 1: Counter value captured when CC1IF set. 0: No duplicate capture.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "BIF",
						"access": "RW0",
						"info": "Brake interrupt flag. Set by hardware on valid brake input. Cleared by software.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "TIF",
						"access": "RW0",
						"info": "Trigger interrupt flag. Set by hardware on trigger event; cleared by software.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "COMIF",
						"access": "RW0",
						"info": "COM event interrupt flag. Set by hardware on COM event; cleared by software.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "CC4IF",
						"access": "RW0",
						"info": "Compare/capture channel 4 interrupt flag. Set by hardware; cleared by software.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "CC3IF",
						"access": "RW0",
						"info": "Compare/capture channel 3 interrupt flag. Set by hardware; cleared by software.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "CC2IF",
						"access": "RW0",
						"info": "Compare/capture channel 2 interrupt flag. Set by hardware; cleared by software.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "CC1IF",
						"access": "RW0",
						"info": "Compare/capture channel 1 interrupt flag (output mode: set when counter matches compare value except center-aligned; input mode: set on input capture). Cleared by software.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "UIF",
						"access": "RW0",
						"info": "Update interrupt flag. Set by hardware when update event generated; cleared by software. 1: Update interrupt generation; 0: No update event.",
						"reset_value": "0"
					}
				]
			},
			"R16_TIM1_SWEVGR": {
				"name": "R16_TIM1_SWEVGR",
				"address": "0x40012C14",
				"info": "Event generation register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:8",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "BG",
						"access": "WO",
						"info": "Brake event generation bit. Set/cleared by software to generate a brake event. 1: Generate brake event (MOE=0, BIF=1, and corresponding interrupt/DMA generated if enabled); 0: No action.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "TG",
						"access": "WO",
						"info": "Trigger event generation bit. Set by software, cleared by hardware. 1: Generate trigger event; 0: No action.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "COMG",
						"access": "WO",
						"info": "Compare capture control update generation bit. Set by software, cleared by hardware. 1: If CCPC=1, allows updating CCxE, CCxNE, OCxM bits; 0: No action. Valid only for channels with complementary outputs (channels 1–3).",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "CC4G",
						"access": "WO",
						"info": "Compare capture event generation bit 4. Set by software to generate compare capture event 4.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "CC3G",
						"access": "WO",
						"info": "Compare capture event generation bit 3. Set by software to generate compare capture event 3.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "CC2G",
						"access": "WO",
						"info": "Compare capture event generation bit 2. Set by software to generate compare capture event 2.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "CC1G",
						"access": "WO",
						"info": "Compare capture event generation bit 1. Set by software to generate compare capture event 1. If output mode: Set CC1IF and generate interrupts/DMAs if enabled. If input mode: Counter value captured to compare capture register 1; CC1IF set; interrupts/DMAs if enabled; if CC1IF was already set, also set CC1OF. 0: No action.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "UG",
						"access": "WO",
						"info": "Update event generation bit. Set by software, cleared by hardware. 1: Initialize counter and generate update event (prescaler counter cleared, core counter cleared in edge/center mode, reload value in decremental mode); 0: No action.",
						"reset_value": "0"
					}
				]
			},
			"R16_TIM1_CHCTLR1": {
				"name": "R16_TIM1_CHCTLR1",
				"address": "0x40012C18",
				"info": "Compare/capture control register 1",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "OC2CE",
						"access": "RW",
						"info": "Compare capture channel 2 clear enable bit. 1: Clear OC2REF bit zero once ETRF input is detected high; 0: OC2REF not affected by ETRF input.",
						"reset_value": "0"
					},
					{
						"range": "14:12",
						"name": "OC2M[2:0]",
						"access": "RW",
						"info": "Compare capture channel 2 mode field. 000: Freeze. 001: Force set. 010: Force clear. 011: Toggle. 100: Forced clear. 101: Forced set. 110: PWM Mode 1. 111: PWM Mode 2. Defines OC2REF signal action at channel 2 output.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "OC2PE",
						"access": "RW",
						"info": "Compare capture register 2 preload enable. 1: Preload enabled, register loaded at update; 0: Register writable any time. Not mutable if LOCK=3 and CC2S=00; PWM only in OPM=1 without enabling preload.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "OC2FE",
						"access": "RW",
						"info": "Compare capture channel 2 fast enable. 1: Reduced latency to 3 cycles for compare output on trigger, only in PWM1/PWM2; 0: Default latency (5 cycles).",
						"reset_value": "0"
					},
					{
						"range": "9:8",
						"name": "CC2S[1:0]",
						"access": "RW",
						"info": "Channel 2 input selection. 00: Output; 01: Input (IC2 mapped to TI2); 10: Input (IC2 mapped to TI1); 11: Input (IC2 mapped to TRC; only with TS select).",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "OC1CE",
						"access": "RW",
						"info": "Compare capture channel 1 clear enable bit.",
						"reset_value": "0"
					},
					{
						"range": "6:4",
						"name": "OC1M[2:0]",
						"access": "RW",
						"info": "Compare capture channel 1 mode field. Same options as OC2M[2:0]: 000: Freeze; 001: Force set; 010: Force clear; 011: Toggle; 100: Forced clear; 101: Forced set; 110: PWM1; 111: PWM2.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "OC1PE",
						"access": "RW",
						"info": "Compare capture register 1 preload enable bit.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "OC1FE",
						"access": "RW",
						"info": "Compare capture channel 1 fast enable bit.",
						"reset_value": "0"
					},
					{
						"range": "1:0",
						"name": "CC1S[1:0]",
						"access": "RW",
						"info": "Compare capture channel 1 input selection.",
						"reset_value": "0"
					}
				],

				"bits_fields2": [
					{
						"range": "15:12",
						"name": "IC2F[3:0]",
						"access": "RW",
						"info": "Input capture filter for channel 2. Sets the sampling frequency and filter length: 0000: no filter, sampled at fDTS; 0001: Fck_int, N=2; 0010: Fck_int, N=4; 0011: Fck_int, N=8; 0100: Fdts/2, N=6; 0101: Fdts/2, N=8; 0110: Fdts/4, N=6; 0111: Fdts/4, N=8; 1000: Fdts/8, N=6; 1001: Fdts/8, N=8; 1010: Fdts/16, N=5; 1011: Fdts/16, N=6; 1100: Fdts/16, N=8; 1101: Fdts/32, N=5; 1110: Fdts/32, N=6; 1111: Fdts/32, N=8.",
						"reset_value": "0"
					},
					{
						"range": "11:10",
						"name": "IC2PSC[1:0]",
						"access": "RW",
						"info": "Compare capture channel 2 prescaler. 00: no prescaler (capture every edge); 01: capture every 2 events; 10: every 4 events; 11: every 8 events. Reset when CC2E=0.",
						"reset_value": "0"
					},
					{
						"range": "9:8",
						"name": "CC2S[1:0]",
						"access": "RW",
						"info": "Compare/capture channel 2 input selection. 00: output; 01: input, IC2 on TI2; 10: input, IC2 on TI1; 11: input, IC2 on TRC (works only with TS input selected). Writable only when CC2E=0.",
						"reset_value": "0"
					},
					{
						"range": "7:4",
						"name": "IC1F[3:0]",
						"access": "RW",
						"info": "Input capture filter for channel 1. Codes same as IC2F[3:0].",
						"reset_value": "0"
					},
					{
						"range": "3:2",
						"name": "IC1PSC[1:0]",
						"access": "RW",
						"info": "Compare capture channel 1 prescaler. 00: no prescaler; 01: capture every 2 events; 10: every 4 events; 11: every 8 events.",
						"reset_value": "0"
					},
					{
						"range": "1:0",
						"name": "CC1S[1:0]",
						"access": "RW",
						"info": "Compare capture channel 1 input selection fields (same encoding as for CC2S[1:0]).",
						"reset_value": "0"
					}
				]
			},
			"R16_TIM1_CHCTLR2": {
				"name": "R16_TIM1_CHCTLR2",
				"address": "0x40012C1C",
				"info": "Compare/capture control register 2",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15",
						"name": "OC4CE",
						"access": "RW",
						"info": "Compare capture channel 4 clear enable bit.",
						"reset_value": "0"
					},
					{
						"range": "14:12",
						"name": "OC4M[2:0]",
						"access": "RW",
						"info": "Compare capture channel 4 mode setting field. 000: Freeze; 001: Force set; 010: Force clear; 011: Toggle; 100: Force inactive; 101: Force active; 110: PWM1; 111: PWM2.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "OC4PE",
						"access": "RW",
						"info": "Compare Capture Register 4 preload enable bit.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "OC4FE",
						"access": "RW",
						"info": "Compare capture channel 4 fast enable bit.",
						"reset_value": "0"
					},
					{
						"range": "9:8",
						"name": "CC4S[1:0]",
						"access": "RW",
						"info": "Compare capture channel 4 input selection fields.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "OC3CE",
						"access": "RW",
						"info": "Compare capture channel 3 clear enable bit.",
						"reset_value": "0"
					},
					{
						"range": "6:4",
						"name": "OC3M[2:0]",
						"access": "RW",
						"info": "Compare capture channel 3 mode setting field. 000: Freeze; 001: Force set; 010: Force clear; 011: Toggle; 100: Force inactive; 101: Force active; 110: PWM1; 111: PWM2.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "OC3PE",
						"access": "RW",
						"info": "Compare Capture Register 3 preload enable bit.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "OC3FE",
						"access": "RW",
						"info": "Compare capture channel 3 fast enable bit.",
						"reset_value": "0"
					},
					{
						"range": "1:0",
						"name": "CC3S[1:0]",
						"access": "RW",
						"info": "Compare capture channel 3 input selection fields.",
						"reset_value": "0"
					}
					]
			},
			"R16_TIM1_CCER": {
				"name": "R16_TIM1_CCER",
				"address": "0x40012C20",
				"info": "Compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "15:14",
						"name": "Reserved",
						"access": "RO",
						"info": "Reserved",
						"reset_value": "0"
					},
					{
						"range": "13",
						"name": "CC4P",
						"access": "RW",
						"info": "Compare/capture channel 4 output polarity. 1: OC4 active low; 0: OC4 active high. With input: 1 = inverted trigger/capture; 0 = non-inverted.",
						"reset_value": "0"
					},
					{
						"range": "12",
						"name": "CC4E",
						"access": "RW",
						"info": "Compare/capture channel 4 output enable bit. 1: OC4 enabled/capture enabled; 0: output/capture disabled.",
						"reset_value": "0"
					},
					{
						"range": "11",
						"name": "CC3NP",
						"access": "RW",
						"info": "Compare/capture channel 3 complementary output polarity bit.",
						"reset_value": "0"
					},
					{
						"range": "10",
						"name": "CC3NE",
						"access": "RW",
						"info": "Compare/capture channel 3 complementary output enable bit.",
						"reset_value": "0"
					},
					{
						"range": "9",
						"name": "CC3P",
						"access": "RW",
						"info": "Compare/capture channel 3 output polarity. 1: OC3 active low; 0: OC3 active high. With input: 1 = inverted trigger/capture; 0 = non-inverted.",
						"reset_value": "0"
					},
					{
						"range": "8",
						"name": "CC3E",
						"access": "RW",
						"info": "Compare/capture channel 3 output enable bit.",
						"reset_value": "0"
					},
					{
						"range": "7",
						"name": "CC2NP",
						"access": "RW",
						"info": "Compare/capture channel 2 complementary output polarity bit.",
						"reset_value": "0"
					},
					{
						"range": "6",
						"name": "CC2NE",
						"access": "RW",
						"info": "Compare/capture channel 2 complementary output enable bit.",
						"reset_value": "0"
					},
					{
						"range": "5",
						"name": "CC2P",
						"access": "RW",
						"info": "Compare/capture channel 2 output polarity. 1: OC2 active low; 0: OC2 active high. With input: 1 = inverted trigger/capture; 0 = non-inverted.",
						"reset_value": "0"
					},
					{
						"range": "4",
						"name": "CC2E",
						"access": "RW",
						"info": "Compare/capture channel 2 output enable bit.",
						"reset_value": "0"
					},
					{
						"range": "3",
						"name": "CC1NP",
						"access": "RW",
						"info": "Compare/capture channel 1 complementary output polarity bit.",
						"reset_value": "0"
					},
					{
						"range": "2",
						"name": "CC1NE",
						"access": "RW",
						"info": "Compare/capture channel 1 complementary output enable bit.",
						"reset_value": "0"
					},
					{
						"range": "1",
						"name": "CC1P",
						"access": "RW",
						"info": "Compare/capture channel 1 output polarity. Output: 1=active low, 0=active high. Input: 1=inverted/falling, 0=non-inverted/rising.",
						"reset_value": "0"
					},
					{
						"range": "0",
						"name": "CC1E",
						"access": "RW",
						"info": "Compare/capture channel 1 output or capture enable bit. Output: 1=OC1 enabled, 0=disabled. Input: 1=capture enabled, 0=disabled.",
						"reset_value": "0"
					}
					]
			},
			"R16_TIM1_CNT": {
				"name": "R16_TIM1_CNT",
				"address": "0x40012C24",
				"info": "Counters",
				"reset_value": "0x0000",
				"bits_fields": [
					{
						"range": "[15:0]",
						"name": "CNT[15:0]",
						"access": "RW",
						"info": "The real-time value of the timer's counter.",
						"reset_value": "0"
					}
				]
			}
		}
	}
}