--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Counter.twx Counter.ncd -o Counter.twr Counter.pcf

Design file:              Counter.ncd
Physical constraint file: Counter.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clock_enable|    0.437(R)|      FAST  |    2.556(R)|      SLOW  |clock_BUFGP       |   0.000|
reset       |    0.124(R)|      FAST  |    2.856(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
reg_out<0>  |         9.980(R)|      SLOW  |         3.301(R)|      FAST  |clock_BUFGP       |   0.000|
reg_out<1>  |         9.802(R)|      SLOW  |         3.207(R)|      FAST  |clock_BUFGP       |   0.000|
reg_out<2>  |         9.774(R)|      SLOW  |         3.171(R)|      FAST  |clock_BUFGP       |   0.000|
reg_out<3>  |         9.796(R)|      SLOW  |         3.219(R)|      FAST  |clock_BUFGP       |   0.000|
reg_out<4>  |         9.669(R)|      SLOW  |         3.145(R)|      FAST  |clock_BUFGP       |   0.000|
reg_out<5>  |         9.686(R)|      SLOW  |         3.153(R)|      FAST  |clock_BUFGP       |   0.000|
reg_out<6>  |         9.830(R)|      SLOW  |         3.236(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.802|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Aug 10 20:23:54 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 668 MB



