<PROFILER>
	<FUNCTION_LIST>
		<FUNCTION name="vector_add" num_compute_units="1" filename="/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl"/>
	</FUNCTION_LIST>
	<MODULE_LIST>
		<MODULE name="lsu_top" function="" isKernelWrapper="false"/>
		<MODULE name="st_read" function="" isKernelWrapper="false"/>
		<MODULE name="st_write" function="" isKernelWrapper="false"/>
		<MODULE name="vector_add_basic_block_0" function="vector_add" isKernelWrapper="false"/>
		<MODULE name="vector_add_function" function="vector_add" isKernelWrapper="false"/>
		<MODULE name="vector_add_function_wrapper" function="vector_add" isKernelWrapper="true"/>
	</MODULE_LIST>
	<PORT_LIST>
		<PORT cntl_name="profile_bw" incr_name="profile_bw_incr" tag="bandwidth" desc="Total size of the requests sent from the LSU to the memory." module="lsu_top" flag="6"/>
		<PORT cntl_name="profile_total_ivalid" incr_name="" tag="ivalid" desc="Total number of pipeline threads entering the LSU." module="lsu_top" flag="0"/>
		<PORT cntl_name="profile_total_req" incr_name="" tag="totalreq" desc="Number of threads with valid requests." module="lsu_top" flag="128"/>
		<PORT cntl_name="profile_i_stall_count" incr_name="" tag="istall" desc="Total downstream pipeline stalls." module="lsu_top" flag="64"/>
		<PORT cntl_name="profile_o_stall_count" incr_name="" tag="ostall" desc="Total upstream pipeline stalls." module="lsu_top" flag="64"/>
		<PORT cntl_name="profile_avm_readwrite_count" incr_name="" tag="readwritecount" desc="Number of requests sent to memory." module="lsu_top" flag="6"/>
		<PORT cntl_name="profile_avm_burstcount_total" incr_name="profile_avm_burstcount_total_incr" tag="burstcount" desc="Total number of bursts sent to memory." module="lsu_top" flag="6"/>
		<PORT cntl_name="profile_req_cache_hit_count" incr_name="" tag="cachehit" desc="Total number of kernel requests that hit in the cache." module="lsu_top" flag="8"/>
		<PORT cntl_name="profile_extra_unaligned_reqs" incr_name="" tag="unalignedrequests" desc="Total number of extra memory requests sent due to unaligned accesses." module="lsu_top" flag="16"/>
		<PORT cntl_name="profile_avm_stall" incr_name="" tag="memorystalls" desc="Total number of cycles during which requests are stalled from memory." module="lsu_top" flag="32"/>
		<PORT cntl_name="profile_i_valid" incr_name="" tag="chread_ivalid" desc="Total number of pipeline threads entering the channel." module="st_read" flag="0"/>
		<PORT cntl_name="profile_fifo_stall" incr_name="" tag="chread_fifo_stall" desc="Total stalls from the channel." module="st_read" flag="0"/>
		<PORT cntl_name="profile_i_stall" incr_name="" tag="chread_istall" desc="Total downstream pipeline stalls." module="st_read" flag="64"/>
		<PORT cntl_name="profile_o_stall" incr_name="" tag="chread_ostall" desc="Total upstream pipeline stalls." module="st_read" flag="64"/>
		<PORT cntl_name="profile_total_req" incr_name="" tag="chread_total_req" desc="Total valid requests." module="st_read" flag="128"/>
		<PORT cntl_name="profile_total_fifo_size" incr_name="profile_total_fifo_size_incr" tag="chread_total_fifo_size" desc="The sum of channel fifo sizes for each response." module="st_read" flag="64"/>
		<PORT cntl_name="profile_i_valid" incr_name="" tag="chwrite_ivalid" desc="Total number of pipeline threads entering the channel." module="st_write" flag="0"/>
		<PORT cntl_name="profile_fifo_stall" incr_name="" tag="chwrite_fifo_stall" desc="Total stalls from the channel." module="st_write" flag="0"/>
		<PORT cntl_name="profile_i_stall" incr_name="" tag="chwrite_istall" desc="Total downstream pipeline stalls." module="st_write" flag="64"/>
		<PORT cntl_name="profile_o_stall" incr_name="" tag="chwrite_ostall" desc="Total upstream pipeline stalls." module="st_write" flag="64"/>
		<PORT cntl_name="profile_total_req" incr_name="" tag="chwrite_total_req" desc="Total valid requests." module="st_write" flag="128"/>
		<PORT cntl_name="profile_total_fifo_size" incr_name="profile_total_fifo_size_incr" tag="chwrite_total_fifo_size" desc="The sum of channel fifo sizes for each request." module="st_write" flag="64"/>
		<PORT cntl_name="profile_clock" incr_name="" tag="clock_vector_add_function" desc="Kernel clock." module="vector_add_function" flag="0"/>
		<PORT cntl_name="profile_extmem_vector_add_function_bank0_port0_read_data_inc_en" incr_name="" tag="profile_extmem_vector_add_function_bank0_port0_read_data_inc_en_vector_add" desc="Mem interface read data bus transaction count" module="vector_add_function_wrapper" flag="0"/>
		<PORT cntl_name="profile_extmem_vector_add_function_bank0_port0_read_burst_count_en" incr_name="" tag="profile_extmem_vector_add_function_bank0_port0_read_burst_count_en_vector_add" desc="Mem interface read burst request count" module="vector_add_function_wrapper" flag="0"/>
		<PORT cntl_name="profile_extmem_vector_add_function_bank0_port0_write_data_inc_en" incr_name="" tag="profile_extmem_vector_add_function_bank0_port0_write_data_inc_en_vector_add" desc="Mem interface write data bus transaction count" module="vector_add_function_wrapper" flag="0"/>
		<PORT cntl_name="profile_extmem_vector_add_function_bank0_port0_write_burst_count_en" incr_name="" tag="profile_extmem_vector_add_function_bank0_port0_write_burst_count_en_vector_add" desc="Mem interface write burst request count" module="vector_add_function_wrapper" flag="0"/>
	</PORT_LIST>
	<MODULEINST_LIST>
		<MODULEINST name="lsu_local_bb0_ld_" function="vector_add" module="lsu_top" attribute="__global;read;STREAMING;MEMORY;32;256;unoptimized">
			<DEBUG file="/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl" line="31" column="5">
			</DEBUG>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__profile_bw_cntl" incr_name="profile_lsu_local_bb0_ld__profile_bw_incr" port_tag="bandwidth"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__profile_total_ivalid_cntl" incr_name="" port_tag="ivalid"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__profile_avm_readwrite_count_cntl" incr_name="" port_tag="readwritecount"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__profile_avm_burstcount_total_cntl" incr_name="profile_lsu_local_bb0_ld__profile_avm_burstcount_total_incr" port_tag="burstcount"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__profile_avm_stall_cntl" incr_name="" port_tag="memorystalls"/>
		</MODULEINST>
		<MODULEINST name="lsu_local_bb0_ld__u0" function="vector_add" module="lsu_top" attribute="__global;read;STREAMING;MEMORY;32;256;unoptimized">
			<DEBUG file="/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl" line="31" column="5">
			</DEBUG>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__u0_profile_bw_cntl" incr_name="profile_lsu_local_bb0_ld__u0_profile_bw_incr" port_tag="bandwidth"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__u0_profile_total_ivalid_cntl" incr_name="" port_tag="ivalid"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__u0_profile_avm_readwrite_count_cntl" incr_name="" port_tag="readwritecount"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__u0_profile_avm_burstcount_total_cntl" incr_name="profile_lsu_local_bb0_ld__u0_profile_avm_burstcount_total_incr" port_tag="burstcount"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_ld__u0_profile_avm_stall_cntl" incr_name="" port_tag="memorystalls"/>
		</MODULEINST>
		<MODULEINST name="lsu_local_bb0_st_add" function="vector_add" module="lsu_top" attribute="__global;write;STREAMING;MEMORY;32;256;unoptimized">
			<DEBUG file="/home/ish/src/branch/ghub/altera_opencl_sandbox/trunk/vector_add/device/vector_add.cl" line="31" column="5">
			</DEBUG>
			<SIGNAL cntl_name="profile_lsu_local_bb0_st_add_profile_bw_cntl" incr_name="profile_lsu_local_bb0_st_add_profile_bw_incr" port_tag="bandwidth"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_st_add_profile_total_ivalid_cntl" incr_name="" port_tag="ivalid"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_st_add_profile_avm_readwrite_count_cntl" incr_name="" port_tag="readwritecount"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_st_add_profile_avm_burstcount_total_cntl" incr_name="profile_lsu_local_bb0_st_add_profile_avm_burstcount_total_incr" port_tag="burstcount"/>
			<SIGNAL cntl_name="profile_lsu_local_bb0_st_add_profile_avm_stall_cntl" incr_name="" port_tag="memorystalls"/>
		</MODULEINST>
		<MODULEINST name="vector_add_function_inst" function="vector_add" module="vector_add_function" attribute="vector_add">
			<SIGNAL cntl_name="profile_clock" incr_name="" port_tag="clock_vector_add_function"/>
		</MODULEINST>
		<MODULEINST name="vector_add_function_wrapper_inst" function="vector_add" module="vector_add_function_wrapper" attribute="">
			<SIGNAL cntl_name="profile_extmem_vector_add_function_bank0_port0_read_data_inc_en" incr_name="" port_tag="profile_extmem_vector_add_function_bank0_port0_read_data_inc_en_vector_add"/>
			<SIGNAL cntl_name="profile_extmem_vector_add_function_bank0_port0_read_burst_count_en" incr_name="" port_tag="profile_extmem_vector_add_function_bank0_port0_read_burst_count_en_vector_add"/>
			<SIGNAL cntl_name="profile_extmem_vector_add_function_bank0_port0_write_data_inc_en" incr_name="" port_tag="profile_extmem_vector_add_function_bank0_port0_write_data_inc_en_vector_add"/>
			<SIGNAL cntl_name="profile_extmem_vector_add_function_bank0_port0_write_burst_count_en" incr_name="" port_tag="profile_extmem_vector_add_function_bank0_port0_write_burst_count_en_vector_add"/>
		</MODULEINST>
	</MODULEINST_LIST>
	<CONNECTION_LIST>
		<CONNECTION moduleinst="lsu_local_bb0_ld_" function="vector_add" compute_unit="0" port_tag="bandwidth"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld_" function="vector_add" compute_unit="0" port_tag="ivalid"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld_" function="vector_add" compute_unit="0" port_tag="readwritecount"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld_" function="vector_add" compute_unit="0" port_tag="burstcount"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld_" function="vector_add" compute_unit="0" port_tag="memorystalls"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld__u0" function="vector_add" compute_unit="0" port_tag="bandwidth"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld__u0" function="vector_add" compute_unit="0" port_tag="ivalid"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld__u0" function="vector_add" compute_unit="0" port_tag="readwritecount"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld__u0" function="vector_add" compute_unit="0" port_tag="burstcount"/>
		<CONNECTION moduleinst="lsu_local_bb0_ld__u0" function="vector_add" compute_unit="0" port_tag="memorystalls"/>
		<CONNECTION moduleinst="lsu_local_bb0_st_add" function="vector_add" compute_unit="0" port_tag="bandwidth"/>
		<CONNECTION moduleinst="lsu_local_bb0_st_add" function="vector_add" compute_unit="0" port_tag="ivalid"/>
		<CONNECTION moduleinst="lsu_local_bb0_st_add" function="vector_add" compute_unit="0" port_tag="readwritecount"/>
		<CONNECTION moduleinst="lsu_local_bb0_st_add" function="vector_add" compute_unit="0" port_tag="burstcount"/>
		<CONNECTION moduleinst="lsu_local_bb0_st_add" function="vector_add" compute_unit="0" port_tag="memorystalls"/>
		<CONNECTION moduleinst="vector_add_function_inst" function="vector_add" compute_unit="0" port_tag="clock_vector_add_function"/>
		<CONNECTION moduleinst="vector_add_function_wrapper_inst" function="vector_add" compute_unit="0" port_tag="profile_extmem_vector_add_function_bank0_port0_read_data_inc_en_vector_add"/>
		<CONNECTION moduleinst="vector_add_function_wrapper_inst" function="vector_add" compute_unit="0" port_tag="profile_extmem_vector_add_function_bank0_port0_read_burst_count_en_vector_add"/>
		<CONNECTION moduleinst="vector_add_function_wrapper_inst" function="vector_add" compute_unit="0" port_tag="profile_extmem_vector_add_function_bank0_port0_write_data_inc_en_vector_add"/>
		<CONNECTION moduleinst="vector_add_function_wrapper_inst" function="vector_add" compute_unit="0" port_tag="profile_extmem_vector_add_function_bank0_port0_write_burst_count_en_vector_add"/>
	</CONNECTION_LIST>
</PROFILER>
