$comment
	File created using the following command:
		vcd file adder.msim.vcd -direction
$end
$date
	Wed Feb  8 10:29:27 2023
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Comparison_module_vlg_vec_tst $end
$var reg 5 ! BitA [4:0] $end
$var reg 5 " BitB [4:0] $end
$var wire 1 # Ans $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * BitB[4]~input_o $end
$var wire 1 + BitA[4]~input_o $end
$var wire 1 , Ans~output_o $end
$var wire 1 - BitA[3]~input_o $end
$var wire 1 . BitB[3]~input_o $end
$var wire 1 / BitA[2]~input_o $end
$var wire 1 0 BitB[2]~input_o $end
$var wire 1 1 BitA[1]~input_o $end
$var wire 1 2 BitA[0]~input_o $end
$var wire 1 3 BitB[0]~input_o $end
$var wire 1 4 BitB[1]~input_o $end
$var wire 1 5 inst16~0_combout $end
$var wire 1 6 inst16~1_combout $end
$var wire 1 7 inst16~2_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
b10010 "
0#
0$
1%
x&
1'
1(
1)
1*
0+
0,
0-
0.
0/
00
01
12
03
14
05
06
07
$end
#1000000
