m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dmonk
Eaxi_intc
Z1 w1544171251
Z2 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
Z3 DEx16 axi_intc_v4_1_12 9 intc_core 0 22 1ADbj[E>lR6jeQ@<aTkF=3
Z4 DPx20 axi_lite_ipif_v3_0_4 8 ipif_pkg 0 22 zJ]@GWZl6YPP]W9DYEE:f3
Z5 DPx8 synopsys 10 attributes 0 22 liCm]LV3<lX4Zl>o6^8IV1
Z6 DPx4 ieee 14 std_logic_misc 0 22 BLzBaQbXS>Q1z>5YO]m[52
Z7 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z8 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z9 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z10 DEx20 axi_lite_ipif_v3_0_4 13 axi_lite_ipif 0 22 J1b7VKb;?`UXnaGg<5z0d3
Z11 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z12 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z13 8/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/hdl/axi_intc_v4_1_vh_rfs.vhd
Z14 F/opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/hdl/axi_intc_v4_1_vh_rfs.vhd
l0
L3452
V7XFK0Ihcb]Jz0b^En?Q@I1
!s100 5:?Iz_^`AXGD2<oE4[m<92
Z15 OL;C;10.6b;65
31
Z16 !s110 1556885204
!i10b 1
Z17 !s108 1556885204.000000
Z18 !s90 -64|-93|-work|axi_intc_v4_1_12|-f|/home/dmonk/Firmware/DTC-firmware/DTC-front/DTC-front.cache/compile_simlib/modelsim/axi_intc_v4_1_12/.cxl.vhdl.axi_intc_v4_1_12.axi_intc_v4_1_12.lin64.cmf|
Z19 !s107 /opt/Xilinx/Vivado/2018.3/data/ip/xilinx/axi_intc_v4_1/hdl/axi_intc_v4_1_vh_rfs.vhd|
!i113 0
Z20 o-93 -work axi_intc_v4_1_12
Z21 tExplicit 1 CvgOpt 0
Aimp
R10
R3
R2
R4
R5
R6
R7
R8
R9
R11
R12
DEx4 work 8 axi_intc 0 22 7XFK0Ihcb]Jz0b^En?Q@I1
l3636
L3553
V=0O6]V20<]=l5]NEZ8Z^g1
!s100 d9L6Z3AKSk;K8:zc4DIi11
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Edouble_synchronizer
R1
R7
Z22 DPx6 unisim 11 vcomponents 0 22 4NzhH_H[BVKN`b71^hVL<3
R8
R9
R11
R12
R0
R13
R14
l0
L102
V>^93=96m:;jXIkSaEZC=31
!s100 jRR5Y<d@CbohcV5Om;nSH1
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Artl
R7
R22
R8
R9
R11
R12
DEx4 work 19 double_synchronizer 0 22 >^93=96m:;jXIkSaEZC=31
l120
L115
V3h9od87hW:h<9mze=SzYO1
!s100 M8g>Xd7bVc:3zafDn_h@41
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Eintc_core
R1
R5
R6
R2
R7
R11
R12
R0
R13
R14
l0
L734
V1ADbj[E>lR6jeQ@<aTkF=3
!s100 k9ClURHzaz^jWIj5HnKKh2
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Aimp
R22
Z23 DEx16 axi_intc_v4_1_12 19 double_synchronizer 0 22 >^93=96m:;jXIkSaEZC=31
DEx16 axi_intc_v4_1_12 15 shared_ram_ivar 0 22 DRTfGQPbk00^0]E;7PO3l3
R8
R9
DEx16 axi_intc_v4_1_12 18 pulse_synchronizer 0 22 iW8=SlK=fPRn7mXK=XlcT1
R5
R6
R2
R7
R11
R12
DEx4 work 9 intc_core 0 22 1ADbj[E>lR6jeQ@<aTkF=3
l914
L794
V1DW[a`gK7nYz_?YB_?g6<3
!s100 F2kg[PNEY>HzO><Rn89[h0
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Epulse_synchronizer
R1
R8
R9
R11
R12
R0
R13
R14
l0
L472
ViW8=SlK=fPRn7mXK=XlcT1
!s100 b>`Q`EFW1AOl;GDPSYDOL3
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Artl
R7
R22
R23
R8
R9
R11
R12
DEx4 work 18 pulse_synchronizer 0 22 iW8=SlK=fPRn7mXK=XlcT1
l499
L483
VO]<alJmoJXJ>9FeG4;ZEG0
!s100 <dA?DcUk_BD;=1]UAY1Im2
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Eshared_ram_ivar
R1
R7
R8
R9
R11
R12
R0
R13
R14
l0
L297
VDRTfGQPbk00^0]E;7PO3l3
!s100 M`F7LIUA@AMYb091i<iNg2
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
Abyte_data_ram_a
R7
R8
R9
R11
R12
DEx4 work 15 shared_ram_ivar 0 22 DRTfGQPbk00^0]E;7PO3l3
l333
L320
V6M<c@gQKJzF_?Bm;@JUYe2
!s100 ZGJe<M1c[d]m0Td0TJ69H3
R15
31
R16
!i10b 1
R17
R18
R19
!i113 0
R20
R21
