Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jun 13 22:50:33 2023
| Host         : LAPTOP-6CG52K6A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Nano_Processor_0_control_sets_placed.rpt
| Design       : Nano_Processor_0
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            3 |
|     12 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             124 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------+---------------------------------------------------+------------------+----------------+
|             Clock Signal            |          Enable Signal         |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------------------------+--------------------------------+---------------------------------------------------+------------------+----------------+
|  Program_counter_0/Slow_Clk_0/Q_reg |                                |                                                   |                1 |              6 |
|  Register_Bank_0/Slow_Clk_0/Q_reg   | Program_counter_0/D_FF_0/Y0[0] | Res_IBUF                                          |                1 |              8 |
|  Register_Bank_0/Slow_Clk_0/Q_reg   | Program_counter_0/D_FF_0/Y0[1] | Res_IBUF                                          |                1 |              8 |
|  Register_Bank_0/Slow_Clk_0/Q_reg   | Program_counter_0/D_FF_0/Y0[2] | Res_IBUF                                          |                2 |              8 |
|  Clk_IBUF_BUFG                      |                                |                                                   |                4 |             12 |
|  Clk_IBUF_BUFG                      |                                | Register_Bank_0/Slow_Clk_0/count[31]_i_1_n_0      |                8 |             62 |
|  Clk_IBUF_BUFG                      |                                | Program_counter_0/Slow_Clk_0/count[31]_i_1__0_n_0 |                8 |             62 |
+-------------------------------------+--------------------------------+---------------------------------------------------+------------------+----------------+


