<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Member List
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.5 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="annotated.html"><span>Classes</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
    <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
  </ul></div>
<h1>XAxiVdma_Config Member List</h1>This is the complete list of members for <a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a>, including all inherited members.<p><table>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#2fac08c24c8373333b9f2a62008c62f3">BaseAddress</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#d0263c6cf0769cabc86cfe88226d204b">DeviceId</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#15d8b01e7dc97e4937917b6ae53a7f10">EnableAllDbgFeatures</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#e6049151d83b7867b19179eae7a94031">EnableVIDParamRead</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#0d94a76da4cf586c69b9c9a72cad8340">FlushonFsync</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#1322d1a630110934b129c5ba94d15967">HasMm2S</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#60cf9e2f953cb818df16fe11aa2fb5a1">HasMm2SDRE</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#de4f2789d8f93f74f7c4cdbc58068a9f">HasS2Mm</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#2d5070f3b32dfa9bb23f482732870dc4">HasS2MmDRE</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#ce29aba13fc02a1bddba55c06676af49">HasSG</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#086a3553af80fe2b1f0fe19542b7f243">InternalGenLock</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#e561cfce8ab8c835375fd19e383437fa">MaxFrameStoreNum</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#07e51b7aa1e4af894437e982605053eb">Mm2SBufDepth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#adc0b56fc6aa9d703878f90dfd19d626">Mm2SDlyCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#1200192cd509e3ef6f736a0ff1445c32">Mm2SFrmCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a895e4c58a93d7b7e011df9e15264204">Mm2SFrmStoreRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#e5fba937b4b2b545f0d5f2f044e07463">Mm2SGenLock</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#d88db93c7dafcbbbacff8f7ecbb378d9">Mm2SStreamWidth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#6149c64ee59d0b42bd5473a400fd647d">Mm2SThresRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#0af6799f538425cf5b38816e0d4924eb">Mm2SWordLen</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#a339eb8e502ff177c87c320f838c5f83">S2MmBufDepth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#05d952899cf9501ac4ab11ee583afdd7">S2MmDlyCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#4e8a8c1eee432f9de6ca49641340d75e">S2MmFrmCntrEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#4713d19dc6fbb3f4e1bc88a4fd60ce85">S2MmFrmStoreRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#161188d2da03a33bb530708a4487105a">S2MmGenLock</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#8da7213755e9cd3c5b298e2c347fca31">S2MmSOF</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#38ad87e21c3c38e210ca02fb36cd989f">S2MmStreamWidth</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#c5fca66151b5e79ca32112fd07e18717">S2MmThresRegEn</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#fd214e5edc25cead73f3f488aaf9f4aa">S2MmWordLen</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="struct_x_axi_vdma___config.html#c87dadba209a117f469927c29c3e327f">UseFsync</a></td><td><a class="el" href="struct_x_axi_vdma___config.html">XAxiVdma_Config</a></td><td></td></tr>
</table>Copyright @ 1995-2014 Xilinx, Inc. All rights reserved. 
