// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "11/16/2022 18:18:46"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mcu (
	CLK,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	LED,
	SW,
	BTN);
input 	CLK;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[9:0] LED;
input 	[9:0] SW;
input 	[2:0] BTN;

// Design Ports Information
// CLK	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[8]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[9]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[2]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[0]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BTN[1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mcu_v.sdo");
// synopsys translate_on

wire \CLK~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \BTN[2]~input_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \LED[8]~output_o ;
wire \LED[9]~output_o ;
wire \BTN[1]~input_o ;
wire \BTN[0]~input_o ;
wire \cpu_test|ps.0000~feeder_combout ;
wire \cpu_test|ps.0000~q ;
wire \cpu_test|ps~13_combout ;
wire \cpu_test|ps.T4~q ;
wire \cpu_test|ps~17_combout ;
wire \cpu_test|ps.T5~feeder_combout ;
wire \cpu_test|ps.T5~q ;
wire \cpu_test|ps~16_combout ;
wire \cpu_test|ps.T6~q ;
wire \cpu_test|ns~0_combout ;
wire \cpu_test|ps.T1~q ;
wire \cpu_test|ps~15_combout ;
wire \cpu_test|ps.T2~q ;
wire \cpu_test|ps~14_combout ;
wire \cpu_test|ps.T3~q ;
wire \cpu_test|mar_q~3_combout ;
wire \cpu_test|mar_q[3]~1_combout ;
wire \cpu_test|pc_next[1]~3 ;
wire \cpu_test|pc_next[2]~4_combout ;
wire \cpu_test|ROM_unit|Equal1~0_combout ;
wire \cpu_test|ROM_unit|Equal0~3_combout ;
wire \cpu_test|ir_q~15_combout ;
wire \cpu_test|ir_q~16_combout ;
wire \cpu_test|pc_q~0_combout ;
wire \cpu_test|pc_q[0]~1_combout ;
wire \cpu_test|mar_q~0_combout ;
wire \cpu_test|ROM_unit|Equal0~2_combout ;
wire \cpu_test|ir_q~2_combout ;
wire \cpu_test|ir_q~3_combout ;
wire \cpu_test|ir_q[12]~4_combout ;
wire \cpu_test|ROM_unit|WideNor0~0_combout ;
wire \cpu_test|ir_q~9_combout ;
wire \cpu_test|pc_next[2]~5 ;
wire \cpu_test|pc_next[3]~6_combout ;
wire \cpu_test|pc_q~4_combout ;
wire \cpu_test|pc_next[3]~7 ;
wire \cpu_test|pc_next[4]~9 ;
wire \cpu_test|pc_next[5]~10_combout ;
wire \cpu_test|ir_q~17_combout ;
wire \cpu_test|pc_q~6_combout ;
wire \cpu_test|pc_next[5]~11 ;
wire \cpu_test|pc_next[6]~12_combout ;
wire \cpu_test|pc_q~7_combout ;
wire \cpu_test|pc_next[6]~13 ;
wire \cpu_test|pc_next[7]~14_combout ;
wire \cpu_test|ir_q~18_combout ;
wire \cpu_test|ir_q~19_combout ;
wire \cpu_test|pc_q~8_combout ;
wire \cpu_test|pc_next[7]~15 ;
wire \cpu_test|pc_next[8]~16_combout ;
wire \cpu_test|pc_q~9_combout ;
wire \cpu_test|pc_next[8]~17 ;
wire \cpu_test|pc_next[9]~18_combout ;
wire \cpu_test|pc_q~10_combout ;
wire \cpu_test|mar_q~10_combout ;
wire \cpu_test|ir_q~10_combout ;
wire \cpu_test|ir_q~11_combout ;
wire \cpu_test|pc_next[9]~19 ;
wire \cpu_test|pc_next[10]~20_combout ;
wire \cpu_test|pc_q~11_combout ;
wire \cpu_test|mar_q~11_combout ;
wire \cpu_test|mar_q~9_combout ;
wire \cpu_test|mar_q~8_combout ;
wire \cpu_test|ROM_unit|Equal0~1_combout ;
wire \cpu_test|ROM_unit|Equal7~0_combout ;
wire \cpu_test|ir_q~8_combout ;
wire \cpu_test|ir_q~5_combout ;
wire \cpu_test|sel_pc~0_combout ;
wire \cpu_test|pc_next[4]~8_combout ;
wire \cpu_test|pc_q~5_combout ;
wire \cpu_test|mar_q~5_combout ;
wire \cpu_test|mar_q~7_combout ;
wire \cpu_test|mar_q~4_combout ;
wire \cpu_test|mar_q~6_combout ;
wire \cpu_test|ROM_unit|Equal0~0_combout ;
wire \cpu_test|ir_q~20_combout ;
wire \cpu_test|ir_q~12_combout ;
wire \cpu_test|ir_q[0]~feeder_combout ;
wire \cpu_test|pc_next[0]~0_combout ;
wire \cpu_test|pc_q~3_combout ;
wire \cpu_test|pc_next[0]~1 ;
wire \cpu_test|pc_next[1]~2_combout ;
wire \cpu_test|ir_q~13_combout ;
wire \cpu_test|ir_q~14_combout ;
wire \cpu_test|ir_q[1]~feeder_combout ;
wire \cpu_test|pc_q~2_combout ;
wire \cpu_test|mar_q~2_combout ;
wire \cpu_test|ir_q~6_combout ;
wire \cpu_test|ir_q~7_combout ;
wire \cpu_test|Equal11~0_combout ;
wire \cpu_test|op.1001~0_combout ;
wire \cpu_test|op.1001~1_combout ;
wire \cpu_test|Equal2~2_combout ;
wire \cpu_test|op.0100~0_combout ;
wire \cpu_test|sel_alu~3_combout ;
wire \cpu_test|sel_alu~16_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[11]~feeder_combout ;
wire \cpu_test|RAM_unit|ram~1_combout ;
wire \cpu_test|ram_en~0_combout ;
wire \cpu_test|ram_en~1_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[3]~feeder_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout ;
wire \cpu_test|RAM_unit|ram~0_combout ;
wire \cpu_test|RAM_unit|ram~2_combout ;
wire \~GND~combout ;
wire \cpu_test|w_q~6_combout ;
wire \cpu_test|w_q[0]~1_combout ;
wire \cpu_test|w_q[0]~2_combout ;
wire \cpu_test|w_q[0]~3_combout ;
wire \cpu_test|w_q[0]~4_combout ;
wire \cpu_test|w_q[0]~5_combout ;
wire \cpu_test|Selector7~4_combout ;
wire \cpu_test|op~0_combout ;
wire \cpu_test|op~1_combout ;
wire \cpu_test|Selector6~2_combout ;
wire \cpu_test|w_q~7_combout ;
wire \cpu_test|Selector5~2_combout ;
wire \cpu_test|w_q~8_combout ;
wire \cpu_test|op.0011~2_combout ;
wire \cpu_test|w_q~9_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7 ;
wire \cpu_test|mux1_out[7]~11_combout ;
wire \cpu_test|mux1_out[7]~12_combout ;
wire \cpu_test|Selector0~0_combout ;
wire \cpu_test|Equal11~1_combout ;
wire \cpu_test|op.0000~6_combout ;
wire \cpu_test|op.0000~12_combout ;
wire \cpu_test|op.0000~3_combout ;
wire \cpu_test|Equal2~3_combout ;
wire \cpu_test|op.0000~5_combout ;
wire \cpu_test|op.0000~4_combout ;
wire \cpu_test|op.0000~7_combout ;
wire \cpu_test|op.0000~8_combout ;
wire \cpu_test|op.0000~9_combout ;
wire \cpu_test|op.0000~10_combout ;
wire \cpu_test|op.0000~11_combout ;
wire \cpu_test|op.0001~2_combout ;
wire \cpu_test|Selector7~7_combout ;
wire \cpu_test|sel_alu~15_combout ;
wire \cpu_test|Add1~33_combout ;
wire \cpu_test|Equal2~4_combout ;
wire \cpu_test|Add1~0_combout ;
wire \cpu_test|Add1~1_combout ;
wire \cpu_test|Add1~32_combout ;
wire \cpu_test|Add1~28_combout ;
wire \cpu_test|w_q~11_combout ;
wire \cpu_test|Add1~29_combout ;
wire \cpu_test|Add1~24_combout ;
wire \cpu_test|Selector2~1_combout ;
wire \cpu_test|Add1~21_combout ;
wire \cpu_test|Add1~20_combout ;
wire \cpu_test|Add1~17_combout ;
wire \cpu_test|Add1~16_combout ;
wire \cpu_test|Add1~12_combout ;
wire \cpu_test|Add1~13_combout ;
wire \cpu_test|Add1~9_combout ;
wire \cpu_test|Add1~8_combout ;
wire \cpu_test|Add1~2_combout ;
wire \cpu_test|Add1~3_combout ;
wire \cpu_test|Add1~5_cout ;
wire \cpu_test|Add1~7 ;
wire \cpu_test|Add1~11 ;
wire \cpu_test|Add1~15 ;
wire \cpu_test|Add1~19 ;
wire \cpu_test|Add1~23 ;
wire \cpu_test|Add1~26_combout ;
wire \cpu_test|Selector2~2_combout ;
wire \cpu_test|w_q~10_combout ;
wire \cpu_test|Add1~25_combout ;
wire \cpu_test|Add1~27 ;
wire \cpu_test|Add1~31 ;
wire \cpu_test|Add1~34_combout ;
wire \cpu_test|Selector0~2_combout ;
wire \cpu_test|w_q~12_combout ;
wire \cpu_test|Selector0~1_combout ;
wire \cpu_test|Selector0~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6 ;
wire \cpu_test|mux1_out[6]~10_combout ;
wire \cpu_test|Selector1~2_combout ;
wire \cpu_test|Selector1~0_combout ;
wire \cpu_test|Selector1~1_combout ;
wire \cpu_test|Add1~30_combout ;
wire \cpu_test|Selector1~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5 ;
wire \cpu_test|mux1_out[5]~8_combout ;
wire \cpu_test|mux1_out[5]~9_combout ;
wire \cpu_test|Selector2~0_combout ;
wire \cpu_test|Selector2~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4 ;
wire \cpu_test|mux1_out[4]~7_combout ;
wire \cpu_test|Selector3~2_combout ;
wire \cpu_test|Add1~22_combout ;
wire \cpu_test|Selector3~0_combout ;
wire \cpu_test|Selector3~1_combout ;
wire \cpu_test|Selector3~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3 ;
wire \cpu_test|mux1_out[3]~6_combout ;
wire \cpu_test|Selector4~2_combout ;
wire \cpu_test|Add1~18_combout ;
wire \cpu_test|Selector4~0_combout ;
wire \cpu_test|Selector4~1_combout ;
wire \cpu_test|Selector4~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2 ;
wire \cpu_test|mux1_out[2]~4_combout ;
wire \cpu_test|mux1_out[2]~5_combout ;
wire \cpu_test|Selector5~0_combout ;
wire \cpu_test|Add1~14_combout ;
wire \cpu_test|Selector5~1_combout ;
wire \cpu_test|Selector5~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1 ;
wire \cpu_test|mux1_out[1]~2_combout ;
wire \cpu_test|mux1_out[1]~3_combout ;
wire \cpu_test|Selector6~0_combout ;
wire \cpu_test|Add1~10_combout ;
wire \cpu_test|Selector6~1_combout ;
wire \cpu_test|Selector6~3_combout ;
wire \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \cpu_test|mux1_out[0]~0_combout ;
wire \cpu_test|mux1_out[0]~1_combout ;
wire \cpu_test|Selector7~2_combout ;
wire \cpu_test|Selector7~5_combout ;
wire \cpu_test|Add1~6_combout ;
wire \cpu_test|Selector7~3_combout ;
wire \cpu_test|Selector7~6_combout ;
wire \cpu_test|w_q~0_combout ;
wire [7:0] \cpu_test|w_q ;
wire [10:0] \cpu_test|pc_q ;
wire [10:0] \cpu_test|mar_q ;
wire [13:0] \cpu_test|ir_q ;
wire [0:20] \cpu_test|RAM_unit|ram_rtl_0_bypass ;

wire [35:0] \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7  = \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];

// Location: IOOBUF_X21_Y29_N23
cycloneiii_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N30
cycloneiii_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N2
cycloneiii_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N30
cycloneiii_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N9
cycloneiii_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N23
cycloneiii_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N16
cycloneiii_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N2
cycloneiii_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y29_N9
cycloneiii_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N2
cycloneiii_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N23
cycloneiii_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y29_N30
cycloneiii_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N16
cycloneiii_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y29_N23
cycloneiii_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N30
cycloneiii_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N30
cycloneiii_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y29_N2
cycloneiii_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N2
cycloneiii_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N16
cycloneiii_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y29_N23
cycloneiii_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N2
cycloneiii_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N23
cycloneiii_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N16
cycloneiii_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N9
cycloneiii_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y29_N2
cycloneiii_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N23
cycloneiii_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X37_Y29_N30
cycloneiii_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y29_N30
cycloneiii_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cycloneiii_io_obuf \LED[0]~output (
	.i(\cpu_test|w_q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cycloneiii_io_obuf \LED[1]~output (
	.i(\cpu_test|w_q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N23
cycloneiii_io_obuf \LED[2]~output (
	.i(\cpu_test|w_q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneiii_io_obuf \LED[3]~output (
	.i(\cpu_test|w_q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N23
cycloneiii_io_obuf \LED[4]~output (
	.i(\cpu_test|w_q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N16
cycloneiii_io_obuf \LED[5]~output (
	.i(\cpu_test|w_q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N23
cycloneiii_io_obuf \LED[6]~output (
	.i(\cpu_test|w_q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneiii_io_obuf \LED[7]~output (
	.i(\cpu_test|w_q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N9
cycloneiii_io_obuf \LED[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[8]~output .bus_hold = "false";
defparam \LED[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneiii_io_obuf \LED[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[9]~output .bus_hold = "false";
defparam \LED[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneiii_io_ibuf \BTN[1]~input (
	.i(BTN[1]),
	.ibar(gnd),
	.o(\BTN[1]~input_o ));
// synopsys translate_off
defparam \BTN[1]~input .bus_hold = "false";
defparam \BTN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N8
cycloneiii_io_ibuf \BTN[0]~input (
	.i(BTN[0]),
	.ibar(gnd),
	.o(\BTN[0]~input_o ));
// synopsys translate_off
defparam \BTN[0]~input .bus_hold = "false";
defparam \BTN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneiii_lcell_comb \cpu_test|ps.0000~feeder (
// Equation(s):
// \cpu_test|ps.0000~feeder_combout  = \BTN[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|ps.0000~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps.0000~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|ps.0000~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N11
dffeas \cpu_test|ps.0000 (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ps.0000~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.0000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.0000 .is_wysiwyg = "true";
defparam \cpu_test|ps.0000 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneiii_lcell_comb \cpu_test|ps~13 (
// Equation(s):
// \cpu_test|ps~13_combout  = (\cpu_test|ps.T3~q  & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.T3~q ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|ps~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~13 .lut_mask = 16'hF000;
defparam \cpu_test|ps~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N9
dffeas \cpu_test|ps.T4 (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ps~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T4 .is_wysiwyg = "true";
defparam \cpu_test|ps.T4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneiii_lcell_comb \cpu_test|ps~17 (
// Equation(s):
// \cpu_test|ps~17_combout  = (\cpu_test|ps.T4~q  & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.T4~q ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|ps~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~17 .lut_mask = 16'hF000;
defparam \cpu_test|ps~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N2
cycloneiii_lcell_comb \cpu_test|ps.T5~feeder (
// Equation(s):
// \cpu_test|ps.T5~feeder_combout  = \cpu_test|ps~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ps~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|ps.T5~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps.T5~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|ps.T5~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N3
dffeas \cpu_test|ps.T5 (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ps.T5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T5 .is_wysiwyg = "true";
defparam \cpu_test|ps.T5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N24
cycloneiii_lcell_comb \cpu_test|ps~16 (
// Equation(s):
// \cpu_test|ps~16_combout  = (\BTN[0]~input_o  & \cpu_test|ps.T5~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|ps.T5~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~16 .lut_mask = 16'hF000;
defparam \cpu_test|ps~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N25
dffeas \cpu_test|ps.T6 (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ps~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T6 .is_wysiwyg = "true";
defparam \cpu_test|ps.T6 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N0
cycloneiii_lcell_comb \cpu_test|ns~0 (
// Equation(s):
// \cpu_test|ns~0_combout  = (\cpu_test|ps.T6~q ) # (!\cpu_test|ps.0000~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ps.T6~q ),
	.cin(gnd),
	.combout(\cpu_test|ns~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ns~0 .lut_mask = 16'hFF0F;
defparam \cpu_test|ns~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N1
dffeas \cpu_test|ps.T1 (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ns~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T1 .is_wysiwyg = "true";
defparam \cpu_test|ps.T1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N30
cycloneiii_lcell_comb \cpu_test|ps~15 (
// Equation(s):
// \cpu_test|ps~15_combout  = (\BTN[0]~input_o  & \cpu_test|ps.T1~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|ps.T1~q ),
	.cin(gnd),
	.combout(\cpu_test|ps~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~15 .lut_mask = 16'hF000;
defparam \cpu_test|ps~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N31
dffeas \cpu_test|ps.T2 (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ps~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T2 .is_wysiwyg = "true";
defparam \cpu_test|ps.T2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y23_N28
cycloneiii_lcell_comb \cpu_test|ps~14 (
// Equation(s):
// \cpu_test|ps~14_combout  = (\cpu_test|ps.T2~q  & \BTN[0]~input_o )

	.dataa(\cpu_test|ps.T2~q ),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ps~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ps~14 .lut_mask = 16'hA0A0;
defparam \cpu_test|ps~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y23_N29
dffeas \cpu_test|ps.T3 (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ps~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ps.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ps.T3 .is_wysiwyg = "true";
defparam \cpu_test|ps.T3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N28
cycloneiii_lcell_comb \cpu_test|mar_q~3 (
// Equation(s):
// \cpu_test|mar_q~3_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [0]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~3 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N6
cycloneiii_lcell_comb \cpu_test|mar_q[3]~1 (
// Equation(s):
// \cpu_test|mar_q[3]~1_combout  = (\cpu_test|ps.T1~q ) # (!\BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|ps.T1~q ),
	.cin(gnd),
	.combout(\cpu_test|mar_q[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q[3]~1 .lut_mask = 16'hFF0F;
defparam \cpu_test|mar_q[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N29
dffeas \cpu_test|mar_q[0] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[0] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N8
cycloneiii_lcell_comb \cpu_test|pc_next[1]~2 (
// Equation(s):
// \cpu_test|pc_next[1]~2_combout  = (\cpu_test|pc_q [1] & (!\cpu_test|pc_next[0]~1 )) # (!\cpu_test|pc_q [1] & ((\cpu_test|pc_next[0]~1 ) # (GND)))
// \cpu_test|pc_next[1]~3  = CARRY((!\cpu_test|pc_next[0]~1 ) # (!\cpu_test|pc_q [1]))

	.dataa(\cpu_test|pc_q [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[0]~1 ),
	.combout(\cpu_test|pc_next[1]~2_combout ),
	.cout(\cpu_test|pc_next[1]~3 ));
// synopsys translate_off
defparam \cpu_test|pc_next[1]~2 .lut_mask = 16'h5A5F;
defparam \cpu_test|pc_next[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N10
cycloneiii_lcell_comb \cpu_test|pc_next[2]~4 (
// Equation(s):
// \cpu_test|pc_next[2]~4_combout  = (\cpu_test|pc_q [2] & (\cpu_test|pc_next[1]~3  $ (GND))) # (!\cpu_test|pc_q [2] & (!\cpu_test|pc_next[1]~3  & VCC))
// \cpu_test|pc_next[2]~5  = CARRY((\cpu_test|pc_q [2] & !\cpu_test|pc_next[1]~3 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[1]~3 ),
	.combout(\cpu_test|pc_next[2]~4_combout ),
	.cout(\cpu_test|pc_next[2]~5 ));
// synopsys translate_off
defparam \cpu_test|pc_next[2]~4 .lut_mask = 16'hC30C;
defparam \cpu_test|pc_next[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal1~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal1~0_combout  = (\cpu_test|ROM_unit|Equal0~1_combout  & (\cpu_test|ROM_unit|Equal0~0_combout  & \cpu_test|mar_q [0]))

	.dataa(gnd),
	.datab(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datac(\cpu_test|ROM_unit|Equal0~0_combout ),
	.datad(\cpu_test|mar_q [0]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal1~0 .lut_mask = 16'hC000;
defparam \cpu_test|ROM_unit|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~3 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~3_combout  = (!\cpu_test|mar_q [1] & !\cpu_test|mar_q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~3 .lut_mask = 16'h000F;
defparam \cpu_test|ROM_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneiii_lcell_comb \cpu_test|ir_q~15 (
// Equation(s):
// \cpu_test|ir_q~15_combout  = (\cpu_test|ps.T3~q  & (\cpu_test|ir_q~20_combout  & ((!\cpu_test|ROM_unit|Equal0~3_combout ) # (!\cpu_test|ROM_unit|Equal1~0_combout ))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ROM_unit|Equal1~0_combout ),
	.datac(\cpu_test|ir_q~20_combout ),
	.datad(\cpu_test|ROM_unit|Equal0~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~15 .lut_mask = 16'h20A0;
defparam \cpu_test|ir_q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneiii_lcell_comb \cpu_test|ir_q~16 (
// Equation(s):
// \cpu_test|ir_q~16_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ir_q~15_combout ) # ((!\cpu_test|ps.T3~q  & \cpu_test|ir_q [2]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~16 .lut_mask = 16'hF040;
defparam \cpu_test|ir_q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N31
dffeas \cpu_test|ir_q[2] (
	.clk(\BTN[1]~input_o ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[2] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N16
cycloneiii_lcell_comb \cpu_test|pc_q~0 (
// Equation(s):
// \cpu_test|pc_q~0_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[2]~4_combout )) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [2])))

	.dataa(\cpu_test|pc_next[2]~4_combout ),
	.datab(gnd),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|ir_q [2]),
	.cin(gnd),
	.combout(\cpu_test|pc_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~0 .lut_mask = 16'hAFA0;
defparam \cpu_test|pc_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneiii_lcell_comb \cpu_test|pc_q[0]~1 (
// Equation(s):
// \cpu_test|pc_q[0]~1_combout  = ((\cpu_test|ps.T2~q ) # (!\cpu_test|sel_pc~0_combout )) # (!\BTN[0]~input_o )

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|ps.T2~q ),
	.cin(gnd),
	.combout(\cpu_test|pc_q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q[0]~1 .lut_mask = 16'hFF5F;
defparam \cpu_test|pc_q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N17
dffeas \cpu_test|pc_q[2] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[2] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N0
cycloneiii_lcell_comb \cpu_test|mar_q~0 (
// Equation(s):
// \cpu_test|mar_q~0_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [2]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~0 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N1
dffeas \cpu_test|mar_q[2] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[2] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~2 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~2_combout  = (\cpu_test|ROM_unit|Equal0~0_combout  & \cpu_test|ROM_unit|Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ROM_unit|Equal0~0_combout ),
	.datad(\cpu_test|ROM_unit|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~2 .lut_mask = 16'hF000;
defparam \cpu_test|ROM_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneiii_lcell_comb \cpu_test|ir_q~2 (
// Equation(s):
// \cpu_test|ir_q~2_combout  = ((\cpu_test|mar_q [1] & ((\cpu_test|mar_q [2]) # (!\cpu_test|mar_q [0]))) # (!\cpu_test|mar_q [1] & ((\cpu_test|mar_q [0]) # (!\cpu_test|mar_q [2])))) # (!\cpu_test|ROM_unit|Equal0~2_combout )

	.dataa(\cpu_test|mar_q [1]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [0]),
	.datad(\cpu_test|ROM_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~2 .lut_mask = 16'hDBFF;
defparam \cpu_test|ir_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneiii_lcell_comb \cpu_test|ir_q~3 (
// Equation(s):
// \cpu_test|ir_q~3_combout  = (\cpu_test|ps.0000~q  & !\cpu_test|ir_q~2_combout )

	.dataa(\cpu_test|ps.0000~q ),
	.datab(gnd),
	.datac(\cpu_test|ir_q~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ir_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~3 .lut_mask = 16'h0A0A;
defparam \cpu_test|ir_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneiii_lcell_comb \cpu_test|ir_q[12]~4 (
// Equation(s):
// \cpu_test|ir_q[12]~4_combout  = (\cpu_test|ps.T3~q ) # (!\cpu_test|ps.0000~q )

	.dataa(\cpu_test|ps.0000~q ),
	.datab(gnd),
	.datac(\cpu_test|ps.T3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ir_q[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q[12]~4 .lut_mask = 16'hF5F5;
defparam \cpu_test|ir_q[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N9
dffeas \cpu_test|ir_q[9] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[9] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneiii_lcell_comb \cpu_test|ROM_unit|WideNor0~0 (
// Equation(s):
// \cpu_test|ROM_unit|WideNor0~0_combout  = ((\cpu_test|mar_q [1] & ((\cpu_test|mar_q [2]) # (!\cpu_test|mar_q [0]))) # (!\cpu_test|mar_q [1] & ((\cpu_test|mar_q [0])))) # (!\cpu_test|ROM_unit|Equal0~2_combout )

	.dataa(\cpu_test|ROM_unit|Equal0~2_combout ),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [0]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|WideNor0~0 .lut_mask = 16'hDFF5;
defparam \cpu_test|ROM_unit|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneiii_lcell_comb \cpu_test|ir_q~9 (
// Equation(s):
// \cpu_test|ir_q~9_combout  = (\cpu_test|ps.0000~q  & (((\cpu_test|ROM_unit|Equal0~3_combout  & \cpu_test|ROM_unit|Equal1~0_combout )) # (!\cpu_test|ROM_unit|WideNor0~0_combout )))

	.dataa(\cpu_test|ROM_unit|WideNor0~0_combout ),
	.datab(\cpu_test|ROM_unit|Equal0~3_combout ),
	.datac(\cpu_test|ROM_unit|Equal1~0_combout ),
	.datad(\cpu_test|ps.0000~q ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~9 .lut_mask = 16'hD500;
defparam \cpu_test|ir_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y22_N13
dffeas \cpu_test|ir_q[8] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[8] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N12
cycloneiii_lcell_comb \cpu_test|pc_next[3]~6 (
// Equation(s):
// \cpu_test|pc_next[3]~6_combout  = (\cpu_test|pc_q [3] & (!\cpu_test|pc_next[2]~5 )) # (!\cpu_test|pc_q [3] & ((\cpu_test|pc_next[2]~5 ) # (GND)))
// \cpu_test|pc_next[3]~7  = CARRY((!\cpu_test|pc_next[2]~5 ) # (!\cpu_test|pc_q [3]))

	.dataa(\cpu_test|pc_q [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[2]~5 ),
	.combout(\cpu_test|pc_next[3]~6_combout ),
	.cout(\cpu_test|pc_next[3]~7 ));
// synopsys translate_off
defparam \cpu_test|pc_next[3]~6 .lut_mask = 16'h5A5F;
defparam \cpu_test|pc_next[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneiii_lcell_comb \cpu_test|pc_q~4 (
// Equation(s):
// \cpu_test|pc_q~4_combout  = (\BTN[0]~input_o  & (\cpu_test|sel_pc~0_combout  & \cpu_test|pc_next[3]~6_combout ))

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|pc_next[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~4 .lut_mask = 16'hA000;
defparam \cpu_test|pc_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N21
dffeas \cpu_test|pc_q[3] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[3] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N14
cycloneiii_lcell_comb \cpu_test|pc_next[4]~8 (
// Equation(s):
// \cpu_test|pc_next[4]~8_combout  = (\cpu_test|pc_q [4] & (\cpu_test|pc_next[3]~7  $ (GND))) # (!\cpu_test|pc_q [4] & (!\cpu_test|pc_next[3]~7  & VCC))
// \cpu_test|pc_next[4]~9  = CARRY((\cpu_test|pc_q [4] & !\cpu_test|pc_next[3]~7 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[3]~7 ),
	.combout(\cpu_test|pc_next[4]~8_combout ),
	.cout(\cpu_test|pc_next[4]~9 ));
// synopsys translate_off
defparam \cpu_test|pc_next[4]~8 .lut_mask = 16'hC30C;
defparam \cpu_test|pc_next[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N16
cycloneiii_lcell_comb \cpu_test|pc_next[5]~10 (
// Equation(s):
// \cpu_test|pc_next[5]~10_combout  = (\cpu_test|pc_q [5] & (!\cpu_test|pc_next[4]~9 )) # (!\cpu_test|pc_q [5] & ((\cpu_test|pc_next[4]~9 ) # (GND)))
// \cpu_test|pc_next[5]~11  = CARRY((!\cpu_test|pc_next[4]~9 ) # (!\cpu_test|pc_q [5]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[4]~9 ),
	.combout(\cpu_test|pc_next[5]~10_combout ),
	.cout(\cpu_test|pc_next[5]~11 ));
// synopsys translate_off
defparam \cpu_test|pc_next[5]~10 .lut_mask = 16'h3C3F;
defparam \cpu_test|pc_next[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneiii_lcell_comb \cpu_test|ir_q~17 (
// Equation(s):
// \cpu_test|ir_q~17_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ps.T3~q  & ((!\cpu_test|ROM_unit|WideNor0~0_combout ))) # (!\cpu_test|ps.T3~q  & (\cpu_test|ir_q [5]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ps.0000~q ),
	.datac(\cpu_test|ir_q [5]),
	.datad(\cpu_test|ROM_unit|WideNor0~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~17 .lut_mask = 16'h40C8;
defparam \cpu_test|ir_q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N27
dffeas \cpu_test|ir_q[5] (
	.clk(\BTN[1]~input_o ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[5] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N14
cycloneiii_lcell_comb \cpu_test|pc_q~6 (
// Equation(s):
// \cpu_test|pc_q~6_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[5]~10_combout )) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [5])))

	.dataa(\cpu_test|sel_pc~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|pc_next[5]~10_combout ),
	.datad(\cpu_test|ir_q [5]),
	.cin(gnd),
	.combout(\cpu_test|pc_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~6 .lut_mask = 16'hF5A0;
defparam \cpu_test|pc_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N15
dffeas \cpu_test|pc_q[5] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[5] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N18
cycloneiii_lcell_comb \cpu_test|pc_next[6]~12 (
// Equation(s):
// \cpu_test|pc_next[6]~12_combout  = (\cpu_test|pc_q [6] & (\cpu_test|pc_next[5]~11  $ (GND))) # (!\cpu_test|pc_q [6] & (!\cpu_test|pc_next[5]~11  & VCC))
// \cpu_test|pc_next[6]~13  = CARRY((\cpu_test|pc_q [6] & !\cpu_test|pc_next[5]~11 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[5]~11 ),
	.combout(\cpu_test|pc_next[6]~12_combout ),
	.cout(\cpu_test|pc_next[6]~13 ));
// synopsys translate_off
defparam \cpu_test|pc_next[6]~12 .lut_mask = 16'hC30C;
defparam \cpu_test|pc_next[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneiii_lcell_comb \cpu_test|pc_q~7 (
// Equation(s):
// \cpu_test|pc_q~7_combout  = (\BTN[0]~input_o  & (\cpu_test|sel_pc~0_combout  & \cpu_test|pc_next[6]~12_combout ))

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|pc_next[6]~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~7 .lut_mask = 16'hA000;
defparam \cpu_test|pc_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N13
dffeas \cpu_test|pc_q[6] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[6] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N20
cycloneiii_lcell_comb \cpu_test|pc_next[7]~14 (
// Equation(s):
// \cpu_test|pc_next[7]~14_combout  = (\cpu_test|pc_q [7] & (!\cpu_test|pc_next[6]~13 )) # (!\cpu_test|pc_q [7] & ((\cpu_test|pc_next[6]~13 ) # (GND)))
// \cpu_test|pc_next[7]~15  = CARRY((!\cpu_test|pc_next[6]~13 ) # (!\cpu_test|pc_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[6]~13 ),
	.combout(\cpu_test|pc_next[7]~14_combout ),
	.cout(\cpu_test|pc_next[7]~15 ));
// synopsys translate_off
defparam \cpu_test|pc_next[7]~14 .lut_mask = 16'h3C3F;
defparam \cpu_test|pc_next[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N24
cycloneiii_lcell_comb \cpu_test|ir_q~18 (
// Equation(s):
// \cpu_test|ir_q~18_combout  = (!\cpu_test|mar_q [2] & (\cpu_test|ROM_unit|Equal0~2_combout  & (\cpu_test|mar_q [1] $ (!\cpu_test|mar_q [0]))))

	.dataa(\cpu_test|mar_q [1]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [0]),
	.datad(\cpu_test|ROM_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~18 .lut_mask = 16'h2100;
defparam \cpu_test|ir_q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneiii_lcell_comb \cpu_test|ir_q~19 (
// Equation(s):
// \cpu_test|ir_q~19_combout  = (\cpu_test|ps.0000~q  & \cpu_test|ir_q~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~18_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~19 .lut_mask = 16'hF000;
defparam \cpu_test|ir_q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N1
dffeas \cpu_test|ir_q[7] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[7] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneiii_lcell_comb \cpu_test|pc_q~8 (
// Equation(s):
// \cpu_test|pc_q~8_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[7]~14_combout )) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [7])))

	.dataa(\cpu_test|sel_pc~0_combout ),
	.datab(\cpu_test|pc_next[7]~14_combout ),
	.datac(\cpu_test|ir_q [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|pc_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~8 .lut_mask = 16'hD8D8;
defparam \cpu_test|pc_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N29
dffeas \cpu_test|pc_q[7] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[7] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N22
cycloneiii_lcell_comb \cpu_test|pc_next[8]~16 (
// Equation(s):
// \cpu_test|pc_next[8]~16_combout  = (\cpu_test|pc_q [8] & (\cpu_test|pc_next[7]~15  $ (GND))) # (!\cpu_test|pc_q [8] & (!\cpu_test|pc_next[7]~15  & VCC))
// \cpu_test|pc_next[8]~17  = CARRY((\cpu_test|pc_q [8] & !\cpu_test|pc_next[7]~15 ))

	.dataa(gnd),
	.datab(\cpu_test|pc_q [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[7]~15 ),
	.combout(\cpu_test|pc_next[8]~16_combout ),
	.cout(\cpu_test|pc_next[8]~17 ));
// synopsys translate_off
defparam \cpu_test|pc_next[8]~16 .lut_mask = 16'hC30C;
defparam \cpu_test|pc_next[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneiii_lcell_comb \cpu_test|pc_q~9 (
// Equation(s):
// \cpu_test|pc_q~9_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[8]~16_combout ))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [8]))

	.dataa(\cpu_test|sel_pc~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|ir_q [8]),
	.datad(\cpu_test|pc_next[8]~16_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~9 .lut_mask = 16'hFA50;
defparam \cpu_test|pc_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N11
dffeas \cpu_test|pc_q[8] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[8] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N24
cycloneiii_lcell_comb \cpu_test|pc_next[9]~18 (
// Equation(s):
// \cpu_test|pc_next[9]~18_combout  = (\cpu_test|pc_q [9] & (!\cpu_test|pc_next[8]~17 )) # (!\cpu_test|pc_q [9] & ((\cpu_test|pc_next[8]~17 ) # (GND)))
// \cpu_test|pc_next[9]~19  = CARRY((!\cpu_test|pc_next[8]~17 ) # (!\cpu_test|pc_q [9]))

	.dataa(\cpu_test|pc_q [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|pc_next[8]~17 ),
	.combout(\cpu_test|pc_next[9]~18_combout ),
	.cout(\cpu_test|pc_next[9]~19 ));
// synopsys translate_off
defparam \cpu_test|pc_next[9]~18 .lut_mask = 16'h5A5F;
defparam \cpu_test|pc_next[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N4
cycloneiii_lcell_comb \cpu_test|pc_q~10 (
// Equation(s):
// \cpu_test|pc_q~10_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[9]~18_combout ))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [9]))

	.dataa(\cpu_test|sel_pc~0_combout ),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|pc_next[9]~18_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~10 .lut_mask = 16'hFA50;
defparam \cpu_test|pc_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N5
dffeas \cpu_test|pc_q[9] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[9] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N2
cycloneiii_lcell_comb \cpu_test|mar_q~10 (
// Equation(s):
// \cpu_test|mar_q~10_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [9]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~10 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N3
dffeas \cpu_test|mar_q[9] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[9] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneiii_lcell_comb \cpu_test|ir_q~10 (
// Equation(s):
// \cpu_test|ir_q~10_combout  = (\cpu_test|ROM_unit|Equal0~2_combout  & ((\cpu_test|mar_q [0] & (\cpu_test|mar_q [1])) # (!\cpu_test|mar_q [0] & ((\cpu_test|mar_q [2])))))

	.dataa(\cpu_test|mar_q [1]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [0]),
	.datad(\cpu_test|ROM_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~10 .lut_mask = 16'hAC00;
defparam \cpu_test|ir_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneiii_lcell_comb \cpu_test|ir_q~11 (
// Equation(s):
// \cpu_test|ir_q~11_combout  = (\cpu_test|ps.0000~q  & \cpu_test|ir_q~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~11 .lut_mask = 16'hF000;
defparam \cpu_test|ir_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N25
dffeas \cpu_test|ir_q[10] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[10] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N26
cycloneiii_lcell_comb \cpu_test|pc_next[10]~20 (
// Equation(s):
// \cpu_test|pc_next[10]~20_combout  = \cpu_test|pc_next[9]~19  $ (!\cpu_test|pc_q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|pc_q [10]),
	.cin(\cpu_test|pc_next[9]~19 ),
	.combout(\cpu_test|pc_next[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_next[10]~20 .lut_mask = 16'hF00F;
defparam \cpu_test|pc_next[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneiii_lcell_comb \cpu_test|pc_q~11 (
// Equation(s):
// \cpu_test|pc_q~11_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[10]~20_combout ))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [10]))

	.dataa(\cpu_test|ir_q [10]),
	.datab(gnd),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|pc_next[10]~20_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~11 .lut_mask = 16'hFA0A;
defparam \cpu_test|pc_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N27
dffeas \cpu_test|pc_q[10] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[10] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N2
cycloneiii_lcell_comb \cpu_test|mar_q~11 (
// Equation(s):
// \cpu_test|mar_q~11_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [10]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~11 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N3
dffeas \cpu_test|mar_q[10] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[10] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N8
cycloneiii_lcell_comb \cpu_test|mar_q~9 (
// Equation(s):
// \cpu_test|mar_q~9_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [8]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~9 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N9
dffeas \cpu_test|mar_q[8] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[8] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N4
cycloneiii_lcell_comb \cpu_test|mar_q~8 (
// Equation(s):
// \cpu_test|mar_q~8_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [7]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~8 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N5
dffeas \cpu_test|mar_q[7] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[7] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N4
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~1 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~1_combout  = (!\cpu_test|mar_q [9] & (!\cpu_test|mar_q [10] & (!\cpu_test|mar_q [8] & !\cpu_test|mar_q [7])))

	.dataa(\cpu_test|mar_q [9]),
	.datab(\cpu_test|mar_q [10]),
	.datac(\cpu_test|mar_q [8]),
	.datad(\cpu_test|mar_q [7]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~1 .lut_mask = 16'h0001;
defparam \cpu_test|ROM_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal7~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal7~0_combout  = (\cpu_test|mar_q [0] & (\cpu_test|ROM_unit|Equal0~1_combout  & (\cpu_test|mar_q [2] & \cpu_test|ROM_unit|Equal0~0_combout )))

	.dataa(\cpu_test|mar_q [0]),
	.datab(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datac(\cpu_test|mar_q [2]),
	.datad(\cpu_test|ROM_unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal7~0 .lut_mask = 16'h8000;
defparam \cpu_test|ROM_unit|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneiii_lcell_comb \cpu_test|ir_q~8 (
// Equation(s):
// \cpu_test|ir_q~8_combout  = (\cpu_test|ps.0000~q  & (((!\cpu_test|mar_q [1] & \cpu_test|ROM_unit|Equal7~0_combout )) # (!\cpu_test|ir_q~6_combout )))

	.dataa(\cpu_test|ir_q~6_combout ),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ROM_unit|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~8 .lut_mask = 16'h7050;
defparam \cpu_test|ir_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N7
dffeas \cpu_test|ir_q[13] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[13] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneiii_lcell_comb \cpu_test|ir_q~5 (
// Equation(s):
// \cpu_test|ir_q~5_combout  = (\cpu_test|mar_q [2] & (!\cpu_test|mar_q [1] & (\cpu_test|ps.0000~q  & \cpu_test|ROM_unit|Equal1~0_combout )))

	.dataa(\cpu_test|mar_q [2]),
	.datab(\cpu_test|mar_q [1]),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ROM_unit|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~5 .lut_mask = 16'h2000;
defparam \cpu_test|ir_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N31
dffeas \cpu_test|ir_q[11] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[11] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneiii_lcell_comb \cpu_test|sel_pc~0 (
// Equation(s):
// \cpu_test|sel_pc~0_combout  = ((\cpu_test|ir_q [12]) # ((!\cpu_test|ir_q [11]) # (!\cpu_test|ir_q [13]))) # (!\cpu_test|ps.T4~q )

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|sel_pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_pc~0 .lut_mask = 16'hDFFF;
defparam \cpu_test|sel_pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N18
cycloneiii_lcell_comb \cpu_test|pc_q~5 (
// Equation(s):
// \cpu_test|pc_q~5_combout  = (\BTN[0]~input_o  & (\cpu_test|sel_pc~0_combout  & \cpu_test|pc_next[4]~8_combout ))

	.dataa(\BTN[0]~input_o ),
	.datab(gnd),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|pc_next[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~5 .lut_mask = 16'hA000;
defparam \cpu_test|pc_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N19
dffeas \cpu_test|pc_q[4] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[4] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N12
cycloneiii_lcell_comb \cpu_test|mar_q~5 (
// Equation(s):
// \cpu_test|mar_q~5_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [4]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~5 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N13
dffeas \cpu_test|mar_q[4] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[4] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N28
cycloneiii_lcell_comb \cpu_test|mar_q~7 (
// Equation(s):
// \cpu_test|mar_q~7_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [6]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~7 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N29
dffeas \cpu_test|mar_q[6] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[6] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N22
cycloneiii_lcell_comb \cpu_test|mar_q~4 (
// Equation(s):
// \cpu_test|mar_q~4_combout  = (\cpu_test|pc_q [3] & \BTN[0]~input_o )

	.dataa(\cpu_test|pc_q [3]),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|mar_q~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~4 .lut_mask = 16'hA0A0;
defparam \cpu_test|mar_q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N23
dffeas \cpu_test|mar_q[3] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[3] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N10
cycloneiii_lcell_comb \cpu_test|mar_q~6 (
// Equation(s):
// \cpu_test|mar_q~6_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [5]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~6 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X19_Y22_N11
dffeas \cpu_test|mar_q[5] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[5] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X19_Y22_N30
cycloneiii_lcell_comb \cpu_test|ROM_unit|Equal0~0 (
// Equation(s):
// \cpu_test|ROM_unit|Equal0~0_combout  = (!\cpu_test|mar_q [4] & (!\cpu_test|mar_q [6] & (!\cpu_test|mar_q [3] & !\cpu_test|mar_q [5])))

	.dataa(\cpu_test|mar_q [4]),
	.datab(\cpu_test|mar_q [6]),
	.datac(\cpu_test|mar_q [3]),
	.datad(\cpu_test|mar_q [5]),
	.cin(gnd),
	.combout(\cpu_test|ROM_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ROM_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu_test|ROM_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneiii_lcell_comb \cpu_test|ir_q~20 (
// Equation(s):
// \cpu_test|ir_q~20_combout  = (\cpu_test|ROM_unit|Equal0~0_combout  & (\cpu_test|ROM_unit|Equal0~1_combout  & ((!\cpu_test|mar_q [2]) # (!\cpu_test|mar_q [1]))))

	.dataa(\cpu_test|ROM_unit|Equal0~0_combout ),
	.datab(\cpu_test|ROM_unit|Equal0~1_combout ),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [2]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~20 .lut_mask = 16'h0888;
defparam \cpu_test|ir_q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneiii_lcell_comb \cpu_test|ir_q~12 (
// Equation(s):
// \cpu_test|ir_q~12_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ps.T3~q  & (\cpu_test|ir_q~20_combout )) # (!\cpu_test|ps.T3~q  & ((\cpu_test|ir_q [0])))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ps.0000~q ),
	.datac(\cpu_test|ir_q~20_combout ),
	.datad(\cpu_test|ir_q [0]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~12 .lut_mask = 16'hC480;
defparam \cpu_test|ir_q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N28
cycloneiii_lcell_comb \cpu_test|ir_q[0]~feeder (
// Equation(s):
// \cpu_test|ir_q[0]~feeder_combout  = \cpu_test|ir_q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ir_q[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q[0]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|ir_q[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y21_N29
dffeas \cpu_test|ir_q[0] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[0] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N6
cycloneiii_lcell_comb \cpu_test|pc_next[0]~0 (
// Equation(s):
// \cpu_test|pc_next[0]~0_combout  = \cpu_test|pc_q [0] $ (VCC)
// \cpu_test|pc_next[0]~1  = CARRY(\cpu_test|pc_q [0])

	.dataa(gnd),
	.datab(\cpu_test|pc_q [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu_test|pc_next[0]~0_combout ),
	.cout(\cpu_test|pc_next[0]~1 ));
// synopsys translate_off
defparam \cpu_test|pc_next[0]~0 .lut_mask = 16'h33CC;
defparam \cpu_test|pc_next[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneiii_lcell_comb \cpu_test|pc_q~3 (
// Equation(s):
// \cpu_test|pc_q~3_combout  = (\cpu_test|sel_pc~0_combout  & ((\cpu_test|pc_next[0]~0_combout ))) # (!\cpu_test|sel_pc~0_combout  & (\cpu_test|ir_q [0]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [0]),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|pc_next[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|pc_q~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~3 .lut_mask = 16'hFC0C;
defparam \cpu_test|pc_q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N25
dffeas \cpu_test|pc_q[0] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[0] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneiii_lcell_comb \cpu_test|ir_q~13 (
// Equation(s):
// \cpu_test|ir_q~13_combout  = (\cpu_test|ROM_unit|Equal0~2_combout  & (!\cpu_test|mar_q [2] & (\cpu_test|mar_q [1] $ (\cpu_test|mar_q [0]))))

	.dataa(\cpu_test|ROM_unit|Equal0~2_combout ),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [1]),
	.datad(\cpu_test|mar_q [0]),
	.cin(gnd),
	.combout(\cpu_test|ir_q~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~13 .lut_mask = 16'h0220;
defparam \cpu_test|ir_q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneiii_lcell_comb \cpu_test|ir_q~14 (
// Equation(s):
// \cpu_test|ir_q~14_combout  = (\cpu_test|ps.0000~q  & ((\cpu_test|ps.T3~q  & ((\cpu_test|ir_q~13_combout ))) # (!\cpu_test|ps.T3~q  & (\cpu_test|ir_q [1]))))

	.dataa(\cpu_test|ps.T3~q ),
	.datab(\cpu_test|ir_q [1]),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~13_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~14 .lut_mask = 16'hE040;
defparam \cpu_test|ir_q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N24
cycloneiii_lcell_comb \cpu_test|ir_q[1]~feeder (
// Equation(s):
// \cpu_test|ir_q[1]~feeder_combout  = \cpu_test|ir_q~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|ir_q[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q[1]~feeder .lut_mask = 16'hF0F0;
defparam \cpu_test|ir_q[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N25
dffeas \cpu_test|ir_q[1] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[1] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N6
cycloneiii_lcell_comb \cpu_test|pc_q~2 (
// Equation(s):
// \cpu_test|pc_q~2_combout  = (\cpu_test|sel_pc~0_combout  & (\cpu_test|pc_next[1]~2_combout )) # (!\cpu_test|sel_pc~0_combout  & ((\cpu_test|ir_q [1])))

	.dataa(\cpu_test|pc_next[1]~2_combout ),
	.datab(gnd),
	.datac(\cpu_test|sel_pc~0_combout ),
	.datad(\cpu_test|ir_q [1]),
	.cin(gnd),
	.combout(\cpu_test|pc_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|pc_q~2 .lut_mask = 16'hAFA0;
defparam \cpu_test|pc_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y22_N7
dffeas \cpu_test|pc_q[1] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|pc_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\BTN[0]~input_o ),
	.sload(gnd),
	.ena(\cpu_test|pc_q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|pc_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|pc_q[1] .is_wysiwyg = "true";
defparam \cpu_test|pc_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y22_N30
cycloneiii_lcell_comb \cpu_test|mar_q~2 (
// Equation(s):
// \cpu_test|mar_q~2_combout  = (\BTN[0]~input_o  & \cpu_test|pc_q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\BTN[0]~input_o ),
	.datad(\cpu_test|pc_q [1]),
	.cin(gnd),
	.combout(\cpu_test|mar_q~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mar_q~2 .lut_mask = 16'hF000;
defparam \cpu_test|mar_q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y22_N31
dffeas \cpu_test|mar_q[1] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|mar_q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|mar_q[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|mar_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|mar_q[1] .is_wysiwyg = "true";
defparam \cpu_test|mar_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneiii_lcell_comb \cpu_test|ir_q~6 (
// Equation(s):
// \cpu_test|ir_q~6_combout  = (((!\cpu_test|mar_q [2] & \cpu_test|mar_q [0])) # (!\cpu_test|ROM_unit|Equal0~2_combout )) # (!\cpu_test|mar_q [1])

	.dataa(\cpu_test|mar_q [1]),
	.datab(\cpu_test|mar_q [2]),
	.datac(\cpu_test|mar_q [0]),
	.datad(\cpu_test|ROM_unit|Equal0~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~6 .lut_mask = 16'h75FF;
defparam \cpu_test|ir_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneiii_lcell_comb \cpu_test|ir_q~7 (
// Equation(s):
// \cpu_test|ir_q~7_combout  = (\cpu_test|ps.0000~q  & !\cpu_test|ir_q~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ps.0000~q ),
	.datad(\cpu_test|ir_q~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|ir_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ir_q~7 .lut_mask = 16'h00F0;
defparam \cpu_test|ir_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y22_N29
dffeas \cpu_test|ir_q[12] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|ir_q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|ir_q[12]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|ir_q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|ir_q[12] .is_wysiwyg = "true";
defparam \cpu_test|ir_q[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneiii_lcell_comb \cpu_test|Equal11~0 (
// Equation(s):
// \cpu_test|Equal11~0_combout  = (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [13] & \cpu_test|ir_q [8]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal11~0 .lut_mask = 16'h0300;
defparam \cpu_test|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N12
cycloneiii_lcell_comb \cpu_test|op.1001~0 (
// Equation(s):
// \cpu_test|op.1001~0_combout  = (!\cpu_test|ir_q [10] & (\cpu_test|ps.T4~q  & !\cpu_test|ir_q [9]))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ps.T4~q ),
	.datac(gnd),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op.1001~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.1001~0 .lut_mask = 16'h0044;
defparam \cpu_test|op.1001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneiii_lcell_comb \cpu_test|op.1001~1 (
// Equation(s):
// \cpu_test|op.1001~1_combout  = (\cpu_test|Equal11~0_combout  & (\cpu_test|ir_q [11] & \cpu_test|op.1001~0_combout ))

	.dataa(gnd),
	.datab(\cpu_test|Equal11~0_combout ),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|op.1001~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.1001~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.1001~1 .lut_mask = 16'hC000;
defparam \cpu_test|op.1001~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneiii_lcell_comb \cpu_test|Equal2~2 (
// Equation(s):
// \cpu_test|Equal2~2_combout  = (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [11] & (\cpu_test|ir_q [13] & \cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal2~2 .lut_mask = 16'h4000;
defparam \cpu_test|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneiii_lcell_comb \cpu_test|op.0100~0 (
// Equation(s):
// \cpu_test|op.0100~0_combout  = (!\cpu_test|ir_q [10] & (\cpu_test|ps.T4~q  & (\cpu_test|Equal2~2_combout  & \cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|Equal2~2_combout ),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op.0100~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0100~0 .lut_mask = 16'h4000;
defparam \cpu_test|op.0100~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneiii_lcell_comb \cpu_test|sel_alu~3 (
// Equation(s):
// \cpu_test|sel_alu~3_combout  = (!\cpu_test|ir_q [13] & (\cpu_test|ir_q [11] $ (((\cpu_test|ir_q [9]) # (\cpu_test|ir_q [10])))))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [11]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~3 .lut_mask = 16'h010E;
defparam \cpu_test|sel_alu~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneiii_lcell_comb \cpu_test|sel_alu~16 (
// Equation(s):
// \cpu_test|sel_alu~16_combout  = (\cpu_test|ps.T4~q  & (!\cpu_test|ir_q [12] & (\cpu_test|sel_alu~3_combout  & \cpu_test|ir_q [8])))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|sel_alu~3_combout ),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~16 .lut_mask = 16'h2000;
defparam \cpu_test|sel_alu~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N12
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout  = \cpu_test|ir_q~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q~17_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N13
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[12] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N8
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout  = \cpu_test|ir_q [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [2]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N9
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[5] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N23
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[6] (
	.clk(\BTN[1]~input_o ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N2
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[11]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[11]~feeder_combout  = \cpu_test|ir_q [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [5]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N3
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[11] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N22
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram~1 (
// Equation(s):
// \cpu_test|RAM_unit|ram~1_combout  = (\cpu_test|RAM_unit|ram_rtl_0_bypass [12] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [11] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [5] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [6])))) # (!\cpu_test|RAM_unit|ram_rtl_0_bypass 
// [12] & (!\cpu_test|RAM_unit|ram_rtl_0_bypass [11] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [5] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [6]))))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [12]),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [5]),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [6]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram~1 .lut_mask = 16'h8241;
defparam \cpu_test|RAM_unit|ram~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N20
cycloneiii_lcell_comb \cpu_test|ram_en~0 (
// Equation(s):
// \cpu_test|ram_en~0_combout  = (\cpu_test|ir_q [11] & (!\cpu_test|ir_q [10] & (!\cpu_test|ir_q [9]))) # (!\cpu_test|ir_q [11] & ((\cpu_test|ir_q [7]) # ((!\cpu_test|ir_q [10] & \cpu_test|ir_q [9]))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|ram_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~0 .lut_mask = 16'h5712;
defparam \cpu_test|ram_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneiii_lcell_comb \cpu_test|ram_en~1 (
// Equation(s):
// \cpu_test|ram_en~1_combout  = (\cpu_test|ps.T4~q  & (\cpu_test|ram_en~0_combout  & \cpu_test|Equal11~0_combout ))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ram_en~0_combout ),
	.datac(gnd),
	.datad(\cpu_test|Equal11~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|ram_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|ram_en~1 .lut_mask = 16'h8800;
defparam \cpu_test|ram_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N7
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[0] (
	.clk(\BTN[1]~input_o ),
	.d(gnd),
	.asdata(\cpu_test|ram_en~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N26
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout  = \cpu_test|ir_q [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [0]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N27
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[1] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N4
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[3]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[3]~feeder_combout  = \cpu_test|ir_q [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q [1]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N5
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[3] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N19
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[4] (
	.clk(\BTN[1]~input_o ),
	.d(gnd),
	.asdata(\cpu_test|ir_q~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder (
// Equation(s):
// \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout  = \cpu_test|ir_q~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|ir_q~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder .lut_mask = 16'hFF00;
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[2] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|RAM_unit|ram_rtl_0_bypass[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram~0 (
// Equation(s):
// \cpu_test|RAM_unit|ram~0_combout  = (\cpu_test|RAM_unit|ram_rtl_0_bypass [1] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [2] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [3] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [4])))) # (!\cpu_test|RAM_unit|ram_rtl_0_bypass [1] 
// & (!\cpu_test|RAM_unit|ram_rtl_0_bypass [2] & (\cpu_test|RAM_unit|ram_rtl_0_bypass [3] $ (!\cpu_test|RAM_unit|ram_rtl_0_bypass [4]))))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [1]),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [3]),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [4]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram~0 .lut_mask = 16'h8241;
defparam \cpu_test|RAM_unit|ram~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N6
cycloneiii_lcell_comb \cpu_test|RAM_unit|ram~2 (
// Equation(s):
// \cpu_test|RAM_unit|ram~2_combout  = (\cpu_test|RAM_unit|ram~1_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [0] & \cpu_test|RAM_unit|ram~0_combout ))

	.dataa(\cpu_test|RAM_unit|ram~1_combout ),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [0]),
	.datad(\cpu_test|RAM_unit|ram~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|RAM_unit|ram~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram~2 .lut_mask = 16'hA000;
defparam \cpu_test|RAM_unit|ram~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N15
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[13] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|Selector7~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N10
cycloneiii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneiii_lcell_comb \cpu_test|w_q~6 (
// Equation(s):
// \cpu_test|w_q~6_combout  = (\BTN[0]~input_o  & \cpu_test|Selector6~3_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu_test|Selector6~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|w_q~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~6 .lut_mask = 16'hC0C0;
defparam \cpu_test|w_q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneiii_lcell_comb \cpu_test|w_q[0]~1 (
// Equation(s):
// \cpu_test|w_q[0]~1_combout  = (\cpu_test|ir_q [7]) # ((!\cpu_test|ir_q [10] & ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [5]))))

	.dataa(\cpu_test|ir_q [2]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [5]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|w_q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q[0]~1 .lut_mask = 16'hFF32;
defparam \cpu_test|w_q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneiii_lcell_comb \cpu_test|w_q[0]~2 (
// Equation(s):
// \cpu_test|w_q[0]~2_combout  = (\cpu_test|ir_q [10] & ((\cpu_test|ir_q [12]))) # (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [9]))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [12]),
	.datac(gnd),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|w_q[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q[0]~2 .lut_mask = 16'hCCAA;
defparam \cpu_test|w_q[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneiii_lcell_comb \cpu_test|w_q[0]~3 (
// Equation(s):
// \cpu_test|w_q[0]~3_combout  = (\cpu_test|w_q[0]~2_combout  & (\cpu_test|ir_q [12] & ((\cpu_test|ir_q [8]) # (!\cpu_test|ir_q [11])))) # (!\cpu_test|w_q[0]~2_combout  & (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [11])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|w_q[0]~2_combout ),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|w_q[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q[0]~3 .lut_mask = 16'hB202;
defparam \cpu_test|w_q[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneiii_lcell_comb \cpu_test|w_q[0]~4 (
// Equation(s):
// \cpu_test|w_q[0]~4_combout  = (\cpu_test|w_q[0]~3_combout  & (!\cpu_test|w_q[0]~1_combout  & (!\cpu_test|ir_q [13] & !\cpu_test|ir_q [12]))) # (!\cpu_test|w_q[0]~3_combout  & (((\cpu_test|ir_q [13] & \cpu_test|ir_q [12]))))

	.dataa(\cpu_test|w_q[0]~1_combout ),
	.datab(\cpu_test|w_q[0]~3_combout ),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|w_q[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q[0]~4 .lut_mask = 16'h3004;
defparam \cpu_test|w_q[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N4
cycloneiii_lcell_comb \cpu_test|w_q[0]~5 (
// Equation(s):
// \cpu_test|w_q[0]~5_combout  = ((\cpu_test|w_q[0]~4_combout  & \cpu_test|ps.T4~q )) # (!\BTN[0]~input_o )

	.dataa(\cpu_test|w_q[0]~4_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(gnd),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|w_q[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q[0]~5 .lut_mask = 16'h88FF;
defparam \cpu_test|w_q[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N7
dffeas \cpu_test|w_q[1] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[1] .is_wysiwyg = "true";
defparam \cpu_test|w_q[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneiii_lcell_comb \cpu_test|Selector7~4 (
// Equation(s):
// \cpu_test|Selector7~4_combout  = (((\cpu_test|ir_q [8]) # (!\cpu_test|ir_q [13])) # (!\cpu_test|ir_q [12])) # (!\cpu_test|op.1001~0_combout )

	.dataa(\cpu_test|op.1001~0_combout ),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|Selector7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~4 .lut_mask = 16'hFF7F;
defparam \cpu_test|Selector7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneiii_lcell_comb \cpu_test|op~0 (
// Equation(s):
// \cpu_test|op~0_combout  = (\cpu_test|ir_q [11] & (\cpu_test|ir_q [12] & (\cpu_test|ir_q [13] & !\cpu_test|ir_q [10]))) # (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [12] & (!\cpu_test|ir_q [13] & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~0 .lut_mask = 16'h0180;
defparam \cpu_test|op~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneiii_lcell_comb \cpu_test|op~1 (
// Equation(s):
// \cpu_test|op~1_combout  = (\cpu_test|ps.T4~q  & (!\cpu_test|ir_q [9] & (\cpu_test|op~0_combout  & \cpu_test|ir_q [8])))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|op~0_combout ),
	.datad(\cpu_test|ir_q [8]),
	.cin(gnd),
	.combout(\cpu_test|op~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op~1 .lut_mask = 16'h2000;
defparam \cpu_test|op~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneiii_lcell_comb \cpu_test|Selector6~2 (
// Equation(s):
// \cpu_test|Selector6~2_combout  = ((\cpu_test|w_q [1] & \cpu_test|op~1_combout )) # (!\cpu_test|Selector7~4_combout )

	.dataa(\cpu_test|w_q [1]),
	.datab(\cpu_test|Selector7~4_combout ),
	.datac(gnd),
	.datad(\cpu_test|op~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector6~2 .lut_mask = 16'hBB33;
defparam \cpu_test|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N31
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[14] (
	.clk(\BTN[1]~input_o ),
	.d(gnd),
	.asdata(\cpu_test|Selector6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneiii_lcell_comb \cpu_test|w_q~7 (
// Equation(s):
// \cpu_test|w_q~7_combout  = (\BTN[0]~input_o  & \cpu_test|Selector5~3_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu_test|Selector5~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~7 .lut_mask = 16'hCC00;
defparam \cpu_test|w_q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N1
dffeas \cpu_test|w_q[2] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[2] .is_wysiwyg = "true";
defparam \cpu_test|w_q[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneiii_lcell_comb \cpu_test|Selector5~2 (
// Equation(s):
// \cpu_test|Selector5~2_combout  = ((\cpu_test|w_q [2] & \cpu_test|op~1_combout )) # (!\cpu_test|Selector7~4_combout )

	.dataa(gnd),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|Selector7~4_combout ),
	.datad(\cpu_test|op~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector5~2 .lut_mask = 16'hCF0F;
defparam \cpu_test|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[15] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneiii_lcell_comb \cpu_test|w_q~8 (
// Equation(s):
// \cpu_test|w_q~8_combout  = (\BTN[0]~input_o  & \cpu_test|Selector4~3_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu_test|Selector4~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cpu_test|w_q~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~8 .lut_mask = 16'hC0C0;
defparam \cpu_test|w_q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N25
dffeas \cpu_test|w_q[3] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[3] .is_wysiwyg = "true";
defparam \cpu_test|w_q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N13
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[16] (
	.clk(\BTN[1]~input_o ),
	.d(gnd),
	.asdata(\cpu_test|Selector4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N16
cycloneiii_lcell_comb \cpu_test|op.0011~2 (
// Equation(s):
// \cpu_test|op.0011~2_combout  = (!\cpu_test|ir_q [10] & (\cpu_test|ps.T4~q  & (\cpu_test|Equal2~2_combout  & !\cpu_test|ir_q [9])))

	.dataa(\cpu_test|ir_q [10]),
	.datab(\cpu_test|ps.T4~q ),
	.datac(\cpu_test|Equal2~2_combout ),
	.datad(\cpu_test|ir_q [9]),
	.cin(gnd),
	.combout(\cpu_test|op.0011~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0011~2 .lut_mask = 16'h0040;
defparam \cpu_test|op.0011~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N0
cycloneiii_lcell_comb \cpu_test|w_q~9 (
// Equation(s):
// \cpu_test|w_q~9_combout  = (\BTN[0]~input_o  & \cpu_test|Selector3~3_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu_test|Selector3~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~9 .lut_mask = 16'hCC00;
defparam \cpu_test|w_q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N1
dffeas \cpu_test|w_q[4] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[4] .is_wysiwyg = "true";
defparam \cpu_test|w_q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N29
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[17] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|Selector3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N7
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[18] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|Selector2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[20] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|Selector0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: M9K_X25_Y21_N0
cycloneiii_ram_block \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\cpu_test|ram_en~1_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\BTN[1]~input_o ),
	.clk1(\BTN[1]~input_o ),
	.ena0(\cpu_test|ram_en~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cpu_test|Selector0~3_combout ,\cpu_test|Selector1~3_combout ,\cpu_test|Selector2~3_combout ,\cpu_test|Selector3~3_combout ,\cpu_test|Selector4~3_combout ,
\cpu_test|Selector5~3_combout ,\cpu_test|Selector6~3_combout ,\cpu_test|Selector7~6_combout }),
	.portaaddr({\cpu_test|ir_q [5],\~GND~combout ,\~GND~combout ,\cpu_test|ir_q [2],\cpu_test|ir_q [1],\cpu_test|ir_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\cpu_test|ir_q~17_combout ,\~GND~combout ,\~GND~combout ,\cpu_test|ir_q~16_combout ,\cpu_test|ir_q~14_combout ,\cpu_test|ir_q~12_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:cpu_test|single_port_ram_128x8:RAM_unit|altsyncram:ram_rtl_0|altsyncram_v8c1:auto_generated|ALTSYNCRAM";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N0
cycloneiii_lcell_comb \cpu_test|mux1_out[7]~11 (
// Equation(s):
// \cpu_test|mux1_out[7]~11_combout  = (\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [20])) # (!\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7 )))

	.dataa(\cpu_test|RAM_unit|ram~2_combout ),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [20]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[7]~11 .lut_mask = 16'hF5A0;
defparam \cpu_test|mux1_out[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N22
cycloneiii_lcell_comb \cpu_test|mux1_out[7]~12 (
// Equation(s):
// \cpu_test|mux1_out[7]~12_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[7]~11_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [7]))

	.dataa(gnd),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(\cpu_test|ir_q [7]),
	.datad(\cpu_test|mux1_out[7]~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[7]~12 .lut_mask = 16'hFC30;
defparam \cpu_test|mux1_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N30
cycloneiii_lcell_comb \cpu_test|Selector0~0 (
// Equation(s):
// \cpu_test|Selector0~0_combout  = (\cpu_test|mux1_out[7]~12_combout  & (((!\cpu_test|w_q [7] & \cpu_test|op.0100~0_combout )))) # (!\cpu_test|mux1_out[7]~12_combout  & ((\cpu_test|op.1001~1_combout ) # ((\cpu_test|w_q [7] & \cpu_test|op.0100~0_combout ))))

	.dataa(\cpu_test|op.1001~1_combout ),
	.datab(\cpu_test|w_q [7]),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|mux1_out[7]~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector0~0 .lut_mask = 16'h30EA;
defparam \cpu_test|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cycloneiii_lcell_comb \cpu_test|Equal11~1 (
// Equation(s):
// \cpu_test|Equal11~1_combout  = (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [10] & (\cpu_test|ir_q [9] & \cpu_test|Equal11~0_combout )))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|Equal11~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal11~1 .lut_mask = 16'h1000;
defparam \cpu_test|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneiii_lcell_comb \cpu_test|op.0000~6 (
// Equation(s):
// \cpu_test|op.0000~6_combout  = ((\cpu_test|ir_q [9]) # (\cpu_test|ir_q [10])) # (!\cpu_test|ir_q [13])

	.dataa(\cpu_test|ir_q [13]),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~6 .lut_mask = 16'hFFF5;
defparam \cpu_test|op.0000~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneiii_lcell_comb \cpu_test|op.0000~12 (
// Equation(s):
// \cpu_test|op.0000~12_combout  = ((\cpu_test|op.0000~6_combout  & ((!\cpu_test|ir_q [13]) # (!\cpu_test|ir_q [11])))) # (!\cpu_test|ir_q [12])

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|op.0000~6_combout ),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~12 .lut_mask = 16'h73F3;
defparam \cpu_test|op.0000~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneiii_lcell_comb \cpu_test|op.0000~3 (
// Equation(s):
// \cpu_test|op.0000~3_combout  = (\cpu_test|ir_q [12] & ((!\cpu_test|ir_q [13]) # (!\cpu_test|ir_q [11]))) # (!\cpu_test|ir_q [12] & ((\cpu_test|ir_q [13])))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [12]),
	.datac(\cpu_test|ir_q [11]),
	.datad(\cpu_test|ir_q [13]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~3 .lut_mask = 16'h3FCC;
defparam \cpu_test|op.0000~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneiii_lcell_comb \cpu_test|Equal2~3 (
// Equation(s):
// \cpu_test|Equal2~3_combout  = (!\cpu_test|ir_q [9] & \cpu_test|ir_q [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal2~3 .lut_mask = 16'h0F00;
defparam \cpu_test|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneiii_lcell_comb \cpu_test|op.0000~5 (
// Equation(s):
// \cpu_test|op.0000~5_combout  = (\cpu_test|ir_q [5]) # ((\cpu_test|ir_q [9]) # ((\cpu_test|ir_q [2]) # (\cpu_test|ir_q [10])))

	.dataa(\cpu_test|ir_q [5]),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|ir_q [2]),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~5 .lut_mask = 16'hFFFE;
defparam \cpu_test|op.0000~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneiii_lcell_comb \cpu_test|op.0000~4 (
// Equation(s):
// \cpu_test|op.0000~4_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ir_q [11])) # (!\cpu_test|ir_q [10] & ((\cpu_test|ir_q [9]) # ((!\cpu_test|ir_q [11] & !\cpu_test|ir_q [7]))))

	.dataa(\cpu_test|ir_q [11]),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|ir_q [7]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~4 .lut_mask = 16'hB8B9;
defparam \cpu_test|op.0000~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneiii_lcell_comb \cpu_test|op.0000~7 (
// Equation(s):
// \cpu_test|op.0000~7_combout  = (\cpu_test|Equal2~3_combout  & (((\cpu_test|op.0000~4_combout )) # (!\cpu_test|op.0000~6_combout ))) # (!\cpu_test|Equal2~3_combout  & (((\cpu_test|op.0000~5_combout  & \cpu_test|op.0000~4_combout ))))

	.dataa(\cpu_test|op.0000~6_combout ),
	.datab(\cpu_test|Equal2~3_combout ),
	.datac(\cpu_test|op.0000~5_combout ),
	.datad(\cpu_test|op.0000~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~7 .lut_mask = 16'hFC44;
defparam \cpu_test|op.0000~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneiii_lcell_comb \cpu_test|op.0000~8 (
// Equation(s):
// \cpu_test|op.0000~8_combout  = (\cpu_test|ir_q [8] & (((\cpu_test|op.0000~3_combout ) # (\cpu_test|op.0000~7_combout )))) # (!\cpu_test|ir_q [8] & (\cpu_test|op.0000~12_combout ))

	.dataa(\cpu_test|op.0000~12_combout ),
	.datab(\cpu_test|ir_q [8]),
	.datac(\cpu_test|op.0000~3_combout ),
	.datad(\cpu_test|op.0000~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~8 .lut_mask = 16'hEEE2;
defparam \cpu_test|op.0000~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneiii_lcell_comb \cpu_test|op.0000~9 (
// Equation(s):
// \cpu_test|op.0000~9_combout  = (\cpu_test|ir_q [8] & (!\cpu_test|ir_q [11] & (!\cpu_test|ir_q [13] & !\cpu_test|ir_q [12]))) # (!\cpu_test|ir_q [8] & (\cpu_test|ir_q [11] & (\cpu_test|ir_q [13] & \cpu_test|ir_q [12])))

	.dataa(\cpu_test|ir_q [8]),
	.datab(\cpu_test|ir_q [11]),
	.datac(\cpu_test|ir_q [13]),
	.datad(\cpu_test|ir_q [12]),
	.cin(gnd),
	.combout(\cpu_test|op.0000~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~9 .lut_mask = 16'h4002;
defparam \cpu_test|op.0000~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cycloneiii_lcell_comb \cpu_test|op.0000~10 (
// Equation(s):
// \cpu_test|op.0000~10_combout  = (\cpu_test|ir_q [10] & (\cpu_test|ir_q [9] & \cpu_test|op.0000~9_combout ))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [10]),
	.datac(\cpu_test|ir_q [9]),
	.datad(\cpu_test|op.0000~9_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~10 .lut_mask = 16'hC000;
defparam \cpu_test|op.0000~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cycloneiii_lcell_comb \cpu_test|op.0000~11 (
// Equation(s):
// \cpu_test|op.0000~11_combout  = ((\cpu_test|op.0000~8_combout  & (!\cpu_test|Equal11~1_combout )) # (!\cpu_test|op.0000~8_combout  & ((\cpu_test|op.0000~10_combout )))) # (!\cpu_test|ps.T4~q )

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|Equal11~1_combout ),
	.datac(\cpu_test|op.0000~8_combout ),
	.datad(\cpu_test|op.0000~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|op.0000~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0000~11 .lut_mask = 16'h7F75;
defparam \cpu_test|op.0000~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cycloneiii_lcell_comb \cpu_test|op.0001~2 (
// Equation(s):
// \cpu_test|op.0001~2_combout  = (\cpu_test|ps.T4~q  & (!\cpu_test|ir_q [9] & (\cpu_test|Equal2~2_combout  & \cpu_test|ir_q [10])))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|ir_q [9]),
	.datac(\cpu_test|Equal2~2_combout ),
	.datad(\cpu_test|ir_q [10]),
	.cin(gnd),
	.combout(\cpu_test|op.0001~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|op.0001~2 .lut_mask = 16'h2000;
defparam \cpu_test|op.0001~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneiii_lcell_comb \cpu_test|Selector7~7 (
// Equation(s):
// \cpu_test|Selector7~7_combout  = (\cpu_test|op.0000~11_combout ) # ((\cpu_test|op.0001~2_combout ) # ((\cpu_test|ps.T4~q  & \cpu_test|Equal11~1_combout )))

	.dataa(\cpu_test|ps.T4~q ),
	.datab(\cpu_test|op.0000~11_combout ),
	.datac(\cpu_test|Equal11~1_combout ),
	.datad(\cpu_test|op.0001~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~7 .lut_mask = 16'hFFEC;
defparam \cpu_test|Selector7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cycloneiii_lcell_comb \cpu_test|sel_alu~15 (
// Equation(s):
// \cpu_test|sel_alu~15_combout  = (\cpu_test|ps.T4~q  & \cpu_test|Equal11~1_combout )

	.dataa(\cpu_test|ps.T4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|sel_alu~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|sel_alu~15 .lut_mask = 16'hAA00;
defparam \cpu_test|sel_alu~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneiii_lcell_comb \cpu_test|Add1~33 (
// Equation(s):
// \cpu_test|Add1~33_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [7] & ((\cpu_test|op.0000~11_combout ))) # (!\cpu_test|w_q [7] & (\cpu_test|op.0001~2_combout )))

	.dataa(\cpu_test|w_q [7]),
	.datab(\cpu_test|op.0001~2_combout ),
	.datac(\cpu_test|op.0000~11_combout ),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~33 .lut_mask = 16'hFFE4;
defparam \cpu_test|Add1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneiii_lcell_comb \cpu_test|Equal2~4 (
// Equation(s):
// \cpu_test|Equal2~4_combout  = (!\cpu_test|ir_q [9] & (\cpu_test|ir_q [10] & \cpu_test|Equal2~2_combout ))

	.dataa(\cpu_test|ir_q [9]),
	.datab(\cpu_test|ir_q [10]),
	.datac(gnd),
	.datad(\cpu_test|Equal2~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Equal2~4 .lut_mask = 16'h4400;
defparam \cpu_test|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cycloneiii_lcell_comb \cpu_test|Add1~0 (
// Equation(s):
// \cpu_test|Add1~0_combout  = (\cpu_test|Equal11~1_combout ) # (!\cpu_test|ps.T4~q )

	.dataa(\cpu_test|ps.T4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|Equal11~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~0 .lut_mask = 16'hFF55;
defparam \cpu_test|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cycloneiii_lcell_comb \cpu_test|Add1~1 (
// Equation(s):
// \cpu_test|Add1~1_combout  = (\cpu_test|op.0000~10_combout ) # ((\cpu_test|Equal2~4_combout ) # ((\cpu_test|op.0000~8_combout ) # (\cpu_test|Add1~0_combout )))

	.dataa(\cpu_test|op.0000~10_combout ),
	.datab(\cpu_test|Equal2~4_combout ),
	.datac(\cpu_test|op.0000~8_combout ),
	.datad(\cpu_test|Add1~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~1 .lut_mask = 16'hFFFE;
defparam \cpu_test|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y23_N8
cycloneiii_lcell_comb \cpu_test|Add1~32 (
// Equation(s):
// \cpu_test|Add1~32_combout  = (\cpu_test|Add1~1_combout  & ((\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[7]~11_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [7]))))

	.dataa(\cpu_test|ir_q [7]),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[7]~11_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~32 .lut_mask = 16'hE020;
defparam \cpu_test|Add1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneiii_lcell_comb \cpu_test|Add1~28 (
// Equation(s):
// \cpu_test|Add1~28_combout  = (\cpu_test|Add1~1_combout  & \cpu_test|mux1_out[6]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~28 .lut_mask = 16'hF000;
defparam \cpu_test|Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneiii_lcell_comb \cpu_test|w_q~11 (
// Equation(s):
// \cpu_test|w_q~11_combout  = (\BTN[0]~input_o  & \cpu_test|Selector1~3_combout )

	.dataa(gnd),
	.datab(\BTN[0]~input_o ),
	.datac(gnd),
	.datad(\cpu_test|Selector1~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~11 .lut_mask = 16'hCC00;
defparam \cpu_test|w_q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \cpu_test|w_q[6] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[6] .is_wysiwyg = "true";
defparam \cpu_test|w_q[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cycloneiii_lcell_comb \cpu_test|Add1~29 (
// Equation(s):
// \cpu_test|Add1~29_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [6] & (\cpu_test|op.0000~11_combout )) # (!\cpu_test|w_q [6] & ((\cpu_test|op.0001~2_combout ))))

	.dataa(\cpu_test|op.0000~11_combout ),
	.datab(\cpu_test|sel_alu~15_combout ),
	.datac(\cpu_test|w_q [6]),
	.datad(\cpu_test|op.0001~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~29 .lut_mask = 16'hEFEC;
defparam \cpu_test|Add1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cycloneiii_lcell_comb \cpu_test|Add1~24 (
// Equation(s):
// \cpu_test|Add1~24_combout  = (\cpu_test|Add1~1_combout  & ((\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[5]~8_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [5]))))

	.dataa(\cpu_test|ir_q [5]),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[5]~8_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~24 .lut_mask = 16'hE020;
defparam \cpu_test|Add1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N22
cycloneiii_lcell_comb \cpu_test|Selector2~1 (
// Equation(s):
// \cpu_test|Selector2~1_combout  = (\cpu_test|mux1_out[5]~9_combout  & (((\cpu_test|op~1_combout  & \cpu_test|w_q [5])) # (!\cpu_test|Selector7~4_combout )))

	.dataa(\cpu_test|op~1_combout ),
	.datab(\cpu_test|Selector7~4_combout ),
	.datac(\cpu_test|mux1_out[5]~9_combout ),
	.datad(\cpu_test|w_q [5]),
	.cin(gnd),
	.combout(\cpu_test|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector2~1 .lut_mask = 16'hB030;
defparam \cpu_test|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cycloneiii_lcell_comb \cpu_test|Add1~21 (
// Equation(s):
// \cpu_test|Add1~21_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [4] & (\cpu_test|op.0000~11_combout )) # (!\cpu_test|w_q [4] & ((\cpu_test|op.0001~2_combout ))))

	.dataa(\cpu_test|op.0000~11_combout ),
	.datab(\cpu_test|op.0001~2_combout ),
	.datac(\cpu_test|w_q [4]),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~21 .lut_mask = 16'hFFAC;
defparam \cpu_test|Add1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneiii_lcell_comb \cpu_test|Add1~20 (
// Equation(s):
// \cpu_test|Add1~20_combout  = (\cpu_test|Add1~1_combout  & \cpu_test|mux1_out[4]~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[4]~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~20 .lut_mask = 16'hF000;
defparam \cpu_test|Add1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cycloneiii_lcell_comb \cpu_test|Add1~17 (
// Equation(s):
// \cpu_test|Add1~17_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [3] & (\cpu_test|op.0000~11_combout )) # (!\cpu_test|w_q [3] & ((\cpu_test|op.0001~2_combout ))))

	.dataa(\cpu_test|op.0000~11_combout ),
	.datab(\cpu_test|op.0001~2_combout ),
	.datac(\cpu_test|w_q [3]),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~17 .lut_mask = 16'hFFAC;
defparam \cpu_test|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneiii_lcell_comb \cpu_test|Add1~16 (
// Equation(s):
// \cpu_test|Add1~16_combout  = (\cpu_test|Add1~1_combout  & \cpu_test|mux1_out[3]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~16 .lut_mask = 16'hF000;
defparam \cpu_test|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N22
cycloneiii_lcell_comb \cpu_test|Add1~12 (
// Equation(s):
// \cpu_test|Add1~12_combout  = (\cpu_test|Add1~1_combout  & ((\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[2]~4_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [2]))))

	.dataa(\cpu_test|sel_alu~16_combout ),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~12 .lut_mask = 16'hE040;
defparam \cpu_test|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cycloneiii_lcell_comb \cpu_test|Add1~13 (
// Equation(s):
// \cpu_test|Add1~13_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [2] & (\cpu_test|op.0000~11_combout )) # (!\cpu_test|w_q [2] & ((\cpu_test|op.0001~2_combout ))))

	.dataa(\cpu_test|op.0000~11_combout ),
	.datab(\cpu_test|op.0001~2_combout ),
	.datac(\cpu_test|w_q [2]),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~13 .lut_mask = 16'hFFAC;
defparam \cpu_test|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneiii_lcell_comb \cpu_test|Add1~9 (
// Equation(s):
// \cpu_test|Add1~9_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [1] & ((\cpu_test|op.0000~11_combout ))) # (!\cpu_test|w_q [1] & (\cpu_test|op.0001~2_combout )))

	.dataa(\cpu_test|w_q [1]),
	.datab(\cpu_test|op.0001~2_combout ),
	.datac(\cpu_test|op.0000~11_combout ),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~9 .lut_mask = 16'hFFE4;
defparam \cpu_test|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneiii_lcell_comb \cpu_test|Add1~8 (
// Equation(s):
// \cpu_test|Add1~8_combout  = (\cpu_test|Add1~1_combout  & ((\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[1]~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [1]))))

	.dataa(\cpu_test|sel_alu~16_combout ),
	.datab(\cpu_test|ir_q [1]),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~8 .lut_mask = 16'hE040;
defparam \cpu_test|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneiii_lcell_comb \cpu_test|Add1~2 (
// Equation(s):
// \cpu_test|Add1~2_combout  = (\cpu_test|Add1~1_combout  & ((\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[0]~0_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [0]))))

	.dataa(\cpu_test|sel_alu~16_combout ),
	.datab(\cpu_test|ir_q [0]),
	.datac(\cpu_test|Add1~1_combout ),
	.datad(\cpu_test|mux1_out[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~2 .lut_mask = 16'hE040;
defparam \cpu_test|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cycloneiii_lcell_comb \cpu_test|Add1~3 (
// Equation(s):
// \cpu_test|Add1~3_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [0] & (\cpu_test|op.0000~11_combout )) # (!\cpu_test|w_q [0] & ((\cpu_test|op.0001~2_combout ))))

	.dataa(\cpu_test|op.0000~11_combout ),
	.datab(\cpu_test|op.0001~2_combout ),
	.datac(\cpu_test|w_q [0]),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~3 .lut_mask = 16'hFFAC;
defparam \cpu_test|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneiii_lcell_comb \cpu_test|Add1~5 (
// Equation(s):
// \cpu_test|Add1~5_cout  = CARRY((\cpu_test|Equal2~4_combout  & \cpu_test|ps.T4~q ))

	.dataa(\cpu_test|Equal2~4_combout ),
	.datab(\cpu_test|ps.T4~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu_test|Add1~5_cout ));
// synopsys translate_off
defparam \cpu_test|Add1~5 .lut_mask = 16'h0088;
defparam \cpu_test|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneiii_lcell_comb \cpu_test|Add1~6 (
// Equation(s):
// \cpu_test|Add1~6_combout  = (\cpu_test|Add1~2_combout  & ((\cpu_test|Add1~3_combout  & (\cpu_test|Add1~5_cout  & VCC)) # (!\cpu_test|Add1~3_combout  & (!\cpu_test|Add1~5_cout )))) # (!\cpu_test|Add1~2_combout  & ((\cpu_test|Add1~3_combout  & 
// (!\cpu_test|Add1~5_cout )) # (!\cpu_test|Add1~3_combout  & ((\cpu_test|Add1~5_cout ) # (GND)))))
// \cpu_test|Add1~7  = CARRY((\cpu_test|Add1~2_combout  & (!\cpu_test|Add1~3_combout  & !\cpu_test|Add1~5_cout )) # (!\cpu_test|Add1~2_combout  & ((!\cpu_test|Add1~5_cout ) # (!\cpu_test|Add1~3_combout ))))

	.dataa(\cpu_test|Add1~2_combout ),
	.datab(\cpu_test|Add1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~5_cout ),
	.combout(\cpu_test|Add1~6_combout ),
	.cout(\cpu_test|Add1~7 ));
// synopsys translate_off
defparam \cpu_test|Add1~6 .lut_mask = 16'h9617;
defparam \cpu_test|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N4
cycloneiii_lcell_comb \cpu_test|Add1~10 (
// Equation(s):
// \cpu_test|Add1~10_combout  = ((\cpu_test|Add1~9_combout  $ (\cpu_test|Add1~8_combout  $ (!\cpu_test|Add1~7 )))) # (GND)
// \cpu_test|Add1~11  = CARRY((\cpu_test|Add1~9_combout  & ((\cpu_test|Add1~8_combout ) # (!\cpu_test|Add1~7 ))) # (!\cpu_test|Add1~9_combout  & (\cpu_test|Add1~8_combout  & !\cpu_test|Add1~7 )))

	.dataa(\cpu_test|Add1~9_combout ),
	.datab(\cpu_test|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~7 ),
	.combout(\cpu_test|Add1~10_combout ),
	.cout(\cpu_test|Add1~11 ));
// synopsys translate_off
defparam \cpu_test|Add1~10 .lut_mask = 16'h698E;
defparam \cpu_test|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneiii_lcell_comb \cpu_test|Add1~14 (
// Equation(s):
// \cpu_test|Add1~14_combout  = (\cpu_test|Add1~12_combout  & ((\cpu_test|Add1~13_combout  & (\cpu_test|Add1~11  & VCC)) # (!\cpu_test|Add1~13_combout  & (!\cpu_test|Add1~11 )))) # (!\cpu_test|Add1~12_combout  & ((\cpu_test|Add1~13_combout  & 
// (!\cpu_test|Add1~11 )) # (!\cpu_test|Add1~13_combout  & ((\cpu_test|Add1~11 ) # (GND)))))
// \cpu_test|Add1~15  = CARRY((\cpu_test|Add1~12_combout  & (!\cpu_test|Add1~13_combout  & !\cpu_test|Add1~11 )) # (!\cpu_test|Add1~12_combout  & ((!\cpu_test|Add1~11 ) # (!\cpu_test|Add1~13_combout ))))

	.dataa(\cpu_test|Add1~12_combout ),
	.datab(\cpu_test|Add1~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~11 ),
	.combout(\cpu_test|Add1~14_combout ),
	.cout(\cpu_test|Add1~15 ));
// synopsys translate_off
defparam \cpu_test|Add1~14 .lut_mask = 16'h9617;
defparam \cpu_test|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneiii_lcell_comb \cpu_test|Add1~18 (
// Equation(s):
// \cpu_test|Add1~18_combout  = ((\cpu_test|Add1~17_combout  $ (\cpu_test|Add1~16_combout  $ (!\cpu_test|Add1~15 )))) # (GND)
// \cpu_test|Add1~19  = CARRY((\cpu_test|Add1~17_combout  & ((\cpu_test|Add1~16_combout ) # (!\cpu_test|Add1~15 ))) # (!\cpu_test|Add1~17_combout  & (\cpu_test|Add1~16_combout  & !\cpu_test|Add1~15 )))

	.dataa(\cpu_test|Add1~17_combout ),
	.datab(\cpu_test|Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~15 ),
	.combout(\cpu_test|Add1~18_combout ),
	.cout(\cpu_test|Add1~19 ));
// synopsys translate_off
defparam \cpu_test|Add1~18 .lut_mask = 16'h698E;
defparam \cpu_test|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneiii_lcell_comb \cpu_test|Add1~22 (
// Equation(s):
// \cpu_test|Add1~22_combout  = (\cpu_test|Add1~21_combout  & ((\cpu_test|Add1~20_combout  & (\cpu_test|Add1~19  & VCC)) # (!\cpu_test|Add1~20_combout  & (!\cpu_test|Add1~19 )))) # (!\cpu_test|Add1~21_combout  & ((\cpu_test|Add1~20_combout  & 
// (!\cpu_test|Add1~19 )) # (!\cpu_test|Add1~20_combout  & ((\cpu_test|Add1~19 ) # (GND)))))
// \cpu_test|Add1~23  = CARRY((\cpu_test|Add1~21_combout  & (!\cpu_test|Add1~20_combout  & !\cpu_test|Add1~19 )) # (!\cpu_test|Add1~21_combout  & ((!\cpu_test|Add1~19 ) # (!\cpu_test|Add1~20_combout ))))

	.dataa(\cpu_test|Add1~21_combout ),
	.datab(\cpu_test|Add1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~19 ),
	.combout(\cpu_test|Add1~22_combout ),
	.cout(\cpu_test|Add1~23 ));
// synopsys translate_off
defparam \cpu_test|Add1~22 .lut_mask = 16'h9617;
defparam \cpu_test|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneiii_lcell_comb \cpu_test|Add1~26 (
// Equation(s):
// \cpu_test|Add1~26_combout  = ((\cpu_test|Add1~24_combout  $ (\cpu_test|Add1~25_combout  $ (!\cpu_test|Add1~23 )))) # (GND)
// \cpu_test|Add1~27  = CARRY((\cpu_test|Add1~24_combout  & ((\cpu_test|Add1~25_combout ) # (!\cpu_test|Add1~23 ))) # (!\cpu_test|Add1~24_combout  & (\cpu_test|Add1~25_combout  & !\cpu_test|Add1~23 )))

	.dataa(\cpu_test|Add1~24_combout ),
	.datab(\cpu_test|Add1~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~23 ),
	.combout(\cpu_test|Add1~26_combout ),
	.cout(\cpu_test|Add1~27 ));
// synopsys translate_off
defparam \cpu_test|Add1~26 .lut_mask = 16'h698E;
defparam \cpu_test|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneiii_lcell_comb \cpu_test|Selector2~2 (
// Equation(s):
// \cpu_test|Selector2~2_combout  = (\cpu_test|op.0011~2_combout  & ((\cpu_test|w_q [5]) # ((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~26_combout )))) # (!\cpu_test|op.0011~2_combout  & (\cpu_test|Selector7~7_combout  & ((\cpu_test|Add1~26_combout ))))

	.dataa(\cpu_test|op.0011~2_combout ),
	.datab(\cpu_test|Selector7~7_combout ),
	.datac(\cpu_test|w_q [5]),
	.datad(\cpu_test|Add1~26_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector2~2 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneiii_lcell_comb \cpu_test|w_q~10 (
// Equation(s):
// \cpu_test|w_q~10_combout  = (\BTN[0]~input_o  & ((\cpu_test|Selector2~1_combout ) # ((\cpu_test|Selector2~0_combout ) # (\cpu_test|Selector2~2_combout ))))

	.dataa(\BTN[0]~input_o ),
	.datab(\cpu_test|Selector2~1_combout ),
	.datac(\cpu_test|Selector2~0_combout ),
	.datad(\cpu_test|Selector2~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~10 .lut_mask = 16'hAAA8;
defparam \cpu_test|w_q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y21_N27
dffeas \cpu_test|w_q[5] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[5] .is_wysiwyg = "true";
defparam \cpu_test|w_q[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cycloneiii_lcell_comb \cpu_test|Add1~25 (
// Equation(s):
// \cpu_test|Add1~25_combout  = (\cpu_test|sel_alu~15_combout ) # ((\cpu_test|w_q [5] & (\cpu_test|op.0000~11_combout )) # (!\cpu_test|w_q [5] & ((\cpu_test|op.0001~2_combout ))))

	.dataa(\cpu_test|op.0000~11_combout ),
	.datab(\cpu_test|op.0001~2_combout ),
	.datac(\cpu_test|w_q [5]),
	.datad(\cpu_test|sel_alu~15_combout ),
	.cin(gnd),
	.combout(\cpu_test|Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~25 .lut_mask = 16'hFFAC;
defparam \cpu_test|Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneiii_lcell_comb \cpu_test|Add1~30 (
// Equation(s):
// \cpu_test|Add1~30_combout  = (\cpu_test|Add1~28_combout  & ((\cpu_test|Add1~29_combout  & (\cpu_test|Add1~27  & VCC)) # (!\cpu_test|Add1~29_combout  & (!\cpu_test|Add1~27 )))) # (!\cpu_test|Add1~28_combout  & ((\cpu_test|Add1~29_combout  & 
// (!\cpu_test|Add1~27 )) # (!\cpu_test|Add1~29_combout  & ((\cpu_test|Add1~27 ) # (GND)))))
// \cpu_test|Add1~31  = CARRY((\cpu_test|Add1~28_combout  & (!\cpu_test|Add1~29_combout  & !\cpu_test|Add1~27 )) # (!\cpu_test|Add1~28_combout  & ((!\cpu_test|Add1~27 ) # (!\cpu_test|Add1~29_combout ))))

	.dataa(\cpu_test|Add1~28_combout ),
	.datab(\cpu_test|Add1~29_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\cpu_test|Add1~27 ),
	.combout(\cpu_test|Add1~30_combout ),
	.cout(\cpu_test|Add1~31 ));
// synopsys translate_off
defparam \cpu_test|Add1~30 .lut_mask = 16'h9617;
defparam \cpu_test|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneiii_lcell_comb \cpu_test|Add1~34 (
// Equation(s):
// \cpu_test|Add1~34_combout  = \cpu_test|Add1~33_combout  $ (\cpu_test|Add1~31  $ (!\cpu_test|Add1~32_combout ))

	.dataa(\cpu_test|Add1~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\cpu_test|Add1~32_combout ),
	.cin(\cpu_test|Add1~31 ),
	.combout(\cpu_test|Add1~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Add1~34 .lut_mask = 16'h5AA5;
defparam \cpu_test|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N10
cycloneiii_lcell_comb \cpu_test|Selector0~2 (
// Equation(s):
// \cpu_test|Selector0~2_combout  = (\cpu_test|op.0011~2_combout  & ((\cpu_test|w_q [7]) # ((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~34_combout )))) # (!\cpu_test|op.0011~2_combout  & (((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~34_combout ))))

	.dataa(\cpu_test|op.0011~2_combout ),
	.datab(\cpu_test|w_q [7]),
	.datac(\cpu_test|Selector7~7_combout ),
	.datad(\cpu_test|Add1~34_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector0~2 .lut_mask = 16'hF888;
defparam \cpu_test|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N18
cycloneiii_lcell_comb \cpu_test|w_q~12 (
// Equation(s):
// \cpu_test|w_q~12_combout  = (\BTN[0]~input_o  & ((\cpu_test|Selector0~0_combout ) # ((\cpu_test|Selector0~1_combout ) # (\cpu_test|Selector0~2_combout ))))

	.dataa(\cpu_test|Selector0~0_combout ),
	.datab(\BTN[0]~input_o ),
	.datac(\cpu_test|Selector0~1_combout ),
	.datad(\cpu_test|Selector0~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|w_q~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~12 .lut_mask = 16'hCCC8;
defparam \cpu_test|w_q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y21_N19
dffeas \cpu_test|w_q[7] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[7] .is_wysiwyg = "true";
defparam \cpu_test|w_q[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N4
cycloneiii_lcell_comb \cpu_test|Selector0~1 (
// Equation(s):
// \cpu_test|Selector0~1_combout  = (\cpu_test|mux1_out[7]~12_combout  & (((\cpu_test|op~1_combout  & \cpu_test|w_q [7])) # (!\cpu_test|Selector7~4_combout )))

	.dataa(\cpu_test|op~1_combout ),
	.datab(\cpu_test|w_q [7]),
	.datac(\cpu_test|Selector7~4_combout ),
	.datad(\cpu_test|mux1_out[7]~12_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector0~1 .lut_mask = 16'h8F00;
defparam \cpu_test|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N16
cycloneiii_lcell_comb \cpu_test|Selector0~3 (
// Equation(s):
// \cpu_test|Selector0~3_combout  = (\cpu_test|Selector0~1_combout ) # ((\cpu_test|Selector0~0_combout ) # (\cpu_test|Selector0~2_combout ))

	.dataa(gnd),
	.datab(\cpu_test|Selector0~1_combout ),
	.datac(\cpu_test|Selector0~0_combout ),
	.datad(\cpu_test|Selector0~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector0~3 .lut_mask = 16'hFFFC;
defparam \cpu_test|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y21_N25
dffeas \cpu_test|RAM_unit|ram_rtl_0_bypass[19] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|RAM_unit|ram_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \cpu_test|RAM_unit|ram_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N6
cycloneiii_lcell_comb \cpu_test|mux1_out[6]~10 (
// Equation(s):
// \cpu_test|mux1_out[6]~10_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0_bypass [19]))) # (!\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\cpu_test|RAM_unit|ram~2_combout ),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\cpu_test|RAM_unit|ram_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[6]~10 .lut_mask = 16'hC840;
defparam \cpu_test|mux1_out[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneiii_lcell_comb \cpu_test|Selector1~2 (
// Equation(s):
// \cpu_test|Selector1~2_combout  = (\cpu_test|mux1_out[6]~10_combout  & ((!\cpu_test|Selector7~4_combout ))) # (!\cpu_test|mux1_out[6]~10_combout  & (\cpu_test|op.1001~1_combout ))

	.dataa(gnd),
	.datab(\cpu_test|op.1001~1_combout ),
	.datac(\cpu_test|Selector7~4_combout ),
	.datad(\cpu_test|mux1_out[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~2 .lut_mask = 16'h0FCC;
defparam \cpu_test|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneiii_lcell_comb \cpu_test|Selector1~0 (
// Equation(s):
// \cpu_test|Selector1~0_combout  = (\cpu_test|op.1001~0_combout  & ((\cpu_test|Equal2~2_combout ) # ((\cpu_test|op~1_combout  & \cpu_test|mux1_out[6]~10_combout )))) # (!\cpu_test|op.1001~0_combout  & (\cpu_test|op~1_combout  & 
// ((\cpu_test|mux1_out[6]~10_combout ))))

	.dataa(\cpu_test|op.1001~0_combout ),
	.datab(\cpu_test|op~1_combout ),
	.datac(\cpu_test|Equal2~2_combout ),
	.datad(\cpu_test|mux1_out[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~0 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneiii_lcell_comb \cpu_test|Selector1~1 (
// Equation(s):
// \cpu_test|Selector1~1_combout  = (\cpu_test|w_q [6] & ((\cpu_test|Selector1~0_combout ) # ((\cpu_test|op.0100~0_combout  & !\cpu_test|mux1_out[6]~10_combout )))) # (!\cpu_test|w_q [6] & (\cpu_test|op.0100~0_combout  & ((\cpu_test|mux1_out[6]~10_combout 
// ))))

	.dataa(\cpu_test|w_q [6]),
	.datab(\cpu_test|op.0100~0_combout ),
	.datac(\cpu_test|Selector1~0_combout ),
	.datad(\cpu_test|mux1_out[6]~10_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~1 .lut_mask = 16'hE4A8;
defparam \cpu_test|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneiii_lcell_comb \cpu_test|Selector1~3 (
// Equation(s):
// \cpu_test|Selector1~3_combout  = (\cpu_test|Selector1~2_combout ) # ((\cpu_test|Selector1~1_combout ) # ((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~30_combout )))

	.dataa(\cpu_test|Selector1~2_combout ),
	.datab(\cpu_test|Selector7~7_combout ),
	.datac(\cpu_test|Selector1~1_combout ),
	.datad(\cpu_test|Add1~30_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector1~3 .lut_mask = 16'hFEFA;
defparam \cpu_test|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cycloneiii_lcell_comb \cpu_test|mux1_out[5]~8 (
// Equation(s):
// \cpu_test|mux1_out[5]~8_combout  = (\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [18])) # (!\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5 )))

	.dataa(\cpu_test|RAM_unit|ram~2_combout ),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [18]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[5]~8 .lut_mask = 16'hF5A0;
defparam \cpu_test|mux1_out[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cycloneiii_lcell_comb \cpu_test|mux1_out[5]~9 (
// Equation(s):
// \cpu_test|mux1_out[5]~9_combout  = (\cpu_test|sel_alu~16_combout  & (\cpu_test|mux1_out[5]~8_combout )) # (!\cpu_test|sel_alu~16_combout  & ((\cpu_test|ir_q [5])))

	.dataa(gnd),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(\cpu_test|mux1_out[5]~8_combout ),
	.datad(\cpu_test|ir_q [5]),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[5]~9 .lut_mask = 16'hF3C0;
defparam \cpu_test|mux1_out[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N8
cycloneiii_lcell_comb \cpu_test|Selector2~0 (
// Equation(s):
// \cpu_test|Selector2~0_combout  = (\cpu_test|mux1_out[5]~9_combout  & (\cpu_test|op.0100~0_combout  & ((!\cpu_test|w_q [5])))) # (!\cpu_test|mux1_out[5]~9_combout  & ((\cpu_test|op.1001~1_combout ) # ((\cpu_test|op.0100~0_combout  & \cpu_test|w_q [5]))))

	.dataa(\cpu_test|op.0100~0_combout ),
	.datab(\cpu_test|op.1001~1_combout ),
	.datac(\cpu_test|mux1_out[5]~9_combout ),
	.datad(\cpu_test|w_q [5]),
	.cin(gnd),
	.combout(\cpu_test|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector2~0 .lut_mask = 16'h0EAC;
defparam \cpu_test|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N6
cycloneiii_lcell_comb \cpu_test|Selector2~3 (
// Equation(s):
// \cpu_test|Selector2~3_combout  = (\cpu_test|Selector2~0_combout ) # ((\cpu_test|Selector2~1_combout ) # (\cpu_test|Selector2~2_combout ))

	.dataa(gnd),
	.datab(\cpu_test|Selector2~0_combout ),
	.datac(\cpu_test|Selector2~1_combout ),
	.datad(\cpu_test|Selector2~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector2~3 .lut_mask = 16'hFFFC;
defparam \cpu_test|Selector2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneiii_lcell_comb \cpu_test|mux1_out[4]~7 (
// Equation(s):
// \cpu_test|mux1_out[4]~7_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [17])) # (!\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4 )))))

	.dataa(\cpu_test|RAM_unit|ram~2_combout ),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [17]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[4]~7 .lut_mask = 16'hD080;
defparam \cpu_test|mux1_out[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N14
cycloneiii_lcell_comb \cpu_test|Selector3~2 (
// Equation(s):
// \cpu_test|Selector3~2_combout  = (\cpu_test|mux1_out[4]~7_combout  & (((\cpu_test|w_q [4] & \cpu_test|op~1_combout )) # (!\cpu_test|Selector7~4_combout )))

	.dataa(\cpu_test|mux1_out[4]~7_combout ),
	.datab(\cpu_test|w_q [4]),
	.datac(\cpu_test|Selector7~4_combout ),
	.datad(\cpu_test|op~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector3~2 .lut_mask = 16'h8A0A;
defparam \cpu_test|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N2
cycloneiii_lcell_comb \cpu_test|Selector3~0 (
// Equation(s):
// \cpu_test|Selector3~0_combout  = (\cpu_test|mux1_out[4]~7_combout  & (((\cpu_test|Add1~22_combout  & \cpu_test|Selector7~7_combout )))) # (!\cpu_test|mux1_out[4]~7_combout  & ((\cpu_test|op.1001~1_combout ) # ((\cpu_test|Add1~22_combout  & 
// \cpu_test|Selector7~7_combout ))))

	.dataa(\cpu_test|mux1_out[4]~7_combout ),
	.datab(\cpu_test|op.1001~1_combout ),
	.datac(\cpu_test|Add1~22_combout ),
	.datad(\cpu_test|Selector7~7_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector3~0 .lut_mask = 16'hF444;
defparam \cpu_test|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N20
cycloneiii_lcell_comb \cpu_test|Selector3~1 (
// Equation(s):
// \cpu_test|Selector3~1_combout  = (\cpu_test|Selector3~0_combout ) # ((\cpu_test|op.0100~0_combout  & (\cpu_test|mux1_out[4]~7_combout  $ (\cpu_test|w_q [4]))))

	.dataa(\cpu_test|mux1_out[4]~7_combout ),
	.datab(\cpu_test|w_q [4]),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|Selector3~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector3~1 .lut_mask = 16'hFF60;
defparam \cpu_test|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N28
cycloneiii_lcell_comb \cpu_test|Selector3~3 (
// Equation(s):
// \cpu_test|Selector3~3_combout  = (\cpu_test|Selector3~2_combout ) # ((\cpu_test|Selector3~1_combout ) # ((\cpu_test|op.0011~2_combout  & \cpu_test|w_q [4])))

	.dataa(\cpu_test|op.0011~2_combout ),
	.datab(\cpu_test|w_q [4]),
	.datac(\cpu_test|Selector3~2_combout ),
	.datad(\cpu_test|Selector3~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector3~3 .lut_mask = 16'hFFF8;
defparam \cpu_test|Selector3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N14
cycloneiii_lcell_comb \cpu_test|mux1_out[3]~6 (
// Equation(s):
// \cpu_test|mux1_out[3]~6_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [16])) # (!\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3 )))))

	.dataa(\cpu_test|RAM_unit|ram~2_combout ),
	.datab(\cpu_test|sel_alu~16_combout ),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [16]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[3]~6 .lut_mask = 16'hC480;
defparam \cpu_test|mux1_out[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneiii_lcell_comb \cpu_test|Selector4~2 (
// Equation(s):
// \cpu_test|Selector4~2_combout  = (\cpu_test|mux1_out[3]~6_combout  & (((\cpu_test|w_q [3] & \cpu_test|op~1_combout )) # (!\cpu_test|Selector7~4_combout )))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|Selector7~4_combout ),
	.datac(\cpu_test|mux1_out[3]~6_combout ),
	.datad(\cpu_test|op~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector4~2 .lut_mask = 16'hB030;
defparam \cpu_test|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N16
cycloneiii_lcell_comb \cpu_test|Selector4~0 (
// Equation(s):
// \cpu_test|Selector4~0_combout  = (\cpu_test|op.1001~1_combout  & (((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~18_combout )) # (!\cpu_test|mux1_out[3]~6_combout ))) # (!\cpu_test|op.1001~1_combout  & (((\cpu_test|Selector7~7_combout  & 
// \cpu_test|Add1~18_combout ))))

	.dataa(\cpu_test|op.1001~1_combout ),
	.datab(\cpu_test|mux1_out[3]~6_combout ),
	.datac(\cpu_test|Selector7~7_combout ),
	.datad(\cpu_test|Add1~18_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector4~0 .lut_mask = 16'hF222;
defparam \cpu_test|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneiii_lcell_comb \cpu_test|Selector4~1 (
// Equation(s):
// \cpu_test|Selector4~1_combout  = (\cpu_test|Selector4~0_combout ) # ((\cpu_test|op.0100~0_combout  & (\cpu_test|w_q [3] $ (\cpu_test|mux1_out[3]~6_combout ))))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|op.0100~0_combout ),
	.datac(\cpu_test|mux1_out[3]~6_combout ),
	.datad(\cpu_test|Selector4~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector4~1 .lut_mask = 16'hFF48;
defparam \cpu_test|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneiii_lcell_comb \cpu_test|Selector4~3 (
// Equation(s):
// \cpu_test|Selector4~3_combout  = (\cpu_test|Selector4~2_combout ) # ((\cpu_test|Selector4~1_combout ) # ((\cpu_test|w_q [3] & \cpu_test|op.0011~2_combout )))

	.dataa(\cpu_test|w_q [3]),
	.datab(\cpu_test|Selector4~2_combout ),
	.datac(\cpu_test|op.0011~2_combout ),
	.datad(\cpu_test|Selector4~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector4~3 .lut_mask = 16'hFFEC;
defparam \cpu_test|Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N24
cycloneiii_lcell_comb \cpu_test|mux1_out[2]~4 (
// Equation(s):
// \cpu_test|mux1_out[2]~4_combout  = (\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [15])) # (!\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2 )))

	.dataa(\cpu_test|RAM_unit|ram_rtl_0_bypass [15]),
	.datab(gnd),
	.datac(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a2 ),
	.datad(\cpu_test|RAM_unit|ram~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[2]~4 .lut_mask = 16'hAAF0;
defparam \cpu_test|mux1_out[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N20
cycloneiii_lcell_comb \cpu_test|mux1_out[2]~5 (
// Equation(s):
// \cpu_test|mux1_out[2]~5_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[2]~4_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [2]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [2]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|mux1_out[2]~4_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[2]~5 .lut_mask = 16'hFC0C;
defparam \cpu_test|mux1_out[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneiii_lcell_comb \cpu_test|Selector5~0 (
// Equation(s):
// \cpu_test|Selector5~0_combout  = (\cpu_test|mux1_out[2]~5_combout  & (\cpu_test|op.0100~0_combout  & (!\cpu_test|w_q [2]))) # (!\cpu_test|mux1_out[2]~5_combout  & ((\cpu_test|op.1001~1_combout ) # ((\cpu_test|op.0100~0_combout  & \cpu_test|w_q [2]))))

	.dataa(\cpu_test|op.0100~0_combout ),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|op.1001~1_combout ),
	.datad(\cpu_test|mux1_out[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector5~0 .lut_mask = 16'h22F8;
defparam \cpu_test|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneiii_lcell_comb \cpu_test|Selector5~1 (
// Equation(s):
// \cpu_test|Selector5~1_combout  = (\cpu_test|op.0011~2_combout  & ((\cpu_test|w_q [2]) # ((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~14_combout )))) # (!\cpu_test|op.0011~2_combout  & (((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~14_combout ))))

	.dataa(\cpu_test|op.0011~2_combout ),
	.datab(\cpu_test|w_q [2]),
	.datac(\cpu_test|Selector7~7_combout ),
	.datad(\cpu_test|Add1~14_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector5~1 .lut_mask = 16'hF888;
defparam \cpu_test|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneiii_lcell_comb \cpu_test|Selector5~3 (
// Equation(s):
// \cpu_test|Selector5~3_combout  = (\cpu_test|Selector5~0_combout ) # ((\cpu_test|Selector5~1_combout ) # ((\cpu_test|Selector5~2_combout  & \cpu_test|mux1_out[2]~5_combout )))

	.dataa(\cpu_test|Selector5~2_combout ),
	.datab(\cpu_test|mux1_out[2]~5_combout ),
	.datac(\cpu_test|Selector5~0_combout ),
	.datad(\cpu_test|Selector5~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector5~3 .lut_mask = 16'hFFF8;
defparam \cpu_test|Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N12
cycloneiii_lcell_comb \cpu_test|mux1_out[1]~2 (
// Equation(s):
// \cpu_test|mux1_out[1]~2_combout  = (\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [14])) # (!\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1 )))

	.dataa(gnd),
	.datab(\cpu_test|RAM_unit|ram_rtl_0_bypass [14]),
	.datac(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\cpu_test|RAM_unit|ram~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[1]~2 .lut_mask = 16'hCCF0;
defparam \cpu_test|mux1_out[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y21_N26
cycloneiii_lcell_comb \cpu_test|mux1_out[1]~3 (
// Equation(s):
// \cpu_test|mux1_out[1]~3_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[1]~2_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [1]))

	.dataa(gnd),
	.datab(\cpu_test|ir_q [1]),
	.datac(\cpu_test|sel_alu~16_combout ),
	.datad(\cpu_test|mux1_out[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[1]~3 .lut_mask = 16'hFC0C;
defparam \cpu_test|mux1_out[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneiii_lcell_comb \cpu_test|Selector6~0 (
// Equation(s):
// \cpu_test|Selector6~0_combout  = (\cpu_test|mux1_out[1]~3_combout  & (((\cpu_test|op.0100~0_combout  & !\cpu_test|w_q [1])))) # (!\cpu_test|mux1_out[1]~3_combout  & ((\cpu_test|op.1001~1_combout ) # ((\cpu_test|op.0100~0_combout  & \cpu_test|w_q [1]))))

	.dataa(\cpu_test|op.1001~1_combout ),
	.datab(\cpu_test|op.0100~0_combout ),
	.datac(\cpu_test|w_q [1]),
	.datad(\cpu_test|mux1_out[1]~3_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector6~0 .lut_mask = 16'h0CEA;
defparam \cpu_test|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneiii_lcell_comb \cpu_test|Selector6~1 (
// Equation(s):
// \cpu_test|Selector6~1_combout  = (\cpu_test|Selector7~7_combout  & ((\cpu_test|Add1~10_combout ) # ((\cpu_test|w_q [1] & \cpu_test|op.0011~2_combout )))) # (!\cpu_test|Selector7~7_combout  & (\cpu_test|w_q [1] & ((\cpu_test|op.0011~2_combout ))))

	.dataa(\cpu_test|Selector7~7_combout ),
	.datab(\cpu_test|w_q [1]),
	.datac(\cpu_test|Add1~10_combout ),
	.datad(\cpu_test|op.0011~2_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector6~1 .lut_mask = 16'hECA0;
defparam \cpu_test|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneiii_lcell_comb \cpu_test|Selector6~3 (
// Equation(s):
// \cpu_test|Selector6~3_combout  = (\cpu_test|Selector6~0_combout ) # ((\cpu_test|Selector6~1_combout ) # ((\cpu_test|Selector6~2_combout  & \cpu_test|mux1_out[1]~3_combout )))

	.dataa(\cpu_test|Selector6~2_combout ),
	.datab(\cpu_test|mux1_out[1]~3_combout ),
	.datac(\cpu_test|Selector6~0_combout ),
	.datad(\cpu_test|Selector6~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector6~3 .lut_mask = 16'hFFF8;
defparam \cpu_test|Selector6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneiii_lcell_comb \cpu_test|mux1_out[0]~0 (
// Equation(s):
// \cpu_test|mux1_out[0]~0_combout  = (\cpu_test|RAM_unit|ram~2_combout  & (\cpu_test|RAM_unit|ram_rtl_0_bypass [13])) # (!\cpu_test|RAM_unit|ram~2_combout  & ((\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(gnd),
	.datab(\cpu_test|RAM_unit|ram~2_combout ),
	.datac(\cpu_test|RAM_unit|ram_rtl_0_bypass [13]),
	.datad(\cpu_test|RAM_unit|ram_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[0]~0 .lut_mask = 16'hF3C0;
defparam \cpu_test|mux1_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneiii_lcell_comb \cpu_test|mux1_out[0]~1 (
// Equation(s):
// \cpu_test|mux1_out[0]~1_combout  = (\cpu_test|sel_alu~16_combout  & ((\cpu_test|mux1_out[0]~0_combout ))) # (!\cpu_test|sel_alu~16_combout  & (\cpu_test|ir_q [0]))

	.dataa(\cpu_test|sel_alu~16_combout ),
	.datab(gnd),
	.datac(\cpu_test|ir_q [0]),
	.datad(\cpu_test|mux1_out[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu_test|mux1_out[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|mux1_out[0]~1 .lut_mask = 16'hFA50;
defparam \cpu_test|mux1_out[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneiii_lcell_comb \cpu_test|Selector7~2 (
// Equation(s):
// \cpu_test|Selector7~2_combout  = (\cpu_test|mux1_out[0]~1_combout  & (((!\cpu_test|w_q [0] & \cpu_test|op.0100~0_combout )))) # (!\cpu_test|mux1_out[0]~1_combout  & ((\cpu_test|op.1001~1_combout ) # ((\cpu_test|w_q [0] & \cpu_test|op.0100~0_combout ))))

	.dataa(\cpu_test|op.1001~1_combout ),
	.datab(\cpu_test|w_q [0]),
	.datac(\cpu_test|op.0100~0_combout ),
	.datad(\cpu_test|mux1_out[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~2 .lut_mask = 16'h30EA;
defparam \cpu_test|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N30
cycloneiii_lcell_comb \cpu_test|Selector7~5 (
// Equation(s):
// \cpu_test|Selector7~5_combout  = ((\cpu_test|op~1_combout  & \cpu_test|w_q [0])) # (!\cpu_test|Selector7~4_combout )

	.dataa(\cpu_test|Selector7~4_combout ),
	.datab(\cpu_test|op~1_combout ),
	.datac(gnd),
	.datad(\cpu_test|w_q [0]),
	.cin(gnd),
	.combout(\cpu_test|Selector7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~5 .lut_mask = 16'hDD55;
defparam \cpu_test|Selector7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneiii_lcell_comb \cpu_test|Selector7~3 (
// Equation(s):
// \cpu_test|Selector7~3_combout  = (\cpu_test|op.0011~2_combout  & ((\cpu_test|w_q [0]) # ((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~6_combout )))) # (!\cpu_test|op.0011~2_combout  & (((\cpu_test|Selector7~7_combout  & \cpu_test|Add1~6_combout ))))

	.dataa(\cpu_test|op.0011~2_combout ),
	.datab(\cpu_test|w_q [0]),
	.datac(\cpu_test|Selector7~7_combout ),
	.datad(\cpu_test|Add1~6_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~3 .lut_mask = 16'hF888;
defparam \cpu_test|Selector7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneiii_lcell_comb \cpu_test|Selector7~6 (
// Equation(s):
// \cpu_test|Selector7~6_combout  = (\cpu_test|Selector7~2_combout ) # ((\cpu_test|Selector7~3_combout ) # ((\cpu_test|Selector7~5_combout  & \cpu_test|mux1_out[0]~1_combout )))

	.dataa(\cpu_test|Selector7~2_combout ),
	.datab(\cpu_test|Selector7~5_combout ),
	.datac(\cpu_test|Selector7~3_combout ),
	.datad(\cpu_test|mux1_out[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu_test|Selector7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|Selector7~6 .lut_mask = 16'hFEFA;
defparam \cpu_test|Selector7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneiii_lcell_comb \cpu_test|w_q~0 (
// Equation(s):
// \cpu_test|w_q~0_combout  = (\cpu_test|Selector7~6_combout  & \BTN[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\cpu_test|Selector7~6_combout ),
	.datad(\BTN[0]~input_o ),
	.cin(gnd),
	.combout(\cpu_test|w_q~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu_test|w_q~0 .lut_mask = 16'hF000;
defparam \cpu_test|w_q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y21_N1
dffeas \cpu_test|w_q[0] (
	.clk(\BTN[1]~input_o ),
	.d(\cpu_test|w_q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu_test|w_q[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu_test|w_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu_test|w_q[0] .is_wysiwyg = "true";
defparam \cpu_test|w_q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X41_Y15_N1
cycloneiii_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
cycloneiii_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
cycloneiii_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N22
cycloneiii_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
cycloneiii_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
cycloneiii_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N15
cycloneiii_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N15
cycloneiii_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
cycloneiii_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
cycloneiii_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
cycloneiii_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
cycloneiii_io_ibuf \BTN[2]~input (
	.i(BTN[2]),
	.ibar(gnd),
	.o(\BTN[2]~input_o ));
// synopsys translate_off
defparam \BTN[2]~input .bus_hold = "false";
defparam \BTN[2]~input .simulate_z_as = "z";
// synopsys translate_on

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign LED[8] = \LED[8]~output_o ;

assign LED[9] = \LED[9]~output_o ;

endmodule
