<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 11
-n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o top_ml410.twr top_ml410.pcf
-ucf ml410.ucf

</twCmdLine><twDesign>top_ml410.ncd</twDesign><twDesignPath>top_ml410.ncd</twDesignPath><twPCF>top_ml410.pcf</twPCF><twPcfPath>top_ml410.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1152"><twDevName>xc4vfx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="u1_plasma_top/u0_clk/clk0_bufg_in"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;</twConstName><twItemCnt>117</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>53</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.512</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_46 (SLICE_X37Y201.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.909</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twDest><twTotPathDel>2.792</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y146.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X60Y146.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;31&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y201.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.238</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y201.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;47&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_46</twBEL></twPathDel><twLogDel>0.554</twLogDel><twRouteDel>2.238</twRouteDel><twTotDel>2.792</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.8</twPctLog><twPctRoute>80.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_43 (SLICE_X30Y208.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.943</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_27</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_43</twDest><twTotPathDel>2.758</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_27</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_43</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y149.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X60Y149.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;27&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y208.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.218</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y208.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.278</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;43&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_43</twBEL></twPathDel><twLogDel>0.540</twLogDel><twRouteDel>2.218</twRouteDel><twTotDel>2.758</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_42 (SLICE_X30Y208.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.992</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_26</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_42</twDest><twTotPathDel>2.709</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_26</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_42</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X60Y149.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X60Y149.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.262</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;27&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_26</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y208.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.168</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y208.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;43&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_42</twBEL></twPathDel><twLogDel>0.541</twLogDel><twRouteDel>2.168</twRouteDel><twTotDel>2.709</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="18.946">u1_plasma_top/clk_2x</twDestClk><twPctLog>20.0</twPctLog><twPctRoute>80.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_13 (SLICE_X23Y200.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.139</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twDest><twTotPathDel>1.157</twTotPathDel><twClkSkew dest = "0.965" src = "0.941">-0.024</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y200.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y200.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;13&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>1.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.190</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twDest><twTotPathDel>1.208</twTotPathDel><twClkSkew dest = "0.965" src = "0.941">-0.024</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X27Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y200.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y200.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;13&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.294</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twDest><twTotPathDel>1.312</twTotPathDel><twClkSkew dest = "0.965" src = "0.941">-0.024</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y207.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y200.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y200.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;13&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_13</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>1.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_12 (SLICE_X23Y200.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.139</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twDest><twTotPathDel>1.157</twTotPathDel><twClkSkew dest = "0.965" src = "0.941">-0.024</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y200.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y200.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;13&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.703</twRouteDel><twTotDel>1.157</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.190</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twDest><twTotPathDel>1.208</twTotPathDel><twClkSkew dest = "0.965" src = "0.941">-0.024</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X27Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y200.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y200.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;13&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.769</twRouteDel><twTotDel>1.208</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.294</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twDest><twTotPathDel>1.312</twTotPathDel><twClkSkew dest = "0.965" src = "0.941">-0.024</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y207.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y200.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.388</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X23Y200.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.018</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;13&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_12</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.858</twRouteDel><twTotDel>1.312</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_9 (SLICE_X26Y203.CE), 3 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.145</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twDest><twTotPathDel>1.143</twTotPathDel><twClkSkew dest = "0.102" src = "0.098">-0.004</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y206.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y203.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y203.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.709</twRouteDel><twTotDel>1.143</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>38.0</twPctLog><twPctRoute>62.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.196</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twDest><twTotPathDel>1.194</twTotPathDel><twClkSkew dest = "0.102" src = "0.098">-0.004</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y206.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X27Y206.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y203.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y203.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>0.775</twRouteDel><twTotDel>1.194</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.300</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twDest><twTotPathDel>1.298</twTotPathDel><twClkSkew dest = "0.102" src = "0.098">-0.004</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y207.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X26Y207.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y207.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y207.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y203.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y203.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_9</twBEL></twPathDel><twLogDel>0.434</twLogDel><twRouteDel>0.864</twRouteDel><twTotDel>1.298</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;2&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR" locationPin="SLICE_X31Y227.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="38" type="MINHIGHPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2&lt;2&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/byte_we_reg2_2/SR" locationPin="SLICE_X31Y227.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;0&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/data_write2_0/SR" locationPin="SLICE_X63Y130.SR" clockNet="u1_plasma_top/reset"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD clk TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE 310ps HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;</twConstName><twItemCnt>145608268</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5195</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.601</twMinPer></twConstHead><twPathRptBanner iPaths="1290438" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8 (SLICE_X19Y172.F2), 1290438 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.662</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twDest><twTotPathDel>24.525</twTotPathDel><twClkSkew dest = "1.970" src = "2.046">0.076</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X15Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X15Y238.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y231.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y253.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y253.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y239.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y239.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y240.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y240.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y241.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y241.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y242.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y235.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y235.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y236.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y236.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N971</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/pause_and000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y232.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>N971</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;2&gt;38</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/pause_any1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/pause_any1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;14</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y213.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y213.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;74</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>N1217</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y203.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>N1243</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y203.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w621</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twBEL></twPathDel><twLogDel>4.160</twLogDel><twRouteDel>20.365</twRouteDel><twTotDel>24.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.715</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twDest><twTotPathDel>24.351</twTotPathDel><twClkSkew dest = "1.970" src = "2.167">0.197</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X3Y243.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y243.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y230.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y230.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y253.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y253.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y239.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y239.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y240.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y240.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y241.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y241.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y242.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y235.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y235.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y236.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y236.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N971</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/pause_and000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y232.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>N971</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;2&gt;38</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/pause_any1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/pause_any1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;14</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y213.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y213.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;74</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>N1217</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y203.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>N1243</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y203.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w621</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twBEL></twPathDel><twLogDel>4.160</twLogDel><twRouteDel>20.191</twRouteDel><twTotDel>24.351</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.771</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_10</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twDest><twTotPathDel>24.492</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_10</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X34Y231.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y231.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;10&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;110_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;110_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y253.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y253.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y239.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y239.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y240.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y240.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y241.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y241.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y242.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y235.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y235.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y236.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y236.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N971</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/pause_and000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y232.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>N971</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;2&gt;38</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/pause_any1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/pause_any1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;14</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y213.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y213.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;74</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>N1217</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y203.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>N1243</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y203.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.F2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.403</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.199</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w621</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_8</twBEL></twPathDel><twLogDel>4.175</twLogDel><twRouteDel>20.317</twRouteDel><twTotDel>24.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1290438" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21 (SLICE_X19Y172.G2), 1290438 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.671</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twDest><twTotPathDel>24.516</twTotPathDel><twClkSkew dest = "1.970" src = "2.046">0.076</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X15Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X15Y238.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y231.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.391</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.765</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y253.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y253.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y239.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y239.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y240.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y240.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y241.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y241.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y242.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y235.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y235.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y236.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y236.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N971</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/pause_and000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y232.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>N971</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;2&gt;38</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/pause_any1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/pause_any1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;14</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y213.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y213.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;74</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>N1217</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y203.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>N1243</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y203.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w281</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twBEL></twPathDel><twLogDel>4.157</twLogDel><twRouteDel>20.359</twRouteDel><twTotDel>24.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.724</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twDest><twTotPathDel>24.342</twTotPathDel><twClkSkew dest = "1.970" src = "2.167">0.197</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X3Y243.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X3Y243.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y230.G1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.048</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y230.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;19</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y253.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y253.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y239.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y239.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y240.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y240.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y241.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y241.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y242.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y235.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y235.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y236.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y236.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N971</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/pause_and000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y232.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>N971</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;2&gt;38</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/pause_any1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/pause_any1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;14</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y213.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y213.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;74</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>N1217</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y203.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>N1243</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y203.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w281</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twBEL></twPathDel><twLogDel>4.157</twLogDel><twRouteDel>20.185</twRouteDel><twTotDel>24.342</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.780</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_10</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twDest><twTotPathDel>24.483</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_10</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X34Y231.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y231.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;10&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.555</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;110_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y232.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.553</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;110_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y232.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y253.BX</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">2.495</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y253.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y239.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.482</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y239.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y240.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y240.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y241.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y241.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y242.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_Addr_pin_12_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y235.F3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.911</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y235.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y236.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.205</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;1&gt;79</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y236.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N971</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/pause_and000039_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y232.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">2.210</twDelInfo><twComp>N971</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;2&gt;38</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/pause_any1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y214.G1</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.152</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/pause_any1</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y214.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;14</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_future&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y213.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.925</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N14</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y213.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/reg_dest_out&lt;24&gt;74</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>N1217</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_var_mux0003&lt;22&gt;39</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y215.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>u1_plasma_top/u1_plasma/address_next&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y215.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y206.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq000098</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y206.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000152_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y203.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>N1243</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y203.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y194.G4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.746</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_access_cmp_eq0000</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y194.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;9&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y172.G2</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">2.397</twDelInfo><twComp>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w1011</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y172.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;8&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/Mmux_cache_ram_data_w281</twBEL><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_21</twBEL></twPathDel><twLogDel>4.172</twLogDel><twRouteDel>20.311</twRouteDel><twTotDel>24.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.0</twPctLog><twPctRoute>83.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1225" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_29 (SLICE_X63Y160.F1), 1225 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.754</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twDest><twTotPathDel>7.102</twTotPathDel><twClkSkew dest = "0.007" src = "4.358">4.351</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X63Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X63Y129.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;7&gt;12</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y133.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>N914</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y133.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rs_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y145.G1</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y145.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_cmp_eq00001</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y143.G4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y143.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/data_write&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;2</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y160.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u1_plasma_top/data_write&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y160.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;29&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twBEL></twPathDel><twLogDel>1.847</twLogDel><twRouteDel>5.255</twRouteDel><twTotDel>7.102</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.760</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twDest><twTotPathDel>7.096</twTotPathDel><twClkSkew dest = "0.007" src = "4.358">4.351</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X63Y129.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X63Y129.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;5&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;7&gt;12</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y133.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>N914</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y133.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rs_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y145.G1</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y145.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_cmp_eq00001</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y143.F4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y143.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>u1_plasma_top/data_write&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;1</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y160.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u1_plasma_top/data_write&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y160.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;29&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twBEL></twPathDel><twLogDel>1.841</twLogDel><twRouteDel>5.255</twRouteDel><twTotDel>7.096</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.838</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twDest><twTotPathDel>7.021</twTotPathDel><twClkSkew dest = "0.007" src = "4.355">4.348</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X63Y133.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X63Y133.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_29_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y128.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_1</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y128.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u9_pipeline/b_busD_mux0001&lt;7&gt;12</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00001_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y133.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.618</twDelInfo><twComp>N914</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y133.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rs_index&lt;4&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y145.G1</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.090</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/exception_sig</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y145.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y149.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/N64</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y149.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_cmp_eq00001</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/mem_source_out&lt;0&gt;2</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/mem_source&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;16&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y143.G4</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X61Y143.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/data_write&lt;29&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;2</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;29&gt;_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y160.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.111</twDelInfo><twComp>u1_plasma_top/data_write&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X63Y160.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;29&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_29</twBEL></twPathDel><twLogDel>1.847</twLogDel><twRouteDel>5.174</twRouteDel><twTotDel>7.021</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.3</twPctLog><twPctRoute>73.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X3Y22.DIB0), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.761" src = "0.768">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X43Y177.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIB0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.286</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y22.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twBEL></twPathDel><twLogDel>-0.012</twLogDel><twRouteDel>0.286</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>-4.4</twPctLog><twPctRoute>104.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2 (RAMB16_X3Y17.DIB0), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.291</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_16</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.760" src = "0.786">0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_16</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X43Y136.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;17&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_16</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y17.DIB0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.277</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y17.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte2</twBEL></twPathDel><twLogDel>-0.012</twLogDel><twRouteDel>0.277</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>-4.5</twPctLog><twPctRoute>104.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X3Y22.DIB1), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.309</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew dest = "0.761" src = "0.768">0.007</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X43Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X43Y177.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg_1</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y22.DIB1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.314</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_ram_data_w_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y22.CLKB</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.280</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twBEL></twPathDel><twLogDel>-0.012</twLogDel><twRouteDel>0.314</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>-4.0</twPctLog><twPctRoute>104.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="65"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA" logResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKB" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB" logResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag1/CLKB" locationPin="RAMB16_X2Y30.CLKB" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="68" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA" logResource="u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_tag2/CLKA" locationPin="RAMB16_X2Y31.CLKA" clockNet="u1_plasma_top/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="69"><twConstRollup name="TS_board_clk" fullName="TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="9.738" errors="0" errorRollup="0" items="0" itemsRollup="145608385"/><twConstRollup name="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in" fullName="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;" type="child" depth="1" requirement="12.632" prefType="period" actual="6.512" actualRollup="12.300" errors="0" errorRollup="0" items="117" itemsRollup="145608268"/><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;" type="child" depth="2" requirement="25.263" prefType="period" actual="24.601" actualRollup="N/A" errors="0" errorRollup="0" items="145608268" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="70">0</twUnmetConstCnt><twDataSheet anchorID="71" twNameLen="15"><twClk2SUList anchorID="72" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>6.294</twRiseRise><twRiseFall>6.162</twRiseFall><twFallFall>3.096</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="73"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>145608385</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15608</twConnCnt></twConstCov><twStats anchorID="74"><twMinPer>24.601</twMinPer><twFootnote number="1" /><twMaxFreq>40.649</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Sep  1 17:01:28 2017 </twTimestamp></twFoot><twClientInfo anchorID="75"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 627 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
