-- L298N_Pwm.vhd

-- This file was auto-generated as a prototype implementation of a module
-- created in component editor.  It ties off all outputs to ground and
-- ignores all inputs.  It needs to be edited to make it do something
-- useful.
-- 
-- This file will not be automatically regenerated.  You should check it in
-- to your version control system if you want to keep it.

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity L298N_Pwm is
	port (
		reset_n        : in  std_logic                     := '0';             --       reset.reset_n
		clk            : in  std_logic                     := '0';             --       clock.clk
		a              : out std_logic;                                        -- conduit_end.a
		b              : out std_logic;                                        --            .b
		a_comp         : out std_logic;                                        --            .a_comp
		b_comp         : out std_logic;                                        --            .b_comp
		en_a           : out std_logic;                                        --            .en_a
		en_b           : out std_logic;                                        --            .en_b
		step_write_n   : in  std_logic                     := '0';             --        step.write_n
		step_writedata : in  std_logic_vector(15 downto 0) := (others => '0'); --            .writedata
		step_read_n    : in  std_logic                     := '0';             --            .read_n
		step_readdata  : out std_logic_vector(15 downto 0)                     --            .readdata
	);
end entity L298N_Pwm;

architecture rtl of L298N_Pwm is
begin

	-- TODO: Auto-generated HDL template

	a <= '0';

	b <= '0';

	a_comp <= '0';

	en_b <= '0';

	en_a <= '0';

	b_comp <= '0';

	step_readdata <= "0000000000000000";

end architecture rtl; -- of L298N_Pwm
