<def f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='937' ll='939' type='static bool llvm::SIInstrInfo::isLegalMUBUFImmOffset(unsigned int Imm)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1296' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel11SelectMUBUFEN4llvm7SDValueERS2_S3_S3_S3_S3_S3_S3_S3_S3_S3_S3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1428' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel23SelectMUBUFScratchOffenEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_S5_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1449' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel24SelectMUBUFScratchOffsetEPN4llvm6SDNodeENS1_7SDValueERS4_S5_S5_'/>
