{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1740214247140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1740214247140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 22 16:50:47 2025 " "Processing started: Sat Feb 22 16:50:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1740214247140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1740214247140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 2ASK -c 2ASK " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 2ASK -c 2ASK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1740214247140 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK_8_1200mv_85c_slow.vo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK_8_1200mv_85c_slow.vo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247406 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK_8_1200mv_0c_slow.vo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK_8_1200mv_0c_slow.vo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247457 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK_min_1200mv_0c_fast.vo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK_min_1200mv_0c_fast.vo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK.vo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK.vo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247573 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK_8_1200mv_85c_v_slow.sdo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK_8_1200mv_85c_v_slow.sdo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK_8_1200mv_0c_v_slow.sdo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK_8_1200mv_0c_v_slow.sdo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK_min_1200mv_0c_v_fast.sdo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK_min_1200mv_0c_v_fast.sdo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247711 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "2ASK_v.sdo F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/ simulation " "Generated file 2ASK_v.sdo in folder \"F:/FPGA/Project/communicate/2ASK/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1740214247758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1740214247784 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 22 16:50:47 2025 " "Processing ended: Sat Feb 22 16:50:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1740214247784 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1740214247784 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1740214247784 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1740214247784 ""}
