TimeQuest Timing Analyzer report for Display
Wed Jun 07 03:33:10 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clr'
 13. Slow 1200mV 85C Model Setup: 'clk_50'
 14. Slow 1200mV 85C Model Setup: 'select'
 15. Slow 1200mV 85C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
 16. Slow 1200mV 85C Model Hold: 'select'
 17. Slow 1200mV 85C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
 18. Slow 1200mV 85C Model Hold: 'clk_50'
 19. Slow 1200mV 85C Model Hold: 'clr'
 20. Slow 1200mV 85C Model Recovery: 'select'
 21. Slow 1200mV 85C Model Removal: 'select'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'select'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clr'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 33. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 34. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 35. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 36. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 37. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 38. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 39. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 40. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 41. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 42. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 43. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 44. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 45. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 46. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 47. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 48. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 49. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 50. Slow 1200mV 0C Model Fmax Summary
 51. Slow 1200mV 0C Model Setup Summary
 52. Slow 1200mV 0C Model Hold Summary
 53. Slow 1200mV 0C Model Recovery Summary
 54. Slow 1200mV 0C Model Removal Summary
 55. Slow 1200mV 0C Model Minimum Pulse Width Summary
 56. Slow 1200mV 0C Model Setup: 'clr'
 57. Slow 1200mV 0C Model Setup: 'select'
 58. Slow 1200mV 0C Model Setup: 'clk_50'
 59. Slow 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
 60. Slow 1200mV 0C Model Hold: 'select'
 61. Slow 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
 62. Slow 1200mV 0C Model Hold: 'clk_50'
 63. Slow 1200mV 0C Model Hold: 'clr'
 64. Slow 1200mV 0C Model Recovery: 'select'
 65. Slow 1200mV 0C Model Removal: 'select'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'select'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clr'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
 70. Setup Times
 71. Hold Times
 72. Clock to Output Times
 73. Minimum Clock to Output Times
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 90. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 91. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 92. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 93. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 94. Fast 1200mV 0C Model Setup Summary
 95. Fast 1200mV 0C Model Hold Summary
 96. Fast 1200mV 0C Model Recovery Summary
 97. Fast 1200mV 0C Model Removal Summary
 98. Fast 1200mV 0C Model Minimum Pulse Width Summary
 99. Fast 1200mV 0C Model Setup: 'clr'
100. Fast 1200mV 0C Model Setup: 'select'
101. Fast 1200mV 0C Model Setup: 'clk_50'
102. Fast 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'
103. Fast 1200mV 0C Model Hold: 'select'
104. Fast 1200mV 0C Model Hold: 'clk_50'
105. Fast 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'
106. Fast 1200mV 0C Model Hold: 'clr'
107. Fast 1200mV 0C Model Recovery: 'select'
108. Fast 1200mV 0C Model Removal: 'select'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'select'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'clr'
112. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. MTBF Summary
118. Synchronizer Summary
119. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
120. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
121. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
122. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
123. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
124. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
125. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
126. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
127. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
128. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
129. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
130. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
131. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
132. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
133. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
134. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
135. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
136. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
137. Multicorner Timing Analysis Summary
138. Setup Times
139. Hold Times
140. Clock to Output Times
141. Minimum Clock to Output Times
142. Board Trace Model Assignments
143. Input Transition Times
144. Signal Integrity Metrics (Slow 1200mv 0c Model)
145. Signal Integrity Metrics (Slow 1200mv 85c Model)
146. Signal Integrity Metrics (Fast 1200mv 0c Model)
147. Setup Transfers
148. Hold Transfers
149. Recovery Transfers
150. Removal Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; Display                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                       ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; Clock Name                    ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                           ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+
; clk_50                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50 }                        ;
; clk_800hz:clk_800hz|clk_800hz ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_800hz:clk_800hz|clk_800hz } ;
; clr                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clr }                           ;
; select                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { select }                        ;
+-------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                  ;
+------------+-----------------+-------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note ;
+------------+-----------------+-------------------------------+------+
; 216.64 MHz ; 216.64 MHz      ; clk_50                        ;      ;
; 218.39 MHz ; 218.39 MHz      ; select                        ;      ;
; 262.88 MHz ; 262.88 MHz      ; clk_800hz:clk_800hz|clk_800hz ;      ;
+------------+-----------------+-------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                    ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clr                           ; -6.453 ; -189.036      ;
; clk_50                        ; -3.616 ; -194.688      ;
; select                        ; -3.579 ; -112.800      ;
; clk_800hz:clk_800hz|clk_800hz ; -2.804 ; -89.946       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -0.618 ; -5.856        ;
; clk_800hz:clk_800hz|clk_800hz ; 0.387  ; 0.000         ;
; clk_50                        ; 0.391  ; 0.000         ;
; clr                           ; 5.098  ; 0.000         ;
+-------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; select ; -0.225 ; -5.825               ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; select ; -0.610 ; -29.399             ;
+--------+--------+---------------------+


+--------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -3.000 ; -164.383      ;
; clk_50                        ; -3.000 ; -137.925      ;
; clr                           ; -3.000 ; -3.000        ;
; clk_800hz:clk_800hz|clk_800hz ; -2.693 ; -82.185       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clr'                                                                                          ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -6.453 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; select       ; clr         ; 0.500        ; -4.809     ; 0.954      ;
; -6.225 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; select       ; clr         ; 0.500        ; -4.824     ; 0.739      ;
; -6.096 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; select       ; clr         ; 0.500        ; -4.794     ; 0.740      ;
; -6.092 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; select       ; clr         ; 0.500        ; -4.765     ; 0.967      ;
; -6.072 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; select       ; clr         ; 0.500        ; -4.825     ; 0.717      ;
; -6.061 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; select       ; clr         ; 0.500        ; -4.800     ; 0.731      ;
; -6.026 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; select       ; clr         ; 0.500        ; -4.649     ; 0.882      ;
; -5.950 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; select       ; clr         ; 0.500        ; -4.656     ; 0.739      ;
; -5.941 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; select       ; clr         ; 0.500        ; -4.655     ; 0.732      ;
; -5.937 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; select       ; clr         ; 0.500        ; -4.653     ; 0.729      ;
; -5.916 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; select       ; clr         ; 0.500        ; -4.657     ; 0.728      ;
; -5.913 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; select       ; clr         ; 0.500        ; -4.650     ; 1.011      ;
; -5.897 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; select       ; clr         ; 0.500        ; -4.487     ; 0.726      ;
; -5.897 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; select       ; clr         ; 0.500        ; -4.648     ; 0.890      ;
; -5.896 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; select       ; clr         ; 0.500        ; -4.681     ; 0.715      ;
; -5.886 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; select       ; clr         ; 0.500        ; -4.650     ; 1.009      ;
; -5.876 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; select       ; clr         ; 0.500        ; -4.586     ; 0.727      ;
; -5.864 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; select       ; clr         ; 0.500        ; -4.649     ; 0.989      ;
; -5.858 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; select       ; clr         ; 0.500        ; -4.586     ; 0.740      ;
; -5.857 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; select       ; clr         ; 0.500        ; -4.580     ; 0.716      ;
; -5.856 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; select       ; clr         ; 0.500        ; -4.613     ; 0.706      ;
; -5.855 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; select       ; clr         ; 0.500        ; -4.612     ; 0.705      ;
; -5.852 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; select       ; clr         ; 0.500        ; -4.612     ; 0.708      ;
; -5.836 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; select       ; clr         ; 0.500        ; -4.528     ; 0.752      ;
; -5.813 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; select       ; clr         ; 0.500        ; -4.528     ; 0.729      ;
; -5.798 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; select       ; clr         ; 0.500        ; -4.528     ; 0.715      ;
; -5.783 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; select       ; clr         ; 0.500        ; -4.528     ; 0.717      ;
; -5.749 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; select       ; clr         ; 0.500        ; -4.483     ; 0.728      ;
; -5.745 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; select       ; clr         ; 0.500        ; -4.482     ; 0.726      ;
; -5.700 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; select       ; clr         ; 0.500        ; -4.405     ; 0.732      ;
; -5.680 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; select       ; clr         ; 0.500        ; -4.406     ; 0.740      ;
; -5.656 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; select       ; clr         ; 0.500        ; -4.404     ; 0.715      ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50'                                                                                                                   ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.616 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.533      ;
; -3.511 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 4.427      ;
; -3.479 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.396      ;
; -3.461 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.378      ;
; -3.433 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.354      ;
; -3.408 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.325      ;
; -3.397 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.318      ;
; -3.354 ; clk_800hz:clk_800hz|counter[23]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.275      ;
; -3.328 ; clk_800hz:clk_800hz|counter[7]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.245      ;
; -3.299 ; clk_800hz:clk_800hz|counter[15]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.220      ;
; -3.294 ; clk_800hz:clk_800hz|counter[9]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.211      ;
; -3.283 ; clk_800hz:clk_800hz|counter[11]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.200      ;
; -3.272 ; clk_800hz:clk_800hz|counter[12]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.189      ;
; -3.247 ; clk_800hz:clk_800hz|counter[18]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.168      ;
; -3.222 ; clk_800hz:clk_800hz|counter[19]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.143      ;
; -3.218 ; clk_800hz:clk_800hz|counter[1]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.135      ;
; -3.210 ; clk_800hz:clk_800hz|counter[5]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.127      ;
; -3.202 ; clk_800hz:clk_800hz|counter[22]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.123      ;
; -3.182 ; clk_800hz:clk_800hz|counter[16]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.103      ;
; -3.141 ; clk_800hz:clk_800hz|counter[8]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.058      ;
; -3.138 ; clk_800hz:clk_800hz|counter[17]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.059      ;
; -3.106 ; clk_800hz:clk_800hz|counter[24]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 4.027      ;
; -3.087 ; clk_800hz:clk_800hz|counter[2]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 4.004      ;
; -3.055 ; clk_800hz:clk_800hz|counter[14]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.976      ;
; -3.022 ; clk_800hz:clk_800hz|counter[20]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.943      ;
; -2.904 ; clk_800hz:clk_800hz|counter[21]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.077     ; 3.825      ;
; -2.802 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.716      ;
; -2.755 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.671      ;
; -2.751 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.664      ;
; -2.746 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.659      ;
; -2.720 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.636      ;
; -2.714 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.628      ;
; -2.710 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.624      ;
; -2.710 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.624      ;
; -2.708 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.191      ;
; -2.707 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.620      ;
; -2.698 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.181      ;
; -2.691 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.604      ;
; -2.690 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.173      ;
; -2.678 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.161      ;
; -2.675 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.589      ;
; -2.668 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.581      ;
; -2.658 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.571      ;
; -2.652 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.565      ;
; -2.648 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.562      ;
; -2.643 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.556      ;
; -2.609 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.522      ;
; -2.609 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.522      ;
; -2.604 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.520      ;
; -2.601 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.514      ;
; -2.601 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.514      ;
; -2.597 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.510      ;
; -2.596 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.079      ;
; -2.594 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.507      ;
; -2.594 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.507      ;
; -2.593 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.507      ;
; -2.593 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.507      ;
; -2.592 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.505      ;
; -2.585 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.501      ;
; -2.584 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.498      ;
; -2.578 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.494      ;
; -2.576 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.059      ;
; -2.576 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.490      ;
; -2.574 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.490      ;
; -2.569 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.485      ;
; -2.561 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.475      ;
; -2.560 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.476      ;
; -2.557 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.040      ;
; -2.554 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.468      ;
; -2.553 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.466      ;
; -2.550 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.466      ;
; -2.544 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.458      ;
; -2.544 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.458      ;
; -2.542 ; baudrate:uart_baud|tx_acc[6]       ; transmitter:uart_Tx|Tx              ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.462      ;
; -2.542 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.460      ;
; -2.542 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.460      ;
; -2.542 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.458      ;
; -2.541 ; baudrate:uart_baud|tx_acc[2]       ; transmitter:uart_Tx|Tx              ; clk_50       ; clk_50      ; 1.000        ; -0.078     ; 3.461      ;
; -2.537 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.450      ;
; -2.534 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.081     ; 3.451      ;
; -2.522 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[15]   ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.437      ;
; -2.520 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.433      ;
; -2.520 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.515     ; 3.003      ;
; -2.520 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.083     ; 3.435      ;
; -2.520 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.434      ;
; -2.511 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[23]     ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.424      ;
; -2.505 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.418      ;
; -2.504 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.418      ;
; -2.504 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.418      ;
; -2.498 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.416      ;
; -2.498 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.416      ;
; -2.490 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.403      ;
; -2.487 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.084     ; 3.401      ;
; -2.482 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.395      ;
; -2.481 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.394      ;
; -2.480 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.085     ; 3.393      ;
; -2.472 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[22] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.388      ;
; -2.471 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.082     ; 3.387      ;
; -2.468 ; clk_800hz:clk_800hz|counter[23]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.386      ;
; -2.468 ; clk_800hz:clk_800hz|counter[23]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.080     ; 3.386      ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'select'                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.579 ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.918      ;
; -3.565 ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.862      ;
; -3.562 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.346      ; 4.946      ;
; -3.537 ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.876      ;
; -3.522 ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.260      ; 4.820      ;
; -3.499 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.296      ; 4.833      ;
; -3.448 ; lfsr:lfsr|q[18]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.295      ; 4.781      ;
; -3.439 ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.324      ; 4.801      ;
; -3.434 ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.773      ;
; -3.428 ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.281      ; 4.747      ;
; -3.415 ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.712      ;
; -3.411 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.324      ; 4.773      ;
; -3.406 ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.265      ; 4.709      ;
; -3.384 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.346      ; 4.768      ;
; -3.373 ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.670      ;
; -3.361 ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.260      ; 4.659      ;
; -3.347 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.324      ; 4.709      ;
; -3.321 ; lfsr:lfsr|q[17]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.649      ;
; -3.318 ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.646      ;
; -3.316 ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.296      ; 4.650      ;
; -3.306 ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.314      ; 4.658      ;
; -3.306 ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.272      ; 4.616      ;
; -3.290 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.629      ;
; -3.290 ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.346      ; 4.674      ;
; -3.288 ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.267      ; 4.593      ;
; -3.271 ; lfsr:lfsr|q[24]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.568      ;
; -3.261 ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.267      ; 4.566      ;
; -3.261 ; lfsr:lfsr|q[31]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.324      ; 4.623      ;
; -3.258 ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.597      ;
; -3.247 ; lfsr:lfsr|q[26]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.544      ;
; -3.239 ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.267      ; 4.544      ;
; -3.239 ; lfsr:lfsr|q[25]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.536      ;
; -3.235 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.574      ;
; -3.218 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.319      ; 4.575      ;
; -3.216 ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.296      ; 4.550      ;
; -3.216 ; lfsr:lfsr|q[29]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.260      ; 4.514      ;
; -3.202 ; lfsr:lfsr|q[30]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.260      ; 4.500      ;
; -3.196 ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.295      ; 4.529      ;
; -3.196 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.524      ;
; -3.180 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.519      ;
; -3.176 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.296      ; 4.510      ;
; -3.175 ; lfsr:lfsr|q[23]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.272      ; 4.485      ;
; -3.167 ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.346      ; 4.551      ;
; -3.162 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.314      ; 4.514      ;
; -3.159 ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.346      ; 4.543      ;
; -3.138 ; lfsr:lfsr|q[21]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.267      ; 4.443      ;
; -3.130 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.469      ;
; -3.129 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.314      ; 4.481      ;
; -3.124 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.463      ;
; -3.118 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.324      ; 4.480      ;
; -3.115 ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.324      ; 4.477      ;
; -3.111 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.301      ; 4.450      ;
; -3.108 ; lfsr:lfsr|q[20]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.267      ; 4.413      ;
; -3.088 ; lfsr:lfsr|q[28]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.265      ; 4.391      ;
; -3.087 ; lfsr:lfsr|q[27]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.281      ; 4.406      ;
; -3.085 ; lfsr:lfsr|q[22]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.267      ; 4.390      ;
; -3.062 ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.290      ; 4.390      ;
; -3.053 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.319      ; 4.410      ;
; -3.035 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.306      ; 4.379      ;
; -3.031 ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.314      ; 4.383      ;
; -3.022 ; lfsr:lfsr|q[19]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.346      ; 4.406      ;
; -2.878 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.308      ; 4.224      ;
; -2.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.080     ; 3.755      ;
; -2.836 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.080     ; 3.754      ;
; -2.829 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.313      ; 4.180      ;
; -2.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.080     ; 3.729      ;
; -2.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.080     ; 3.725      ;
; -2.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.282      ; 4.114      ;
; -2.794 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.282      ; 4.114      ;
; -2.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.288      ; 4.119      ;
; -2.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.282      ; 4.113      ;
; -2.793 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.282      ; 4.113      ;
; -2.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.288      ; 4.118      ;
; -2.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.282      ; 4.088      ;
; -2.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.282      ; 4.088      ;
; -2.767 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.288      ; 4.093      ;
; -2.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.282      ; 4.084      ;
; -2.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.282      ; 4.084      ;
; -2.763 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.288      ; 4.089      ;
; -2.647 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.080     ; 3.565      ;
; -2.633 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.080     ; 3.551      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.282      ; 3.924      ;
; -2.604 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.282      ; 3.924      ;
; -2.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.288      ; 3.929      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.282      ; 3.903      ;
; -2.583 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.282      ; 3.903      ;
; -2.581 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.288      ; 3.907      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.079     ; 3.485      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.079     ; 3.485      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.079     ; 3.485      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.079     ; 3.485      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.079     ; 3.485      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.079     ; 3.485      ;
; -2.566 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.079     ; 3.485      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.079     ; 3.484      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.079     ; 3.484      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.079     ; 3.484      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.079     ; 3.484      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.079     ; 3.484      ;
; -2.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.079     ; 3.484      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.729      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.729      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.729      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.729      ;
; -2.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.729      ;
; -2.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.722      ;
; -2.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.722      ;
; -2.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.722      ;
; -2.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.722      ;
; -2.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.722      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.714      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.714      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.714      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.714      ;
; -2.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.714      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.701      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.701      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.701      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.701      ;
; -2.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.701      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.907      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.907      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.907      ;
; -2.772 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.907      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.886      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.886      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.886      ;
; -2.751 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.886      ;
; -2.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.864      ;
; -2.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.864      ;
; -2.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.864      ;
; -2.729 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.864      ;
; -2.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.862      ;
; -2.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.862      ;
; -2.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.862      ;
; -2.727 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.862      ;
; -2.706 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.631      ;
; -2.704 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.629      ;
; -2.702 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.627      ;
; -2.699 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.624      ;
; -2.697 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.622      ;
; -2.695 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.620      ;
; -2.691 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.616      ;
; -2.689 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.614      ;
; -2.687 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.612      ;
; -2.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.598      ;
; -2.671 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.596      ;
; -2.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.596      ;
; -2.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.596      ;
; -2.670 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.596      ;
; -2.669 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.594      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.575      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.575      ;
; -2.649 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.575      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.572      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.572      ;
; -2.646 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.572      ;
; -2.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.564      ;
; -2.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.564      ;
; -2.638 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.072     ; 3.564      ;
; -2.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.561      ;
; -2.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.561      ;
; -2.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.561      ;
; -2.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.561      ;
; -2.636 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.561      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.552      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.552      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.552      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.552      ;
; -2.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.552      ;
; -2.595 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.520      ;
; -2.588 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.513      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.074     ; 3.509      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.074     ; 3.509      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.074     ; 3.509      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.074     ; 3.509      ;
; -2.585 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.074     ; 3.509      ;
; -2.580 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.505      ;
; -2.579 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.219      ; 3.836      ;
; -2.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.703      ;
; -2.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.703      ;
; -2.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.703      ;
; -2.568 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.703      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.697      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.697      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.697      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.213      ; 3.697      ;
; -2.562 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.487      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.212      ; 3.694      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.212      ; 3.694      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.212      ; 3.694      ;
; -2.560 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.212      ; 3.694      ;
; -2.558 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.219      ; 3.815      ;
; -2.538 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.463      ;
; -2.536 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.461      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.459      ;
; -2.534 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.219      ; 3.791      ;
; -2.529 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.454      ;
; -2.527 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.452      ;
; -2.525 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.073     ; 3.450      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'select'                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.618 ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; 0.000        ; 7.909      ; 7.543      ;
; -0.563 ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; 0.000        ; 7.915      ; 7.604      ;
; -0.416 ; lfsr:lfsr|data_out[9]~33                                                                                                      ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.825      ; 4.125      ;
; -0.405 ; lfsr:lfsr|data_out[26]~13                                                                                                     ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.800      ; 4.111      ;
; -0.352 ; lfsr:lfsr|data_out[27]~93                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.173      ; 4.573      ;
; -0.351 ; lfsr:lfsr|data_out[28]~117                                                                                                    ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.765      ; 4.130      ;
; -0.293 ; lfsr:lfsr|data_out[24]~65                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.037      ; 4.496      ;
; -0.273 ; lfsr:lfsr|data_out[19]~89                                                                                                     ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.681      ; 4.124      ;
; -0.272 ; lfsr:lfsr|data_out[10]~5                                                                                                      ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.824      ; 4.268      ;
; -0.260 ; lfsr:lfsr|data_out[43]~101                                                                                                    ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.794      ; 4.250      ;
; -0.245 ; lfsr:lfsr|data_out[27]~93                                                                                                     ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.809      ; 4.280      ;
; -0.243 ; lfsr:lfsr|data_out[16]~61                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.655      ; 4.128      ;
; -0.239 ; lfsr:lfsr|data_out[40]~73                                                                                                     ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.650      ; 4.127      ;
; -0.210 ; lfsr:lfsr|data_out[12]~109                                                                                                    ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.657      ; 4.163      ;
; -0.207 ; lfsr:lfsr|data_out[19]~89                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.069      ; 4.614      ;
; -0.207 ; lfsr:lfsr|data_out[24]~65                                                                                                     ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.649      ; 4.158      ;
; -0.203 ; lfsr:lfsr|data_out[40]~73                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.983      ; 4.532      ;
; -0.198 ; lfsr:lfsr|data_out[9]~33                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.200      ; 4.754      ;
; -0.196 ; lfsr:lfsr|data_out[25]~41                                                                                                     ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.586      ; 4.106      ;
; -0.190 ; lfsr:lfsr|data_out[8]~57                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.028      ; 4.590      ;
; -0.186 ; lfsr:lfsr|data_out[41]~49                                                                                                     ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.650      ; 4.180      ;
; -0.186 ; lfsr:lfsr|data_out[17]~37                                                                                                     ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.656      ; 4.186      ;
; -0.181 ; lfsr:lfsr|data_out[4]~105                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.994      ; 4.565      ;
; -0.177 ; lfsr:lfsr|data_out[20]~113                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.042      ; 4.617      ;
; -0.164 ; lfsr:lfsr|data_out[20]~113                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.648      ; 4.200      ;
; -0.157 ; lfsr:lfsr|data_out[8]~57                                                                                                      ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.653      ; 4.212      ;
; -0.148 ; lfsr:lfsr|data_out[10]~5                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.199      ; 4.803      ;
; -0.132 ; lfsr:lfsr|data_out[35]~97                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.869      ; 4.489      ;
; -0.119 ; lfsr:lfsr|data_out[35]~97                                                                                                     ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.528      ; 4.125      ;
; -0.110 ; lfsr:lfsr|data_out[16]~61                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.025      ; 4.667      ;
; -0.108 ; lfsr:lfsr|data_out[18]~9                                                                                                      ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.580      ; 4.188      ;
; -0.097 ; lfsr:lfsr|data_out[42]~21                                                                                                     ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.649      ; 4.268      ;
; -0.095 ; lfsr:lfsr|data_out[2]~1                                                                                                       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.605      ; 4.226      ;
; -0.089 ; lfsr:lfsr|data_out[3]~81                                                                                                      ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.605      ; 4.232      ;
; -0.061 ; lfsr:lfsr|data_out[34]~17                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.869      ; 4.560      ;
; -0.058 ; lfsr:lfsr|data_out[12]~109                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.033      ; 4.727      ;
; -0.057 ; lfsr:lfsr|data_out[32]~69                                                                                                     ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.586      ; 4.245      ;
; -0.056 ; lfsr:lfsr|data_out[2]~1                                                                                                       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.987      ; 4.683      ;
; -0.050 ; lfsr:lfsr|data_out[4]~105                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.606      ; 4.272      ;
; -0.050 ; lfsr:lfsr|data_out[26]~13                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.164      ; 4.866      ;
; -0.049 ; lfsr:lfsr|data_out[33]~45                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.869      ; 4.572      ;
; -0.048 ; lfsr:lfsr|data_out[17]~37                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.026      ; 4.730      ;
; -0.045 ; lfsr:lfsr|data_out[49]~53                                                                                                     ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.487      ; 4.158      ;
; -0.042 ; lfsr:lfsr|data_out[32]~69                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.006      ; 4.716      ;
; -0.039 ; lfsr:lfsr|data_out[42]~21                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.982      ; 4.695      ;
; -0.022 ; lfsr:lfsr|data_out[1]~29                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.804      ; 4.534      ;
; -0.018 ; lfsr:lfsr|data_out[41]~49                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.983      ; 4.717      ;
; -0.017 ; lfsr:lfsr|data_out[44]~125                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.822      ; 4.557      ;
; -0.005 ; lfsr:lfsr|data_out[44]~125                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.482      ; 4.193      ;
; -0.003 ; lfsr:lfsr|data_out[43]~101                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.149      ; 4.898      ;
; -0.001 ; lfsr:lfsr|data_out[48]~77                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.817      ; 4.568      ;
; 0.003  ; lfsr:lfsr|data_out[33]~45                                                                                                     ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.528      ; 4.247      ;
; 0.005  ; lfsr:lfsr|data_out[11]~85                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.405      ; 4.126      ;
; 0.009  ; lfsr:lfsr|data_out[25]~41                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.006      ; 4.767      ;
; 0.009  ; lfsr:lfsr|data_out[48]~77                                                                                                     ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.483      ; 4.208      ;
; 0.011  ; lfsr:lfsr|data_out[28]~117                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.135      ; 4.898      ;
; 0.015  ; lfsr:lfsr|data_out[3]~81                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.987      ; 4.754      ;
; 0.097  ; lfsr:lfsr|data_out[36]~121                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.875      ; 4.724      ;
; 0.099  ; lfsr:lfsr|data_out[36]~121                                                                                                    ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.528      ; 4.343      ;
; 0.103  ; lfsr:lfsr|data_out[18]~9                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 5.000      ; 4.855      ;
; 0.107  ; lfsr:lfsr|data_out[34]~17                                                                                                     ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.528      ; 4.351      ;
; 0.117  ; lfsr:lfsr|data_out[1]~29                                                                                                      ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.406      ; 4.239      ;
; 0.126  ; lfsr:lfsr|data_out[50]~25                                                                                                     ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.404      ; 4.246      ;
; 0.158  ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 7.909      ; 7.819      ;
; 0.161  ; lfsr:lfsr|data_out[49]~53                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.821      ; 4.734      ;
; 0.165  ; lfsr:lfsr|data_out[50]~25                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.802      ; 4.719      ;
; 0.185  ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 7.915      ; 7.852      ;
; 0.222  ; lfsr:lfsr|data_out[11]~85                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.803      ; 4.777      ;
; 0.359  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.441      ; 1.022      ;
; 0.376  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.440      ; 1.038      ;
; 0.388  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.440      ; 1.050      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.441      ; 1.054      ;
; 0.394  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.434      ; 1.050      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 0.000        ; 0.079      ; 0.669      ;
; 0.405  ; lfsr:lfsr|q[31]                                                                                                               ; lfsr:lfsr|q[31]                                                                                                                                  ; select       ; select      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; select       ; select      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; select       ; select      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; select       ; select      ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; select       ; select      ; 0.000        ; 0.078      ; 0.669      ;
; 0.444  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 0.000        ; 0.079      ; 0.709      ;
; 0.452  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 0.000        ; 0.079      ; 0.717      ;
; 0.458  ; lfsr:lfsr|q[28]                                                                                                               ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.080      ; 0.724      ;
; 0.458  ; lfsr:lfsr|q[30]                                                                                                               ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.080      ; 0.724      ;
; 0.459  ; lfsr:lfsr|q[4]                                                                                                                ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                  ; select       ; select      ; 0.000        ; 0.078      ; 0.723      ;
; 0.460  ; lfsr:lfsr|q[8]                                                                                                                ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.078      ; 0.724      ;
; 0.460  ; lfsr:lfsr|q[21]                                                                                                               ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.079      ; 0.725      ;
; 0.461  ; lfsr:lfsr|q[19]                                                                                                               ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.076      ; 0.723      ;
; 0.462  ; lfsr:lfsr|q[16]                                                                                                               ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.078      ; 0.726      ;
; 0.466  ; lfsr:lfsr|q[25]                                                                                                               ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.080      ; 0.732      ;
; 0.467  ; lfsr:lfsr|q[10]                                                                                                               ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.078      ; 0.731      ;
; 0.468  ; lfsr:lfsr|q[6]                                                                                                                ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.078      ; 0.732      ;
; 0.481  ; lfsr:lfsr|q[23]                                                                                                               ; lfsr:lfsr|q[22]                                                                                                                                  ; select       ; select      ; 0.000        ; 0.079      ; 0.746      ;
; 0.564  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 0.000        ; 0.079      ; 0.829      ;
; 0.575  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 0.000        ; 0.079      ; 0.840      ;
; 0.610  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 0.000        ; 0.079      ; 0.875      ;
; 0.611  ; lfsr:lfsr|q[31]                                                                                                               ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.078      ; 0.875      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.096      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.669      ;
; 0.422 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.687      ;
; 0.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.366      ; 1.036      ;
; 0.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.366      ; 1.037      ;
; 0.463 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.050      ;
; 0.466 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.053      ;
; 0.473 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.738      ;
; 0.487 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.366      ; 1.075      ;
; 0.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.811      ;
; 0.574 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.839      ;
; 0.589 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.853      ;
; 0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.854      ;
; 0.591 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.855      ;
; 0.613 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.877      ;
; 0.616 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 0.880      ;
; 0.629 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.894      ;
; 0.637 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.902      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.924      ;
; 0.662 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.927      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.945      ;
; 0.680 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 0.945      ;
; 0.707 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.294      ;
; 0.712 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.512      ; 1.410      ;
; 0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.366      ; 1.307      ;
; 0.742 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.512      ; 1.440      ;
; 0.749 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.014      ;
; 0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.359      ; 1.334      ;
; 0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.358      ; 1.348      ;
; 0.789 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.053      ;
; 0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.358      ; 1.372      ;
; 0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.059      ;
; 0.796 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.359      ; 1.377      ;
; 0.797 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.366      ; 1.385      ;
; 0.813 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.359      ; 1.394      ;
; 0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.094      ;
; 0.829 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.512      ; 1.527      ;
; 0.830 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.095      ;
; 0.831 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.096      ;
; 0.834 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.359      ; 1.415      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.112      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.112      ;
; 0.848 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.113      ;
; 0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.127      ;
; 0.899 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.050     ; 1.071      ;
; 0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.096      ; 1.196      ;
; 0.931 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.366      ; 1.519      ;
; 0.961 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.057     ; 1.126      ;
; 0.976 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.241      ;
; 0.977 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.242      ;
; 0.981 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.358      ; 1.561      ;
; 0.999 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.264      ;
; 1.013 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.512      ; 1.711      ;
; 1.034 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.337     ; 0.883      ;
; 1.039 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.512      ; 1.737      ;
; 1.048 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.312      ;
; 1.061 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.078      ; 1.325      ;
; 1.072 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.365      ; 1.659      ;
; 1.085 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.073      ; 1.344      ;
; 1.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.073      ; 1.346      ;
; 1.090 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.073      ; 1.349      ;
; 1.097 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.362      ;
; 1.098 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.363      ;
; 1.099 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.364      ;
; 1.100 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.073      ; 1.359      ;
; 1.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.366      ;
; 1.115 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.050     ; 1.287      ;
; 1.163 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.057     ; 1.328      ;
; 1.168 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.073      ; 1.427      ;
; 1.213 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.073      ; 1.472      ;
; 1.229 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.494      ;
; 1.231 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.496      ;
; 1.233 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.498      ;
; 1.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.337     ; 1.099      ;
; 1.253 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.337     ; 1.102      ;
; 1.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.337     ; 1.118      ;
; 1.283 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.337     ; 1.132      ;
; 1.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.337     ; 1.135      ;
; 1.288 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.337     ; 1.137      ;
; 1.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.359      ; 1.888      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.890      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.890      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.890      ;
; 1.343 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.361      ; 1.890      ;
; 1.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.359      ; 1.927      ;
; 1.428 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.073      ; 1.687      ;
; 1.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.699      ;
; 1.434 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.699      ;
; 1.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.512      ; 2.166      ;
; 1.480 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.359      ; 2.061      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.771      ;
; 1.506 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.079      ; 1.771      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.391 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.097      ; 0.674      ;
; 0.404 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.669      ;
; 0.440 ; clk_0_25hz:clk_0_25hz|clk_0_25hz                                                                                       ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.043      ; 0.669      ;
; 0.441 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.708      ;
; 0.442 ; clk_800hz:clk_800hz|counter[25]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.708      ;
; 0.512 ; clk_800hz:clk_800hz|clk_800hz                                                                                          ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 3.078      ; 4.038      ;
; 0.624 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.098      ; 0.908      ;
; 0.639 ; clk_0_25hz:clk_0_25hz|counter[11]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.906      ;
; 0.640 ; clk_0_25hz:clk_0_25hz|counter[9]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.907      ;
; 0.642 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.908      ;
; 0.643 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.909      ;
; 0.643 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clk_0_25hz:clk_0_25hz|counter[12]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.912      ;
; 0.645 ; clk_0_25hz:clk_0_25hz|counter[10]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.913      ;
; 0.648 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.914      ;
; 0.648 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.915      ;
; 0.654 ; clk_800hz:clk_800hz|counter[10]                                                                                        ; clk_800hz:clk_800hz|counter[10]          ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.654 ; clk_0_25hz:clk_0_25hz|counter[3]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.921      ;
; 0.655 ; clk_800hz:clk_800hz|counter[8]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clk_0_25hz:clk_0_25hz|counter[19]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clk_0_25hz:clk_0_25hz|counter[17]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.922      ;
; 0.656 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_0_25hz:clk_0_25hz|counter[25]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; clk_0_25hz:clk_0_25hz|counter[4]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.923      ;
; 0.657 ; clk_800hz:clk_800hz|counter[6]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_800hz:clk_800hz|counter[3]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_0_25hz:clk_0_25hz|counter[27]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_0_25hz:clk_0_25hz|counter[7]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; clk_0_25hz:clk_0_25hz|counter[5]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.925      ;
; 0.659 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[5]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clk_0_25hz:clk_0_25hz|counter[6]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clk_0_25hz:clk_0_25hz|counter[2]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[15]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.927      ;
; 0.662 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 0.928      ;
; 0.671 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.213      ; 2.070      ;
; 0.676 ; clk_0_25hz:clk_0_25hz|counter[1]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.943      ;
; 0.681 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 0.946      ;
; 0.704 ; clk_0_25hz:clk_0_25hz|counter[0]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 0.971      ;
; 0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.122      ; 1.077      ;
; 0.743 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.213      ; 2.142      ;
; 0.762 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.122      ; 1.100      ;
; 0.809 ; clk_0_25hz:clk_0_25hz|counter[25]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 1.215      ; 2.210      ;
; 0.810 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.077      ;
; 0.811 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.077      ;
; 0.816 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.512      ; 1.514      ;
; 0.820 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.086      ;
; 0.827 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.213      ; 2.226      ;
; 0.887 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.079      ; 1.152      ;
; 0.937 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.203      ;
; 0.937 ; clk_0_25hz:clk_0_25hz|counter[1]                                                                                       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.514      ; 1.637      ;
; 0.939 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.512      ; 1.637      ;
; 0.948 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.214      ;
; 0.949 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.215      ;
; 0.950 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.213      ; 2.349      ;
; 0.951 ; clk_0_25hz:clk_0_25hz|counter[17]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 1.215      ; 2.352      ;
; 0.953 ; clock_100hz:clock_100hz|counter[16]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.213      ; 2.352      ;
; 0.953 ; clk_0_25hz:clk_0_25hz|counter[0]                                                                                       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.514      ; 1.653      ;
; 0.957 ; clk_0_25hz:clk_0_25hz|counter[11]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.224      ;
; 0.958 ; clk_0_25hz:clk_0_25hz|counter[9]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; clk_0_25hz:clk_0_25hz|counter[23]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 1.216      ; 2.361      ;
; 0.961 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.229      ;
; 0.962 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.229      ;
; 0.970 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.236      ;
; 0.970 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.237      ;
; 0.972 ; clk_0_25hz:clk_0_25hz|counter[3]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.972 ; clk_0_25hz:clk_0_25hz|counter[10]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.081      ; 1.241      ;
; 0.974 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.080      ; 1.240      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clr'                                                                                          ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 5.098 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; select       ; clr         ; -0.500       ; -3.991     ; 0.637      ;
; 5.111 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; select       ; clr         ; -0.500       ; -3.989     ; 0.652      ;
; 5.123 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; select       ; clr         ; -0.500       ; -3.990     ; 0.663      ;
; 5.195 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; select       ; clr         ; -0.500       ; -4.065     ; 0.660      ;
; 5.198 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; select       ; clr         ; -0.500       ; -4.067     ; 0.661      ;
; 5.202 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; select       ; clr         ; -0.500       ; -4.071     ; 0.661      ;
; 5.238 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; select       ; clr         ; -0.500       ; -4.115     ; 0.653      ;
; 5.240 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; select       ; clr         ; -0.500       ; -4.115     ; 0.655      ;
; 5.248 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; select       ; clr         ; -0.500       ; -4.115     ; 0.663      ;
; 5.263 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; select       ; clr         ; -0.500       ; -4.115     ; 0.678      ;
; 5.298 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; select       ; clr         ; -0.500       ; -4.175     ; 0.653      ;
; 5.312 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; select       ; clr         ; -0.500       ; -4.181     ; 0.661      ;
; 5.321 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; select       ; clr         ; -0.500       ; -4.205     ; 0.646      ;
; 5.323 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; select       ; clr         ; -0.500       ; -4.205     ; 0.648      ;
; 5.323 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; select       ; clr         ; -0.500       ; -4.206     ; 0.647      ;
; 5.327 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; select       ; clr         ; -0.500       ; -4.181     ; 0.676      ;
; 5.377 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; select       ; clr         ; -0.500       ; -4.254     ; 0.653      ;
; 5.381 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; select       ; clr         ; -0.500       ; -4.250     ; 0.661      ;
; 5.382 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; select       ; clr         ; -0.500       ; -4.248     ; 0.664      ;
; 5.383 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; select       ; clr         ; -0.500       ; -4.251     ; 0.662      ;
; 5.390 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; select       ; clr         ; -0.500       ; -4.250     ; 0.670      ;
; 5.461 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; select       ; clr         ; -0.500       ; -4.212     ; 0.779      ;
; 5.464 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; select       ; clr         ; -0.500       ; -4.211     ; 0.783      ;
; 5.509 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; select       ; clr         ; -0.500       ; -4.375     ; 0.664      ;
; 5.526 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; select       ; clr         ; -0.500       ; -4.401     ; 0.655      ;
; 5.539 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; select       ; clr         ; -0.500       ; -4.401     ; 0.668      ;
; 5.541 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; select       ; clr         ; -0.500       ; -4.393     ; 0.678      ;
; 5.571 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; select       ; clr         ; -0.500       ; -4.239     ; 0.862      ;
; 5.579 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; select       ; clr         ; -0.500       ; -4.240     ; 0.869      ;
; 5.587 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; select       ; clr         ; -0.500       ; -4.241     ; 0.876      ;
; 5.642 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; select       ; clr         ; -0.500       ; -4.339     ; 0.833      ;
; 5.649 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; select       ; clr         ; -0.500       ; -4.365     ; 0.814      ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'select'                                                                                    ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.225 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.500        ; 7.201      ; 7.914      ;
; -0.225 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.500        ; 7.201      ; 7.914      ;
; -0.225 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 0.500        ; 7.201      ; 7.914      ;
; -0.225 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 0.500        ; 7.201      ; 7.914      ;
; -0.225 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.500        ; 7.201      ; 7.914      ;
; -0.225 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.500        ; 7.201      ; 7.914      ;
; -0.141 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.500        ; 7.211      ; 7.840      ;
; -0.141 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.500        ; 7.211      ; 7.840      ;
; -0.141 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.500        ; 7.211      ; 7.840      ;
; -0.141 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.500        ; 7.211      ; 7.840      ;
; -0.141 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.500        ; 7.211      ; 7.840      ;
; -0.141 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.500        ; 7.211      ; 7.840      ;
; -0.140 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.500        ; 7.224      ; 7.852      ;
; -0.140 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.500        ; 7.224      ; 7.852      ;
; -0.140 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.500        ; 7.224      ; 7.852      ;
; -0.140 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.500        ; 7.224      ; 7.852      ;
; -0.140 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.500        ; 7.224      ; 7.852      ;
; -0.140 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.500        ; 7.224      ; 7.852      ;
; -0.134 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 0.500        ; 7.235      ; 7.857      ;
; -0.134 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 0.500        ; 7.235      ; 7.857      ;
; -0.134 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 0.500        ; 7.235      ; 7.857      ;
; -0.134 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 0.500        ; 7.235      ; 7.857      ;
; -0.134 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 0.500        ; 7.235      ; 7.857      ;
; -0.134 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 0.500        ; 7.235      ; 7.857      ;
; -0.131 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.500        ; 7.229      ; 7.848      ;
; -0.131 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.500        ; 7.229      ; 7.848      ;
; -0.131 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.500        ; 7.229      ; 7.848      ;
; -0.131 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.500        ; 7.229      ; 7.848      ;
; -0.131 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.500        ; 7.229      ; 7.848      ;
; -0.131 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.500        ; 7.229      ; 7.848      ;
; -0.084 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; 0.500        ; 7.243      ; 7.815      ;
; -0.084 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; 0.500        ; 7.243      ; 7.815      ;
; -0.081 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; 0.500        ; 7.263      ; 7.832      ;
; -0.081 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; 0.500        ; 7.263      ; 7.832      ;
; -0.081 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; 0.500        ; 7.263      ; 7.832      ;
; -0.081 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; 0.500        ; 7.263      ; 7.832      ;
; -0.081 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; 0.500        ; 7.263      ; 7.832      ;
; -0.081 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; 0.500        ; 7.263      ; 7.832      ;
; -0.047 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.500        ; 7.218      ; 7.753      ;
; -0.047 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.500        ; 7.218      ; 7.753      ;
; -0.047 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.500        ; 7.218      ; 7.753      ;
; -0.037 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.037 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.037 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.037 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.037 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; 0.500        ; 7.257      ; 7.782      ;
; -0.018 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 0.500        ; 7.181      ; 7.687      ;
; -0.018 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.500        ; 7.181      ; 7.687      ;
; -0.018 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.500        ; 7.181      ; 7.687      ;
; -0.018 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.500        ; 7.181      ; 7.687      ;
; -0.018 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.500        ; 7.181      ; 7.687      ;
; -0.018 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 0.500        ; 7.181      ; 7.687      ;
; 0.039  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.500        ; 7.224      ; 7.673      ;
; 0.039  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.500        ; 7.224      ; 7.673      ;
; 0.039  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.500        ; 7.224      ; 7.673      ;
; 0.102  ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; 0.500        ; 7.264      ; 7.650      ;
; 0.102  ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; 0.500        ; 7.264      ; 7.650      ;
; 0.102  ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; 0.500        ; 7.264      ; 7.650      ;
; 0.102  ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; 0.500        ; 7.264      ; 7.650      ;
; 0.102  ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; 0.500        ; 7.264      ; 7.650      ;
; 0.102  ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; 0.500        ; 7.264      ; 7.650      ;
; 0.502  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 1.000        ; 7.201      ; 7.687      ;
; 0.502  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 1.000        ; 7.201      ; 7.687      ;
; 0.502  ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 1.000        ; 7.201      ; 7.687      ;
; 0.502  ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 1.000        ; 7.201      ; 7.687      ;
; 0.502  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 1.000        ; 7.201      ; 7.687      ;
; 0.502  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 1.000        ; 7.201      ; 7.687      ;
; 0.576  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 1.000        ; 7.211      ; 7.623      ;
; 0.576  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 1.000        ; 7.211      ; 7.623      ;
; 0.576  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 1.000        ; 7.211      ; 7.623      ;
; 0.576  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 1.000        ; 7.211      ; 7.623      ;
; 0.576  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 1.000        ; 7.211      ; 7.623      ;
; 0.576  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 1.000        ; 7.211      ; 7.623      ;
; 0.583  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 1.000        ; 7.224      ; 7.629      ;
; 0.583  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 1.000        ; 7.224      ; 7.629      ;
; 0.583  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 1.000        ; 7.224      ; 7.629      ;
; 0.583  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 1.000        ; 7.224      ; 7.629      ;
; 0.583  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 1.000        ; 7.224      ; 7.629      ;
; 0.583  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 1.000        ; 7.224      ; 7.629      ;
; 0.588  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 1.000        ; 7.229      ; 7.629      ;
; 0.588  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 1.000        ; 7.229      ; 7.629      ;
; 0.588  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 1.000        ; 7.229      ; 7.629      ;
; 0.588  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 1.000        ; 7.229      ; 7.629      ;
; 0.588  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 1.000        ; 7.229      ; 7.629      ;
; 0.588  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 1.000        ; 7.229      ; 7.629      ;
; 0.589  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 1.000        ; 7.235      ; 7.634      ;
; 0.589  ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 1.000        ; 7.235      ; 7.634      ;
; 0.589  ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 1.000        ; 7.235      ; 7.634      ;
; 0.589  ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 1.000        ; 7.235      ; 7.634      ;
; 0.589  ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 1.000        ; 7.235      ; 7.634      ;
; 0.589  ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 1.000        ; 7.235      ; 7.634      ;
; 0.604  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 1.000        ; 7.181      ; 7.565      ;
; 0.604  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 1.000        ; 7.181      ; 7.565      ;
; 0.604  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 1.000        ; 7.181      ; 7.565      ;
; 0.604  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 1.000        ; 7.181      ; 7.565      ;
; 0.604  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 1.000        ; 7.181      ; 7.565      ;
; 0.604  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 1.000        ; 7.181      ; 7.565      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'select'                                                                                     ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.610 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; 0.000        ; 7.576      ; 7.182      ;
; -0.610 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; 0.000        ; 7.576      ; 7.182      ;
; -0.610 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; 0.000        ; 7.576      ; 7.182      ;
; -0.610 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; 0.000        ; 7.576      ; 7.182      ;
; -0.610 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; 0.000        ; 7.576      ; 7.182      ;
; -0.610 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; 0.000        ; 7.576      ; 7.182      ;
; -0.546 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.000        ; 7.534      ; 7.204      ;
; -0.546 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.000        ; 7.534      ; 7.204      ;
; -0.546 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.000        ; 7.534      ; 7.204      ;
; -0.517 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.517 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.517 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.517 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.517 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.517 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.517 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.517 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; 0.000        ; 7.568      ; 7.267      ;
; -0.482 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; 0.000        ; 7.575      ; 7.309      ;
; -0.482 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; 0.000        ; 7.575      ; 7.309      ;
; -0.482 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; 0.000        ; 7.575      ; 7.309      ;
; -0.482 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; 0.000        ; 7.575      ; 7.309      ;
; -0.482 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; 0.000        ; 7.575      ; 7.309      ;
; -0.482 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; 0.000        ; 7.575      ; 7.309      ;
; -0.459 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; 0.000        ; 7.554      ; 7.311      ;
; -0.459 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; 0.000        ; 7.554      ; 7.311      ;
; -0.441 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.000        ; 7.527      ; 7.302      ;
; -0.441 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.000        ; 7.527      ; 7.302      ;
; -0.441 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.000        ; 7.527      ; 7.302      ;
; -0.438 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 0.000        ; 7.489      ; 7.267      ;
; -0.438 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.000        ; 7.489      ; 7.267      ;
; -0.438 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.000        ; 7.489      ; 7.267      ;
; -0.438 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.000        ; 7.489      ; 7.267      ;
; -0.438 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.000        ; 7.489      ; 7.267      ;
; -0.438 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 0.000        ; 7.489      ; 7.267      ;
; -0.427 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 0.000        ; 7.545      ; 7.334      ;
; -0.427 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 0.000        ; 7.545      ; 7.334      ;
; -0.427 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 0.000        ; 7.545      ; 7.334      ;
; -0.427 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.000        ; 7.539      ; 7.328      ;
; -0.427 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.000        ; 7.539      ; 7.328      ;
; -0.427 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.000        ; 7.539      ; 7.328      ;
; -0.427 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 0.000        ; 7.545      ; 7.334      ;
; -0.427 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.000        ; 7.539      ; 7.328      ;
; -0.427 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 0.000        ; 7.545      ; 7.334      ;
; -0.427 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 0.000        ; 7.545      ; 7.334      ;
; -0.427 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.000        ; 7.539      ; 7.328      ;
; -0.427 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.000        ; 7.539      ; 7.328      ;
; -0.422 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.000        ; 7.534      ; 7.328      ;
; -0.422 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.000        ; 7.534      ; 7.328      ;
; -0.422 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.000        ; 7.534      ; 7.328      ;
; -0.422 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.000        ; 7.534      ; 7.328      ;
; -0.422 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.000        ; 7.534      ; 7.328      ;
; -0.422 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.000        ; 7.534      ; 7.328      ;
; -0.415 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.000        ; 7.521      ; 7.322      ;
; -0.415 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.000        ; 7.521      ; 7.322      ;
; -0.415 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.000        ; 7.521      ; 7.322      ;
; -0.415 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.000        ; 7.521      ; 7.322      ;
; -0.415 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.000        ; 7.521      ; 7.322      ;
; -0.415 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.000        ; 7.521      ; 7.322      ;
; -0.343 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.000        ; 7.511      ; 7.384      ;
; -0.343 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.000        ; 7.511      ; 7.384      ;
; -0.343 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 0.000        ; 7.511      ; 7.384      ;
; -0.343 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 0.000        ; 7.511      ; 7.384      ;
; -0.343 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.000        ; 7.511      ; 7.384      ;
; -0.343 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.000        ; 7.511      ; 7.384      ;
; 0.063  ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; -0.500       ; 7.576      ; 7.355      ;
; 0.063  ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; -0.500       ; 7.576      ; 7.355      ;
; 0.063  ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; -0.500       ; 7.576      ; 7.355      ;
; 0.063  ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; -0.500       ; 7.576      ; 7.355      ;
; 0.063  ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; -0.500       ; 7.576      ; 7.355      ;
; 0.063  ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; -0.500       ; 7.576      ; 7.355      ;
; 0.127  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; -0.500       ; 7.534      ; 7.377      ;
; 0.127  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; -0.500       ; 7.534      ; 7.377      ;
; 0.127  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; -0.500       ; 7.534      ; 7.377      ;
; 0.186  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; -0.500       ; 7.489      ; 7.391      ;
; 0.186  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; -0.500       ; 7.489      ; 7.391      ;
; 0.186  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; -0.500       ; 7.489      ; 7.391      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; -0.500       ; 7.489      ; 7.391      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; -0.500       ; 7.489      ; 7.391      ;
; 0.186  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; -0.500       ; 7.489      ; 7.391      ;
; 0.198  ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.198  ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.198  ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.198  ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.198  ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.198  ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.198  ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.198  ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; -0.500       ; 7.568      ; 7.482      ;
; 0.211  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; -0.500       ; 7.527      ; 7.454      ;
; 0.211  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; -0.500       ; 7.527      ; 7.454      ;
; 0.211  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; -0.500       ; 7.527      ; 7.454      ;
; 0.239  ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; -0.500       ; 7.575      ; 7.530      ;
; 0.239  ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; -0.500       ; 7.575      ; 7.530      ;
; 0.239  ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; -0.500       ; 7.575      ; 7.530      ;
; 0.239  ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; -0.500       ; 7.575      ; 7.530      ;
; 0.239  ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; -0.500       ; 7.575      ; 7.530      ;
; 0.239  ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; -0.500       ; 7.575      ; 7.530      ;
; 0.243  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; -0.500       ; 7.554      ; 7.513      ;
; 0.243  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; -0.500       ; 7.554      ; 7.513      ;
; 0.290  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; -0.500       ; 7.539      ; 7.545      ;
; 0.290  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; -0.500       ; 7.539      ; 7.545      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'select'                                                                                                                                                                            ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; select ; Rise       ; select                                                                                                                                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_50'                                                             ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_50 ; Rise       ; clk_50                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[16]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[17]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[18]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[19]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[20]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[21]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[22]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[23]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[24]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[25]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[26]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[27]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]         ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clr'                                                             ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.286  ; 0.286        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.287  ; 0.287        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.288  ; 0.288        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.290  ; 0.290        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.291  ; 0.291        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.292  ; 0.292        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
; 0.295  ; 0.295        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datac ;
; 0.296  ; 0.296        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|datac  ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.297  ; 0.297        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.298  ; 0.298        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; 0.298  ; 0.298        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.299  ; 0.299        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.299  ; 0.299        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; 0.300  ; 0.300        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.301  ; 0.301        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.304  ; 0.304        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.320  ; 0.320        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.320  ; 0.320        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|datac  ;
; 0.321  ; 0.321        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.324  ; 0.324        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.325  ; 0.325        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.328  ; 0.328        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.328  ; 0.328        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.328  ; 0.328        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|datab  ;
; 0.331  ; 0.331        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|datab  ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 0.334  ; 0.334        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.341  ; 0.341        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datab   ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datab   ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.348  ; 0.348        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.349  ; 0.349        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|datac   ;
; 0.350  ; 0.350        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datac  ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.353  ; 0.353        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.354  ; 0.354        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.358  ; 0.358        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.359  ; 0.359        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.362  ; 0.362        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.362  ; 0.362        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.362  ; 0.362        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.363  ; 0.363        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.365  ; 0.365        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|dataa  ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|dataa ;
; 0.393  ; 0.393        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|dataa  ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.395  ; 0.395        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.397  ; 0.397        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.593  ; 0.593        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.594  ; 0.594        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.601  ; 0.601        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.602  ; 0.602        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~113|dataa ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~65|dataa  ;
; 0.605  ; 0.605        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                 ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~89|dataa  ;
; 0.632  ; 0.632        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.636  ; 0.636        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.637  ; 0.637        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.640  ; 0.640        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.641  ; 0.641        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.645  ; 0.645        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.645  ; 0.645        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.645  ; 0.645        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.646  ; 0.646        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.649  ; 0.649        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.649  ; 0.649        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~105|datac  ;
; 0.650  ; 0.650        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~81|datac   ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datab   ;
; 0.655  ; 0.655        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~33|datab   ;
; 0.659  ; 0.659        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[27]~93|datab  ;
; 0.668  ; 0.668        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.235  ; 0.455        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.236  ; 0.456        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.238  ; 0.458        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.239  ; 0.459        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.243  ; 0.478        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.243  ; 0.478        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.243  ; 0.478        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.243  ; 0.478        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; 0.244  ; 0.479        ; 0.235          ; Low Pulse Width  ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.245  ; 0.465        ; 0.220          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; 3.454  ; 3.871 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; 4.819  ; 5.200 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; -0.040 ; 0.399 ; Rise       ; select                        ;
; clr       ; select                        ; 0.597  ; 1.042 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; -2.317 ; -2.719 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; -2.541 ; -2.933 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; 1.801  ; 1.453  ; Rise       ; select                        ;
; clr       ; select                        ; 0.588  ; 0.312  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx         ; clk_50                        ; 11.035 ; 10.777 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 8.210  ; 8.176  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 13.326 ; 13.389 ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 12.419 ; 12.249 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 16.374 ; 16.338 ; Rise       ; select                        ;
; clk        ; select                        ; 13.199 ; 13.194 ; Rise       ; select                        ;
; out1[*]    ; select                        ; 18.978 ; 18.917 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 18.978 ; 18.795 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 18.914 ; 18.917 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 15.606 ; 15.742 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 16.045 ; 15.950 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 16.350 ; 16.181 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 18.759 ; 18.741 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 17.732 ; 17.746 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 15.368 ; 15.382 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 14.772 ; 14.695 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 14.146 ; 14.082 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 14.061 ; 13.955 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 14.558 ; 14.487 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 13.789 ; 13.702 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 15.063 ; 15.051 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 15.368 ; 15.382 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 14.348 ; 14.273 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 14.119 ; 13.985 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 14.348 ; 14.273 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 13.775 ; 13.653 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 13.836 ; 13.665 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 14.097 ; 13.933 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 13.933 ; 13.859 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 13.876 ; 13.942 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 15.744 ; 15.779 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 14.895 ; 14.828 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 14.343 ; 14.338 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 15.744 ; 15.779 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 14.132 ; 14.044 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 13.832 ; 13.693 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 14.128 ; 13.944 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 13.494 ; 13.526 ; Rise       ; select                        ;
; out5[*]    ; select                        ; 15.236 ; 15.155 ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 14.821 ; 14.718 ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 15.236 ; 15.155 ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 14.512 ; 14.461 ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 14.565 ; 14.506 ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 13.950 ; 13.858 ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 13.953 ; 13.858 ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 14.089 ; 14.157 ; Rise       ; select                        ;
; out6[*]    ; select                        ; 14.540 ; 14.547 ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 13.192 ; 13.095 ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 14.540 ; 14.547 ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 13.948 ; 13.781 ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 14.022 ; 13.921 ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 12.853 ; 12.777 ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 12.682 ; 12.631 ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 13.984 ; 14.065 ; Rise       ; select                        ;
; out7[*]    ; select                        ; 14.599 ; 14.627 ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 14.148 ; 14.083 ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 13.228 ; 13.127 ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 13.509 ; 13.453 ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 14.566 ; 14.385 ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 13.304 ; 13.218 ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 14.599 ; 14.627 ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 13.434 ; 13.541 ; Rise       ; select                        ;
; out8[*]    ; select                        ; 14.447 ; 14.391 ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 14.362 ; 14.207 ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 13.806 ; 13.778 ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 14.447 ; 14.391 ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 14.123 ; 14.041 ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 13.553 ; 13.374 ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 13.777 ; 13.696 ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 14.198 ; 14.210 ; Rise       ; select                        ;
; clk        ; select                        ; 13.199 ; 13.194 ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx         ; clk_50                        ; 10.696 ; 10.446 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 7.929  ; 7.894  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 12.713 ; 12.741 ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 10.689 ; 10.482 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 13.840 ; 13.817 ; Rise       ; select                        ;
; clk        ; select                        ; 12.473 ; 12.439 ; Rise       ; select                        ;
; out1[*]    ; select                        ; 14.065 ; 14.122 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 17.273 ; 17.061 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 17.263 ; 17.285 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 14.065 ; 14.122 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 14.448 ; 14.321 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 14.743 ; 14.617 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 17.104 ; 17.126 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 16.029 ; 16.079 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 11.799 ; 11.702 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 12.348 ; 12.277 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 12.057 ; 11.999 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 11.977 ; 11.875 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 12.516 ; 12.445 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 11.799 ; 11.702 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 13.356 ; 13.345 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 13.650 ; 13.664 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 11.438 ; 11.345 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 11.716 ; 11.620 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 11.908 ; 11.775 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 11.438 ; 11.345 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 11.793 ; 11.689 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 12.068 ; 11.959 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 12.206 ; 12.191 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 12.163 ; 12.234 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 12.085 ; 12.147 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 12.390 ; 12.311 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 12.382 ; 12.323 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 13.697 ; 13.687 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 12.730 ; 12.595 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 12.455 ; 12.371 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 12.696 ; 12.581 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 12.085 ; 12.147 ; Rise       ; select                        ;
; out5[*]    ; select                        ; 11.425 ; 11.337 ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 12.062 ; 11.976 ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 12.500 ; 12.362 ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 11.773 ; 11.677 ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 12.054 ; 11.947 ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 11.459 ; 11.377 ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 11.425 ; 11.337 ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 11.547 ; 11.644 ; Rise       ; select                        ;
; out6[*]    ; select                        ; 11.516 ; 11.422 ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 12.262 ; 12.131 ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 13.613 ; 13.608 ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 12.990 ; 12.793 ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 11.516 ; 11.422 ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 11.535 ; 11.463 ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 11.775 ; 11.689 ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 11.620 ; 11.728 ; Rise       ; select                        ;
; out7[*]    ; select                        ; 11.485 ; 11.383 ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 12.099 ; 12.026 ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 11.529 ; 11.433 ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 11.485 ; 11.383 ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 13.087 ; 12.918 ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 11.644 ; 11.523 ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 12.949 ; 12.969 ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 11.756 ; 11.889 ; Rise       ; select                        ;
; out8[*]    ; select                        ; 11.219 ; 11.138 ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 11.713 ; 11.585 ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 11.219 ; 11.138 ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 11.798 ; 11.697 ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 12.506 ; 12.404 ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 11.972 ; 11.893 ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 11.922 ; 11.851 ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 12.329 ; 12.357 ; Rise       ; select                        ;
; clk        ; select                        ; 12.473 ; 12.439 ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.401         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.594       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.807       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.368         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.735       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.633       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.270         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.791       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.479       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -3.155         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.883       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -2.272       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.903         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.479       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.424       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.859         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; -0.048       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.811       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.786         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; -0.010       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.776       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.733         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.469       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -2.264       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.672         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.236       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.436       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.661         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.230       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.431       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.644         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.213       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.431       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.603         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.663       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.940       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.601         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; -0.016       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.585       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.347         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; -0.033       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.314       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.324         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.201       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -2.123       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.322         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.220       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -2.102       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.296         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; -0.010       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.286       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.291         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; -0.037       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -2.254       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+---------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                             ;
+------------+-----------------+-------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                    ; Note                                           ;
+------------+-----------------+-------------------------------+------------------------------------------------+
; 232.94 MHz ; 232.94 MHz      ; select                        ;                                                ;
; 234.85 MHz ; 234.85 MHz      ; clk_50                        ;                                                ;
; 286.7 MHz  ; 274.05 MHz      ; clk_800hz:clk_800hz|clk_800hz ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clr                           ; -5.927 ; -174.070      ;
; select                        ; -3.293 ; -94.673       ;
; clk_50                        ; -3.258 ; -165.484      ;
; clk_800hz:clk_800hz|clk_800hz ; -2.488 ; -78.788       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -0.686 ; -8.969        ;
; clk_800hz:clk_800hz|clk_800hz ; 0.339  ; 0.000         ;
; clk_50                        ; 0.350  ; 0.000         ;
; clr                           ; 4.785  ; 0.000         ;
+-------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; select ; 0.061 ; 0.000                ;
+--------+-------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+--------+--------------------+
; Clock  ; Slack  ; End Point TNS      ;
+--------+--------+--------------------+
; select ; -0.554 ; -27.986            ;
+--------+--------+--------------------+


+--------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -3.000 ; -164.099      ;
; clk_50                        ; -3.000 ; -137.925      ;
; clr                           ; -3.000 ; -3.000        ;
; clk_800hz:clk_800hz|clk_800hz ; -2.649 ; -81.745       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clr'                                                                                           ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -5.927 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; select       ; clr         ; 0.500        ; -4.487     ; 0.859      ;
; -5.740 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; select       ; clr         ; 0.500        ; -4.502     ; 0.668      ;
; -5.608 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; select       ; clr         ; 0.500        ; -4.446     ; 0.871      ;
; -5.603 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; select       ; clr         ; 0.500        ; -4.469     ; 0.669      ;
; -5.596 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; select       ; clr         ; 0.500        ; -4.503     ; 0.649      ;
; -5.586 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; select       ; clr         ; 0.500        ; -4.481     ; 0.661      ;
; -5.564 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; select       ; clr         ; 0.500        ; -4.346     ; 0.799      ;
; -5.473 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; select       ; clr         ; 0.500        ; -4.346     ; 0.668      ;
; -5.466 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; select       ; clr         ; 0.500        ; -4.345     ; 0.663      ;
; -5.461 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; select       ; clr         ; 0.500        ; -4.342     ; 0.660      ;
; -5.450 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; select       ; clr         ; 0.500        ; -4.347     ; 0.909      ;
; -5.443 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; select       ; clr         ; 0.500        ; -4.346     ; 0.659      ;
; -5.442 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; select       ; clr         ; 0.500        ; -4.377     ; 0.647      ;
; -5.440 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; select       ; clr         ; 0.500        ; -4.345     ; 0.805      ;
; -5.427 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; select       ; clr         ; 0.500        ; -4.347     ; 0.908      ;
; -5.426 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; select       ; clr         ; 0.500        ; -4.199     ; 0.657      ;
; -5.407 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; select       ; clr         ; 0.500        ; -4.346     ; 0.889      ;
; -5.404 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; select       ; clr         ; 0.500        ; -4.282     ; 0.657      ;
; -5.391 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; select       ; clr         ; 0.500        ; -4.282     ; 0.670      ;
; -5.388 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; select       ; clr         ; 0.500        ; -4.306     ; 0.639      ;
; -5.388 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; select       ; clr         ; 0.500        ; -4.277     ; 0.647      ;
; -5.387 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; select       ; clr         ; 0.500        ; -4.305     ; 0.638      ;
; -5.385 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; select       ; clr         ; 0.500        ; -4.305     ; 0.641      ;
; -5.375 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; select       ; clr         ; 0.500        ; -4.236     ; 0.679      ;
; -5.356 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; select       ; clr         ; 0.500        ; -4.237     ; 0.659      ;
; -5.343 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; select       ; clr         ; 0.500        ; -4.237     ; 0.647      ;
; -5.330 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; select       ; clr         ; 0.500        ; -4.237     ; 0.649      ;
; -5.297 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; select       ; clr         ; 0.500        ; -4.195     ; 0.658      ;
; -5.293 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; select       ; clr         ; 0.500        ; -4.194     ; 0.656      ;
; -5.242 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; select       ; clr         ; 0.500        ; -4.116     ; 0.661      ;
; -5.228 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; select       ; clr         ; 0.500        ; -4.116     ; 0.671      ;
; -5.204 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; select       ; clr         ; 0.500        ; -4.114     ; 0.647      ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'select'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.293 ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.584      ;
; -3.291 ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.219      ; 4.540      ;
; -3.241 ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.220      ; 4.491      ;
; -3.230 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.519      ;
; -3.178 ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.287      ; 4.495      ;
; -3.178 ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.469      ;
; -3.174 ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.465      ;
; -3.155 ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.219      ; 4.404      ;
; -3.155 ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.243      ; 4.428      ;
; -3.148 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.287      ; 4.465      ;
; -3.141 ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.222      ; 4.393      ;
; -3.128 ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.219      ; 4.377      ;
; -3.125 ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.414      ;
; -3.121 ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.220      ; 4.371      ;
; -3.119 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.307      ; 4.456      ;
; -3.110 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.307      ; 4.447      ;
; -3.098 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.287      ; 4.415      ;
; -3.086 ; lfsr:lfsr|q[18]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.253      ; 4.369      ;
; -3.075 ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.274      ; 4.379      ;
; -3.062 ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.229      ; 4.321      ;
; -3.038 ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.227      ; 4.295      ;
; -3.031 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.322      ;
; -3.030 ; lfsr:lfsr|q[24]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.219      ; 4.279      ;
; -3.027 ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.307      ; 4.364      ;
; -3.025 ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.227      ; 4.282      ;
; -3.019 ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.310      ;
; -3.015 ; lfsr:lfsr|q[26]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.219      ; 4.264      ;
; -3.011 ; lfsr:lfsr|q[25]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.219      ; 4.260      ;
; -3.009 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.262      ; 4.301      ;
; -3.007 ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 4.288      ;
; -3.003 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.292      ;
; -3.001 ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.259      ; 4.290      ;
; -3.000 ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.227      ; 4.257      ;
; -2.994 ; lfsr:lfsr|q[29]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.220      ; 4.244      ;
; -2.964 ; lfsr:lfsr|q[30]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.220      ; 4.214      ;
; -2.957 ; lfsr:lfsr|q[17]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 4.238      ;
; -2.947 ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.253      ; 4.230      ;
; -2.947 ; lfsr:lfsr|q[23]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.229      ; 4.206      ;
; -2.944 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.274      ; 4.248      ;
; -2.941 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.276      ; 4.247      ;
; -2.940 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.274      ; 4.244      ;
; -2.930 ; lfsr:lfsr|q[31]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.287      ; 4.247      ;
; -2.919 ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.307      ; 4.256      ;
; -2.906 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.197      ;
; -2.906 ; lfsr:lfsr|q[21]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.227      ; 4.163      ;
; -2.895 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.186      ;
; -2.890 ; lfsr:lfsr|q[20]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.227      ; 4.147      ;
; -2.889 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.287      ; 4.206      ;
; -2.889 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.261      ; 4.180      ;
; -2.887 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.264      ; 4.181      ;
; -2.876 ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.307      ; 4.213      ;
; -2.874 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 4.155      ;
; -2.866 ; lfsr:lfsr|q[28]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.222      ; 4.118      ;
; -2.864 ; lfsr:lfsr|q[22]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.227      ; 4.121      ;
; -2.859 ; lfsr:lfsr|q[27]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.243      ; 4.132      ;
; -2.852 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.262      ; 4.144      ;
; -2.851 ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.274      ; 4.155      ;
; -2.847 ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.287      ; 4.164      ;
; -2.841 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.276      ; 4.147      ;
; -2.829 ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 4.110      ;
; -2.792 ; lfsr:lfsr|q[19]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.307      ; 4.129      ;
; -2.658 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.270      ; 3.958      ;
; -2.638 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.268      ; 3.936      ;
; -2.523 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.074     ; 3.448      ;
; -2.521 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.074     ; 3.446      ;
; -2.500 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.074     ; 3.425      ;
; -2.496 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.074     ; 3.421      ;
; -2.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 3.757      ;
; -2.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.246      ; 3.752      ;
; -2.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.246      ; 3.752      ;
; -2.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 3.755      ;
; -2.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.246      ; 3.750      ;
; -2.474 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.246      ; 3.750      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 3.734      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.246      ; 3.729      ;
; -2.453 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.246      ; 3.729      ;
; -2.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 3.730      ;
; -2.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.246      ; 3.725      ;
; -2.449 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.246      ; 3.725      ;
; -2.407 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.268      ; 3.705      ;
; -2.349 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.074     ; 3.274      ;
; -2.305 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.074     ; 3.230      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 3.583      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.246      ; 3.578      ;
; -2.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.246      ; 3.578      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.196      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.073     ; 3.196      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.073     ; 3.196      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.073     ; 3.196      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.073     ; 3.196      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.073     ; 3.196      ;
; -2.270 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.196      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.194      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.073     ; 3.194      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.073     ; 3.194      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.073     ; 3.194      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.073     ; 3.194      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.073     ; 3.194      ;
; -2.268 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.073     ; 3.194      ;
; -2.258 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.251      ; 3.539      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50'                                                                                                                    ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.258 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 4.185      ;
; -3.145 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 4.072      ;
; -3.122 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 4.048      ;
; -3.108 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 4.038      ;
; -3.094 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 4.024      ;
; -3.082 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 4.009      ;
; -3.061 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.988      ;
; -3.028 ; clk_800hz:clk_800hz|counter[23]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.958      ;
; -2.997 ; clk_800hz:clk_800hz|counter[7]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.924      ;
; -2.969 ; clk_800hz:clk_800hz|counter[15]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.899      ;
; -2.966 ; clk_800hz:clk_800hz|counter[12]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.893      ;
; -2.949 ; clk_800hz:clk_800hz|counter[9]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.876      ;
; -2.930 ; clk_800hz:clk_800hz|counter[11]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.856      ;
; -2.921 ; clk_800hz:clk_800hz|counter[18]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.851      ;
; -2.899 ; clk_800hz:clk_800hz|counter[22]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.829      ;
; -2.899 ; clk_800hz:clk_800hz|counter[19]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.829      ;
; -2.891 ; clk_800hz:clk_800hz|counter[1]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.818      ;
; -2.883 ; clk_800hz:clk_800hz|counter[5]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.810      ;
; -2.860 ; clk_800hz:clk_800hz|counter[16]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.790      ;
; -2.844 ; clk_800hz:clk_800hz|counter[8]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.771      ;
; -2.817 ; clk_800hz:clk_800hz|counter[17]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.747      ;
; -2.816 ; clk_800hz:clk_800hz|counter[24]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.746      ;
; -2.786 ; clk_800hz:clk_800hz|counter[14]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.716      ;
; -2.778 ; clk_800hz:clk_800hz|counter[2]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.705      ;
; -2.746 ; clk_800hz:clk_800hz|counter[20]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.676      ;
; -2.636 ; clk_800hz:clk_800hz|counter[21]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.566      ;
; -2.406 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.332      ;
; -2.389 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.313      ;
; -2.380 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.304      ;
; -2.380 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.304      ;
; -2.374 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.297      ;
; -2.373 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.296      ;
; -2.373 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.299      ;
; -2.367 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.290      ;
; -2.339 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.263      ;
; -2.335 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.471     ; 2.863      ;
; -2.326 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.249      ;
; -2.320 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.243      ;
; -2.320 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.243      ;
; -2.313 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.237      ;
; -2.313 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.236      ;
; -2.313 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.236      ;
; -2.308 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.472     ; 2.835      ;
; -2.298 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.471     ; 2.826      ;
; -2.297 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.472     ; 2.824      ;
; -2.295 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.219      ;
; -2.295 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.219      ;
; -2.291 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.214      ;
; -2.291 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.214      ;
; -2.287 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.210      ;
; -2.286 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.210      ;
; -2.279 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.203      ;
; -2.264 ; baudrate:uart_baud|tx_acc[6]       ; transmitter:uart_Tx|Tx              ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.194      ;
; -2.262 ; baudrate:uart_baud|tx_acc[2]       ; transmitter:uart_Tx|Tx              ; clk_50       ; clk_50      ; 1.000        ; -0.069     ; 3.192      ;
; -2.258 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.181      ;
; -2.258 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.185      ;
; -2.258 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.185      ;
; -2.254 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.178      ;
; -2.254 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.177      ;
; -2.254 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.177      ;
; -2.250 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.471     ; 2.778      ;
; -2.244 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.171      ;
; -2.244 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.171      ;
; -2.240 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.165      ;
; -2.239 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.162      ;
; -2.235 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.162      ;
; -2.232 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.155      ;
; -2.224 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.147      ;
; -2.224 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.147      ;
; -2.215 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.141      ;
; -2.214 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.139      ;
; -2.211 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.136      ;
; -2.211 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.134      ;
; -2.207 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.132      ;
; -2.204 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.127      ;
; -2.203 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.127      ;
; -2.203 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.127      ;
; -2.201 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[5]  ; clk_50       ; clk_50      ; 1.000        ; -0.471     ; 2.729      ;
; -2.197 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.121      ;
; -2.197 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.121      ;
; -2.193 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.073     ; 3.119      ;
; -2.192 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.472     ; 2.719      ;
; -2.192 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.116      ;
; -2.191 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.114      ;
; -2.190 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.114      ;
; -2.182 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.109      ;
; -2.181 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.106      ;
; -2.178 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.075     ; 3.102      ;
; -2.178 ; clk_800hz:clk_800hz|counter[23]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.105      ;
; -2.178 ; clk_800hz:clk_800hz|counter[23]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.105      ;
; -2.178 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.101      ;
; -2.178 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.101      ;
; -2.178 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.074     ; 3.103      ;
; -2.175 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.072     ; 3.102      ;
; -2.171 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.094      ;
; -2.170 ; clk_0_25hz:clk_0_25hz|counter[7]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.093      ;
; -2.170 ; clk_0_25hz:clk_0_25hz|counter[7]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.093      ;
; -2.163 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.472     ; 2.690      ;
; -2.161 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.084      ;
; -2.161 ; clk_0_25hz:clk_0_25hz|counter[11]  ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.076     ; 3.084      ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.423      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.423      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.423      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.423      ;
; -2.488 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.423      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.403      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.403      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.403      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.403      ;
; -2.468 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.403      ;
; -2.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.383      ;
; -2.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.383      ;
; -2.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.383      ;
; -2.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.383      ;
; -2.448 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.383      ;
; -2.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.558      ;
; -2.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.558      ;
; -2.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.558      ;
; -2.439 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.558      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.373      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.373      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.373      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.373      ;
; -2.438 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.373      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.538      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.538      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.538      ;
; -2.419 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.538      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.518      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.518      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.518      ;
; -2.399 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.518      ;
; -2.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.508      ;
; -2.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.508      ;
; -2.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.508      ;
; -2.389 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.508      ;
; -2.377 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.312      ;
; -2.376 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.311      ;
; -2.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.309      ;
; -2.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.302      ;
; -2.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.302      ;
; -2.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.302      ;
; -2.357 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.292      ;
; -2.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.291      ;
; -2.354 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.289      ;
; -2.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.282      ;
; -2.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.282      ;
; -2.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.282      ;
; -2.337 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.272      ;
; -2.336 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.271      ;
; -2.334 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.269      ;
; -2.327 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.262      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.262      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.262      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.262      ;
; -2.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.261      ;
; -2.324 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.259      ;
; -2.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.252      ;
; -2.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.252      ;
; -2.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.063     ; 3.252      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.234      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.234      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.234      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.234      ;
; -2.299 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.234      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.065     ; 3.230      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.065     ; 3.230      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.065     ; 3.230      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.065     ; 3.230      ;
; -2.296 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.065     ; 3.230      ;
; -2.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.193      ; 3.517      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.225      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.225      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.225      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.225      ;
; -2.290 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.225      ;
; -2.274 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.193      ; 3.497      ;
; -2.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.201      ;
; -2.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.193      ; 3.477      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.369      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.369      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.369      ;
; -2.250 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.369      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.365      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.365      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.365      ;
; -2.247 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.187      ; 3.365      ;
; -2.246 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.181      ;
; -2.244 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.193      ; 3.467      ;
; -2.241 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.360      ;
; -2.241 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.360      ;
; -2.241 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.360      ;
; -2.241 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.188      ; 3.360      ;
; -2.226 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.161      ;
; -2.221 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.156      ;
; -2.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.131      ;
; -2.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.131      ;
; -2.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.131      ;
; -2.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.131      ;
; -2.196 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.064     ; 3.131      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'select'                                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.686 ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; 0.000        ; 7.295      ; 6.840      ;
; -0.628 ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; 0.000        ; 7.297      ; 6.900      ;
; -0.502 ; lfsr:lfsr|data_out[9]~33                                                                                                      ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.503      ; 3.702      ;
; -0.493 ; lfsr:lfsr|data_out[26]~13                                                                                                     ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.481      ; 3.689      ;
; -0.442 ; lfsr:lfsr|data_out[28]~117                                                                                                    ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.446      ; 3.705      ;
; -0.415 ; lfsr:lfsr|data_out[27]~93                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.813      ; 4.129      ;
; -0.409 ; lfsr:lfsr|data_out[24]~65                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.695      ; 4.017      ;
; -0.377 ; lfsr:lfsr|data_out[19]~89                                                                                                     ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.377      ; 3.701      ;
; -0.367 ; lfsr:lfsr|data_out[16]~61                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.345      ; 3.679      ;
; -0.352 ; lfsr:lfsr|data_out[10]~5                                                                                                      ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.502      ; 3.851      ;
; -0.348 ; lfsr:lfsr|data_out[27]~93                                                                                                     ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.487      ; 3.840      ;
; -0.344 ; lfsr:lfsr|data_out[43]~101                                                                                                    ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.469      ; 3.826      ;
; -0.334 ; lfsr:lfsr|data_out[40]~73                                                                                                     ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.347      ; 3.714      ;
; -0.320 ; lfsr:lfsr|data_out[19]~89                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.726      ; 4.137      ;
; -0.312 ; lfsr:lfsr|data_out[24]~65                                                                                                     ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.346      ; 3.735      ;
; -0.310 ; lfsr:lfsr|data_out[12]~109                                                                                                    ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.346      ; 3.737      ;
; -0.306 ; lfsr:lfsr|data_out[40]~73                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.641      ; 4.066      ;
; -0.301 ; lfsr:lfsr|data_out[25]~41                                                                                                     ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.282      ; 3.682      ;
; -0.299 ; lfsr:lfsr|data_out[41]~49                                                                                                     ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.347      ; 3.749      ;
; -0.294 ; lfsr:lfsr|data_out[20]~113                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.696      ; 4.133      ;
; -0.292 ; lfsr:lfsr|data_out[4]~105                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.645      ; 4.084      ;
; -0.290 ; lfsr:lfsr|data_out[8]~57                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.678      ; 4.119      ;
; -0.289 ; lfsr:lfsr|data_out[17]~37                                                                                                     ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.346      ; 3.758      ;
; -0.275 ; lfsr:lfsr|data_out[10]~5                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.838      ; 4.294      ;
; -0.272 ; lfsr:lfsr|data_out[20]~113                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.345      ; 3.774      ;
; -0.263 ; lfsr:lfsr|data_out[8]~57                                                                                                      ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.342      ; 3.780      ;
; -0.246 ; lfsr:lfsr|data_out[35]~97                                                                                                     ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.237      ; 3.692      ;
; -0.244 ; lfsr:lfsr|data_out[35]~97                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.539      ; 4.026      ;
; -0.228 ; lfsr:lfsr|data_out[16]~61                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.679      ; 4.182      ;
; -0.219 ; lfsr:lfsr|data_out[18]~9                                                                                                      ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.277      ; 3.759      ;
; -0.201 ; lfsr:lfsr|data_out[42]~21                                                                                                     ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.346      ; 3.846      ;
; -0.201 ; lfsr:lfsr|data_out[2]~1                                                                                                       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.299      ; 3.799      ;
; -0.195 ; lfsr:lfsr|data_out[9]~33                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.839      ; 4.375      ;
; -0.191 ; lfsr:lfsr|data_out[17]~37                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.680      ; 4.220      ;
; -0.188 ; lfsr:lfsr|data_out[3]~81                                                                                                      ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.299      ; 3.812      ;
; -0.179 ; lfsr:lfsr|data_out[2]~1                                                                                                       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.642      ; 4.194      ;
; -0.176 ; lfsr:lfsr|data_out[34]~17                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.539      ; 4.094      ;
; -0.173 ; lfsr:lfsr|data_out[12]~109                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.682      ; 4.240      ;
; -0.170 ; lfsr:lfsr|data_out[32]~69                                                                                                     ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.282      ; 3.813      ;
; -0.167 ; lfsr:lfsr|data_out[33]~45                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.539      ; 4.103      ;
; -0.167 ; lfsr:lfsr|data_out[49]~53                                                                                                     ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.199      ; 3.733      ;
; -0.163 ; lfsr:lfsr|data_out[42]~21                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.640      ; 4.208      ;
; -0.162 ; lfsr:lfsr|data_out[32]~69                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.664      ; 4.233      ;
; -0.152 ; lfsr:lfsr|data_out[26]~13                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.807      ; 4.386      ;
; -0.149 ; lfsr:lfsr|data_out[1]~29                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.478      ; 4.060      ;
; -0.147 ; lfsr:lfsr|data_out[4]~105                                                                                                     ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.300      ; 3.854      ;
; -0.136 ; lfsr:lfsr|data_out[41]~49                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.641      ; 4.236      ;
; -0.131 ; lfsr:lfsr|data_out[44]~125                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.491      ; 4.091      ;
; -0.129 ; lfsr:lfsr|data_out[48]~77                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.490      ; 4.092      ;
; -0.122 ; lfsr:lfsr|data_out[11]~85                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.116      ; 3.695      ;
; -0.121 ; lfsr:lfsr|data_out[44]~125                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.194      ; 3.774      ;
; -0.117 ; lfsr:lfsr|data_out[3]~81                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.642      ; 4.256      ;
; -0.117 ; lfsr:lfsr|data_out[48]~77                                                                                                     ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.195      ; 3.779      ;
; -0.115 ; lfsr:lfsr|data_out[43]~101                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.787      ; 4.403      ;
; -0.111 ; lfsr:lfsr|data_out[33]~45                                                                                                     ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.237      ; 3.827      ;
; -0.075 ; lfsr:lfsr|data_out[28]~117                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.774      ; 4.430      ;
; -0.058 ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 7.295      ; 6.968      ;
; -0.051 ; lfsr:lfsr|data_out[25]~41                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.664      ; 4.344      ;
; -0.031 ; lfsr:lfsr|data_out[36]~121                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.540      ; 4.240      ;
; -0.031 ; lfsr:lfsr|data_out[18]~9                                                                                                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.659      ; 4.359      ;
; -0.025 ; clr                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 7.297      ; 7.003      ;
; -0.023 ; lfsr:lfsr|data_out[34]~17                                                                                                     ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.237      ; 3.915      ;
; -0.017 ; lfsr:lfsr|data_out[36]~121                                                                                                    ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.236      ; 3.920      ;
; 0.006  ; lfsr:lfsr|data_out[1]~29                                                                                                      ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                  ; clr          ; select      ; -0.500       ; 4.116      ; 3.823      ;
; 0.013  ; lfsr:lfsr|data_out[50]~25                                                                                                     ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                 ; clr          ; select      ; -0.500       ; 4.114      ; 3.828      ;
; 0.047  ; lfsr:lfsr|data_out[50]~25                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.476      ; 4.254      ;
; 0.050  ; lfsr:lfsr|data_out[49]~53                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.494      ; 4.275      ;
; 0.092  ; lfsr:lfsr|data_out[11]~85                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; clr          ; select      ; -0.500       ; 4.478      ; 4.301      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.395      ; 0.950      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                    ; select       ; select      ; 0.000        ; 0.072      ; 0.597      ;
; 0.355  ; lfsr:lfsr|q[31]                                                                                                               ; lfsr:lfsr|q[31]                                                                                                                                  ; select       ; select      ; 0.000        ; 0.071      ; 0.597      ;
; 0.364  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.396      ; 0.961      ;
; 0.375  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.395      ; 0.971      ;
; 0.384  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.393      ; 0.978      ;
; 0.393  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0 ; select       ; select      ; 0.000        ; 0.396      ; 0.990      ;
; 0.401  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 0.000        ; 0.072      ; 0.644      ;
; 0.408  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 0.000        ; 0.072      ; 0.651      ;
; 0.412  ; lfsr:lfsr|q[30]                                                                                                               ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.073      ; 0.656      ;
; 0.413  ; lfsr:lfsr|q[28]                                                                                                               ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.073      ; 0.657      ;
; 0.413  ; lfsr:lfsr|q[4]                                                                                                                ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                  ; select       ; select      ; 0.000        ; 0.072      ; 0.656      ;
; 0.414  ; lfsr:lfsr|q[8]                                                                                                                ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.072      ; 0.657      ;
; 0.414  ; lfsr:lfsr|q[21]                                                                                                               ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.073      ; 0.658      ;
; 0.415  ; lfsr:lfsr|q[19]                                                                                                               ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.070      ; 0.656      ;
; 0.416  ; lfsr:lfsr|q[16]                                                                                                               ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.072      ; 0.659      ;
; 0.419  ; lfsr:lfsr|q[25]                                                                                                               ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.074      ; 0.664      ;
; 0.420  ; lfsr:lfsr|q[10]                                                                                                               ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.072      ; 0.663      ;
; 0.421  ; lfsr:lfsr|q[6]                                                                                                                ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.072      ; 0.664      ;
; 0.440  ; lfsr:lfsr|q[23]                                                                                                               ; lfsr:lfsr|q[22]                                                                                                                                  ; select       ; select      ; 0.000        ; 0.073      ; 0.684      ;
; 0.511  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 0.000        ; 0.072      ; 0.754      ;
; 0.526  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 0.000        ; 0.072      ; 0.769      ;
; 0.562  ; lfsr:lfsr|q[31]                                                                                                               ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.071      ; 0.804      ;
; 0.563  ; lfsr:lfsr|q[11]                                                                                                               ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                 ; select       ; select      ; 0.000        ; 0.070      ; 0.804      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.087      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.597      ;
; 0.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.624      ;
; 0.426 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.668      ;
; 0.440 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 0.963      ;
; 0.443 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 0.966      ;
; 0.455 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.321      ; 0.977      ;
; 0.457 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.321      ; 0.979      ;
; 0.477 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.000      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.736      ;
; 0.519 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.761      ;
; 0.543 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.783      ;
; 0.543 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.783      ;
; 0.547 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.788      ;
; 0.561 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.802      ;
; 0.565 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 0.806      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.824      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.824      ;
; 0.603 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.845      ;
; 0.605 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.847      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.863      ;
; 0.621 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.863      ;
; 0.659 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.468      ; 1.298      ;
; 0.672 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.195      ;
; 0.673 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.321      ; 1.195      ;
; 0.688 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.468      ; 1.327      ;
; 0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 0.936      ;
; 0.725 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.315      ; 1.241      ;
; 0.726 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.314      ; 1.241      ;
; 0.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.974      ;
; 0.740 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 0.980      ;
; 0.743 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.266      ;
; 0.746 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.314      ; 1.261      ;
; 0.756 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.468      ; 1.395      ;
; 0.766 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.315      ; 1.282      ;
; 0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.011      ;
; 0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.012      ;
; 0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.012      ;
; 0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.315      ; 1.292      ;
; 0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.025      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.029      ;
; 0.787 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.029      ;
; 0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.315      ; 1.306      ;
; 0.802 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.044      ;
; 0.823 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.087      ; 1.081      ;
; 0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.059     ; 0.993      ;
; 0.865 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.322      ; 1.388      ;
; 0.890 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.132      ;
; 0.891 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.133      ;
; 0.894 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.468      ; 1.533      ;
; 0.910 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.152      ;
; 0.914 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.066     ; 1.049      ;
; 0.921 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.314      ; 1.436      ;
; 0.939 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.468      ; 1.578      ;
; 0.954 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.310     ; 0.815      ;
; 0.968 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.208      ;
; 0.972 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.321      ; 1.494      ;
; 0.979 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.069      ; 1.219      ;
; 0.990 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.232      ;
; 1.003 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.245      ;
; 1.005 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.247      ;
; 1.007 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.249      ;
; 1.011 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.246      ;
; 1.014 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.249      ;
; 1.015 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.250      ;
; 1.022 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.257      ;
; 1.036 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.059     ; 1.178      ;
; 1.081 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.316      ;
; 1.087 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.322      ;
; 1.101 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.066     ; 1.236      ;
; 1.128 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.370      ;
; 1.130 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.372      ;
; 1.132 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.374      ;
; 1.153 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.310     ; 1.014      ;
; 1.156 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.310     ; 1.017      ;
; 1.174 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.310     ; 1.035      ;
; 1.180 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.310     ; 1.041      ;
; 1.182 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.310     ; 1.043      ;
; 1.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.310     ; 1.044      ;
; 1.208 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.315      ; 1.724      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.704      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.704      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.704      ;
; 1.220 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.316      ; 1.704      ;
; 1.238 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.315      ; 1.754      ;
; 1.269 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.064      ; 1.504      ;
; 1.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.528      ;
; 1.287 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.071      ; 1.529      ;
; 1.302 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.468      ; 1.941      ;
; 1.360 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.315      ; 1.876      ;
; 1.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.602      ;
; 1.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.602      ;
; 1.361 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.070      ; 1.602      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.350 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.087      ; 0.608      ;
; 0.355 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.597      ;
; 0.387 ; clk_0_25hz:clk_0_25hz|clk_0_25hz                                                                                       ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.039      ; 0.597      ;
; 0.399 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.643      ;
; 0.400 ; clk_800hz:clk_800hz|counter[25]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.643      ;
; 0.485 ; clk_800hz:clk_800hz|clk_800hz                                                                                          ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 2.795      ; 3.694      ;
; 0.570 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.088      ; 0.829      ;
; 0.584 ; clk_0_25hz:clk_0_25hz|counter[11]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.827      ;
; 0.586 ; clk_0_25hz:clk_0_25hz|counter[9]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.830      ;
; 0.588 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.831      ;
; 0.589 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.833      ;
; 0.589 ; clk_0_25hz:clk_0_25hz|counter[12]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; clk_0_25hz:clk_0_25hz|counter[10]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.835      ;
; 0.591 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.835      ;
; 0.598 ; clk_800hz:clk_800hz|counter[10]                                                                                        ; clk_800hz:clk_800hz|counter[10]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.598 ; clk_0_25hz:clk_0_25hz|counter[3]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clk_800hz:clk_800hz|counter[8]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; clk_0_25hz:clk_0_25hz|counter[19]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; clk_0_25hz:clk_0_25hz|counter[17]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.842      ;
; 0.600 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_800hz:clk_800hz|counter[3]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clk_0_25hz:clk_0_25hz|counter[25]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; clk_0_25hz:clk_0_25hz|counter[4]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; clk_0_25hz:clk_0_25hz|counter[27]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.844      ;
; 0.602 ; clk_800hz:clk_800hz|counter[6]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_0_25hz:clk_0_25hz|counter[7]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; clk_0_25hz:clk_0_25hz|counter[5]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[15]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_0_25hz:clk_0_25hz|counter[6]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clk_0_25hz:clk_0_25hz|counter[2]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[5]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.848      ;
; 0.617 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.118      ; 1.906      ;
; 0.617 ; clk_0_25hz:clk_0_25hz|counter[1]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.860      ;
; 0.623 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 0.865      ;
; 0.632 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.134      ; 0.967      ;
; 0.643 ; clk_0_25hz:clk_0_25hz|counter[0]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.886      ;
; 0.649 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.119      ; 1.939      ;
; 0.653 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.134      ; 0.988      ;
; 0.701 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.119      ; 1.991      ;
; 0.705 ; clk_0_25hz:clk_0_25hz|counter[25]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 1.120      ; 1.996      ;
; 0.727 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.466      ; 1.364      ;
; 0.751 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 0.995      ;
; 0.752 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 0.995      ;
; 0.762 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 1.004      ;
; 0.814 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.119      ; 2.104      ;
; 0.820 ; clk_0_25hz:clk_0_25hz|counter[23]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 1.121      ; 2.112      ;
; 0.822 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 1.064      ;
; 0.830 ; clk_0_25hz:clk_0_25hz|counter[1]                                                                                       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.470      ; 1.471      ;
; 0.835 ; clk_0_25hz:clk_0_25hz|counter[17]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 1.120      ; 2.126      ;
; 0.838 ; baudrate:uart_baud|tx_acc[0]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.466      ; 1.475      ;
; 0.840 ; clk_0_25hz:clk_0_25hz|counter[0]                                                                                       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.470      ; 1.481      ;
; 0.847 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3] ; transmitter:uart_Tx|data[3]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.134      ; 1.182      ;
; 0.870 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.113      ;
; 0.870 ; clk_0_25hz:clk_0_25hz|counter[11]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.113      ;
; 0.872 ; clk_0_25hz:clk_0_25hz|counter[9]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.115      ;
; 0.873 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.116      ;
; 0.876 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.071      ; 1.118      ;
; 0.876 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.120      ;
; 0.876 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.119      ;
; 0.876 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.120      ;
; 0.877 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; clk_0_25hz:clk_0_25hz|counter[10]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.123      ;
; 0.880 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; clock_100hz:clock_100hz|counter[16]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 1.119      ; 2.171      ;
; 0.884 ; clk_0_25hz:clk_0_25hz|counter[3]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.127      ;
; 0.884 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.072      ; 1.127      ;
; 0.885 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.073      ; 1.129      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clr'                                                                                           ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 4.785 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; select       ; clr         ; -0.500       ; -3.733     ; 0.582      ;
; 4.801 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; select       ; clr         ; -0.500       ; -3.731     ; 0.600      ;
; 4.813 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; select       ; clr         ; -0.500       ; -3.733     ; 0.610      ;
; 4.887 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; select       ; clr         ; -0.500       ; -3.810     ; 0.607      ;
; 4.889 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; select       ; clr         ; -0.500       ; -3.811     ; 0.608      ;
; 4.893 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; select       ; clr         ; -0.500       ; -3.815     ; 0.608      ;
; 4.925 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; select       ; clr         ; -0.500       ; -3.854     ; 0.601      ;
; 4.927 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; select       ; clr         ; -0.500       ; -3.854     ; 0.603      ;
; 4.934 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; select       ; clr         ; -0.500       ; -3.854     ; 0.610      ;
; 4.947 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; select       ; clr         ; -0.500       ; -3.854     ; 0.623      ;
; 4.973 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; select       ; clr         ; -0.500       ; -3.903     ; 0.600      ;
; 4.986 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; select       ; clr         ; -0.500       ; -3.908     ; 0.608      ;
; 4.993 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; select       ; clr         ; -0.500       ; -3.928     ; 0.595      ;
; 4.994 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; select       ; clr         ; -0.500       ; -3.929     ; 0.595      ;
; 4.995 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; select       ; clr         ; -0.500       ; -3.928     ; 0.597      ;
; 4.999 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; select       ; clr         ; -0.500       ; -3.908     ; 0.621      ;
; 5.048 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; select       ; clr         ; -0.500       ; -3.967     ; 0.611      ;
; 5.049 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; select       ; clr         ; -0.500       ; -3.969     ; 0.610      ;
; 5.050 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; select       ; clr         ; -0.500       ; -3.971     ; 0.609      ;
; 5.054 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; select       ; clr         ; -0.500       ; -3.983     ; 0.601      ;
; 5.056 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; select       ; clr         ; -0.500       ; -3.970     ; 0.616      ;
; 5.127 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; select       ; clr         ; -0.500       ; -3.943     ; 0.714      ;
; 5.130 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; select       ; clr         ; -0.500       ; -3.943     ; 0.717      ;
; 5.169 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; select       ; clr         ; -0.500       ; -4.088     ; 0.611      ;
; 5.184 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; select       ; clr         ; -0.500       ; -4.111     ; 0.603      ;
; 5.190 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; select       ; clr         ; -0.500       ; -4.098     ; 0.622      ;
; 5.195 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; select       ; clr         ; -0.500       ; -4.111     ; 0.614      ;
; 5.225 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; select       ; clr         ; -0.500       ; -3.966     ; 0.789      ;
; 5.231 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; select       ; clr         ; -0.500       ; -3.967     ; 0.794      ;
; 5.239 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; select       ; clr         ; -0.500       ; -3.968     ; 0.801      ;
; 5.288 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; select       ; clr         ; -0.500       ; -4.055     ; 0.763      ;
; 5.290 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; select       ; clr         ; -0.500       ; -4.076     ; 0.744      ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'select'                                                                                    ;
+-------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; 0.061 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.500        ; 6.645      ; 7.073      ;
; 0.061 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.500        ; 6.645      ; 7.073      ;
; 0.061 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 0.500        ; 6.645      ; 7.073      ;
; 0.061 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 0.500        ; 6.645      ; 7.073      ;
; 0.061 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.500        ; 6.645      ; 7.073      ;
; 0.061 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.500        ; 6.645      ; 7.073      ;
; 0.143 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.500        ; 6.670      ; 7.016      ;
; 0.143 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.500        ; 6.670      ; 7.016      ;
; 0.143 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.500        ; 6.670      ; 7.016      ;
; 0.143 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.500        ; 6.670      ; 7.016      ;
; 0.143 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.500        ; 6.670      ; 7.016      ;
; 0.143 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.500        ; 6.670      ; 7.016      ;
; 0.144 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.500        ; 6.657      ; 7.002      ;
; 0.144 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.500        ; 6.657      ; 7.002      ;
; 0.144 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.500        ; 6.657      ; 7.002      ;
; 0.144 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.500        ; 6.657      ; 7.002      ;
; 0.144 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.500        ; 6.657      ; 7.002      ;
; 0.144 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.500        ; 6.657      ; 7.002      ;
; 0.148 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.500        ; 6.672      ; 7.013      ;
; 0.148 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.500        ; 6.672      ; 7.013      ;
; 0.148 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.500        ; 6.672      ; 7.013      ;
; 0.148 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.500        ; 6.672      ; 7.013      ;
; 0.148 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.500        ; 6.672      ; 7.013      ;
; 0.148 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.500        ; 6.672      ; 7.013      ;
; 0.151 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 0.500        ; 6.680      ; 7.018      ;
; 0.151 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 0.500        ; 6.680      ; 7.018      ;
; 0.151 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 0.500        ; 6.680      ; 7.018      ;
; 0.151 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 0.500        ; 6.680      ; 7.018      ;
; 0.151 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 0.500        ; 6.680      ; 7.018      ;
; 0.151 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 0.500        ; 6.680      ; 7.018      ;
; 0.194 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; 0.500        ; 6.688      ; 6.983      ;
; 0.194 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; 0.500        ; 6.688      ; 6.983      ;
; 0.201 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; 0.500        ; 6.710      ; 6.998      ;
; 0.201 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; 0.500        ; 6.710      ; 6.998      ;
; 0.201 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; 0.500        ; 6.710      ; 6.998      ;
; 0.201 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; 0.500        ; 6.710      ; 6.998      ;
; 0.201 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; 0.500        ; 6.710      ; 6.998      ;
; 0.201 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; 0.500        ; 6.710      ; 6.998      ;
; 0.218 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.500        ; 6.663      ; 6.934      ;
; 0.218 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.500        ; 6.663      ; 6.934      ;
; 0.218 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.500        ; 6.663      ; 6.934      ;
; 0.236 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.236 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.236 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.236 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.236 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.236 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.236 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.236 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; 0.500        ; 6.703      ; 6.956      ;
; 0.257 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 0.500        ; 6.626      ; 6.858      ;
; 0.257 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.500        ; 6.626      ; 6.858      ;
; 0.257 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.500        ; 6.626      ; 6.858      ;
; 0.257 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.500        ; 6.626      ; 6.858      ;
; 0.257 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.500        ; 6.626      ; 6.858      ;
; 0.257 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 0.500        ; 6.626      ; 6.858      ;
; 0.293 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.500        ; 6.669      ; 6.865      ;
; 0.293 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.500        ; 6.669      ; 6.865      ;
; 0.293 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.500        ; 6.669      ; 6.865      ;
; 0.383 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; 0.500        ; 6.710      ; 6.816      ;
; 0.383 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; 0.500        ; 6.710      ; 6.816      ;
; 0.383 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; 0.500        ; 6.710      ; 6.816      ;
; 0.383 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; 0.500        ; 6.710      ; 6.816      ;
; 0.383 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; 0.500        ; 6.710      ; 6.816      ;
; 0.383 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; 0.500        ; 6.710      ; 6.816      ;
; 0.556 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 1.000        ; 6.645      ; 7.078      ;
; 0.556 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 1.000        ; 6.645      ; 7.078      ;
; 0.556 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 1.000        ; 6.645      ; 7.078      ;
; 0.556 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 1.000        ; 6.645      ; 7.078      ;
; 0.556 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 1.000        ; 6.645      ; 7.078      ;
; 0.556 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 1.000        ; 6.645      ; 7.078      ;
; 0.631 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 1.000        ; 6.626      ; 6.984      ;
; 0.631 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 1.000        ; 6.626      ; 6.984      ;
; 0.631 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 1.000        ; 6.626      ; 6.984      ;
; 0.631 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 1.000        ; 6.626      ; 6.984      ;
; 0.631 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 1.000        ; 6.626      ; 6.984      ;
; 0.631 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 1.000        ; 6.626      ; 6.984      ;
; 0.634 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 1.000        ; 6.680      ; 7.035      ;
; 0.634 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 1.000        ; 6.680      ; 7.035      ;
; 0.634 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 1.000        ; 6.680      ; 7.035      ;
; 0.634 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 1.000        ; 6.680      ; 7.035      ;
; 0.634 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 1.000        ; 6.680      ; 7.035      ;
; 0.634 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 1.000        ; 6.680      ; 7.035      ;
; 0.637 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 1.000        ; 6.657      ; 7.009      ;
; 0.637 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 1.000        ; 6.657      ; 7.009      ;
; 0.637 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 1.000        ; 6.657      ; 7.009      ;
; 0.637 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 1.000        ; 6.670      ; 7.022      ;
; 0.637 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 1.000        ; 6.670      ; 7.022      ;
; 0.637 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 1.000        ; 6.670      ; 7.022      ;
; 0.637 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 1.000        ; 6.657      ; 7.009      ;
; 0.637 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 1.000        ; 6.657      ; 7.009      ;
; 0.637 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 1.000        ; 6.670      ; 7.022      ;
; 0.637 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 1.000        ; 6.670      ; 7.022      ;
; 0.637 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 1.000        ; 6.657      ; 7.009      ;
; 0.637 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 1.000        ; 6.670      ; 7.022      ;
; 0.643 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 1.000        ; 6.672      ; 7.018      ;
; 0.643 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 1.000        ; 6.672      ; 7.018      ;
; 0.643 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 1.000        ; 6.672      ; 7.018      ;
; 0.643 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 1.000        ; 6.672      ; 7.018      ;
; 0.643 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 1.000        ; 6.672      ; 7.018      ;
; 0.643 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 1.000        ; 6.672      ; 7.018      ;
+-------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'select'                                                                                      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.554 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; 0.000        ; 7.001      ; 6.648      ;
; -0.554 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; 0.000        ; 7.001      ; 6.648      ;
; -0.554 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; 0.000        ; 7.001      ; 6.648      ;
; -0.554 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; 0.000        ; 7.001      ; 6.648      ;
; -0.554 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; 0.000        ; 7.001      ; 6.648      ;
; -0.554 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; 0.000        ; 7.001      ; 6.648      ;
; -0.526 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.000        ; 6.958      ; 6.633      ;
; -0.526 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.000        ; 6.958      ; 6.633      ;
; -0.526 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.000        ; 6.958      ; 6.633      ;
; -0.495 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.495 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.495 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.495 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.495 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.495 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.495 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.495 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; 0.000        ; 6.993      ; 6.699      ;
; -0.460 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; 0.000        ; 7.000      ; 6.741      ;
; -0.460 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; 0.000        ; 7.000      ; 6.741      ;
; -0.460 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; 0.000        ; 7.000      ; 6.741      ;
; -0.460 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; 0.000        ; 7.000      ; 6.741      ;
; -0.460 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; 0.000        ; 7.000      ; 6.741      ;
; -0.460 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; 0.000        ; 7.000      ; 6.741      ;
; -0.442 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; 0.000        ; 6.977      ; 6.736      ;
; -0.442 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; 0.000        ; 6.977      ; 6.736      ;
; -0.430 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.000        ; 6.952      ; 6.723      ;
; -0.430 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.000        ; 6.952      ; 6.723      ;
; -0.430 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.000        ; 6.952      ; 6.723      ;
; -0.414 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.000        ; 6.961      ; 6.748      ;
; -0.414 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.000        ; 6.961      ; 6.748      ;
; -0.414 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.000        ; 6.961      ; 6.748      ;
; -0.414 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.000        ; 6.961      ; 6.748      ;
; -0.414 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.000        ; 6.961      ; 6.748      ;
; -0.414 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.000        ; 6.961      ; 6.748      ;
; -0.409 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.000        ; 6.959      ; 6.751      ;
; -0.409 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.000        ; 6.959      ; 6.751      ;
; -0.409 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.000        ; 6.959      ; 6.751      ;
; -0.409 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.000        ; 6.959      ; 6.751      ;
; -0.409 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.000        ; 6.959      ; 6.751      ;
; -0.409 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.000        ; 6.959      ; 6.751      ;
; -0.408 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.000        ; 6.946      ; 6.739      ;
; -0.408 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.000        ; 6.946      ; 6.739      ;
; -0.408 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.000        ; 6.946      ; 6.739      ;
; -0.408 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.000        ; 6.946      ; 6.739      ;
; -0.408 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.000        ; 6.946      ; 6.739      ;
; -0.408 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.000        ; 6.946      ; 6.739      ;
; -0.406 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 0.000        ; 6.969      ; 6.764      ;
; -0.406 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 0.000        ; 6.969      ; 6.764      ;
; -0.406 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 0.000        ; 6.969      ; 6.764      ;
; -0.406 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 0.000        ; 6.969      ; 6.764      ;
; -0.406 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 0.000        ; 6.969      ; 6.764      ;
; -0.406 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 0.000        ; 6.969      ; 6.764      ;
; -0.399 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 0.000        ; 6.913      ; 6.715      ;
; -0.399 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.000        ; 6.913      ; 6.715      ;
; -0.399 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.000        ; 6.913      ; 6.715      ;
; -0.399 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.000        ; 6.913      ; 6.715      ;
; -0.399 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.000        ; 6.913      ; 6.715      ;
; -0.399 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 0.000        ; 6.913      ; 6.715      ;
; -0.329 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.000        ; 6.933      ; 6.805      ;
; -0.329 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.000        ; 6.933      ; 6.805      ;
; -0.329 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 0.000        ; 6.933      ; 6.805      ;
; -0.329 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 0.000        ; 6.933      ; 6.805      ;
; -0.329 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.000        ; 6.933      ; 6.805      ;
; -0.329 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.000        ; 6.933      ; 6.805      ;
; -0.148 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; -0.500       ; 7.001      ; 6.554      ;
; -0.148 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; -0.500       ; 7.001      ; 6.554      ;
; -0.148 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; -0.500       ; 7.001      ; 6.554      ;
; -0.148 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; -0.500       ; 7.001      ; 6.554      ;
; -0.148 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; -0.500       ; 7.001      ; 6.554      ;
; -0.148 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; -0.500       ; 7.001      ; 6.554      ;
; -0.057 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; -0.500       ; 6.958      ; 6.602      ;
; -0.057 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; -0.500       ; 6.958      ; 6.602      ;
; -0.057 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; -0.500       ; 6.958      ; 6.602      ;
; -0.020 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; -0.500       ; 6.913      ; 6.594      ;
; -0.020 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; -0.500       ; 6.913      ; 6.594      ;
; -0.020 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; -0.500       ; 6.913      ; 6.594      ;
; -0.020 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; -0.500       ; 6.913      ; 6.594      ;
; -0.020 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; -0.500       ; 6.913      ; 6.594      ;
; -0.020 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; -0.500       ; 6.913      ; 6.594      ;
; -0.005 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; -0.005 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; -0.005 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; -0.005 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; -0.005 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; -0.005 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; -0.005 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; -0.005 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; -0.500       ; 6.993      ; 6.689      ;
; 0.014  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; -0.500       ; 6.952      ; 6.667      ;
; 0.014  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; -0.500       ; 6.952      ; 6.667      ;
; 0.014  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; -0.500       ; 6.952      ; 6.667      ;
; 0.028  ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; -0.500       ; 7.000      ; 6.729      ;
; 0.028  ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; -0.500       ; 7.000      ; 6.729      ;
; 0.028  ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; -0.500       ; 7.000      ; 6.729      ;
; 0.028  ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; -0.500       ; 7.000      ; 6.729      ;
; 0.028  ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; -0.500       ; 7.000      ; 6.729      ;
; 0.028  ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; -0.500       ; 7.000      ; 6.729      ;
; 0.037  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; -0.500       ; 6.977      ; 6.715      ;
; 0.037  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; -0.500       ; 6.977      ; 6.715      ;
; 0.078  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; -0.500       ; 6.969      ; 6.748      ;
; 0.078  ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; -0.500       ; 6.969      ; 6.748      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'select'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; select ; Rise       ; select                                                                                                                                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_50 ; Rise       ; clk_50                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[10]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[11]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[12]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[13]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[14]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[15]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[16]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[17]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[18]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[19]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[20]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[21]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[22]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[23]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[24]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[25]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[26]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[27]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[6]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[7]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[8]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[9]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]         ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clr'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; 0.396  ; 0.396        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; 0.397  ; 0.397        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datac ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; 0.404  ; 0.404        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; 0.405  ; 0.405        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|datac  ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; 0.407  ; 0.407        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; 0.408  ; 0.408        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; 0.411  ; 0.411        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.415  ; 0.415        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; 0.416  ; 0.416        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; 0.418  ; 0.418        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|datab  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|datab  ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|datac  ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; 0.435  ; 0.435        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.438  ; 0.438        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.439  ; 0.439        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datab   ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datab   ;
; 0.446  ; 0.446        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|datac   ;
; 0.447  ; 0.447        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datac  ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.452  ; 0.452        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.455  ; 0.455        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.456  ; 0.456        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.457  ; 0.457        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.465  ; 0.465        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.467  ; 0.467        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.485  ; 0.485        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.486  ; 0.486        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.489  ; 0.489        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|dataa  ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|dataa ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|dataa  ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~89|dataa  ;
; 0.499  ; 0.499        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~113|dataa ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~65|dataa  ;
; 0.508  ; 0.508        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 0.510  ; 0.510        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.511  ; 0.511        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.532  ; 0.532        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.533  ; 0.533        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; 0.540  ; 0.540        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 0.541  ; 0.541        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; 0.542  ; 0.542        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 0.544  ; 0.544        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 0.544  ; 0.544        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~105|datac  ;
; 0.553  ; 0.553        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 0.553  ; 0.553        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~81|datac   ;
; 0.556  ; 0.556        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 0.560  ; 0.560        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; 0.561  ; 0.561        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datab   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~33|datab   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.196  ; 0.414        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.207  ; 0.425        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; 0.209  ; 0.427        ; 0.218          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.264  ; 0.497        ; 0.233          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.265  ; 0.498        ; 0.233          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.265  ; 0.498        ; 0.233          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.265  ; 0.498        ; 0.233          ; High Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
+--------+--------------+----------------+------------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; 3.062  ; 3.370 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; 4.383  ; 4.546 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; -0.150 ; 0.062 ; Rise       ; select                        ;
; clr       ; select                        ; 0.565  ; 0.886 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; -2.067 ; -2.311 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; -2.310 ; -2.504 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; 1.765  ; 1.595  ; Rise       ; select                        ;
; clr       ; select                        ; 0.656  ; 0.528  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx         ; clk_50                        ; 9.841  ; 9.765  ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 7.432  ; 7.350  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 12.206 ; 12.059 ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 11.204 ; 11.154 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 14.847 ; 14.995 ; Rise       ; select                        ;
; clk        ; select                        ; 12.035 ; 11.837 ; Rise       ; select                        ;
; out1[*]    ; select                        ; 17.503 ; 17.103 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 17.503 ; 17.052 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 17.320 ; 17.103 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 14.357 ; 14.279 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 14.720 ; 14.494 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 14.974 ; 14.767 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 17.137 ; 16.996 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 16.088 ; 16.311 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 13.968 ; 14.065 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 13.491 ; 13.427 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 13.006 ; 12.865 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 12.927 ; 12.756 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 13.284 ; 13.230 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 12.573 ; 12.530 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 13.767 ; 13.678 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 13.968 ; 14.065 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 13.165 ; 12.963 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 12.881 ; 12.746 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 13.165 ; 12.963 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 12.570 ; 12.461 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 12.621 ; 12.487 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 12.865 ; 12.730 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 12.741 ; 12.596 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 12.610 ; 12.756 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 14.330 ; 14.261 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 13.668 ; 13.551 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 13.114 ; 13.016 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 14.330 ; 14.261 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 12.902 ; 12.744 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 12.611 ; 12.520 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 12.888 ; 12.748 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 12.266 ; 12.342 ; Rise       ; select                        ;
; out5[*]    ; select                        ; 14.011 ; 13.804 ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 13.562 ; 13.484 ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 14.011 ; 13.804 ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 13.322 ; 13.209 ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 13.371 ; 13.256 ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 12.703 ; 12.721 ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 12.717 ; 12.713 ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 12.887 ; 13.001 ; Rise       ; select                        ;
; out6[*]    ; select                        ; 13.255 ; 13.164 ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 12.076 ; 11.923 ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 13.255 ; 13.164 ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 12.784 ; 12.538 ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 12.802 ; 12.749 ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 11.761 ; 11.632 ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 11.599 ; 11.507 ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 12.740 ; 12.923 ; Rise       ; select                        ;
; out7[*]    ; select                        ; 13.406 ; 13.325 ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 12.956 ; 12.902 ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 12.158 ; 12.035 ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 12.395 ; 12.301 ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 13.406 ; 13.137 ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 12.107 ; 12.122 ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 13.279 ; 13.325 ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 12.283 ; 12.445 ; Rise       ; select                        ;
; out8[*]    ; select                        ; 13.187 ; 13.079 ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 13.070 ; 12.970 ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 12.602 ; 12.515 ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 13.187 ; 13.079 ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 12.887 ; 12.759 ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 12.342 ; 12.248 ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 12.547 ; 12.455 ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 12.893 ; 12.952 ; Rise       ; select                        ;
; clk        ; select                        ; 12.035 ; 11.837 ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx         ; clk_50                        ; 9.520  ; 9.446  ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 7.160  ; 7.080  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 11.629 ; 11.457 ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 9.564  ; 9.535  ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 12.546 ; 12.656 ; Rise       ; select                        ;
; clk        ; select                        ; 11.521 ; 11.305 ; Rise       ; select                        ;
; out1[*]    ; select                        ; 12.918 ; 12.844 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 15.949 ; 15.513 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 15.816 ; 15.614 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 12.918 ; 12.844 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 13.268 ; 13.051 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 13.549 ; 13.314 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 15.666 ; 15.498 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 14.579 ; 14.795 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 10.801 ; 10.659 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 11.281 ; 11.158 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 11.031 ; 10.897 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 10.956 ; 10.791 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 11.465 ; 11.325 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 10.801 ; 10.659 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 12.156 ; 12.073 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 12.351 ; 12.444 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 10.456 ; 10.315 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 10.709 ; 10.563 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 10.896 ; 10.700 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 10.456 ; 10.315 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 10.797 ; 10.648 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 11.052 ; 10.891 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 11.182 ; 11.077 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 11.080 ; 11.214 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 11.018 ; 11.085 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 11.344 ; 11.174 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 11.316 ; 11.195 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 12.468 ; 12.365 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 11.641 ; 11.463 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 11.373 ; 11.276 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 11.605 ; 11.475 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 11.018 ; 11.085 ; Rise       ; select                        ;
; out5[*]    ; select                        ; 10.416 ; 10.329 ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 11.007 ; 10.882 ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 11.421 ; 11.230 ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 10.758 ; 10.624 ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 11.020 ; 10.884 ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 10.451 ; 10.365 ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 10.416 ; 10.329 ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 10.512 ; 10.626 ; Rise       ; select                        ;
; out6[*]    ; select                        ; 10.511 ; 10.399 ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 11.204 ; 11.051 ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 12.390 ; 12.293 ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 11.886 ; 11.643 ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 10.511 ; 10.399 ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 10.525 ; 10.434 ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 10.749 ; 10.653 ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 10.572 ; 10.717 ; Rise       ; select                        ;
; out7[*]    ; select                        ; 10.475 ; 10.356 ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 11.044 ; 10.934 ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 10.518 ; 10.404 ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 10.475 ; 10.356 ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 11.985 ; 11.749 ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 10.610 ; 10.513 ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 11.773 ; 11.741 ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 10.714 ; 10.868 ; Rise       ; select                        ;
; out8[*]    ; select                        ; 10.224 ; 10.139 ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 10.687 ; 10.540 ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 10.224 ; 10.139 ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 10.780 ; 10.647 ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 11.438 ; 11.280 ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 10.938 ; 10.820 ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 10.893 ; 10.803 ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 11.220 ; 11.302 ; Rise       ; select                        ;
; clk        ; select                        ; 11.521 ; 11.305 ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.959         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; -0.463       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -2.496       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.889         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; -0.584       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -2.305       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.859         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; -0.674       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -2.185       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.703         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; -0.705       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -1.998       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.450         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; -0.338       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -2.112       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.439         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.061        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -2.500       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.373         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.095        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -2.468       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.294         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; -0.330       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -1.964       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.260         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; -0.116       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -2.144       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.256         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; -0.110       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -2.146       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.208         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; -0.095       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -2.113       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.203         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.093        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -2.296       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -2.193         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; -0.506       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -1.687       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.975         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.073        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -2.048       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.966         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; -0.086       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -1.880       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.947         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; -0.102       ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -1.845       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.931         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.096        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -2.027       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -1.865         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.070        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -1.935       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                     ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; clr                           ; -2.609 ; -74.538       ;
; select                        ; -1.498 ; -31.990       ;
; clk_50                        ; -1.249 ; -44.060       ;
; clk_800hz:clk_800hz|clk_800hz ; -0.869 ; -25.458       ;
+-------------------------------+--------+---------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                      ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -0.406 ; -0.772        ;
; clk_50                        ; 0.047  ; 0.000         ;
; clk_800hz:clk_800hz|clk_800hz ; 0.175  ; 0.000         ;
; clr                           ; 2.363  ; 0.000         ;
+-------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; select ; -0.524 ; -26.556             ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+--------+--------------------+
; Clock  ; Slack  ; End Point TNS      ;
+--------+--------+--------------------+
; select ; -0.440 ; -19.946            ;
+--------+--------+--------------------+


+--------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary       ;
+-------------------------------+--------+---------------+
; Clock                         ; Slack  ; End Point TNS ;
+-------------------------------+--------+---------------+
; select                        ; -3.000 ; -188.609      ;
; clk_50                        ; -3.000 ; -114.548      ;
; clr                           ; -3.000 ; -4.991        ;
; clk_800hz:clk_800hz|clk_800hz ; -1.000 ; -53.000       ;
+-------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clr'                                                                                           ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; -2.609 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; select       ; clr         ; 0.500        ; -2.065     ; 0.454      ;
; -2.502 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; select       ; clr         ; 0.500        ; -2.072     ; 0.351      ;
; -2.444 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; select       ; clr         ; 0.500        ; -2.066     ; 0.353      ;
; -2.433 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; select       ; clr         ; 0.500        ; -2.044     ; 0.467      ;
; -2.422 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; select       ; clr         ; 0.500        ; -2.073     ; 0.341      ;
; -2.418 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; select       ; clr         ; 0.500        ; -2.061     ; 0.349      ;
; -2.405 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; select       ; clr         ; 0.500        ; -1.993     ; 0.416      ;
; -2.356 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; select       ; clr         ; 0.500        ; -1.982     ; 0.349      ;
; -2.348 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; select       ; clr         ; 0.500        ; -1.971     ; 0.352      ;
; -2.342 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; select       ; clr         ; 0.500        ; -1.970     ; 0.348      ;
; -2.339 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; select       ; clr         ; 0.500        ; -1.900     ; 0.344      ;
; -2.337 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; select       ; clr         ; 0.500        ; -2.008     ; 0.339      ;
; -2.332 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; select       ; clr         ; 0.500        ; -1.992     ; 0.418      ;
; -2.331 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; select       ; clr         ; 0.500        ; -1.971     ; 0.347      ;
; -2.331 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; select       ; clr         ; 0.500        ; -1.974     ; 0.488      ;
; -2.316 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; select       ; clr         ; 0.500        ; -1.974     ; 0.485      ;
; -2.305 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; select       ; clr         ; 0.500        ; -1.921     ; 0.359      ;
; -2.305 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; select       ; clr         ; 0.500        ; -1.973     ; 0.476      ;
; -2.301 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; select       ; clr         ; 0.500        ; -1.951     ; 0.337      ;
; -2.300 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; select       ; clr         ; 0.500        ; -1.930     ; 0.345      ;
; -2.298 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; select       ; clr         ; 0.500        ; -1.952     ; 0.333      ;
; -2.298 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; select       ; clr         ; 0.500        ; -1.952     ; 0.334      ;
; -2.296 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; select       ; clr         ; 0.500        ; -1.931     ; 0.352      ;
; -2.294 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; select       ; clr         ; 0.500        ; -1.921     ; 0.348      ;
; -2.289 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; select       ; clr         ; 0.500        ; -1.925     ; 0.339      ;
; -2.284 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; select       ; clr         ; 0.500        ; -1.921     ; 0.338      ;
; -2.275 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; select       ; clr         ; 0.500        ; -1.921     ; 0.341      ;
; -2.254 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; select       ; clr         ; 0.500        ; -1.896     ; 0.345      ;
; -2.251 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; select       ; clr         ; 0.500        ; -1.895     ; 0.344      ;
; -2.188 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; select       ; clr         ; 0.500        ; -1.813     ; 0.350      ;
; -2.173 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; select       ; clr         ; 0.500        ; -1.813     ; 0.347      ;
; -2.162 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; select       ; clr         ; 0.500        ; -1.812     ; 0.338      ;
+--------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'select'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.498 ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.653      ;
; -1.484 ; lfsr:lfsr|q[15]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.188      ; 2.681      ;
; -1.481 ; lfsr:lfsr|q[18]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.135      ; 2.625      ;
; -1.466 ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.102      ; 2.577      ;
; -1.455 ; lfsr:lfsr|q[9]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.147      ; 2.611      ;
; -1.431 ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.586      ;
; -1.429 ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.539      ;
; -1.414 ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.569      ;
; -1.397 ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.136      ; 2.542      ;
; -1.394 ; lfsr:lfsr|q[11]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.188      ; 2.591      ;
; -1.392 ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.176      ; 2.577      ;
; -1.390 ; lfsr:lfsr|q[17]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.136      ; 2.535      ;
; -1.385 ; lfsr:lfsr|q[7]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.176      ; 2.570      ;
; -1.381 ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.128      ; 2.518      ;
; -1.374 ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.484      ;
; -1.369 ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.153      ; 2.531      ;
; -1.360 ; lfsr:lfsr|q[5]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.515      ;
; -1.358 ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.176      ; 2.543      ;
; -1.356 ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.102      ; 2.467      ;
; -1.353 ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.463      ;
; -1.353 ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.463      ;
; -1.344 ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.135      ; 2.488      ;
; -1.343 ; lfsr:lfsr|q[16]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.136      ; 2.488      ;
; -1.339 ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.112      ; 2.460      ;
; -1.339 ; lfsr:lfsr|q[31]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.176      ; 2.524      ;
; -1.339 ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.111      ; 2.459      ;
; -1.334 ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.112      ; 2.455      ;
; -1.330 ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.485      ;
; -1.329 ; lfsr:lfsr|q[30]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.102      ; 2.440      ;
; -1.316 ; lfsr:lfsr|q[25]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.426      ;
; -1.312 ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.188      ; 2.509      ;
; -1.310 ; lfsr:lfsr|q[12]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.153      ; 2.472      ;
; -1.309 ; lfsr:lfsr|q[29]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.102      ; 2.420      ;
; -1.308 ; lfsr:lfsr|q[6]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.463      ;
; -1.307 ; lfsr:lfsr|q[24]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.417      ;
; -1.306 ; lfsr:lfsr|q[13]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.152      ; 2.467      ;
; -1.300 ; lfsr:lfsr|q[23]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.111      ; 2.420      ;
; -1.298 ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.112      ; 2.419      ;
; -1.296 ; lfsr:lfsr|q[26]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.406      ;
; -1.288 ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.188      ; 2.485      ;
; -1.283 ; lfsr:lfsr|q[20]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.112      ; 2.404      ;
; -1.282 ; lfsr:lfsr|q[8]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.437      ;
; -1.280 ; lfsr:lfsr|q[21]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.112      ; 2.401      ;
; -1.279 ; lfsr:lfsr|q[4]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.434      ;
; -1.264 ; lfsr:lfsr|q[2]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.419      ;
; -1.262 ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.147      ; 2.418      ;
; -1.258 ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.147      ; 2.414      ;
; -1.258 ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.136      ; 2.403      ;
; -1.257 ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.176      ; 2.442      ;
; -1.254 ; lfsr:lfsr|q[27]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.128      ; 2.391      ;
; -1.248 ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.188      ; 2.445      ;
; -1.243 ; lfsr:lfsr|q[14]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.153      ; 2.405      ;
; -1.242 ; lfsr:lfsr|q[28]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.101      ; 2.352      ;
; -1.239 ; lfsr:lfsr|q[22]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.112      ; 2.360      ;
; -1.229 ; lfsr:lfsr|q[1]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.146      ; 2.384      ;
; -1.213 ; lfsr:lfsr|q[10]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.147      ; 2.369      ;
; -1.209 ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.152      ; 2.370      ;
; -1.197 ; lfsr:lfsr|q[19]                                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.188      ; 2.394      ;
; -1.183 ; lfsr:lfsr|q[0]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.176      ; 2.368      ;
; -1.160 ; lfsr:lfsr|q[3]                                                                                                                                     ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.145      ; 2.314      ;
; -1.151 ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.153      ; 2.313      ;
; -1.092 ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.152      ; 2.253      ;
; -0.980 ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.151      ; 2.140      ;
; -0.870 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.815      ;
; -0.868 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.813      ;
; -0.862 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.807      ;
; -0.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.008      ;
; -0.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.008      ;
; -0.861 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.806      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.009      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.006      ;
; -0.859 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.006      ;
; -0.857 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.007      ;
; -0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 2.000      ;
; -0.853 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 2.000      ;
; -0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 1.999      ;
; -0.852 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 1.999      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.001      ;
; -0.850 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 2.000      ;
; -0.839 ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.152      ; 2.000      ;
; -0.792 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.737      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 1.930      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 1.930      ;
; -0.781 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 1.931      ;
; -0.779 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.724      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0 ; select       ; select      ; 1.000        ; 0.138      ; 1.917      ;
; -0.770 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg       ; select       ; select      ; 1.000        ; 0.138      ; 1.917      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0  ; select       ; select      ; 1.000        ; 0.141      ; 1.918      ;
; -0.719 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.664      ;
; -0.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.662      ;
; -0.717 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.040     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                    ; select       ; select      ; 1.000        ; -0.040     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                       ; select       ; select      ; 1.000        ; -0.040     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]              ; select       ; select      ; 1.000        ; -0.040     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]              ; select       ; select      ; 1.000        ; -0.040     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]              ; select       ; select      ; 1.000        ; -0.040     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                ; select       ; select      ; 1.000        ; -0.040     ; 1.662      ;
; -0.715 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                    ; select       ; select      ; 1.000        ; -0.042     ; 1.660      ;
; -0.713 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                ; select       ; select      ; 1.000        ; -0.040     ; 1.660      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50'                                                                                                                    ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.249 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.195      ;
; -1.235 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.180      ;
; -1.205 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.151      ;
; -1.191 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.138      ;
; -1.180 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.127      ;
; -1.174 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.120      ;
; -1.151 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.097      ;
; -1.123 ; clk_800hz:clk_800hz|counter[9]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.069      ;
; -1.122 ; clk_800hz:clk_800hz|counter[12]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.068      ;
; -1.116 ; clk_800hz:clk_800hz|counter[11]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 2.061      ;
; -1.113 ; clk_800hz:clk_800hz|counter[23]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.060      ;
; -1.107 ; clk_800hz:clk_800hz|counter[15]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.054      ;
; -1.104 ; clk_800hz:clk_800hz|counter[7]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.050      ;
; -1.073 ; clk_800hz:clk_800hz|counter[18]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.020      ;
; -1.061 ; clk_800hz:clk_800hz|counter[19]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 2.008      ;
; -1.058 ; clk_800hz:clk_800hz|counter[1]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.004      ;
; -1.055 ; clk_800hz:clk_800hz|counter[5]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 2.001      ;
; -1.045 ; clk_800hz:clk_800hz|counter[16]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.992      ;
; -1.039 ; clk_800hz:clk_800hz|counter[22]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.986      ;
; -1.023 ; clk_800hz:clk_800hz|counter[17]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.970      ;
; -1.022 ; clk_800hz:clk_800hz|counter[14]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.969      ;
; -1.018 ; clk_800hz:clk_800hz|counter[24]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.965      ;
; -1.008 ; clk_800hz:clk_800hz|counter[8]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.954      ;
; -1.000 ; clk_800hz:clk_800hz|counter[2]     ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.041     ; 1.946      ;
; -0.952 ; clk_800hz:clk_800hz|counter[20]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.899      ;
; -0.895 ; clk_800hz:clk_800hz|counter[21]    ; clk_800hz:clk_800hz|clk_800hz       ; clk_50       ; clk_50      ; 1.000        ; -0.040     ; 1.842      ;
; -0.885 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.829      ;
; -0.857 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.800      ;
; -0.850 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.794      ;
; -0.850 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.793      ;
; -0.841 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.784      ;
; -0.840 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.783      ;
; -0.840 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.784      ;
; -0.833 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.247     ; 1.573      ;
; -0.832 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.775      ;
; -0.830 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[25]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.773      ;
; -0.825 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.246     ; 1.566      ;
; -0.813 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.246     ; 1.554      ;
; -0.812 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.755      ;
; -0.810 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.755      ;
; -0.808 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.247     ; 1.548      ;
; -0.805 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.749      ;
; -0.803 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.747      ;
; -0.803 ; clk_800hz:clk_800hz|counter[3]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.747      ;
; -0.798 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[18] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.743      ;
; -0.797 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.741      ;
; -0.794 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.737      ;
; -0.794 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.737      ;
; -0.783 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.727      ;
; -0.783 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[25] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.727      ;
; -0.781 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[24]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.724      ;
; -0.781 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.726      ;
; -0.777 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.720      ;
; -0.777 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.722      ;
; -0.772 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.716      ;
; -0.770 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.713      ;
; -0.769 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.247     ; 1.509      ;
; -0.767 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[15]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.711      ;
; -0.765 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.247     ; 1.505      ;
; -0.764 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.708      ;
; -0.764 ; clk_800hz:clk_800hz|counter[4]     ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.708      ;
; -0.763 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[15] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.708      ;
; -0.762 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[23]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.705      ;
; -0.762 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_0_25hz:clk_0_25hz|counter[13]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.706      ;
; -0.761 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.705      ;
; -0.760 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.703      ;
; -0.758 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[17] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.702      ;
; -0.755 ; clock_100hz:clock_100hz|counter[2] ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.246     ; 1.496      ;
; -0.754 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.698      ;
; -0.752 ; clk_0_25hz:clk_0_25hz|counter[3]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.695      ;
; -0.750 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.695      ;
; -0.750 ; clk_800hz:clk_800hz|counter[13]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.695      ;
; -0.742 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[24] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.686      ;
; -0.741 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[26]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.685      ;
; -0.741 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.685      ;
; -0.739 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.683      ;
; -0.739 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.684      ;
; -0.739 ; clk_800hz:clk_800hz|counter[25]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.684      ;
; -0.739 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.683      ;
; -0.733 ; clk_0_25hz:clk_0_25hz|counter[2]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.676      ;
; -0.733 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.677      ;
; -0.733 ; clk_800hz:clk_800hz|counter[10]    ; clk_800hz:clk_800hz|counter[14]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.677      ;
; -0.732 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.675      ;
; -0.731 ; clk_0_25hz:clk_0_25hz|counter[4]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.674      ;
; -0.730 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.673      ;
; -0.730 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.673      ;
; -0.729 ; clk_0_25hz:clk_0_25hz|counter[9]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.672      ;
; -0.729 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.673      ;
; -0.729 ; clk_0_25hz:clk_0_25hz|counter[10]  ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.672      ;
; -0.723 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.667      ;
; -0.719 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[27]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.663      ;
; -0.719 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clock_100hz:clock_100hz|counter[13] ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.664      ;
; -0.717 ; clk_0_25hz:clk_0_25hz|counter[7]   ; clk_0_25hz:clk_0_25hz|counter[21]   ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.661      ;
; -0.715 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clock_100hz:clock_100hz|counter[23] ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.659      ;
; -0.714 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[23]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.657      ;
; -0.714 ; clk_0_25hz:clk_0_25hz|counter[1]   ; clk_0_25hz:clk_0_25hz|counter[8]    ; clk_50       ; clk_50      ; 1.000        ; -0.042     ; 1.659      ;
; -0.713 ; clk_0_25hz:clk_0_25hz|counter[0]   ; clk_800hz:clk_800hz|counter[22]     ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[20]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.656      ;
; -0.713 ; clk_0_25hz:clk_0_25hz|counter[5]   ; clk_0_25hz:clk_0_25hz|counter[22]   ; clk_50       ; clk_50      ; 1.000        ; -0.044     ; 1.656      ;
; -0.710 ; clk_800hz:clk_800hz|counter[6]     ; clk_800hz:clk_800hz|counter[13]     ; clk_50       ; clk_50      ; 1.000        ; -0.043     ; 1.654      ;
+--------+------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.823      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.823      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.823      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.823      ;
; -0.869 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.823      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.817      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.817      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.817      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.817      ;
; -0.863 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.817      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.812      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.812      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.812      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.812      ;
; -0.858 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.812      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.919      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.919      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.919      ;
; -0.855 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.919      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.805      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.805      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.805      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.805      ;
; -0.851 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.805      ;
; -0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.913      ;
; -0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.913      ;
; -0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.913      ;
; -0.849 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.913      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.908      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.908      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.908      ;
; -0.844 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.908      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.901      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.901      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.901      ;
; -0.837 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.901      ;
; -0.826 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.780      ;
; -0.825 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.779      ;
; -0.822 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.776      ;
; -0.820 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.774      ;
; -0.819 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.773      ;
; -0.816 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.770      ;
; -0.815 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.769      ;
; -0.814 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.768      ;
; -0.811 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.765      ;
; -0.808 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.762      ;
; -0.807 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.761      ;
; -0.804 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.758      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.755      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.755      ;
; -0.801 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.755      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.749      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.749      ;
; -0.795 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.749      ;
; -0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.744      ;
; -0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.744      ;
; -0.790 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.744      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.737      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.737      ;
; -0.783 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                          ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.737      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.900      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.736      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.736      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.736      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.736      ;
; -0.782 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.736      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.732      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.732      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.732      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.732      ;
; -0.778 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.732      ;
; -0.776 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.894      ;
; -0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.725      ;
; -0.771 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.889      ;
; -0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.723      ;
; -0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                       ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.723      ;
; -0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.723      ;
; -0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.723      ;
; -0.769 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.723      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.832      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.832      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.832      ;
; -0.768 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.832      ;
; -0.765 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.719      ;
; -0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0 ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.882      ;
; -0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.828      ;
; -0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.828      ;
; -0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.828      ;
; -0.764 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.828      ;
; -0.760 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.714      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.819      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.819      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.819      ;
; -0.755 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                           ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; 0.109      ; 1.819      ;
; -0.753 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.707      ;
; -0.739 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.693      ;
; -0.738 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.692      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.689      ;
; -0.735 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.689      ;
; -0.734 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 1.000        ; -0.033     ; 1.688      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'select'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.406 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 3.991      ; 3.719      ;
; -0.366 ; clr                                                                                                                                                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; 0.000        ; 3.990      ; 3.758      ;
; 0.149  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.226      ; 0.479      ;
; 0.152  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.226      ; 0.482      ;
; 0.159  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.227      ; 0.490      ;
; 0.161  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.226      ; 0.491      ;
; 0.165  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.226      ; 0.495      ;
; 0.182  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; select       ; select      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; select       ; select      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; select       ; select      ; 0.000        ; 0.041      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; select       ; select      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|q[31]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.039      ; 0.307      ;
; 0.202  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; select       ; select      ; 0.000        ; 0.040      ; 0.326      ;
; 0.207  ; lfsr:lfsr|q[28]                                                                                                                                    ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.333      ;
; 0.207  ; lfsr:lfsr|q[30]                                                                                                                                    ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.333      ;
; 0.207  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.040      ; 0.331      ;
; 0.209  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.040      ; 0.333      ;
; 0.209  ; lfsr:lfsr|q[8]                                                                                                                                     ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.040      ; 0.333      ;
; 0.209  ; lfsr:lfsr|q[21]                                                                                                                                    ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.335      ;
; 0.210  ; lfsr:lfsr|q[16]                                                                                                                                    ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.041      ; 0.335      ;
; 0.211  ; lfsr:lfsr|q[19]                                                                                                                                    ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.038      ; 0.333      ;
; 0.212  ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.040      ; 0.336      ;
; 0.213  ; lfsr:lfsr|q[25]                                                                                                                                    ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.339      ;
; 0.215  ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.040      ; 0.339      ;
; 0.215  ; lfsr:lfsr|q[23]                                                                                                                                    ; lfsr:lfsr|q[22]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.341      ;
; 0.255  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.227      ; 0.586      ;
; 0.259  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.040      ; 0.383      ;
; 0.261  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ; select       ; select      ; 0.000        ; 0.040      ; 0.385      ;
; 0.265  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.227      ; 0.596      ;
; 0.268  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ; select       ; select      ; 0.000        ; 0.040      ; 0.392      ;
; 0.272  ; lfsr:lfsr|q[31]                                                                                                                                    ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.039      ; 0.395      ;
; 0.272  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.040      ; 0.396      ;
; 0.274  ; lfsr:lfsr|q[11]                                                                                                                                    ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.038      ; 0.396      ;
; 0.275  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.040      ; 0.399      ;
; 0.276  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; select       ; select      ; 0.000        ; 0.040      ; 0.400      ;
; 0.279  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; select       ; select      ; 0.000        ; 0.040      ; 0.403      ;
; 0.280  ; lfsr:lfsr|q[4]                                                                                                                                     ; lfsr:lfsr|q[3]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.040      ; 0.404      ;
; 0.284  ; lfsr:lfsr|q[13]                                                                                                                                    ; lfsr:lfsr|q[12]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.040      ; 0.408      ;
; 0.290  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.416      ;
; 0.297  ; lfsr:lfsr|q[18]                                                                                                                                    ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.041      ; 0.422      ;
; 0.299  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.227      ; 0.630      ;
; 0.301  ; lfsr:lfsr|q[17]                                                                                                                                    ; lfsr:lfsr|q[16]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.041      ; 0.426      ;
; 0.309  ; lfsr:lfsr|q[18]                                                                                                                                    ; lfsr:lfsr|q[17]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.041      ; 0.434      ;
; 0.311  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.041      ; 0.436      ;
; 0.312  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; select       ; select      ; 0.000        ; 0.041      ; 0.437      ;
; 0.313  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.226      ; 0.643      ;
; 0.314  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.227      ; 0.645      ;
; 0.314  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; select       ; select      ; 0.000        ; 0.041      ; 0.439      ;
; 0.316  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.040      ; 0.440      ;
; 0.317  ; lfsr:lfsr|q[23]                                                                                                                                    ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.443      ;
; 0.317  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; select       ; select      ; 0.000        ; 0.040      ; 0.441      ;
; 0.318  ; lfsr:lfsr|q[24]                                                                                                                                    ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.444      ;
; 0.320  ; lfsr:lfsr|q[29]                                                                                                                                    ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.446      ;
; 0.321  ; lfsr:lfsr|q[9]                                                                                                                                     ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.040      ; 0.445      ;
; 0.324  ; lfsr:lfsr|q[7]                                                                                                                                     ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.039      ; 0.447      ;
; 0.332  ; lfsr:lfsr|q[3]                                                                                                                                     ; lfsr:lfsr|q[2]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.040      ; 0.456      ;
; 0.332  ; lfsr:lfsr|q[17]                                                                                                                                    ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.041      ; 0.457      ;
; 0.332  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ; select       ; select      ; 0.000        ; 0.040      ; 0.456      ;
; 0.333  ; lfsr:lfsr|q[2]                                                                                                                                     ; lfsr:lfsr|q[1]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.040      ; 0.457      ;
; 0.335  ; lfsr:lfsr|q[12]                                                                                                                                    ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.040      ; 0.459      ;
; 0.335  ; lfsr:lfsr|data_out[24]~65                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.194      ; 2.163      ;
; 0.341  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.226      ; 0.671      ;
; 0.344  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ; select       ; select      ; 0.000        ; 0.040      ; 0.468      ;
; 0.348  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ; select       ; select      ; 0.000        ; 0.040      ; 0.472      ;
; 0.349  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.042      ; 0.475      ;
; 0.350  ; lfsr:lfsr|data_out[27]~93                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.249      ; 2.233      ;
; 0.355  ; lfsr:lfsr|q[10]                                                                                                                                    ; lfsr:lfsr|q[9]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.040      ; 0.479      ;
; 0.355  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ; select       ; select      ; 0.000        ; 0.040      ; 0.479      ;
; 0.361  ; lfsr:lfsr|q[25]                                                                                                                                    ; lfsr:lfsr|q[24]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.487      ;
; 0.363  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.227      ; 0.694      ;
; 0.365  ; lfsr:lfsr|q[6]                                                                                                                                     ; lfsr:lfsr|q[5]                                                                                                                                     ; select       ; select      ; 0.000        ; 0.040      ; 0.489      ;
; 0.365  ; lfsr:lfsr|data_out[26]~13                                                                                                                          ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.061      ; 2.040      ;
; 0.365  ; lfsr:lfsr|data_out[9]~33                                                                                                                           ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ; clr          ; select      ; -0.500       ; 2.073      ; 2.052      ;
; 0.372  ; lfsr:lfsr|q[27]                                                                                                                                    ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.041      ; 0.497      ;
; 0.374  ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|q[25]                                                                                                                                    ; select       ; select      ; 0.000        ; 0.042      ; 0.500      ;
; 0.379  ; lfsr:lfsr|q[15]                                                                                                                                    ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.038      ; 0.501      ;
; 0.379  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.042      ; 0.505      ;
; 0.380  ; lfsr:lfsr|data_out[28]~117                                                                                                                         ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ; clr          ; select      ; -0.500       ; 2.044      ; 2.038      ;
; 0.382  ; lfsr:lfsr|q[0]                                                                                                                                     ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ; select       ; select      ; 0.000        ; 0.039      ; 0.505      ;
; 0.382  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ; select       ; select      ; 0.000        ; 0.042      ; 0.508      ;
; 0.384  ; lfsr:lfsr|data_out[20]~113                                                                                                                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.192      ; 2.210      ;
; 0.389  ; lfsr:lfsr|data_out[19]~89                                                                                                                          ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.209      ; 2.232      ;
; 0.390  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.039      ; 0.513      ;
; 0.391  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ; select       ; select      ; 0.000        ; 0.039      ; 0.514      ;
; 0.393  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ; select       ; select      ; 0.000        ; 0.042      ; 0.519      ;
; 0.394  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ; select       ; select      ; 0.000        ; 0.042      ; 0.520      ;
; 0.397  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ; select       ; select      ; 0.000        ; 0.042      ; 0.523      ;
; 0.401  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.527      ;
; 0.401  ; lfsr:lfsr|data_out[10]~5                                                                                                                           ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ; clr          ; select      ; -0.500       ; 2.266      ; 2.301      ;
; 0.402  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ; select       ; select      ; 0.000        ; 0.040      ; 0.526      ;
; 0.402  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ; select       ; select      ; 0.000        ; 0.042      ; 0.528      ;
; 0.403  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ; select       ; select      ; 0.000        ; 0.042      ; 0.529      ;
; 0.408  ; lfsr:lfsr|q[26]                                                                                                                                    ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ; select       ; select      ; 0.000        ; 0.042      ; 0.534      ;
; 0.409  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ; select       ; select      ; 0.000        ; 0.040      ; 0.533      ;
; 0.413  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ; select       ; select      ; 0.000        ; 0.226      ; 0.743      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50'                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                  ; Launch Clock                  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+
; 0.047 ; clk_800hz:clk_800hz|clk_800hz                                                                                          ; clk_800hz:clk_800hz|clk_800hz            ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 1.648      ; 1.914      ;
; 0.180 ; clock_100hz:clock_100hz|counter[18]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.678      ; 0.942      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_START                                                                               ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|state.TX_STATE_DATA  ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_STOP  ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; transmitter:uart_Tx|state.TX_STATE_IDLE                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; baudrate:uart_baud|tx_acc[8]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; transmitter:uart_Tx|Tx                                                                                                 ; transmitter:uart_Tx|Tx                   ; clk_50                        ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[1]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; transmitter:uart_Tx|bit_pos[2]                                                                                         ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.040      ; 0.307      ;
; 0.199 ; clk_800hz:clk_800hz|counter[25]                                                                                        ; clk_800hz:clk_800hz|counter[25]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|counter[25]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; clock_100hz:clock_100hz|clk_100hz                                                                                      ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; clk_0_25hz:clk_0_25hz|clk_0_25hz                                                                                       ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.022      ; 0.307      ;
; 0.239 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.002      ;
; 0.276 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.039      ;
; 0.281 ; clk_0_25hz:clk_0_25hz|counter[25]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.044      ;
; 0.283 ; clock_100hz:clock_100hz|counter[2]                                                                                     ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.050      ; 0.417      ;
; 0.286 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1] ; transmitter:uart_Tx|data[1]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.100      ; 0.500      ;
; 0.291 ; clk_0_25hz:clk_0_25hz|counter[11]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[11]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.417      ;
; 0.292 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[3]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; clk_0_25hz:clk_0_25hz|counter[12]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[12]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; clk_0_25hz:clk_0_25hz|counter[9]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[9]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; clk_800hz:clk_800hz|counter[20]                                                                                        ; clk_800hz:clk_800hz|counter[20]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[22]                                                                                    ; clock_100hz:clock_100hz|counter[22]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|counter[20]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[4]                                                                                     ; clock_100hz:clock_100hz|counter[4]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_100hz:clock_100hz|counter[3]                                                                                     ; clock_100hz:clock_100hz|counter[3]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clk_0_25hz:clk_0_25hz|counter[10]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[10]        ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2] ; transmitter:uart_Tx|data[2]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.100      ; 0.508      ;
; 0.294 ; baudrate:uart_baud|tx_acc[2]                                                                                           ; baudrate:uart_baud|tx_acc[2]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; clk_800hz:clk_800hz|counter[22]                                                                                        ; clk_800hz:clk_800hz|counter[22]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clk_800hz:clk_800hz|counter[21]                                                                                        ; clk_800hz:clk_800hz|counter[21]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|counter[21]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_100hz:clock_100hz|counter[7]                                                                                     ; clock_100hz:clock_100hz|counter[7]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.420      ;
; 0.298 ; clock_100hz:clock_100hz|counter[12]                                                                                    ; clock_100hz:clock_100hz|counter[12]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clock_100hz:clock_100hz|counter[10]                                                                                    ; clock_100hz:clock_100hz|counter[10]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; clk_0_25hz:clk_0_25hz|counter[3]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[3]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; clk_800hz:clk_800hz|counter[24]                                                                                        ; clk_800hz:clk_800hz|counter[24]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_800hz:clk_800hz|counter[18]                                                                                        ; clk_800hz:clk_800hz|counter[18]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_800hz:clk_800hz|counter[16]                                                                                        ; clk_800hz:clk_800hz|counter[16]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_800hz:clk_800hz|counter[10]                                                                                        ; clk_800hz:clk_800hz|counter[10]          ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; clk_800hz:clk_800hz|counter[2]                                                                                         ; clk_800hz:clk_800hz|counter[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.424      ;
; 0.299 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|counter[24]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_100hz:clock_100hz|counter[14]                                                                                    ; clock_100hz:clock_100hz|counter[14]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[5]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[5]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clk_0_25hz:clk_0_25hz|counter[4]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[4]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clk_800hz:clk_800hz|counter[19]                                                                                        ; clk_800hz:clk_800hz|counter[19]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_800hz:clk_800hz|counter[8]                                                                                         ; clk_800hz:clk_800hz|counter[8]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_800hz:clk_800hz|counter[3]                                                                                         ; clk_800hz:clk_800hz|counter[3]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clock_100hz:clock_100hz|counter[19]                                                                                    ; clock_100hz:clock_100hz|counter[19]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[11]                                                                                    ; clock_100hz:clock_100hz|counter[11]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_100hz:clock_100hz|counter[6]                                                                                     ; clock_100hz:clock_100hz|counter[6]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[27]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[27]        ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[25]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[25]        ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[19]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[19]        ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[17]                                                                                      ; clk_0_25hz:clk_0_25hz|counter[17]        ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[7]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[7]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clk_0_25hz:clk_0_25hz|counter[6]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[6]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clk_800hz:clk_800hz|counter[17]                                                                                        ; clk_800hz:clk_800hz|counter[17]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_800hz:clk_800hz|counter[15]                                                                                        ; clk_800hz:clk_800hz|counter[15]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_800hz:clk_800hz|counter[6]                                                                                         ; clk_800hz:clk_800hz|counter[6]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.426      ;
; 0.301 ; clock_100hz:clock_100hz|counter[9]                                                                                     ; clock_100hz:clock_100hz|counter[9]       ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clk_0_25hz:clk_0_25hz|counter[2]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[2]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clk_800hz:clk_800hz|counter[7]                                                                                         ; clk_800hz:clk_800hz|counter[7]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; clk_800hz:clk_800hz|counter[5]                                                                                         ; clk_800hz:clk_800hz|counter[5]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.427      ;
; 0.304 ; clock_100hz:clock_100hz|counter[16]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.067      ;
; 0.306 ; clk_0_25hz:clk_0_25hz|counter[23]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.680      ; 1.070      ;
; 0.310 ; clk_0_25hz:clk_0_25hz|counter[1]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[1]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.436      ;
; 0.313 ; transmitter:uart_Tx|state.TX_STATE_STOP                                                                                ; transmitter:uart_Tx|state.TX_STATE_IDLE  ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.438      ;
; 0.323 ; clk_0_25hz:clk_0_25hz|counter[0]                                                                                       ; clk_0_25hz:clk_0_25hz|counter[0]         ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.449      ;
; 0.324 ; clk_0_25hz:clk_0_25hz|counter[13]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.087      ;
; 0.326 ; clock_100hz:clock_100hz|counter[20]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.089      ;
; 0.327 ; clk_0_25hz:clk_0_25hz|counter[17]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.090      ;
; 0.363 ; clk_800hz:clk_800hz|counter[23]                                                                                        ; clk_800hz:clk_800hz|counter[23]          ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.489      ;
; 0.363 ; clock_100hz:clock_100hz|counter[23]                                                                                    ; clock_100hz:clock_100hz|counter[23]      ; clk_50                        ; clk_50      ; 0.000        ; 0.042      ; 0.489      ;
; 0.363 ; clk_0_25hz:clk_0_25hz|counter[26]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.126      ;
; 0.365 ; clk_0_25hz:clk_0_25hz|counter[20]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.680      ; 1.129      ;
; 0.368 ; baudrate:uart_baud|tx_acc[6]                                                                                           ; baudrate:uart_baud|tx_acc[6]             ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.493      ;
; 0.375 ; clk_0_25hz:clk_0_25hz|counter[18]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.474      ; 0.933      ;
; 0.383 ; clk_0_25hz:clk_0_25hz|counter[15]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.146      ;
; 0.395 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3] ; transmitter:uart_Tx|data[3]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.100      ; 0.609      ;
; 0.402 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.040      ; 0.526      ;
; 0.404 ; baudrate:uart_baud|tx_acc[3]                                                                                           ; baudrate:uart_baud|tx_acc[8]             ; clk_50                        ; clk_50      ; 0.000        ; 0.244      ; 0.732      ;
; 0.406 ; clock_100hz:clock_100hz|counter[13]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.678      ; 1.168      ;
; 0.407 ; clk_0_25hz:clk_0_25hz|counter[22]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.680      ; 1.171      ;
; 0.409 ; clock_100hz:clock_100hz|counter[24]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.172      ;
; 0.416 ; clock_100hz:clock_100hz|counter[25]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.179      ;
; 0.419 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[2]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.544      ;
; 0.420 ; clock_100hz:clock_100hz|counter[21]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.183      ;
; 0.420 ; clock_100hz:clock_100hz|counter[15]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.678      ; 1.182      ;
; 0.424 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[0]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.549      ;
; 0.425 ; transmitter:uart_Tx|state.TX_STATE_DATA                                                                                ; transmitter:uart_Tx|bit_pos[1]           ; clk_50                        ; clk_50      ; 0.000        ; 0.041      ; 0.550      ;
; 0.427 ; clk_0_25hz:clk_0_25hz|counter[1]                                                                                       ; clock_100hz:clock_100hz|counter[2]       ; clk_50                        ; clk_50      ; 0.000        ; 0.246      ; 0.757      ;
; 0.427 ; clk_0_25hz:clk_0_25hz|counter[14]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.190      ;
; 0.430 ; clk_0_25hz:clk_0_25hz|counter[19]                                                                                      ; clk_0_25hz:clk_0_25hz|clk_0_25hz         ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.193      ;
; 0.433 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4] ; transmitter:uart_Tx|data[4]              ; clk_800hz:clk_800hz|clk_800hz ; clk_50      ; 0.000        ; 0.106      ; 0.653      ;
; 0.433 ; clock_100hz:clock_100hz|counter[17]                                                                                    ; clock_100hz:clock_100hz|clk_100hz        ; clk_50                        ; clk_50      ; 0.000        ; 0.679      ; 1.196      ;
; 0.436 ; transmitter:uart_Tx|bit_pos[0]                                                                                         ; transmitter:uart_Tx|state.TX_STATE_START ; clk_50                        ; clk_50      ; 0.000        ; 0.040      ; 0.560      ;
+-------+------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                            ; Launch Clock                  ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+
; 0.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.048      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.307      ;
; 0.190 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.314      ;
; 0.203 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.489      ;
; 0.204 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.490      ;
; 0.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.496      ;
; 0.210 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.496      ;
; 0.218 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.342      ;
; 0.222 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.508      ;
; 0.249 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.373      ;
; 0.254 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.378      ;
; 0.255 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.379      ;
; 0.257 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.381      ;
; 0.263 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.388      ;
; 0.266 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.390      ;
; 0.282 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.406      ;
; 0.289 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.413      ;
; 0.301 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.425      ;
; 0.303 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.427      ;
; 0.307 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.244      ; 0.635      ;
; 0.315 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.439      ;
; 0.316 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.440      ;
; 0.318 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.604      ;
; 0.326 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.244      ; 0.654      ;
; 0.332 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.618      ;
; 0.338 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.462      ;
; 0.339 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.463      ;
; 0.341 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.465      ;
; 0.346 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.625      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.635      ;
; 0.356 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.635      ;
; 0.362 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.486      ;
; 0.366 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.652      ;
; 0.374 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.653      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.244      ; 0.703      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.499      ;
; 0.375 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.499      ;
; 0.378 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.657      ;
; 0.381 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.505      ;
; 0.382 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.506      ;
; 0.384 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.508      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.667      ;
; 0.388 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.512      ;
; 0.418 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.014     ; 0.508      ;
; 0.430 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.048      ; 0.562      ;
; 0.431 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.717      ;
; 0.442 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.244      ; 0.770      ;
; 0.447 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.021     ; 0.530      ;
; 0.450 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.574      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.576      ;
; 0.452 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.576      ;
; 0.461 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.585      ;
; 0.464 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.588      ;
; 0.472 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.244      ; 0.800      ;
; 0.476 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.156     ; 0.404      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.773      ;
; 0.494 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.611      ;
; 0.498 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.615      ;
; 0.499 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.616      ;
; 0.501 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.618      ;
; 0.507 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.631      ;
; 0.508 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.014     ; 0.598      ;
; 0.510 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.634      ;
; 0.511 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.635      ;
; 0.515 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.639      ;
; 0.523 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.640      ;
; 0.546 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.021     ; 0.629      ;
; 0.548 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.182      ; 0.834      ;
; 0.550 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.667      ;
; 0.567 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.691      ;
; 0.570 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.694      ;
; 0.571 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.695      ;
; 0.576 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.156     ; 0.504      ;
; 0.578 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.156     ; 0.506      ;
; 0.582 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.156     ; 0.510      ;
; 0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.156     ; 0.518      ;
; 0.590 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.156     ; 0.518      ;
; 0.592 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; -0.156     ; 0.520      ;
; 0.627 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.906      ;
; 0.651 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.175      ; 0.930      ;
; 0.652 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.033      ; 0.769      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.181      ; 0.954      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.181      ; 0.954      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.181      ; 0.954      ;
; 0.683 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.181      ; 0.954      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.808      ;
; 0.684 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.808      ;
; 0.694 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.244      ; 1.022      ;
; 0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.824      ;
; 0.700 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.824      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.832      ;
; 0.708 ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 0.000        ; 0.040      ; 0.832      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+-------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clr'                                                                                           ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 2.363 ; lfsr:lfsr|q[31] ; lfsr:lfsr|data_out[50]~25  ; select       ; clr         ; -0.500       ; -1.597     ; 0.296      ;
; 2.364 ; lfsr:lfsr|q[0]  ; lfsr:lfsr|data_out[1]~29   ; select       ; clr         ; -0.500       ; -1.598     ; 0.296      ;
; 2.372 ; lfsr:lfsr|q[7]  ; lfsr:lfsr|data_out[11]~85  ; select       ; clr         ; -0.500       ; -1.598     ; 0.304      ;
; 2.448 ; lfsr:lfsr|q[28] ; lfsr:lfsr|data_out[44]~125 ; select       ; clr         ; -0.500       ; -1.677     ; 0.301      ;
; 2.449 ; lfsr:lfsr|q[29] ; lfsr:lfsr|data_out[48]~77  ; select       ; clr         ; -0.500       ; -1.678     ; 0.301      ;
; 2.453 ; lfsr:lfsr|q[30] ; lfsr:lfsr|data_out[49]~53  ; select       ; clr         ; -0.500       ; -1.682     ; 0.301      ;
; 2.472 ; lfsr:lfsr|q[20] ; lfsr:lfsr|data_out[33]~45  ; select       ; clr         ; -0.500       ; -1.705     ; 0.297      ;
; 2.474 ; lfsr:lfsr|q[22] ; lfsr:lfsr|data_out[35]~97  ; select       ; clr         ; -0.500       ; -1.705     ; 0.299      ;
; 2.479 ; lfsr:lfsr|q[21] ; lfsr:lfsr|data_out[34]~17  ; select       ; clr         ; -0.500       ; -1.705     ; 0.304      ;
; 2.484 ; lfsr:lfsr|q[11] ; lfsr:lfsr|data_out[18]~9   ; select       ; clr         ; -0.500       ; -1.717     ; 0.297      ;
; 2.487 ; lfsr:lfsr|q[23] ; lfsr:lfsr|data_out[36]~121 ; select       ; clr         ; -0.500       ; -1.705     ; 0.312      ;
; 2.493 ; lfsr:lfsr|q[19] ; lfsr:lfsr|data_out[32]~69  ; select       ; clr         ; -0.500       ; -1.722     ; 0.301      ;
; 2.502 ; lfsr:lfsr|q[15] ; lfsr:lfsr|data_out[25]~41  ; select       ; clr         ; -0.500       ; -1.722     ; 0.310      ;
; 2.504 ; lfsr:lfsr|q[2]  ; lfsr:lfsr|data_out[3]~81   ; select       ; clr         ; -0.500       ; -1.740     ; 0.294      ;
; 2.505 ; lfsr:lfsr|q[3]  ; lfsr:lfsr|data_out[4]~105  ; select       ; clr         ; -0.500       ; -1.741     ; 0.294      ;
; 2.506 ; lfsr:lfsr|q[1]  ; lfsr:lfsr|data_out[2]~1    ; select       ; clr         ; -0.500       ; -1.740     ; 0.296      ;
; 2.532 ; lfsr:lfsr|q[9]  ; lfsr:lfsr|data_out[16]~61  ; select       ; clr         ; -0.500       ; -1.759     ; 0.303      ;
; 2.533 ; lfsr:lfsr|q[8]  ; lfsr:lfsr|data_out[12]~109 ; select       ; clr         ; -0.500       ; -1.761     ; 0.302      ;
; 2.536 ; lfsr:lfsr|q[10] ; lfsr:lfsr|data_out[17]~37  ; select       ; clr         ; -0.500       ; -1.760     ; 0.306      ;
; 2.545 ; lfsr:lfsr|q[4]  ; lfsr:lfsr|data_out[8]~57   ; select       ; clr         ; -0.500       ; -1.771     ; 0.304      ;
; 2.552 ; lfsr:lfsr|q[12] ; lfsr:lfsr|data_out[19]~89  ; select       ; clr         ; -0.500       ; -1.785     ; 0.297      ;
; 2.598 ; lfsr:lfsr|q[14] ; lfsr:lfsr|data_out[24]~65  ; select       ; clr         ; -0.500       ; -1.769     ; 0.359      ;
; 2.599 ; lfsr:lfsr|q[13] ; lfsr:lfsr|data_out[20]~113 ; select       ; clr         ; -0.500       ; -1.768     ; 0.361      ;
; 2.609 ; lfsr:lfsr|q[16] ; lfsr:lfsr|data_out[26]~13  ; select       ; clr         ; -0.500       ; -1.835     ; 0.304      ;
; 2.617 ; lfsr:lfsr|q[5]  ; lfsr:lfsr|data_out[9]~33   ; select       ; clr         ; -0.500       ; -1.848     ; 0.299      ;
; 2.623 ; lfsr:lfsr|q[6]  ; lfsr:lfsr|data_out[10]~5   ; select       ; clr         ; -0.500       ; -1.848     ; 0.305      ;
; 2.628 ; lfsr:lfsr|q[26] ; lfsr:lfsr|data_out[42]~21  ; select       ; clr         ; -0.500       ; -1.759     ; 0.399      ;
; 2.632 ; lfsr:lfsr|q[24] ; lfsr:lfsr|data_out[40]~73  ; select       ; clr         ; -0.500       ; -1.759     ; 0.403      ;
; 2.636 ; lfsr:lfsr|q[25] ; lfsr:lfsr|data_out[41]~49  ; select       ; clr         ; -0.500       ; -1.760     ; 0.406      ;
; 2.638 ; lfsr:lfsr|q[27] ; lfsr:lfsr|data_out[43]~101 ; select       ; clr         ; -0.500       ; -1.858     ; 0.310      ;
; 2.680 ; lfsr:lfsr|q[18] ; lfsr:lfsr|data_out[28]~117 ; select       ; clr         ; -0.500       ; -1.818     ; 0.392      ;
; 2.685 ; lfsr:lfsr|q[17] ; lfsr:lfsr|data_out[27]~93  ; select       ; clr         ; -0.500       ; -1.836     ; 0.379      ;
+-------+-----------------+----------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'select'                                                                                     ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.524 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.500        ; 3.610      ; 4.611      ;
; -0.524 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.500        ; 3.610      ; 4.611      ;
; -0.524 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 0.500        ; 3.610      ; 4.611      ;
; -0.524 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 0.500        ; 3.610      ; 4.611      ;
; -0.524 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.500        ; 3.610      ; 4.611      ;
; -0.524 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.500        ; 3.610      ; 4.611      ;
; -0.452 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.500        ; 3.638      ; 4.567      ;
; -0.452 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.500        ; 3.638      ; 4.567      ;
; -0.452 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.500        ; 3.638      ; 4.567      ;
; -0.452 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.500        ; 3.639      ; 4.568      ;
; -0.452 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.500        ; 3.639      ; 4.568      ;
; -0.452 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.500        ; 3.639      ; 4.568      ;
; -0.452 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.500        ; 3.638      ; 4.567      ;
; -0.452 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.500        ; 3.638      ; 4.567      ;
; -0.452 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.500        ; 3.639      ; 4.568      ;
; -0.452 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.500        ; 3.639      ; 4.568      ;
; -0.452 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.500        ; 3.638      ; 4.567      ;
; -0.452 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.500        ; 3.639      ; 4.568      ;
; -0.448 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 0.500        ; 3.648      ; 4.573      ;
; -0.448 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 0.500        ; 3.648      ; 4.573      ;
; -0.448 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 0.500        ; 3.648      ; 4.573      ;
; -0.448 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 0.500        ; 3.648      ; 4.573      ;
; -0.448 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 0.500        ; 3.648      ; 4.573      ;
; -0.448 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 0.500        ; 3.648      ; 4.573      ;
; -0.444 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.500        ; 3.632      ; 4.553      ;
; -0.444 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.500        ; 3.632      ; 4.553      ;
; -0.444 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.500        ; 3.632      ; 4.553      ;
; -0.444 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.500        ; 3.632      ; 4.553      ;
; -0.444 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.500        ; 3.632      ; 4.553      ;
; -0.444 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.500        ; 3.632      ; 4.553      ;
; -0.421 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; 0.500        ; 3.656      ; 4.554      ;
; -0.421 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; 0.500        ; 3.656      ; 4.554      ;
; -0.411 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.500        ; 3.633      ; 4.521      ;
; -0.411 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.500        ; 3.633      ; 4.521      ;
; -0.411 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.500        ; 3.633      ; 4.521      ;
; -0.408 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; 0.500        ; 3.681      ; 4.566      ;
; -0.408 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; 0.500        ; 3.681      ; 4.566      ;
; -0.408 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; 0.500        ; 3.681      ; 4.566      ;
; -0.408 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; 0.500        ; 3.681      ; 4.566      ;
; -0.408 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; 0.500        ; 3.681      ; 4.566      ;
; -0.408 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; 0.500        ; 3.681      ; 4.566      ;
; -0.392 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.392 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.392 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.392 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.392 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.392 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.392 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.392 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; 0.500        ; 3.671      ; 4.540      ;
; -0.387 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 0.500        ; 3.599      ; 4.463      ;
; -0.387 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.500        ; 3.599      ; 4.463      ;
; -0.387 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.500        ; 3.599      ; 4.463      ;
; -0.387 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.500        ; 3.599      ; 4.463      ;
; -0.387 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.500        ; 3.599      ; 4.463      ;
; -0.387 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 0.500        ; 3.599      ; 4.463      ;
; -0.367 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.500        ; 3.639      ; 4.483      ;
; -0.367 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.500        ; 3.639      ; 4.483      ;
; -0.367 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.500        ; 3.639      ; 4.483      ;
; -0.259 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; 0.500        ; 3.682      ; 4.418      ;
; -0.259 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; 0.500        ; 3.682      ; 4.418      ;
; -0.259 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; 0.500        ; 3.682      ; 4.418      ;
; -0.259 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; 0.500        ; 3.682      ; 4.418      ;
; -0.259 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; 0.500        ; 3.682      ; 4.418      ;
; -0.259 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; 0.500        ; 3.682      ; 4.418      ;
; 0.774  ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 1.000        ; 3.610      ; 3.813      ;
; 0.774  ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 1.000        ; 3.610      ; 3.813      ;
; 0.774  ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 1.000        ; 3.610      ; 3.813      ;
; 0.774  ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 1.000        ; 3.610      ; 3.813      ;
; 0.774  ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 1.000        ; 3.610      ; 3.813      ;
; 0.774  ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 1.000        ; 3.610      ; 3.813      ;
; 0.839  ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 1.000        ; 3.639      ; 3.777      ;
; 0.839  ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 1.000        ; 3.639      ; 3.777      ;
; 0.839  ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 1.000        ; 3.639      ; 3.777      ;
; 0.839  ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 1.000        ; 3.639      ; 3.777      ;
; 0.839  ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 1.000        ; 3.639      ; 3.777      ;
; 0.839  ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 1.000        ; 3.639      ; 3.777      ;
; 0.840  ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 1.000        ; 3.638      ; 3.775      ;
; 0.840  ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 1.000        ; 3.638      ; 3.775      ;
; 0.840  ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 1.000        ; 3.638      ; 3.775      ;
; 0.840  ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 1.000        ; 3.638      ; 3.775      ;
; 0.840  ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 1.000        ; 3.638      ; 3.775      ;
; 0.840  ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 1.000        ; 3.638      ; 3.775      ;
; 0.850  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 1.000        ; 3.632      ; 3.759      ;
; 0.850  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 1.000        ; 3.632      ; 3.759      ;
; 0.850  ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 1.000        ; 3.632      ; 3.759      ;
; 0.850  ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 1.000        ; 3.632      ; 3.759      ;
; 0.850  ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 1.000        ; 3.632      ; 3.759      ;
; 0.850  ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 1.000        ; 3.632      ; 3.759      ;
; 0.855  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 1.000        ; 3.633      ; 3.755      ;
; 0.855  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 1.000        ; 3.633      ; 3.755      ;
; 0.855  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 1.000        ; 3.633      ; 3.755      ;
; 0.856  ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 1.000        ; 3.648      ; 3.769      ;
; 0.856  ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 1.000        ; 3.648      ; 3.769      ;
; 0.856  ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 1.000        ; 3.648      ; 3.769      ;
; 0.856  ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 1.000        ; 3.648      ; 3.769      ;
; 0.856  ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 1.000        ; 3.648      ; 3.769      ;
; 0.856  ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 1.000        ; 3.648      ; 3.769      ;
; 0.869  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; 1.000        ; 3.656      ; 3.764      ;
; 0.869  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; 1.000        ; 3.656      ; 3.764      ;
; 0.875  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 1.000        ; 3.599      ; 3.701      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'select'                                                                                      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -0.440 ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; 0.000        ; 3.842      ; 3.516      ;
; -0.440 ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; 0.000        ; 3.842      ; 3.516      ;
; -0.440 ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; 0.000        ; 3.842      ; 3.516      ;
; -0.440 ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; 0.000        ; 3.842      ; 3.516      ;
; -0.440 ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; 0.000        ; 3.842      ; 3.516      ;
; -0.440 ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; 0.000        ; 3.842      ; 3.516      ;
; -0.339 ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.339 ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.339 ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.339 ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.339 ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.339 ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.339 ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.339 ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; 0.000        ; 3.831      ; 3.606      ;
; -0.331 ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; 0.000        ; 3.841      ; 3.624      ;
; -0.331 ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; 0.000        ; 3.841      ; 3.624      ;
; -0.331 ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; 0.000        ; 3.841      ; 3.624      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; 0.000        ; 3.841      ; 3.624      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; 0.000        ; 3.841      ; 3.624      ;
; -0.331 ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; 0.000        ; 3.841      ; 3.624      ;
; -0.321 ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; 0.000        ; 3.797      ; 3.590      ;
; -0.321 ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; 0.000        ; 3.797      ; 3.590      ;
; -0.321 ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; 0.000        ; 3.797      ; 3.590      ;
; -0.313 ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; 0.000        ; 3.815      ; 3.616      ;
; -0.313 ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; 0.000        ; 3.755      ; 3.556      ;
; -0.313 ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; 0.000        ; 3.755      ; 3.556      ;
; -0.313 ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; 0.000        ; 3.755      ; 3.556      ;
; -0.313 ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; 0.000        ; 3.815      ; 3.616      ;
; -0.313 ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; 0.000        ; 3.755      ; 3.556      ;
; -0.313 ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; 0.000        ; 3.755      ; 3.556      ;
; -0.313 ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; 0.000        ; 3.755      ; 3.556      ;
; -0.300 ; clr       ; lfsr:lfsr|q[18]                  ; clr          ; select      ; 0.000        ; 3.807      ; 3.621      ;
; -0.300 ; clr       ; lfsr:lfsr|q[17]                  ; clr          ; select      ; 0.000        ; 3.807      ; 3.621      ;
; -0.300 ; clr       ; lfsr:lfsr|q[16]                  ; clr          ; select      ; 0.000        ; 3.807      ; 3.621      ;
; -0.300 ; clr       ; lfsr:lfsr|data_out[28]~_emulated ; clr          ; select      ; 0.000        ; 3.807      ; 3.621      ;
; -0.300 ; clr       ; lfsr:lfsr|data_out[27]~_emulated ; clr          ; select      ; 0.000        ; 3.807      ; 3.621      ;
; -0.300 ; clr       ; lfsr:lfsr|data_out[26]~_emulated ; clr          ; select      ; 0.000        ; 3.807      ; 3.621      ;
; -0.297 ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; 0.000        ; 3.791      ; 3.608      ;
; -0.297 ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; 0.000        ; 3.791      ; 3.608      ;
; -0.297 ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; 0.000        ; 3.791      ; 3.608      ;
; -0.292 ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; 0.000        ; 3.790      ; 3.612      ;
; -0.292 ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; 0.000        ; 3.790      ; 3.612      ;
; -0.292 ; clr       ; lfsr:lfsr|q[12]                  ; clr          ; select      ; 0.000        ; 3.790      ; 3.612      ;
; -0.292 ; clr       ; lfsr:lfsr|data_out[20]~_emulated ; clr          ; select      ; 0.000        ; 3.790      ; 3.612      ;
; -0.292 ; clr       ; lfsr:lfsr|data_out[19]~_emulated ; clr          ; select      ; 0.000        ; 3.790      ; 3.612      ;
; -0.292 ; clr       ; lfsr:lfsr|data_out[24]~_emulated ; clr          ; select      ; 0.000        ; 3.790      ; 3.612      ;
; -0.283 ; clr       ; lfsr:lfsr|q[10]                  ; clr          ; select      ; 0.000        ; 3.796      ; 3.627      ;
; -0.283 ; clr       ; lfsr:lfsr|q[9]                   ; clr          ; select      ; 0.000        ; 3.796      ; 3.627      ;
; -0.283 ; clr       ; lfsr:lfsr|q[8]                   ; clr          ; select      ; 0.000        ; 3.796      ; 3.627      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[12]~_emulated ; clr          ; select      ; 0.000        ; 3.796      ; 3.627      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[17]~_emulated ; clr          ; select      ; 0.000        ; 3.796      ; 3.627      ;
; -0.283 ; clr       ; lfsr:lfsr|data_out[16]~_emulated ; clr          ; select      ; 0.000        ; 3.796      ; 3.627      ;
; -0.282 ; clr       ; lfsr:lfsr|q[6]                   ; clr          ; select      ; 0.000        ; 3.797      ; 3.629      ;
; -0.282 ; clr       ; lfsr:lfsr|q[5]                   ; clr          ; select      ; 0.000        ; 3.797      ; 3.629      ;
; -0.282 ; clr       ; lfsr:lfsr|q[4]                   ; clr          ; select      ; 0.000        ; 3.797      ; 3.629      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[10]~_emulated ; clr          ; select      ; 0.000        ; 3.797      ; 3.629      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[9]~_emulated  ; clr          ; select      ; 0.000        ; 3.797      ; 3.629      ;
; -0.282 ; clr       ; lfsr:lfsr|data_out[8]~_emulated  ; clr          ; select      ; 0.000        ; 3.797      ; 3.629      ;
; -0.218 ; clr       ; lfsr:lfsr|q[7]                   ; clr          ; select      ; 0.000        ; 3.767      ; 3.663      ;
; -0.218 ; clr       ; lfsr:lfsr|q[0]                   ; clr          ; select      ; 0.000        ; 3.767      ; 3.663      ;
; -0.218 ; clr       ; lfsr:lfsr|q[31]                  ; clr          ; select      ; 0.000        ; 3.767      ; 3.663      ;
; -0.218 ; clr       ; lfsr:lfsr|data_out[50]~_emulated ; clr          ; select      ; 0.000        ; 3.767      ; 3.663      ;
; -0.218 ; clr       ; lfsr:lfsr|data_out[11]~_emulated ; clr          ; select      ; 0.000        ; 3.767      ; 3.663      ;
; -0.218 ; clr       ; lfsr:lfsr|data_out[1]~_emulated  ; clr          ; select      ; 0.000        ; 3.767      ; 3.663      ;
; 0.799  ; clr       ; lfsr:lfsr|q[26]                  ; clr          ; select      ; -0.500       ; 3.842      ; 4.255      ;
; 0.799  ; clr       ; lfsr:lfsr|q[25]                  ; clr          ; select      ; -0.500       ; 3.842      ; 4.255      ;
; 0.799  ; clr       ; lfsr:lfsr|q[24]                  ; clr          ; select      ; -0.500       ; 3.842      ; 4.255      ;
; 0.799  ; clr       ; lfsr:lfsr|data_out[42]~_emulated ; clr          ; select      ; -0.500       ; 3.842      ; 4.255      ;
; 0.799  ; clr       ; lfsr:lfsr|data_out[41]~_emulated ; clr          ; select      ; -0.500       ; 3.842      ; 4.255      ;
; 0.799  ; clr       ; lfsr:lfsr|data_out[40]~_emulated ; clr          ; select      ; -0.500       ; 3.842      ; 4.255      ;
; 0.906  ; clr       ; lfsr:lfsr|q[3]                   ; clr          ; select      ; -0.500       ; 3.797      ; 4.317      ;
; 0.906  ; clr       ; lfsr:lfsr|q[2]                   ; clr          ; select      ; -0.500       ; 3.797      ; 4.317      ;
; 0.906  ; clr       ; lfsr:lfsr|q[1]                   ; clr          ; select      ; -0.500       ; 3.797      ; 4.317      ;
; 0.927  ; clr       ; lfsr:lfsr|q[23]                  ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.927  ; clr       ; lfsr:lfsr|q[22]                  ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.927  ; clr       ; lfsr:lfsr|q[21]                  ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.927  ; clr       ; lfsr:lfsr|q[20]                  ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.927  ; clr       ; lfsr:lfsr|data_out[36]~_emulated ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.927  ; clr       ; lfsr:lfsr|data_out[35]~_emulated ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.927  ; clr       ; lfsr:lfsr|data_out[34]~_emulated ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.927  ; clr       ; lfsr:lfsr|data_out[33]~_emulated ; clr          ; select      ; -0.500       ; 3.831      ; 4.372      ;
; 0.929  ; clr       ; lfsr:lfsr|q[19]                  ; clr          ; select      ; -0.500       ; 3.755      ; 4.298      ;
; 0.929  ; clr       ; lfsr:lfsr|q[15]                  ; clr          ; select      ; -0.500       ; 3.755      ; 4.298      ;
; 0.929  ; clr       ; lfsr:lfsr|q[11]                  ; clr          ; select      ; -0.500       ; 3.755      ; 4.298      ;
; 0.929  ; clr       ; lfsr:lfsr|data_out[25]~_emulated ; clr          ; select      ; -0.500       ; 3.755      ; 4.298      ;
; 0.929  ; clr       ; lfsr:lfsr|data_out[18]~_emulated ; clr          ; select      ; -0.500       ; 3.755      ; 4.298      ;
; 0.929  ; clr       ; lfsr:lfsr|data_out[32]~_emulated ; clr          ; select      ; -0.500       ; 3.755      ; 4.298      ;
; 0.942  ; clr       ; lfsr:lfsr|q[30]                  ; clr          ; select      ; -0.500       ; 3.841      ; 4.397      ;
; 0.942  ; clr       ; lfsr:lfsr|q[29]                  ; clr          ; select      ; -0.500       ; 3.841      ; 4.397      ;
; 0.942  ; clr       ; lfsr:lfsr|q[28]                  ; clr          ; select      ; -0.500       ; 3.841      ; 4.397      ;
; 0.942  ; clr       ; lfsr:lfsr|data_out[44]~_emulated ; clr          ; select      ; -0.500       ; 3.841      ; 4.397      ;
; 0.942  ; clr       ; lfsr:lfsr|data_out[49]~_emulated ; clr          ; select      ; -0.500       ; 3.841      ; 4.397      ;
; 0.942  ; clr       ; lfsr:lfsr|data_out[48]~_emulated ; clr          ; select      ; -0.500       ; 3.841      ; 4.397      ;
; 0.948  ; clr       ; lfsr:lfsr|data_out[4]~_emulated  ; clr          ; select      ; -0.500       ; 3.791      ; 4.353      ;
; 0.948  ; clr       ; lfsr:lfsr|data_out[3]~_emulated  ; clr          ; select      ; -0.500       ; 3.791      ; 4.353      ;
; 0.948  ; clr       ; lfsr:lfsr|data_out[2]~_emulated  ; clr          ; select      ; -0.500       ; 3.791      ; 4.353      ;
; 0.956  ; clr       ; lfsr:lfsr|q[27]                  ; clr          ; select      ; -0.500       ; 3.815      ; 4.385      ;
; 0.956  ; clr       ; lfsr:lfsr|data_out[43]~_emulated ; clr          ; select      ; -0.500       ; 3.815      ; 4.385      ;
; 0.981  ; clr       ; lfsr:lfsr|q[14]                  ; clr          ; select      ; -0.500       ; 3.790      ; 4.385      ;
; 0.981  ; clr       ; lfsr:lfsr|q[13]                  ; clr          ; select      ; -0.500       ; 3.790      ; 4.385      ;
+--------+-----------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'select'                                                                                                                                                                             ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; select ; Rise       ; select                                                                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|counter8a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|parity9                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_n5c:wrptr_g1p|sub_parity10a[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|wrptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[10]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[11]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[12]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[16]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[17]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[18]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[19]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[1]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[20]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[24]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[25]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[26]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[27]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[28]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[2]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[32]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[33]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[34]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[35]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[36]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[3]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[40]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[41]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[42]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[43]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[44]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[48]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[49]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[4]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[50]~_emulated                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[8]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|data_out[9]~_emulated                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[0]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[10]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[11]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[12]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[13]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[14]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[15]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[16]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[17]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[18]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[19]                                                                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; select ; Rise       ; lfsr:lfsr|q[1]                                                                                                                                     ;
+--------+--------------+----------------+------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_50'                                                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock  ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; clk_50 ; Rise       ; clk_50                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; baudrate:uart_baud|tx_acc[8]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|clk_0_25hz    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[10]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[11]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[12]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[13]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[14]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[15]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[16]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[17]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[18]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[19]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[20]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[21]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[22]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[23]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[24]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[25]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[26]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[27]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[8]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_0_25hz:clk_0_25hz|counter[9]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|clk_800hz       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[21]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[22]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[23]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[24]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[25]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clk_800hz:clk_800hz|counter[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|clk_100hz   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; clock_100hz:clock_100hz|counter[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|Tx              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|bit_pos[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clk_50 ; Rise       ; transmitter:uart_Tx|data[5]         ;
+--------+--------------+----------------+------------+--------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clr'                                                              ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                      ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clr   ; Rise       ; clr                         ;
; -0.058 ; -0.058       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[11]~85   ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[1]~29    ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[44]~125  ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[48]~77   ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[49]~53   ;
; -0.057 ; -0.057       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[50]~25   ;
; -0.055 ; -0.055       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[11]~85|datac  ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[1]~29|datac   ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[44]~125|datac ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[48]~77|datac  ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[49]~53|datac  ;
; -0.054 ; -0.054       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[50]~25|datac  ;
; -0.047 ; -0.047       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[33]~45   ;
; -0.047 ; -0.047       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[34]~17   ;
; -0.047 ; -0.047       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[35]~97   ;
; -0.047 ; -0.047       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[36]~121  ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[40]~73|datad  ;
; -0.047 ; -0.047       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[41]~49|datad  ;
; -0.046 ; -0.046       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[42]~21|datad  ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[33]~45|datac  ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[34]~17|datac  ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[35]~97|datac  ;
; -0.044 ; -0.044       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[36]~121|datac ;
; -0.042 ; -0.042       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[40]~73   ;
; -0.042 ; -0.042       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[41]~49   ;
; -0.041 ; -0.041       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[42]~21   ;
; -0.028 ; -0.028       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[16]~61   ;
; -0.028 ; -0.028       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[17]~37   ;
; -0.028 ; -0.028       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[18]~9    ;
; -0.028 ; -0.028       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[25]~41   ;
; -0.028 ; -0.028       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[32]~69   ;
; -0.027 ; -0.027       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[12]~109  ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; -0.025 ; -0.025       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
; -0.025 ; -0.025       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; -0.025 ; -0.025       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; -0.025 ; -0.025       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[18]~9|datac   ;
; -0.025 ; -0.025       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[25]~41|datac  ;
; -0.025 ; -0.025       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; -0.024 ; -0.024       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; -0.024 ; -0.024       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; -0.022 ; -0.022       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; -0.022 ; -0.022       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[3]~81|datac   ;
; -0.022 ; -0.022       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[4]~105|datac  ;
; -0.021 ; -0.021       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; -0.020 ; -0.020       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; -0.019 ; -0.019       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; -0.018 ; -0.018       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; -0.015 ; -0.015       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[26]~13|datab  ;
; -0.015 ; -0.015       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; -0.014 ; -0.014       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[27]~93|datab  ;
; -0.013 ; -0.013       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; -0.010 ; -0.010       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; -0.009 ; -0.009       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; -0.009 ; -0.009       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[9]~33|datab   ;
; -0.008 ; -0.008       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[10]~5|datab   ;
; -0.005 ; -0.005       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[19]~89|dataa  ;
; -0.005 ; -0.005       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[20]~113|dataa ;
; -0.004 ; -0.004       ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[24]~65|dataa  ;
; -0.003 ; -0.003       ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.002  ; 0.002        ; 0.000          ; High Pulse Width ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.005  ; 0.005        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.121  ; 0.121        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|o                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|i                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clr   ; Rise       ; clr~input|i                 ;
; 0.879  ; 0.879        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; clr~input|o                 ;
; 0.991  ; 0.991        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[43]~101|datac ;
; 0.994  ; 0.994        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[43]~101  ;
; 0.997  ; 0.997        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[20]~113  ;
; 0.997  ; 0.997        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[24]~65   ;
; 0.998  ; 0.998        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[27]~93   ;
; 0.999  ; 0.999        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[19]~89|dataa  ;
; 0.999  ; 0.999        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[20]~113|dataa ;
; 0.999  ; 0.999        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[24]~65|dataa  ;
; 1.000  ; 1.000        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[19]~89   ;
; 1.001  ; 1.001        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[10]~5    ;
; 1.001  ; 1.001        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[9]~33    ;
; 1.003  ; 1.003        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[10]~5|datab   ;
; 1.003  ; 1.003        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[9]~33|datab   ;
; 1.004  ; 1.004        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[28]~117  ;
; 1.008  ; 1.008        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[26]~13   ;
; 1.009  ; 1.009        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[27]~93|datab  ;
; 1.009  ; 1.009        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[28]~117|datab ;
; 1.010  ; 1.010        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[26]~13|datab  ;
; 1.014  ; 1.014        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[8]~57|datac   ;
; 1.016  ; 1.016        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[3]~81|datac   ;
; 1.017  ; 1.017        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[8]~57    ;
; 1.017  ; 1.017        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[2]~1|datac    ;
; 1.017  ; 1.017        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[4]~105|datac  ;
; 1.018  ; 1.018        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[17]~37|datac  ;
; 1.019  ; 1.019        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[3]~81    ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[12]~109|datac ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[16]~61|datac  ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[25]~41|datac  ;
; 1.019  ; 1.019        ; 0.000          ; High Pulse Width ; clr   ; Rise       ; lfsr|data_out[32]~69|datac  ;
; 1.020  ; 1.020        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[2]~1     ;
; 1.020  ; 1.020        ; 0.000          ; Low Pulse Width  ; clr   ; Fall       ; lfsr:lfsr|data_out[4]~105   ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_800hz:clk_800hz|clk_800hz'                                                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                         ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[4]                             ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[5]                             ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[6]                             ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[7]                             ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a4~portb_address_reg0   ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[0]                             ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[1]                             ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[2]                             ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|q_b[3]                             ;
; 0.209  ; 0.439        ; 0.230          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|altsyncram_6011:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[2]                    ;
; 0.242  ; 0.426        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[5]                    ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[0]                    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[1]                    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[3]                    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[4]                    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[6]                    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[7]                    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter7a[8]                    ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity5                         ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a0                   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a1                   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity6a2                   ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit0                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit1                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|cntr_qld:cntr_b|counter_reg_bit2                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width ; clk_800hz:clk_800hz|clk_800hz ; Rise       ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
+--------+--------------+----------------+-----------------+-------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; 1.680  ; 2.322 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; 2.332  ; 3.136 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; -0.074 ; 0.689 ; Rise       ; select                        ;
; clr       ; select                        ; 0.490  ; 1.164 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; -1.105 ; -1.793 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; -1.241 ; -1.975 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; 0.902  ; 0.219  ; Rise       ; select                        ;
; clr       ; select                        ; 0.376  ; -0.268 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+
; Tx         ; clk_50                        ; 6.225 ; 5.885  ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 4.329 ; 4.467  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 6.931 ; 7.354  ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 6.741 ; 6.441  ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 8.523 ; 8.239  ; Rise       ; select                        ;
; clk        ; select                        ; 7.242 ; 7.622  ; Rise       ; select                        ;
; out1[*]    ; select                        ; 9.934 ; 10.296 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 9.656 ; 10.056 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 9.934 ; 10.296 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 7.908 ; 8.287  ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 8.218 ; 8.448  ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 8.379 ; 8.467  ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 9.825 ; 10.053 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 9.436 ; 9.077  ; Rise       ; select                        ;
; out2[*]    ; select                        ; 8.241 ; 8.115  ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 7.571 ; 7.676  ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 7.260 ; 7.368  ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 7.206 ; 7.301  ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 7.470 ; 7.537  ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 7.085 ; 6.995  ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 7.943 ; 8.052  ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 8.241 ; 8.115  ; Rise       ; select                        ;
; out3[*]    ; select                        ; 7.374 ; 7.473  ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 7.271 ; 7.328  ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 7.374 ; 7.473  ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 7.098 ; 7.143  ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 7.126 ; 7.125  ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 7.254 ; 7.156  ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 7.162 ; 7.258  ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 7.277 ; 7.183  ; Rise       ; select                        ;
; out4[*]    ; select                        ; 8.307 ; 8.476  ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 7.631 ; 7.745  ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 7.344 ; 7.491  ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 8.307 ; 8.476  ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 7.192 ; 7.294  ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 7.111 ; 7.140  ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 7.255 ; 7.278  ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 7.020 ; 6.949  ; Rise       ; select                        ;
; out5[*]    ; select                        ; 7.823 ; 7.951  ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 7.627 ; 7.702  ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 7.823 ; 7.951  ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 7.518 ; 7.594  ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 7.543 ; 7.620  ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 7.216 ; 7.072  ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 7.218 ; 7.196  ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 7.356 ; 7.311  ; Rise       ; select                        ;
; out6[*]    ; select                        ; 7.691 ; 7.816  ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 6.774 ; 6.838  ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 7.691 ; 7.816  ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 7.115 ; 7.213  ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 7.276 ; 7.303  ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 6.595 ; 6.643  ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 6.535 ; 6.580  ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 7.358 ; 7.295  ; Rise       ; select                        ;
; out7[*]    ; select                        ; 7.744 ; 7.818  ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 7.269 ; 7.351  ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 6.792 ; 6.835  ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 6.924 ; 6.989  ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 7.415 ; 7.521  ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 6.849 ; 6.762  ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 7.744 ; 7.818  ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 6.992 ; 6.929  ; Rise       ; select                        ;
; out8[*]    ; select                        ; 7.450 ; 7.535  ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 7.373 ; 7.412  ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 7.117 ; 7.174  ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 7.450 ; 7.535  ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 7.275 ; 7.349  ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 6.991 ; 6.859  ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 7.094 ; 7.147  ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 7.411 ; 7.300  ; Rise       ; select                        ;
; clk        ; select                        ; 7.242 ; 7.622  ; Fall       ; select                        ;
+------------+-------------------------------+-------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Tx         ; clk_50                        ; 6.041 ; 5.713 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 4.182 ; 4.315 ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 6.621 ; 7.017 ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 5.754 ; 5.431 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 7.271 ; 7.039 ; Rise       ; select                        ;
; clk        ; select                        ; 6.346 ; 6.696 ; Rise       ; select                        ;
; out1[*]    ; select                        ; 7.169 ; 7.393 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 8.730 ; 9.100 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 9.030 ; 9.441 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 7.169 ; 7.393 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 7.345 ; 7.553 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 7.501 ; 7.717 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 8.921 ; 9.273 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 8.500 ; 8.170 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 5.999 ; 6.054 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 6.287 ; 6.415 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 6.148 ; 6.265 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 6.095 ; 6.199 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 6.358 ; 6.476 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 5.999 ; 6.054 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 7.002 ; 7.112 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 7.293 ; 7.167 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 5.838 ; 5.902 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 5.975 ; 6.058 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 6.061 ; 6.140 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 5.838 ; 5.902 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 5.988 ; 6.040 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 6.124 ; 6.193 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 6.201 ; 6.348 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 6.313 ; 6.227 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 6.231 ; 6.169 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 6.306 ; 6.434 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 6.312 ; 6.433 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 7.224 ; 7.380 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 6.404 ; 6.481 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 6.337 ; 6.406 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 6.454 ; 6.530 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 6.231 ; 6.169 ; Rise       ; select                        ;
; out5[*]    ; select                        ; 5.843 ; 5.870 ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 6.136 ; 6.230 ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 6.344 ; 6.450 ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 6.038 ; 6.102 ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 6.181 ; 6.238 ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 5.861 ; 5.892 ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 5.843 ; 5.870 ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 5.976 ; 5.939 ; Rise       ; select                        ;
; out6[*]    ; select                        ; 5.914 ; 5.962 ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 6.237 ; 6.286 ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 7.158 ; 7.328 ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 6.567 ; 6.648 ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 5.914 ; 5.962 ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 5.918 ; 5.968 ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 6.011 ; 6.041 ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 6.069 ; 6.012 ; Rise       ; select                        ;
; out7[*]    ; select                        ; 5.857 ; 5.907 ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 6.191 ; 6.287 ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 5.897 ; 5.950 ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 5.857 ; 5.907 ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 6.620 ; 6.712 ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 5.965 ; 5.955 ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 6.847 ; 6.930 ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 6.093 ; 6.046 ; Rise       ; select                        ;
; out8[*]    ; select                        ; 5.755 ; 5.790 ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 5.980 ; 6.035 ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 5.755 ; 5.790 ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 6.056 ; 6.124 ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 6.378 ; 6.436 ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 6.106 ; 6.148 ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 6.091 ; 6.141 ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 6.391 ; 6.296 ; Rise       ; select                        ;
; clk        ; select                        ; 6.346 ; 6.696 ; Fall       ; select                        ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; Source Node                                                                                               ; Synchronization Node                                                                                                                               ; Typical MTBF (Years) ; Included in Design MTBF ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4] ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ; Not Calculated       ; Yes                     ;
; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]         ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ; Not Calculated       ; Yes                     ;
+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.690         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[2]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[2] ;                ;              ;                  ; 0.171        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[2] ;                ;              ;                  ; -0.861       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.657         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[4]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[4] ;                ;              ;                  ; 0.135        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[4] ;                ;              ;                  ; -0.792       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.654         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[6]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[6] ;                ;              ;                  ; 0.063        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[6] ;                ;              ;                  ; -0.717       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.525         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[7]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[7] ;                ;              ;                  ; 0.087        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[7] ;                ;              ;                  ; -0.612       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.401         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[6]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[6] ;                ;              ;                  ; 0.280        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[6] ;                ;              ;                  ; -0.681       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.383         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[0]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[0] ;                ;              ;                  ; 0.479        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[0] ;                ;              ;                  ; -0.862       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.353         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[3]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[3] ;                ;              ;                  ; 0.498        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[3] ;                ;              ;                  ; -0.851       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.311         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[2]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[2] ;                ;              ;                  ; 0.291        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[2] ;                ;              ;                  ; -0.602       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.287         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[5]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[5] ;                ;              ;                  ; 0.406        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[5] ;                ;              ;                  ; -0.693       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.279         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[3]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[3] ;                ;              ;                  ; 0.411        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[3] ;                ;              ;                  ; -0.690       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.273         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[8]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[8] ;                ;              ;                  ; 0.496        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[8] ;                ;              ;                  ; -0.769       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.265         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[0]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[0] ;                ;              ;                  ; 0.421        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[0] ;                ;              ;                  ; -0.686       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.251         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[1]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[1] ;                ;              ;                  ; 0.208        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[1] ;                ;              ;                  ; -0.459       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.140         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[7]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[7] ;                ;              ;                  ; 0.488        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[7] ;                ;              ;                  ; -0.628       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.135         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[1]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[1] ;                ;              ;                  ; 0.484        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[1] ;                ;              ;                  ; -0.619       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.117         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[5]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[5] ;                ;              ;                  ; 0.499        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[5] ;                ;              ;                  ; -0.616       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.112         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|delayed_wrptr_g[4]                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a[4] ;                ;              ;                  ; 0.416        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_36d:rs_dgwp|dffpipe_2v8:dffpipe12|dffe14a[4] ;                ;              ;                  ; -0.528       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;
; Synchronization Node    ; FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; -0.111         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                ;              ;                  ;              ;
;  clk_800hz:clk_800hz|clk_800hz                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                               ;                ;              ;                  ;              ;
;  select                                                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                                 ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|rdptr_g[8]                                                  ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                ;              ;                  ;              ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a[8] ;                ;              ;                  ; 0.427        ;
;  FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qfg1:auto_generated|alt_synch_pipe_46d:ws_dgrp|dffpipe_3v8:dffpipe15|dffe17a[8] ;                ;              ;                  ; -0.538       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                           ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Clock                          ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack               ; -6.453   ; -0.686 ; -0.524   ; -0.610  ; -3.000              ;
;  clk_50                        ; -3.616   ; 0.047  ; N/A      ; N/A     ; -3.000              ;
;  clk_800hz:clk_800hz|clk_800hz ; -2.804   ; 0.175  ; N/A      ; N/A     ; -2.693              ;
;  clr                           ; -6.453   ; 2.363  ; N/A      ; N/A     ; -3.000              ;
;  select                        ; -3.579   ; -0.686 ; -0.524   ; -0.610  ; -3.000              ;
; Design-wide TNS                ; -586.47  ; -8.969 ; -26.556  ; -29.399 ; -387.493            ;
;  clk_50                        ; -194.688 ; 0.000  ; N/A      ; N/A     ; -137.925            ;
;  clk_800hz:clk_800hz|clk_800hz ; -89.946  ; 0.000  ; N/A      ; N/A     ; -82.185             ;
;  clr                           ; -189.036 ; 0.000  ; N/A      ; N/A     ; -4.991              ;
;  select                        ; -112.800 ; -8.969 ; -26.556  ; -29.399 ; -188.609            ;
+--------------------------------+----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall  ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; 3.454  ; 3.871 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; 4.819  ; 5.200 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; -0.040 ; 0.689 ; Rise       ; select                        ;
; clr       ; select                        ; 0.597  ; 1.164 ; Rise       ; select                        ;
+-----------+-------------------------------+--------+-------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+
; Wr_en     ; clk_50                        ; -1.105 ; -1.793 ; Rise       ; clk_50                        ;
; Rdreq     ; clk_800hz:clk_800hz|clk_800hz ; -1.241 ; -1.975 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Wrreq     ; select                        ; 1.801  ; 1.595  ; Rise       ; select                        ;
; clr       ; select                        ; 0.656  ; 0.528  ; Rise       ; select                        ;
+-----------+-------------------------------+--------+--------+------------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise   ; Fall   ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+
; Tx         ; clk_50                        ; 11.035 ; 10.777 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 8.210  ; 8.176  ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 13.326 ; 13.389 ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 12.419 ; 12.249 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 16.374 ; 16.338 ; Rise       ; select                        ;
; clk        ; select                        ; 13.199 ; 13.194 ; Rise       ; select                        ;
; out1[*]    ; select                        ; 18.978 ; 18.917 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 18.978 ; 18.795 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 18.914 ; 18.917 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 15.606 ; 15.742 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 16.045 ; 15.950 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 16.350 ; 16.181 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 18.759 ; 18.741 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 17.732 ; 17.746 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 15.368 ; 15.382 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 14.772 ; 14.695 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 14.146 ; 14.082 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 14.061 ; 13.955 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 14.558 ; 14.487 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 13.789 ; 13.702 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 15.063 ; 15.051 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 15.368 ; 15.382 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 14.348 ; 14.273 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 14.119 ; 13.985 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 14.348 ; 14.273 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 13.775 ; 13.653 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 13.836 ; 13.665 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 14.097 ; 13.933 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 13.933 ; 13.859 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 13.876 ; 13.942 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 15.744 ; 15.779 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 14.895 ; 14.828 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 14.343 ; 14.338 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 15.744 ; 15.779 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 14.132 ; 14.044 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 13.832 ; 13.693 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 14.128 ; 13.944 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 13.494 ; 13.526 ; Rise       ; select                        ;
; out5[*]    ; select                        ; 15.236 ; 15.155 ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 14.821 ; 14.718 ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 15.236 ; 15.155 ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 14.512 ; 14.461 ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 14.565 ; 14.506 ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 13.950 ; 13.858 ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 13.953 ; 13.858 ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 14.089 ; 14.157 ; Rise       ; select                        ;
; out6[*]    ; select                        ; 14.540 ; 14.547 ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 13.192 ; 13.095 ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 14.540 ; 14.547 ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 13.948 ; 13.781 ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 14.022 ; 13.921 ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 12.853 ; 12.777 ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 12.682 ; 12.631 ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 13.984 ; 14.065 ; Rise       ; select                        ;
; out7[*]    ; select                        ; 14.599 ; 14.627 ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 14.148 ; 14.083 ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 13.228 ; 13.127 ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 13.509 ; 13.453 ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 14.566 ; 14.385 ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 13.304 ; 13.218 ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 14.599 ; 14.627 ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 13.434 ; 13.541 ; Rise       ; select                        ;
; out8[*]    ; select                        ; 14.447 ; 14.391 ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 14.362 ; 14.207 ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 13.806 ; 13.778 ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 14.447 ; 14.391 ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 14.123 ; 14.041 ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 13.553 ; 13.374 ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 13.777 ; 13.696 ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 14.198 ; 14.210 ; Rise       ; select                        ;
; clk        ; select                        ; 13.199 ; 13.194 ; Fall       ; select                        ;
+------------+-------------------------------+--------+--------+------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Data Port  ; Clock Port                    ; Rise  ; Fall  ; Clock Edge ; Clock Reference               ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+
; Tx         ; clk_50                        ; 6.041 ; 5.713 ; Rise       ; clk_50                        ;
; Tx_busy    ; clk_50                        ; 4.182 ; 4.315 ; Rise       ; clk_50                        ;
; clk        ; clk_50                        ; 6.621 ; 7.017 ; Rise       ; clk_50                        ;
; Fifo_empty ; clk_800hz:clk_800hz|clk_800hz ; 5.754 ; 5.431 ; Rise       ; clk_800hz:clk_800hz|clk_800hz ;
; Fifo_full  ; select                        ; 7.271 ; 7.039 ; Rise       ; select                        ;
; clk        ; select                        ; 6.346 ; 6.696 ; Rise       ; select                        ;
; out1[*]    ; select                        ; 7.169 ; 7.393 ; Rise       ; select                        ;
;  out1[0]   ; select                        ; 8.730 ; 9.100 ; Rise       ; select                        ;
;  out1[1]   ; select                        ; 9.030 ; 9.441 ; Rise       ; select                        ;
;  out1[2]   ; select                        ; 7.169 ; 7.393 ; Rise       ; select                        ;
;  out1[3]   ; select                        ; 7.345 ; 7.553 ; Rise       ; select                        ;
;  out1[4]   ; select                        ; 7.501 ; 7.717 ; Rise       ; select                        ;
;  out1[5]   ; select                        ; 8.921 ; 9.273 ; Rise       ; select                        ;
;  out1[6]   ; select                        ; 8.500 ; 8.170 ; Rise       ; select                        ;
; out2[*]    ; select                        ; 5.999 ; 6.054 ; Rise       ; select                        ;
;  out2[0]   ; select                        ; 6.287 ; 6.415 ; Rise       ; select                        ;
;  out2[1]   ; select                        ; 6.148 ; 6.265 ; Rise       ; select                        ;
;  out2[2]   ; select                        ; 6.095 ; 6.199 ; Rise       ; select                        ;
;  out2[3]   ; select                        ; 6.358 ; 6.476 ; Rise       ; select                        ;
;  out2[4]   ; select                        ; 5.999 ; 6.054 ; Rise       ; select                        ;
;  out2[5]   ; select                        ; 7.002 ; 7.112 ; Rise       ; select                        ;
;  out2[6]   ; select                        ; 7.293 ; 7.167 ; Rise       ; select                        ;
; out3[*]    ; select                        ; 5.838 ; 5.902 ; Rise       ; select                        ;
;  out3[0]   ; select                        ; 5.975 ; 6.058 ; Rise       ; select                        ;
;  out3[1]   ; select                        ; 6.061 ; 6.140 ; Rise       ; select                        ;
;  out3[2]   ; select                        ; 5.838 ; 5.902 ; Rise       ; select                        ;
;  out3[3]   ; select                        ; 5.988 ; 6.040 ; Rise       ; select                        ;
;  out3[4]   ; select                        ; 6.124 ; 6.193 ; Rise       ; select                        ;
;  out3[5]   ; select                        ; 6.201 ; 6.348 ; Rise       ; select                        ;
;  out3[6]   ; select                        ; 6.313 ; 6.227 ; Rise       ; select                        ;
; out4[*]    ; select                        ; 6.231 ; 6.169 ; Rise       ; select                        ;
;  out4[0]   ; select                        ; 6.306 ; 6.434 ; Rise       ; select                        ;
;  out4[1]   ; select                        ; 6.312 ; 6.433 ; Rise       ; select                        ;
;  out4[2]   ; select                        ; 7.224 ; 7.380 ; Rise       ; select                        ;
;  out4[3]   ; select                        ; 6.404 ; 6.481 ; Rise       ; select                        ;
;  out4[4]   ; select                        ; 6.337 ; 6.406 ; Rise       ; select                        ;
;  out4[5]   ; select                        ; 6.454 ; 6.530 ; Rise       ; select                        ;
;  out4[6]   ; select                        ; 6.231 ; 6.169 ; Rise       ; select                        ;
; out5[*]    ; select                        ; 5.843 ; 5.870 ; Rise       ; select                        ;
;  out5[0]   ; select                        ; 6.136 ; 6.230 ; Rise       ; select                        ;
;  out5[1]   ; select                        ; 6.344 ; 6.450 ; Rise       ; select                        ;
;  out5[2]   ; select                        ; 6.038 ; 6.102 ; Rise       ; select                        ;
;  out5[3]   ; select                        ; 6.181 ; 6.238 ; Rise       ; select                        ;
;  out5[4]   ; select                        ; 5.861 ; 5.892 ; Rise       ; select                        ;
;  out5[5]   ; select                        ; 5.843 ; 5.870 ; Rise       ; select                        ;
;  out5[6]   ; select                        ; 5.976 ; 5.939 ; Rise       ; select                        ;
; out6[*]    ; select                        ; 5.914 ; 5.962 ; Rise       ; select                        ;
;  out6[0]   ; select                        ; 6.237 ; 6.286 ; Rise       ; select                        ;
;  out6[1]   ; select                        ; 7.158 ; 7.328 ; Rise       ; select                        ;
;  out6[2]   ; select                        ; 6.567 ; 6.648 ; Rise       ; select                        ;
;  out6[3]   ; select                        ; 5.914 ; 5.962 ; Rise       ; select                        ;
;  out6[4]   ; select                        ; 5.918 ; 5.968 ; Rise       ; select                        ;
;  out6[5]   ; select                        ; 6.011 ; 6.041 ; Rise       ; select                        ;
;  out6[6]   ; select                        ; 6.069 ; 6.012 ; Rise       ; select                        ;
; out7[*]    ; select                        ; 5.857 ; 5.907 ; Rise       ; select                        ;
;  out7[0]   ; select                        ; 6.191 ; 6.287 ; Rise       ; select                        ;
;  out7[1]   ; select                        ; 5.897 ; 5.950 ; Rise       ; select                        ;
;  out7[2]   ; select                        ; 5.857 ; 5.907 ; Rise       ; select                        ;
;  out7[3]   ; select                        ; 6.620 ; 6.712 ; Rise       ; select                        ;
;  out7[4]   ; select                        ; 5.965 ; 5.955 ; Rise       ; select                        ;
;  out7[5]   ; select                        ; 6.847 ; 6.930 ; Rise       ; select                        ;
;  out7[6]   ; select                        ; 6.093 ; 6.046 ; Rise       ; select                        ;
; out8[*]    ; select                        ; 5.755 ; 5.790 ; Rise       ; select                        ;
;  out8[0]   ; select                        ; 5.980 ; 6.035 ; Rise       ; select                        ;
;  out8[1]   ; select                        ; 5.755 ; 5.790 ; Rise       ; select                        ;
;  out8[2]   ; select                        ; 6.056 ; 6.124 ; Rise       ; select                        ;
;  out8[3]   ; select                        ; 6.378 ; 6.436 ; Rise       ; select                        ;
;  out8[4]   ; select                        ; 6.106 ; 6.148 ; Rise       ; select                        ;
;  out8[5]   ; select                        ; 6.091 ; 6.141 ; Rise       ; select                        ;
;  out8[6]   ; select                        ; 6.391 ; 6.296 ; Rise       ; select                        ;
; clk        ; select                        ; 6.346 ; 6.696 ; Fall       ; select                        ;
+------------+-------------------------------+-------+-------+------------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_empty    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Fifo_full     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out3[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out4[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out5[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out6[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out8[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Tx_busy       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; select                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rdreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wrreq                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_50                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_en                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_empty    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Fifo_full     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out3[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out4[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out4[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out4[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out4[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out5[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out6[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out6[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Tx_busy       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                           ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_50                        ; clk_50                        ; 2179     ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz ; clk_50                        ; 9        ; 1        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 790      ; 0        ; 0        ; 0        ;
; select                        ; clk_800hz:clk_800hz|clk_800hz ; 9        ; 0        ; 0        ; 0        ;
; select                        ; clr                           ; 0        ; 0        ; 32       ; 0        ;
; clk_800hz:clk_800hz|clk_800hz ; select                        ; 9        ; 0        ; 0        ; 0        ;
; clr                           ; select                        ; 32       ; 96       ; 0        ; 0        ;
; select                        ; select                        ; 781      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                            ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; From Clock                    ; To Clock                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
; clk_50                        ; clk_50                        ; 2179     ; 0        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz ; clk_50                        ; 9        ; 1        ; 0        ; 0        ;
; clk_800hz:clk_800hz|clk_800hz ; clk_800hz:clk_800hz|clk_800hz ; 790      ; 0        ; 0        ; 0        ;
; select                        ; clk_800hz:clk_800hz|clk_800hz ; 9        ; 0        ; 0        ; 0        ;
; select                        ; clr                           ; 0        ; 0        ; 32       ; 0        ;
; clk_800hz:clk_800hz|clk_800hz ; select                        ; 9        ; 0        ; 0        ; 0        ;
; clr                           ; select                        ; 32       ; 96       ; 0        ; 0        ;
; select                        ; select                        ; 781      ; 0        ; 0        ; 0        ;
+-------------------------------+-------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clr        ; select   ; 64       ; 64       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clr        ; select   ; 64       ; 64       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 77    ; 77   ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 265   ; 265  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Jun 07 03:33:06 2023
Info: Command: quartus_sta Display -c Display
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_qfg1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_3v8:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_2v8:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Display.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_800hz:clk_800hz|clk_800hz clk_800hz:clk_800hz|clk_800hz
    Info (332105): create_clock -period 1.000 -name select select
    Info (332105): create_clock -period 1.000 -name clk_50 clk_50
    Info (332105): create_clock -period 1.000 -name clr clr
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clk_sel  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.453            -189.036 clr 
    Info (332119):    -3.616            -194.688 clk_50 
    Info (332119):    -3.579            -112.800 select 
    Info (332119):    -2.804             -89.946 clk_800hz:clk_800hz|clk_800hz 
Info (332146): Worst-case hold slack is -0.618
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.618              -5.856 select 
    Info (332119):     0.387               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     0.391               0.000 clk_50 
    Info (332119):     5.098               0.000 clr 
Info (332146): Worst-case recovery slack is -0.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.225              -5.825 select 
Info (332146): Worst-case removal slack is -0.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.610             -29.399 select 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -164.383 select 
    Info (332119):    -3.000            -137.925 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.693             -82.185 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clk_sel  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.927            -174.070 clr 
    Info (332119):    -3.293             -94.673 select 
    Info (332119):    -3.258            -165.484 clk_50 
    Info (332119):    -2.488             -78.788 clk_800hz:clk_800hz|clk_800hz 
Info (332146): Worst-case hold slack is -0.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.686              -8.969 select 
    Info (332119):     0.339               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     0.350               0.000 clk_50 
    Info (332119):     4.785               0.000 clr 
Info (332146): Worst-case recovery slack is 0.061
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.061               0.000 select 
Info (332146): Worst-case removal slack is -0.554
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.554             -27.986 select 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -164.099 select 
    Info (332119):    -3.000            -137.925 clk_50 
    Info (332119):    -3.000              -3.000 clr 
    Info (332119):    -2.649             -81.745 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clk_sel  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.609
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.609             -74.538 clr 
    Info (332119):    -1.498             -31.990 select 
    Info (332119):    -1.249             -44.060 clk_50 
    Info (332119):    -0.869             -25.458 clk_800hz:clk_800hz|clk_800hz 
Info (332146): Worst-case hold slack is -0.406
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.406              -0.772 select 
    Info (332119):     0.047               0.000 clk_50 
    Info (332119):     0.175               0.000 clk_800hz:clk_800hz|clk_800hz 
    Info (332119):     2.363               0.000 clr 
Info (332146): Worst-case recovery slack is -0.524
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.524             -26.556 select 
Info (332146): Worst-case removal slack is -0.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.440             -19.946 select 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -188.609 select 
    Info (332119):    -3.000            -114.548 clk_50 
    Info (332119):    -3.000              -4.991 clr 
    Info (332119):    -1.000             -53.000 clk_800hz:clk_800hz|clk_800hz 
Info (332114): Report Metastability: Found 18 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Wed Jun 07 03:33:10 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


