{
  "module_name": "pcm186x.h",
  "hash_id": "faa85cc89dde95b0508d82a7e230954882fd21329ded063fe83b0e53eb6a4802",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/pcm186x.h",
  "human_readable_source": "\n \n\n#ifndef _PCM186X_H_\n#define _PCM186X_H_\n\n#include <linux/pm.h>\n#include <linux/regmap.h>\n\nenum pcm186x_type {\n\tPCM1862,\n\tPCM1863,\n\tPCM1864,\n\tPCM1865,\n};\n\n#define PCM186X_RATES\tSNDRV_PCM_RATE_8000_192000\n#define PCM186X_FORMATS\t(SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S20_3LE |\\\n\t\t\t SNDRV_PCM_FMTBIT_S24_LE | \\\n\t\t\t SNDRV_PCM_FMTBIT_S32_LE)\n\n#define PCM186X_PAGE_LEN\t\t0x0100\n#define PCM186X_PAGE_BASE(n)\t\t(PCM186X_PAGE_LEN * n)\n\n \n#define PCM186X_PAGE\t\t\t0\n\n \n#define PCM186X_PGA_VAL_CH1_L\t\t(PCM186X_PAGE_BASE(0) +   1)\n#define PCM186X_PGA_VAL_CH1_R\t\t(PCM186X_PAGE_BASE(0) +   2)\n#define PCM186X_PGA_VAL_CH2_L\t\t(PCM186X_PAGE_BASE(0) +   3)\n#define PCM186X_PGA_VAL_CH2_R\t\t(PCM186X_PAGE_BASE(0) +   4)\n#define PCM186X_PGA_CTRL\t\t(PCM186X_PAGE_BASE(0) +   5)\n#define PCM186X_ADC1_INPUT_SEL_L\t(PCM186X_PAGE_BASE(0) +   6)\n#define PCM186X_ADC1_INPUT_SEL_R\t(PCM186X_PAGE_BASE(0) +   7)\n#define PCM186X_ADC2_INPUT_SEL_L\t(PCM186X_PAGE_BASE(0) +   8)\n#define PCM186X_ADC2_INPUT_SEL_R\t(PCM186X_PAGE_BASE(0) +   9)\n#define PCM186X_AUXADC_INPUT_SEL\t(PCM186X_PAGE_BASE(0) +  10)\n#define PCM186X_PCM_CFG\t\t\t(PCM186X_PAGE_BASE(0) +  11)\n#define PCM186X_TDM_TX_SEL\t\t(PCM186X_PAGE_BASE(0) +  12)\n#define PCM186X_TDM_TX_OFFSET\t\t(PCM186X_PAGE_BASE(0) +  13)\n#define PCM186X_TDM_RX_OFFSET\t\t(PCM186X_PAGE_BASE(0) +  14)\n#define PCM186X_DPGA_VAL_CH1_L\t\t(PCM186X_PAGE_BASE(0) +  15)\n#define PCM186X_GPIO1_0_CTRL\t\t(PCM186X_PAGE_BASE(0) +  16)\n#define PCM186X_GPIO3_2_CTRL\t\t(PCM186X_PAGE_BASE(0) +  17)\n#define PCM186X_GPIO1_0_DIR_CTRL\t(PCM186X_PAGE_BASE(0) +  18)\n#define PCM186X_GPIO3_2_DIR_CTRL\t(PCM186X_PAGE_BASE(0) +  19)\n#define PCM186X_GPIO_IN_OUT\t\t(PCM186X_PAGE_BASE(0) +  20)\n#define PCM186X_GPIO_PULL_CTRL\t\t(PCM186X_PAGE_BASE(0) +  21)\n#define PCM186X_DPGA_VAL_CH1_R\t\t(PCM186X_PAGE_BASE(0) +  22)\n#define PCM186X_DPGA_VAL_CH2_L\t\t(PCM186X_PAGE_BASE(0) +  23)\n#define PCM186X_DPGA_VAL_CH2_R\t\t(PCM186X_PAGE_BASE(0) +  24)\n#define PCM186X_DPGA_GAIN_CTRL\t\t(PCM186X_PAGE_BASE(0) +  25)\n#define PCM186X_DPGA_MIC_CTRL\t\t(PCM186X_PAGE_BASE(0) +  26)\n#define PCM186X_DIN_RESAMP_CTRL\t\t(PCM186X_PAGE_BASE(0) +  27)\n#define PCM186X_CLK_CTRL\t\t(PCM186X_PAGE_BASE(0) +  32)\n#define PCM186X_DSP1_CLK_DIV\t\t(PCM186X_PAGE_BASE(0) +  33)\n#define PCM186X_DSP2_CLK_DIV\t\t(PCM186X_PAGE_BASE(0) +  34)\n#define PCM186X_ADC_CLK_DIV\t\t(PCM186X_PAGE_BASE(0) +  35)\n#define PCM186X_PLL_SCK_DIV\t\t(PCM186X_PAGE_BASE(0) +  37)\n#define PCM186X_BCK_DIV\t\t\t(PCM186X_PAGE_BASE(0) +  38)\n#define PCM186X_LRK_DIV\t\t\t(PCM186X_PAGE_BASE(0) +  39)\n#define PCM186X_PLL_CTRL\t\t(PCM186X_PAGE_BASE(0) +  40)\n#define PCM186X_PLL_P_DIV\t\t(PCM186X_PAGE_BASE(0) +  41)\n#define PCM186X_PLL_R_DIV\t\t(PCM186X_PAGE_BASE(0) +  42)\n#define PCM186X_PLL_J_DIV\t\t(PCM186X_PAGE_BASE(0) +  43)\n#define PCM186X_PLL_D_DIV_LSB\t\t(PCM186X_PAGE_BASE(0) +  44)\n#define PCM186X_PLL_D_DIV_MSB\t\t(PCM186X_PAGE_BASE(0) +  45)\n#define PCM186X_SIGDET_MODE\t\t(PCM186X_PAGE_BASE(0) +  48)\n#define PCM186X_SIGDET_MASK\t\t(PCM186X_PAGE_BASE(0) +  49)\n#define PCM186X_SIGDET_STAT\t\t(PCM186X_PAGE_BASE(0) +  50)\n#define PCM186X_SIGDET_LOSS_TIME\t(PCM186X_PAGE_BASE(0) +  52)\n#define PCM186X_SIGDET_SCAN_TIME\t(PCM186X_PAGE_BASE(0) +  53)\n#define PCM186X_SIGDET_INT_INTVL\t(PCM186X_PAGE_BASE(0) +  54)\n#define PCM186X_SIGDET_DC_REF_CH1_L\t(PCM186X_PAGE_BASE(0) +  64)\n#define PCM186X_SIGDET_DC_DIFF_CH1_L\t(PCM186X_PAGE_BASE(0) +  65)\n#define PCM186X_SIGDET_DC_LEV_CH1_L\t(PCM186X_PAGE_BASE(0) +  66)\n#define PCM186X_SIGDET_DC_REF_CH1_R\t(PCM186X_PAGE_BASE(0) +  67)\n#define PCM186X_SIGDET_DC_DIFF_CH1_R\t(PCM186X_PAGE_BASE(0) +  68)\n#define PCM186X_SIGDET_DC_LEV_CH1_R\t(PCM186X_PAGE_BASE(0) +  69)\n#define PCM186X_SIGDET_DC_REF_CH2_L\t(PCM186X_PAGE_BASE(0) +  70)\n#define PCM186X_SIGDET_DC_DIFF_CH2_L\t(PCM186X_PAGE_BASE(0) +  71)\n#define PCM186X_SIGDET_DC_LEV_CH2_L\t(PCM186X_PAGE_BASE(0) +  72)\n#define PCM186X_SIGDET_DC_REF_CH2_R\t(PCM186X_PAGE_BASE(0) +  73)\n#define PCM186X_SIGDET_DC_DIFF_CH2_R\t(PCM186X_PAGE_BASE(0) +  74)\n#define PCM186X_SIGDET_DC_LEV_CH2_R\t(PCM186X_PAGE_BASE(0) +  75)\n#define PCM186X_SIGDET_DC_REF_CH3_L\t(PCM186X_PAGE_BASE(0) +  76)\n#define PCM186X_SIGDET_DC_DIFF_CH3_L\t(PCM186X_PAGE_BASE(0) +  77)\n#define PCM186X_SIGDET_DC_LEV_CH3_L\t(PCM186X_PAGE_BASE(0) +  78)\n#define PCM186X_SIGDET_DC_REF_CH3_R\t(PCM186X_PAGE_BASE(0) +  79)\n#define PCM186X_SIGDET_DC_DIFF_CH3_R\t(PCM186X_PAGE_BASE(0) +  80)\n#define PCM186X_SIGDET_DC_LEV_CH3_R\t(PCM186X_PAGE_BASE(0) +  81)\n#define PCM186X_SIGDET_DC_REF_CH4_L\t(PCM186X_PAGE_BASE(0) +  82)\n#define PCM186X_SIGDET_DC_DIFF_CH4_L\t(PCM186X_PAGE_BASE(0) +  83)\n#define PCM186X_SIGDET_DC_LEV_CH4_L\t(PCM186X_PAGE_BASE(0) +  84)\n#define PCM186X_SIGDET_DC_REF_CH4_R\t(PCM186X_PAGE_BASE(0) +  85)\n#define PCM186X_SIGDET_DC_DIFF_CH4_R\t(PCM186X_PAGE_BASE(0) +  86)\n#define PCM186X_SIGDET_DC_LEV_CH4_R\t(PCM186X_PAGE_BASE(0) +  87)\n#define PCM186X_AUXADC_DATA_CTRL\t(PCM186X_PAGE_BASE(0) +  88)\n#define PCM186X_AUXADC_DATA_LSB\t\t(PCM186X_PAGE_BASE(0) +  89)\n#define PCM186X_AUXADC_DATA_MSB\t\t(PCM186X_PAGE_BASE(0) +  90)\n#define PCM186X_INT_ENABLE\t\t(PCM186X_PAGE_BASE(0) +  96)\n#define PCM186X_INT_FLAG\t\t(PCM186X_PAGE_BASE(0) +  97)\n#define PCM186X_INT_POL_WIDTH\t\t(PCM186X_PAGE_BASE(0) +  98)\n#define PCM186X_POWER_CTRL\t\t(PCM186X_PAGE_BASE(0) + 112)\n#define PCM186X_FILTER_MUTE_CTRL\t(PCM186X_PAGE_BASE(0) + 113)\n#define PCM186X_DEVICE_STATUS\t\t(PCM186X_PAGE_BASE(0) + 114)\n#define PCM186X_FSAMPLE_STATUS\t\t(PCM186X_PAGE_BASE(0) + 115)\n#define PCM186X_DIV_STATUS\t\t(PCM186X_PAGE_BASE(0) + 116)\n#define PCM186X_CLK_STATUS\t\t(PCM186X_PAGE_BASE(0) + 117)\n#define PCM186X_SUPPLY_STATUS\t\t(PCM186X_PAGE_BASE(0) + 120)\n\n \n#define PCM186X_MMAP_STAT_CTRL\t\t(PCM186X_PAGE_BASE(1) +   1)\n#define PCM186X_MMAP_ADDRESS\t\t(PCM186X_PAGE_BASE(1) +   2)\n#define PCM186X_MEM_WDATA0\t\t(PCM186X_PAGE_BASE(1) +   4)\n#define PCM186X_MEM_WDATA1\t\t(PCM186X_PAGE_BASE(1) +   5)\n#define PCM186X_MEM_WDATA2\t\t(PCM186X_PAGE_BASE(1) +   6)\n#define PCM186X_MEM_WDATA3\t\t(PCM186X_PAGE_BASE(1) +   7)\n#define PCM186X_MEM_RDATA0\t\t(PCM186X_PAGE_BASE(1) +   8)\n#define PCM186X_MEM_RDATA1\t\t(PCM186X_PAGE_BASE(1) +   9)\n#define PCM186X_MEM_RDATA2\t\t(PCM186X_PAGE_BASE(1) +  10)\n#define PCM186X_MEM_RDATA3\t\t(PCM186X_PAGE_BASE(1) +  11)\n\n \n#define PCM186X_OSC_PWR_DOWN_CTRL\t(PCM186X_PAGE_BASE(3) +  18)\n#define PCM186X_MIC_BIAS_CTRL\t\t(PCM186X_PAGE_BASE(3) +  21)\n\n \n#define PCM186X_CURR_TRIM_CTRL\t\t(PCM186X_PAGE_BASE(253) +  20)\n\n#define PCM186X_MAX_REGISTER\t\tPCM186X_CURR_TRIM_CTRL\n\n \n#define PCM186X_RESET\t\t\t0xfe\n\n \n#define PCM186X_ADC_INPUT_SEL_POL\tBIT(7)\n#define PCM186X_ADC_INPUT_SEL_MASK\tGENMASK(5, 0)\n\n \n#define PCM186X_PCM_CFG_RX_WLEN_MASK\tGENMASK(7, 6)\n#define PCM186X_PCM_CFG_RX_WLEN_SHIFT\t6\n#define PCM186X_PCM_CFG_RX_WLEN_32\t0x00\n#define PCM186X_PCM_CFG_RX_WLEN_24\t0x01\n#define PCM186X_PCM_CFG_RX_WLEN_20\t0x02\n#define PCM186X_PCM_CFG_RX_WLEN_16\t0x03\n#define PCM186X_PCM_CFG_TDM_LRCK_MODE\tBIT(4)\n#define PCM186X_PCM_CFG_TX_WLEN_MASK\tGENMASK(3, 2)\n#define PCM186X_PCM_CFG_TX_WLEN_SHIFT\t2\n#define PCM186X_PCM_CFG_TX_WLEN_32\t0x00\n#define PCM186X_PCM_CFG_TX_WLEN_24\t0x01\n#define PCM186X_PCM_CFG_TX_WLEN_20\t0x02\n#define PCM186X_PCM_CFG_TX_WLEN_16\t0x03\n#define PCM186X_PCM_CFG_FMT_MASK\tGENMASK(1, 0)\n#define PCM186X_PCM_CFG_FMT_SHIFT\t0\n#define PCM186X_PCM_CFG_FMT_I2S\t\t0x00\n#define PCM186X_PCM_CFG_FMT_LEFTJ\t0x01\n#define PCM186X_PCM_CFG_FMT_RIGHTJ\t0x02\n#define PCM186X_PCM_CFG_FMT_TDM\t\t0x03\n\n \n#define PCM186X_TDM_TX_SEL_2CH\t\t0x00\n#define PCM186X_TDM_TX_SEL_4CH\t\t0x01\n#define PCM186X_TDM_TX_SEL_6CH\t\t0x02\n#define PCM186X_TDM_TX_SEL_MASK\t\t0x03\n\n \n#define PCM186X_CLK_CTRL_SCK_XI_SEL1\tBIT(7)\n#define PCM186X_CLK_CTRL_SCK_XI_SEL0\tBIT(6)\n#define PCM186X_CLK_CTRL_SCK_SRC_PLL\tBIT(5)\n#define PCM186X_CLK_CTRL_MST_MODE\tBIT(4)\n#define PCM186X_CLK_CTRL_ADC_SRC_PLL\tBIT(3)\n#define PCM186X_CLK_CTRL_DSP2_SRC_PLL\tBIT(2)\n#define PCM186X_CLK_CTRL_DSP1_SRC_PLL\tBIT(1)\n#define PCM186X_CLK_CTRL_CLKDET_EN\tBIT(0)\n\n \n#define PCM186X_PLL_CTRL_LOCK\t\tBIT(4)\n#define PCM186X_PLL_CTRL_REF_SEL\tBIT(1)\n#define PCM186X_PLL_CTRL_EN\t\tBIT(0)\n\n \n#define PCM186X_PWR_CTRL_PWRDN\t\tBIT(2)\n#define PCM186X_PWR_CTRL_SLEEP\t\tBIT(1)\n#define PCM186X_PWR_CTRL_STBY\t\tBIT(0)\n\n \n#define PCM186X_CLK_STATUS_LRCKHLT\tBIT(6)\n#define PCM186X_CLK_STATUS_BCKHLT\tBIT(5)\n#define PCM186X_CLK_STATUS_SCKHLT\tBIT(4)\n#define PCM186X_CLK_STATUS_LRCKERR\tBIT(2)\n#define PCM186X_CLK_STATUS_BCKERR\tBIT(1)\n#define PCM186X_CLK_STATUS_SCKERR\tBIT(0)\n\n \n#define PCM186X_SUPPLY_STATUS_DVDD\tBIT(2)\n#define PCM186X_SUPPLY_STATUS_AVDD\tBIT(1)\n#define PCM186X_SUPPLY_STATUS_LDO\tBIT(0)\n\n \n#define PCM186X_MMAP_STAT_DONE\t\tBIT(4)\n#define PCM186X_MMAP_STAT_BUSY\t\tBIT(2)\n#define PCM186X_MMAP_STAT_R_REQ\t\tBIT(1)\n#define PCM186X_MMAP_STAT_W_REQ\t\tBIT(0)\n\nextern const struct regmap_config pcm186x_regmap;\n\nint pcm186x_probe(struct device *dev, enum pcm186x_type type, int irq,\n\t\t  struct regmap *regmap);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}