
j04_rtos_queue01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006f18  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  080070f8  080070f8  000080f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007228  08007228  00009070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007228  08007228  00008228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007230  08007230  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007230  08007230  00008230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007234  08007234  00008234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08007238  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ffc  20000070  080072a8  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000506c  080072a8  0000a06c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001697b  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000358e  00000000  00000000  0001fa1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  00022fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e66  00000000  00000000  00024280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000049ce  00000000  00000000  000250e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015791  00000000  00000000  00029ab4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d44ef  00000000  00000000  0003f245  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00113734  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005620  00000000  00000000  00113778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  00118d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000070 	.word	0x20000070
 80001fc:	00000000 	.word	0x00000000
 8000200:	080070e0 	.word	0x080070e0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000074 	.word	0x20000074
 800021c:	080070e0 	.word	0x080070e0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// 重定向 printf 函式到 UART3
int _write(int file, char *ptr, int len)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	b29a      	uxth	r2, r3
 80005fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000600:	68b9      	ldr	r1, [r7, #8]
 8000602:	4804      	ldr	r0, [pc, #16]	@ (8000614 <_write+0x28>)
 8000604:	f001 ffc2 	bl	800258c <HAL_UART_Transmit>
  return len;
 8000608:	687b      	ldr	r3, [r7, #4]
}
 800060a:	4618      	mov	r0, r3
 800060c:	3710      	adds	r7, #16
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	2000008c 	.word	0x2000008c

08000618 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061c:	f000 fbd2 	bl	8000dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000620:	f000 f842 	bl	80006a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000624:	f000 f906 	bl	8000834 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000628:	f000 f8aa 	bl	8000780 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800062c:	f000 f8d2 	bl	80007d4 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000630:	f002 feac 	bl	800338c <osKernelInitialize>
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of NumberQueue */
  // 建立一個可容納16個uint16_t元素的消息隊列
  NumberQueueHandle = osMessageQueueNew (16,   // 建立Queue可容納16個元素
 8000634:	4a11      	ldr	r2, [pc, #68]	@ (800067c <main+0x64>)
 8000636:	2102      	movs	r1, #2
 8000638:	2010      	movs	r0, #16
 800063a:	f002 ff9e 	bl	800357a <osMessageQueueNew>
 800063e:	4603      	mov	r3, r0
 8000640:	4a0f      	ldr	r2, [pc, #60]	@ (8000680 <main+0x68>)
 8000642:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  // 建立預設任務 RTOS 內定義的任務函式
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000644:	4a0f      	ldr	r2, [pc, #60]	@ (8000684 <main+0x6c>)
 8000646:	2100      	movs	r1, #0
 8000648:	480f      	ldr	r0, [pc, #60]	@ (8000688 <main+0x70>)
 800064a:	f002 fee9 	bl	8003420 <osThreadNew>
 800064e:	4603      	mov	r3, r0
 8000650:	4a0e      	ldr	r2, [pc, #56]	@ (800068c <main+0x74>)
 8000652:	6013      	str	r3, [r2, #0]

  /* creation of TaskA */
  // 建立任務A
  TaskAHandle = osThreadNew(StartTaskA, NULL, &TaskA_attributes);
 8000654:	4a0e      	ldr	r2, [pc, #56]	@ (8000690 <main+0x78>)
 8000656:	2100      	movs	r1, #0
 8000658:	480e      	ldr	r0, [pc, #56]	@ (8000694 <main+0x7c>)
 800065a:	f002 fee1 	bl	8003420 <osThreadNew>
 800065e:	4603      	mov	r3, r0
 8000660:	4a0d      	ldr	r2, [pc, #52]	@ (8000698 <main+0x80>)
 8000662:	6013      	str	r3, [r2, #0]

  /* creation of TaskB */
  // 建立任務B
  TaskBHandle = osThreadNew(StartTaskB, NULL, &TaskB_attributes);
 8000664:	4a0d      	ldr	r2, [pc, #52]	@ (800069c <main+0x84>)
 8000666:	2100      	movs	r1, #0
 8000668:	480d      	ldr	r0, [pc, #52]	@ (80006a0 <main+0x88>)
 800066a:	f002 fed9 	bl	8003420 <osThreadNew>
 800066e:	4603      	mov	r3, r0
 8000670:	4a0c      	ldr	r2, [pc, #48]	@ (80006a4 <main+0x8c>)
 8000672:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000674:	f002 feae 	bl	80033d4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <main+0x60>
 800067c:	080071c4 	.word	0x080071c4
 8000680:	200005c4 	.word	0x200005c4
 8000684:	08007158 	.word	0x08007158
 8000688:	08000991 	.word	0x08000991
 800068c:	200005b8 	.word	0x200005b8
 8000690:	0800717c 	.word	0x0800717c
 8000694:	080009a1 	.word	0x080009a1
 8000698:	200005bc 	.word	0x200005bc
 800069c:	080071a0 	.word	0x080071a0
 80006a0:	080009dd 	.word	0x080009dd
 80006a4:	200005c0 	.word	0x200005c0

080006a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b094      	sub	sp, #80	@ 0x50
 80006ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ae:	f107 031c 	add.w	r3, r7, #28
 80006b2:	2234      	movs	r2, #52	@ 0x34
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f005 feed 	bl	8006496 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	f107 0308 	add.w	r3, r7, #8
 80006c0:	2200      	movs	r2, #0
 80006c2:	601a      	str	r2, [r3, #0]
 80006c4:	605a      	str	r2, [r3, #4]
 80006c6:	609a      	str	r2, [r3, #8]
 80006c8:	60da      	str	r2, [r3, #12]
 80006ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006cc:	2300      	movs	r3, #0
 80006ce:	607b      	str	r3, [r7, #4]
 80006d0:	4b29      	ldr	r3, [pc, #164]	@ (8000778 <SystemClock_Config+0xd0>)
 80006d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006d4:	4a28      	ldr	r2, [pc, #160]	@ (8000778 <SystemClock_Config+0xd0>)
 80006d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006da:	6413      	str	r3, [r2, #64]	@ 0x40
 80006dc:	4b26      	ldr	r3, [pc, #152]	@ (8000778 <SystemClock_Config+0xd0>)
 80006de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006e4:	607b      	str	r3, [r7, #4]
 80006e6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006e8:	2300      	movs	r3, #0
 80006ea:	603b      	str	r3, [r7, #0]
 80006ec:	4b23      	ldr	r3, [pc, #140]	@ (800077c <SystemClock_Config+0xd4>)
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	4a22      	ldr	r2, [pc, #136]	@ (800077c <SystemClock_Config+0xd4>)
 80006f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006f6:	6013      	str	r3, [r2, #0]
 80006f8:	4b20      	ldr	r3, [pc, #128]	@ (800077c <SystemClock_Config+0xd4>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000700:	603b      	str	r3, [r7, #0]
 8000702:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000704:	2301      	movs	r3, #1
 8000706:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000708:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800070c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800070e:	2302      	movs	r3, #2
 8000710:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000712:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000716:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000718:	2308      	movs	r3, #8
 800071a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 384;
 800071c:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000720:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000722:	2304      	movs	r3, #4
 8000724:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000726:	2308      	movs	r3, #8
 8000728:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800072a:	2302      	movs	r3, #2
 800072c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	f107 031c 	add.w	r3, r7, #28
 8000732:	4618      	mov	r0, r3
 8000734:	f001 fc56 	bl	8001fe4 <HAL_RCC_OscConfig>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d001      	beq.n	8000742 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800073e:	f000 f96d 	bl	8000a1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000742:	230f      	movs	r3, #15
 8000744:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000746:	2302      	movs	r3, #2
 8000748:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	2300      	movs	r3, #0
 800074c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800074e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000752:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000758:	f107 0308 	add.w	r3, r7, #8
 800075c:	2103      	movs	r1, #3
 800075e:	4618      	mov	r0, r3
 8000760:	f000 ff94 	bl	800168c <HAL_RCC_ClockConfig>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800076a:	f000 f957 	bl	8000a1c <Error_Handler>
  }
}
 800076e:	bf00      	nop
 8000770:	3750      	adds	r7, #80	@ 0x50
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40023800 	.word	0x40023800
 800077c:	40007000 	.word	0x40007000

08000780 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 8000786:	4a12      	ldr	r2, [pc, #72]	@ (80007d0 <MX_USART3_UART_Init+0x50>)
 8000788:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800078a:	4b10      	ldr	r3, [pc, #64]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 800078c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000790:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000792:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80007a4:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 80007a6:	220c      	movs	r2, #12
 80007a8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	@ (80007cc <MX_USART3_UART_Init+0x4c>)
 80007b8:	f001 fe98 	bl	80024ec <HAL_UART_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80007c2:	f000 f92b 	bl	8000a1c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	2000008c 	.word	0x2000008c
 80007d0:	40004800 	.word	0x40004800

080007d4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80007d8:	4b15      	ldr	r3, [pc, #84]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007da:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80007de:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80007e0:	4b13      	ldr	r3, [pc, #76]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007e2:	2206      	movs	r2, #6
 80007e4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80007e6:	4b12      	ldr	r3, [pc, #72]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007e8:	2202      	movs	r2, #2
 80007ea:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80007ec:	4b10      	ldr	r3, [pc, #64]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80007f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007f4:	2202      	movs	r2, #2
 80007f6:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80007f8:	4b0d      	ldr	r3, [pc, #52]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 80007fa:	2201      	movs	r2, #1
 80007fc:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80007fe:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000800:	2200      	movs	r2, #0
 8000802:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000804:	4b0a      	ldr	r3, [pc, #40]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000806:	2200      	movs	r2, #0
 8000808:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800080a:	4b09      	ldr	r3, [pc, #36]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800080c:	2201      	movs	r2, #1
 800080e:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000810:	4b07      	ldr	r3, [pc, #28]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000812:	2201      	movs	r2, #1
 8000814:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000816:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8000818:	2200      	movs	r2, #0
 800081a:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800081c:	4804      	ldr	r0, [pc, #16]	@ (8000830 <MX_USB_OTG_FS_PCD_Init+0x5c>)
 800081e:	f000 fdfa 	bl	8001416 <HAL_PCD_Init>
 8000822:	4603      	mov	r3, r0
 8000824:	2b00      	cmp	r3, #0
 8000826:	d001      	beq.n	800082c <MX_USB_OTG_FS_PCD_Init+0x58>
  {
    Error_Handler();
 8000828:	f000 f8f8 	bl	8000a1c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}
 8000830:	200000d4 	.word	0x200000d4

08000834 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	@ 0x30
 8000838:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083a:	f107 031c 	add.w	r3, r7, #28
 800083e:	2200      	movs	r2, #0
 8000840:	601a      	str	r2, [r3, #0]
 8000842:	605a      	str	r2, [r3, #4]
 8000844:	609a      	str	r2, [r3, #8]
 8000846:	60da      	str	r2, [r3, #12]
 8000848:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2300      	movs	r3, #0
 800084c:	61bb      	str	r3, [r7, #24]
 800084e:	4b4c      	ldr	r3, [pc, #304]	@ (8000980 <MX_GPIO_Init+0x14c>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	4a4b      	ldr	r2, [pc, #300]	@ (8000980 <MX_GPIO_Init+0x14c>)
 8000854:	f043 0304 	orr.w	r3, r3, #4
 8000858:	6313      	str	r3, [r2, #48]	@ 0x30
 800085a:	4b49      	ldr	r3, [pc, #292]	@ (8000980 <MX_GPIO_Init+0x14c>)
 800085c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085e:	f003 0304 	and.w	r3, r3, #4
 8000862:	61bb      	str	r3, [r7, #24]
 8000864:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000866:	2300      	movs	r3, #0
 8000868:	617b      	str	r3, [r7, #20]
 800086a:	4b45      	ldr	r3, [pc, #276]	@ (8000980 <MX_GPIO_Init+0x14c>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	4a44      	ldr	r2, [pc, #272]	@ (8000980 <MX_GPIO_Init+0x14c>)
 8000870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000874:	6313      	str	r3, [r2, #48]	@ 0x30
 8000876:	4b42      	ldr	r3, [pc, #264]	@ (8000980 <MX_GPIO_Init+0x14c>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800087a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800087e:	617b      	str	r3, [r7, #20]
 8000880:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000882:	2300      	movs	r3, #0
 8000884:	613b      	str	r3, [r7, #16]
 8000886:	4b3e      	ldr	r3, [pc, #248]	@ (8000980 <MX_GPIO_Init+0x14c>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088a:	4a3d      	ldr	r2, [pc, #244]	@ (8000980 <MX_GPIO_Init+0x14c>)
 800088c:	f043 0302 	orr.w	r3, r3, #2
 8000890:	6313      	str	r3, [r2, #48]	@ 0x30
 8000892:	4b3b      	ldr	r3, [pc, #236]	@ (8000980 <MX_GPIO_Init+0x14c>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	f003 0302 	and.w	r3, r3, #2
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800089e:	2300      	movs	r3, #0
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	4b37      	ldr	r3, [pc, #220]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a6:	4a36      	ldr	r2, [pc, #216]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008a8:	f043 0308 	orr.w	r3, r3, #8
 80008ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ae:	4b34      	ldr	r3, [pc, #208]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	f003 0308 	and.w	r3, r3, #8
 80008b6:	60fb      	str	r3, [r7, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	60bb      	str	r3, [r7, #8]
 80008be:	4b30      	ldr	r3, [pc, #192]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a2f      	ldr	r2, [pc, #188]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b2d      	ldr	r3, [pc, #180]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80008d2:	60bb      	str	r3, [r7, #8]
 80008d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	4b29      	ldr	r3, [pc, #164]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a28      	ldr	r2, [pc, #160]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008e0:	f043 0301 	orr.w	r3, r3, #1
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b26      	ldr	r3, [pc, #152]	@ (8000980 <MX_GPIO_Init+0x14c>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0301 	and.w	r3, r3, #1
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008f2:	2200      	movs	r2, #0
 80008f4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80008f8:	4822      	ldr	r0, [pc, #136]	@ (8000984 <MX_GPIO_Init+0x150>)
 80008fa:	f000 fd73 	bl	80013e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008fe:	2200      	movs	r2, #0
 8000900:	2140      	movs	r1, #64	@ 0x40
 8000902:	4821      	ldr	r0, [pc, #132]	@ (8000988 <MX_GPIO_Init+0x154>)
 8000904:	f000 fd6e 	bl	80013e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000908:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800090c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800090e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	481b      	ldr	r0, [pc, #108]	@ (800098c <MX_GPIO_Init+0x158>)
 8000920:	f000 fbcc 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000924:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800092a:	2301      	movs	r3, #1
 800092c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000932:	2300      	movs	r3, #0
 8000934:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4619      	mov	r1, r3
 800093c:	4811      	ldr	r0, [pc, #68]	@ (8000984 <MX_GPIO_Init+0x150>)
 800093e:	f000 fbbd 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000942:	2340      	movs	r3, #64	@ 0x40
 8000944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000946:	2301      	movs	r3, #1
 8000948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	2300      	movs	r3, #0
 800094c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800094e:	2300      	movs	r3, #0
 8000950:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000952:	f107 031c 	add.w	r3, r7, #28
 8000956:	4619      	mov	r1, r3
 8000958:	480b      	ldr	r0, [pc, #44]	@ (8000988 <MX_GPIO_Init+0x154>)
 800095a:	f000 fbaf 	bl	80010bc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 800095e:	2380      	movs	r3, #128	@ 0x80
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000962:	2300      	movs	r3, #0
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	4805      	ldr	r0, [pc, #20]	@ (8000988 <MX_GPIO_Init+0x154>)
 8000972:	f000 fba3 	bl	80010bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000976:	bf00      	nop
 8000978:	3730      	adds	r7, #48	@ 0x30
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800
 8000984:	40020400 	.word	0x40020400
 8000988:	40021800 	.word	0x40021800
 800098c:	40020800 	.word	0x40020800

08000990 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000998:	2001      	movs	r0, #1
 800099a:	f002 fdd3 	bl	8003544 <osDelay>
 800099e:	e7fb      	b.n	8000998 <StartDefaultTask+0x8>

080009a0 <StartTaskA>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskA */
void StartTaskA(void *argument)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b084      	sub	sp, #16
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  uint16_t recvNumber;
  /* Infinite loop */
  for(;;)
  {
    // 從佇列中接收數字，timeout 設為 osWaitForever 表示阻塞等待
    if (osMessageQueueGet(NumberQueueHandle,   //  Queue隊列句柄
 80009a8:	4b0a      	ldr	r3, [pc, #40]	@ (80009d4 <StartTaskA+0x34>)
 80009aa:	6818      	ldr	r0, [r3, #0]
 80009ac:	f107 010e 	add.w	r1, r7, #14
 80009b0:	f04f 33ff 	mov.w	r3, #4294967295
 80009b4:	2200      	movs	r2, #0
 80009b6:	f002 feb3 	bl	8003720 <osMessageQueueGet>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d104      	bne.n	80009ca <StartTaskA+0x2a>
                        &recvNumber,           //  接收數字的指標
                        NULL,                  //  不使用優先權
                        osWaitForever) == osOK)  // 永遠等待直到收到數字
    {
      // 這裡以 printf 輸出
      printf("TaskA received number: %lu\r\n", (unsigned long)recvNumber);
 80009c0:	89fb      	ldrh	r3, [r7, #14]
 80009c2:	4619      	mov	r1, r3
 80009c4:	4804      	ldr	r0, [pc, #16]	@ (80009d8 <StartTaskA+0x38>)
 80009c6:	f005 fd11 	bl	80063ec <iprintf>
    }
    osDelay(1);
 80009ca:	2001      	movs	r0, #1
 80009cc:	f002 fdba 	bl	8003544 <osDelay>
    if (osMessageQueueGet(NumberQueueHandle,   //  Queue隊列句柄
 80009d0:	e7ea      	b.n	80009a8 <StartTaskA+0x8>
 80009d2:	bf00      	nop
 80009d4:	200005c4 	.word	0x200005c4
 80009d8:	08007120 	.word	0x08007120

080009dc <StartTaskB>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskB */
void StartTaskB(void *argument)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskB */
  uint16_t currentNumber = gStartNumber;  // 使用全域起始數字
 80009e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <StartTaskB+0x38>)
 80009e6:	881b      	ldrh	r3, [r3, #0]
 80009e8:	81fb      	strh	r3, [r7, #14]

  /* Infinite loop */
  for(;;)
  {
        // 將目前數字放到佇列，timeout 設為 0 代表若滿就立刻返回
    if (osMessageQueuePut(NumberQueueHandle,    // 放入的 Queue 隊列句柄
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <StartTaskB+0x3c>)
 80009ec:	6818      	ldr	r0, [r3, #0]
 80009ee:	f107 010e 	add.w	r1, r7, #14
 80009f2:	2300      	movs	r3, #0
 80009f4:	2200      	movs	r2, #0
 80009f6:	f002 fe33 	bl	8003660 <osMessageQueuePut>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d103      	bne.n	8000a08 <StartTaskB+0x2c>
                         &currentNumber,        // 放入的數字指標
                         0,                     // 不使用優先權
                         0) == osOK)  // timeout 設為0，若滿就立刻返回
    {
      // 成功送出後再遞增
      currentNumber++;
 8000a00:	89fb      	ldrh	r3, [r7, #14]
 8000a02:	3301      	adds	r3, #1
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	81fb      	strh	r3, [r7, #14]
    }
    // 延遲 1000ms，避免刷太快
    osDelay(1000);
 8000a08:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000a0c:	f002 fd9a 	bl	8003544 <osDelay>
    if (osMessageQueuePut(NumberQueueHandle,    // 放入的 Queue 隊列句柄
 8000a10:	e7eb      	b.n	80009ea <StartTaskB+0xe>
 8000a12:	bf00      	nop
 8000a14:	20000000 	.word	0x20000000
 8000a18:	200005c4 	.word	0x200005c4

08000a1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a20:	b672      	cpsid	i
}
 8000a22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a24:	bf00      	nop
 8000a26:	e7fd      	b.n	8000a24 <Error_Handler+0x8>

08000a28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	607b      	str	r3, [r7, #4]
 8000a32:	4b12      	ldr	r3, [pc, #72]	@ (8000a7c <HAL_MspInit+0x54>)
 8000a34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a36:	4a11      	ldr	r2, [pc, #68]	@ (8000a7c <HAL_MspInit+0x54>)
 8000a38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <HAL_MspInit+0x54>)
 8000a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a46:	607b      	str	r3, [r7, #4]
 8000a48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	603b      	str	r3, [r7, #0]
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <HAL_MspInit+0x54>)
 8000a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a52:	4a0a      	ldr	r2, [pc, #40]	@ (8000a7c <HAL_MspInit+0x54>)
 8000a54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a58:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a5a:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <HAL_MspInit+0x54>)
 8000a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a62:	603b      	str	r3, [r7, #0]
 8000a64:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	210f      	movs	r1, #15
 8000a6a:	f06f 0001 	mvn.w	r0, #1
 8000a6e:	f000 fafc 	bl	800106a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a72:	bf00      	nop
 8000a74:	3708      	adds	r7, #8
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	bf00      	nop
 8000a7c:	40023800 	.word	0x40023800

08000a80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b08a      	sub	sp, #40	@ 0x28
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a88:	f107 0314 	add.w	r3, r7, #20
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	601a      	str	r2, [r3, #0]
 8000a90:	605a      	str	r2, [r3, #4]
 8000a92:	609a      	str	r2, [r3, #8]
 8000a94:	60da      	str	r2, [r3, #12]
 8000a96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a19      	ldr	r2, [pc, #100]	@ (8000b04 <HAL_UART_MspInit+0x84>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d12c      	bne.n	8000afc <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
 8000aa6:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	4a17      	ldr	r2, [pc, #92]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000aac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab2:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000aba:	613b      	str	r3, [r7, #16]
 8000abc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000abe:	2300      	movs	r3, #0
 8000ac0:	60fb      	str	r3, [r7, #12]
 8000ac2:	4b11      	ldr	r3, [pc, #68]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ac6:	4a10      	ldr	r2, [pc, #64]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ac8:	f043 0308 	orr.w	r3, r3, #8
 8000acc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ace:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <HAL_UART_MspInit+0x88>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ad2:	f003 0308 	and.w	r3, r3, #8
 8000ad6:	60fb      	str	r3, [r7, #12]
 8000ad8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000ada:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ade:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae0:	2302      	movs	r3, #2
 8000ae2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ae8:	2303      	movs	r3, #3
 8000aea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000aec:	2307      	movs	r3, #7
 8000aee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000af0:	f107 0314 	add.w	r3, r7, #20
 8000af4:	4619      	mov	r1, r3
 8000af6:	4805      	ldr	r0, [pc, #20]	@ (8000b0c <HAL_UART_MspInit+0x8c>)
 8000af8:	f000 fae0 	bl	80010bc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000afc:	bf00      	nop
 8000afe:	3728      	adds	r7, #40	@ 0x28
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40004800 	.word	0x40004800
 8000b08:	40023800 	.word	0x40023800
 8000b0c:	40020c00 	.word	0x40020c00

08000b10 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b0a0      	sub	sp, #128	@ 0x80
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b18:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]
 8000b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	2258      	movs	r2, #88	@ 0x58
 8000b2e:	2100      	movs	r1, #0
 8000b30:	4618      	mov	r0, r3
 8000b32:	f005 fcb0 	bl	8006496 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000b3e:	d14d      	bne.n	8000bdc <HAL_PCD_MspInit+0xcc>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8000b40:	2320      	movs	r3, #32
 8000b42:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000b44:	2300      	movs	r3, #0
 8000b46:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b48:	f107 0314 	add.w	r3, r7, #20
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f000 ffbd 	bl	8001acc <HAL_RCCEx_PeriphCLKConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <HAL_PCD_MspInit+0x4c>
    {
      Error_Handler();
 8000b58:	f7ff ff60 	bl	8000a1c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	613b      	str	r3, [r7, #16]
 8000b60:	4b20      	ldr	r3, [pc, #128]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b64:	4a1f      	ldr	r2, [pc, #124]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000b66:	f043 0301 	orr.w	r3, r3, #1
 8000b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b70:	f003 0301 	and.w	r3, r3, #1
 8000b74:	613b      	str	r3, [r7, #16]
 8000b76:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000b78:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000b7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b86:	2303      	movs	r3, #3
 8000b88:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000b8a:	230a      	movs	r3, #10
 8000b8c:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b8e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000b92:	4619      	mov	r1, r3
 8000b94:	4814      	ldr	r0, [pc, #80]	@ (8000be8 <HAL_PCD_MspInit+0xd8>)
 8000b96:	f000 fa91 	bl	80010bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000b9a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000b9e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000ba8:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8000bac:	4619      	mov	r1, r3
 8000bae:	480e      	ldr	r0, [pc, #56]	@ (8000be8 <HAL_PCD_MspInit+0xd8>)
 8000bb0:	f000 fa84 	bl	80010bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000bb4:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000bb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bb8:	4a0a      	ldr	r2, [pc, #40]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000bba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bbe:	6353      	str	r3, [r2, #52]	@ 0x34
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	60fb      	str	r3, [r7, #12]
 8000bc4:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bc8:	4a06      	ldr	r2, [pc, #24]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000bca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bce:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bd0:	4b04      	ldr	r3, [pc, #16]	@ (8000be4 <HAL_PCD_MspInit+0xd4>)
 8000bd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000bd8:	60fb      	str	r3, [r7, #12]
 8000bda:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000bdc:	bf00      	nop
 8000bde:	3780      	adds	r7, #128	@ 0x80
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	40023800 	.word	0x40023800
 8000be8:	40020000 	.word	0x40020000

08000bec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <NMI_Handler+0x4>

08000bf4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <HardFault_Handler+0x4>

08000bfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <MemManage_Handler+0x4>

08000c04 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <BusFault_Handler+0x4>

08000c0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <UsageFault_Handler+0x4>

08000c14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c18:	bf00      	nop
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c20:	4770      	bx	lr

08000c22 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c22:	b580      	push	{r7, lr}
 8000c24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c26:	f000 f91f 	bl	8000e68 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c2a:	f004 faa1 	bl	8005170 <xTaskGetSchedulerState>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d001      	beq.n	8000c38 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c34:	f005 f898 	bl	8005d68 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	60b9      	str	r1, [r7, #8]
 8000c46:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c48:	2300      	movs	r3, #0
 8000c4a:	617b      	str	r3, [r7, #20]
 8000c4c:	e00a      	b.n	8000c64 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c4e:	f3af 8000 	nop.w
 8000c52:	4601      	mov	r1, r0
 8000c54:	68bb      	ldr	r3, [r7, #8]
 8000c56:	1c5a      	adds	r2, r3, #1
 8000c58:	60ba      	str	r2, [r7, #8]
 8000c5a:	b2ca      	uxtb	r2, r1
 8000c5c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c5e:	697b      	ldr	r3, [r7, #20]
 8000c60:	3301      	adds	r3, #1
 8000c62:	617b      	str	r3, [r7, #20]
 8000c64:	697a      	ldr	r2, [r7, #20]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	429a      	cmp	r2, r3
 8000c6a:	dbf0      	blt.n	8000c4e <_read+0x12>
  }

  return len;
 8000c6c:	687b      	ldr	r3, [r7, #4]
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	3718      	adds	r7, #24
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}

08000c76 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000c76:	b480      	push	{r7}
 8000c78:	b083      	sub	sp, #12
 8000c7a:	af00      	add	r7, sp, #0
 8000c7c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	370c      	adds	r7, #12
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr

08000c8e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c8e:	b480      	push	{r7}
 8000c90:	b083      	sub	sp, #12
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	6078      	str	r0, [r7, #4]
 8000c96:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c98:	683b      	ldr	r3, [r7, #0]
 8000c9a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c9e:	605a      	str	r2, [r3, #4]
  return 0;
 8000ca0:	2300      	movs	r3, #0
}
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	370c      	adds	r7, #12
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr

08000cae <_isatty>:

int _isatty(int file)
{
 8000cae:	b480      	push	{r7}
 8000cb0:	b083      	sub	sp, #12
 8000cb2:	af00      	add	r7, sp, #0
 8000cb4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cb6:	2301      	movs	r3, #1
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	370c      	adds	r7, #12
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr

08000cc4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	3714      	adds	r7, #20
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
	...

08000ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce8:	4a14      	ldr	r2, [pc, #80]	@ (8000d3c <_sbrk+0x5c>)
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <_sbrk+0x60>)
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf4:	4b13      	ldr	r3, [pc, #76]	@ (8000d44 <_sbrk+0x64>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d102      	bne.n	8000d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cfc:	4b11      	ldr	r3, [pc, #68]	@ (8000d44 <_sbrk+0x64>)
 8000cfe:	4a12      	ldr	r2, [pc, #72]	@ (8000d48 <_sbrk+0x68>)
 8000d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d02:	4b10      	ldr	r3, [pc, #64]	@ (8000d44 <_sbrk+0x64>)
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d207      	bcs.n	8000d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d10:	f005 fc10 	bl	8006534 <__errno>
 8000d14:	4603      	mov	r3, r0
 8000d16:	220c      	movs	r2, #12
 8000d18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1e:	e009      	b.n	8000d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d20:	4b08      	ldr	r3, [pc, #32]	@ (8000d44 <_sbrk+0x64>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d26:	4b07      	ldr	r3, [pc, #28]	@ (8000d44 <_sbrk+0x64>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	4a05      	ldr	r2, [pc, #20]	@ (8000d44 <_sbrk+0x64>)
 8000d30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d32:	68fb      	ldr	r3, [r7, #12]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20050000 	.word	0x20050000
 8000d40:	00000400 	.word	0x00000400
 8000d44:	200005c8 	.word	0x200005c8
 8000d48:	20005070 	.word	0x20005070

08000d4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d50:	4b06      	ldr	r3, [pc, #24]	@ (8000d6c <SystemInit+0x20>)
 8000d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d56:	4a05      	ldr	r2, [pc, #20]	@ (8000d6c <SystemInit+0x20>)
 8000d58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8000d70:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000da8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d74:	f7ff ffea 	bl	8000d4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d78:	480c      	ldr	r0, [pc, #48]	@ (8000dac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d7a:	490d      	ldr	r1, [pc, #52]	@ (8000db0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d7c:	4a0d      	ldr	r2, [pc, #52]	@ (8000db4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d80:	e002      	b.n	8000d88 <LoopCopyDataInit>

08000d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d86:	3304      	adds	r3, #4

08000d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d8c:	d3f9      	bcc.n	8000d82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	@ (8000db8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d90:	4c0a      	ldr	r4, [pc, #40]	@ (8000dbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d94:	e001      	b.n	8000d9a <LoopFillZerobss>

08000d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d98:	3204      	adds	r2, #4

08000d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d9c:	d3fb      	bcc.n	8000d96 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000d9e:	f005 fbcf 	bl	8006540 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000da2:	f7ff fc39 	bl	8000618 <main>
  bx  lr    
 8000da6:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8000da8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 8000dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000db4:	08007238 	.word	0x08007238
  ldr r2, =_sbss
 8000db8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000dbc:	2000506c 	.word	0x2000506c

08000dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dc0:	e7fe      	b.n	8000dc0 <ADC_IRQHandler>
	...

08000dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e04 <HAL_Init+0x40>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000e04 <HAL_Init+0x40>)
 8000dce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e04 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <HAL_Init+0x40>)
 8000dda:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <HAL_Init+0x40>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	@ (8000e04 <HAL_Init+0x40>)
 8000de6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dec:	2003      	movs	r0, #3
 8000dee:	f000 f931 	bl	8001054 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000df2:	200f      	movs	r0, #15
 8000df4:	f000 f808 	bl	8000e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000df8:	f7ff fe16 	bl	8000a28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023c00 	.word	0x40023c00

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e10:	4b12      	ldr	r3, [pc, #72]	@ (8000e5c <HAL_InitTick+0x54>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <HAL_InitTick+0x58>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f93b 	bl	80010a2 <HAL_SYSTICK_Config>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00e      	b.n	8000e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d80a      	bhi.n	8000e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	f000 f911 	bl	800106a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e48:	4a06      	ldr	r2, [pc, #24]	@ (8000e64 <HAL_InitTick+0x5c>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	e000      	b.n	8000e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000004 	.word	0x20000004
 8000e60:	2000000c 	.word	0x2000000c
 8000e64:	20000008 	.word	0x20000008

08000e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	@ (8000e88 <HAL_IncTick+0x20>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b06      	ldr	r3, [pc, #24]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a04      	ldr	r2, [pc, #16]	@ (8000e8c <HAL_IncTick+0x24>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	2000000c 	.word	0x2000000c
 8000e8c:	200005cc 	.word	0x200005cc

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	200005cc 	.word	0x200005cc

08000ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb0:	f7ff ffee 	bl	8000e90 <HAL_GetTick>
 8000eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec0:	d005      	beq.n	8000ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	@ (8000eec <HAL_Delay+0x44>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4413      	add	r3, r2
 8000ecc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ece:	bf00      	nop
 8000ed0:	f7ff ffde 	bl	8000e90 <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d8f7      	bhi.n	8000ed0 <HAL_Delay+0x28>
  {
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	2000000c 	.word	0x2000000c

08000ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f00:	4b0c      	ldr	r3, [pc, #48]	@ (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f18:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f1c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f22:	4a04      	ldr	r2, [pc, #16]	@ (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	60d3      	str	r3, [r2, #12]
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f3c:	4b04      	ldr	r3, [pc, #16]	@ (8000f50 <__NVIC_GetPriorityGrouping+0x18>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	f003 0307 	and.w	r3, r3, #7
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	6039      	str	r1, [r7, #0]
 8000f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	db0a      	blt.n	8000f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	490c      	ldr	r1, [pc, #48]	@ (8000fa0 <__NVIC_SetPriority+0x4c>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	0112      	lsls	r2, r2, #4
 8000f74:	b2d2      	uxtb	r2, r2
 8000f76:	440b      	add	r3, r1
 8000f78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f7c:	e00a      	b.n	8000f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	b2da      	uxtb	r2, r3
 8000f82:	4908      	ldr	r1, [pc, #32]	@ (8000fa4 <__NVIC_SetPriority+0x50>)
 8000f84:	79fb      	ldrb	r3, [r7, #7]
 8000f86:	f003 030f 	and.w	r3, r3, #15
 8000f8a:	3b04      	subs	r3, #4
 8000f8c:	0112      	lsls	r2, r2, #4
 8000f8e:	b2d2      	uxtb	r2, r2
 8000f90:	440b      	add	r3, r1
 8000f92:	761a      	strb	r2, [r3, #24]
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000e100 	.word	0xe000e100
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b089      	sub	sp, #36	@ 0x24
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	f003 0307 	and.w	r3, r3, #7
 8000fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	f1c3 0307 	rsb	r3, r3, #7
 8000fc2:	2b04      	cmp	r3, #4
 8000fc4:	bf28      	it	cs
 8000fc6:	2304      	movcs	r3, #4
 8000fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	3304      	adds	r3, #4
 8000fce:	2b06      	cmp	r3, #6
 8000fd0:	d902      	bls.n	8000fd8 <NVIC_EncodePriority+0x30>
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3b03      	subs	r3, #3
 8000fd6:	e000      	b.n	8000fda <NVIC_EncodePriority+0x32>
 8000fd8:	2300      	movs	r3, #0
 8000fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8000fe0:	69bb      	ldr	r3, [r7, #24]
 8000fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe6:	43da      	mvns	r2, r3
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	401a      	ands	r2, r3
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffa:	43d9      	mvns	r1, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001000:	4313      	orrs	r3, r2
         );
}
 8001002:	4618      	mov	r0, r3
 8001004:	3724      	adds	r7, #36	@ 0x24
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr
	...

08001010 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b082      	sub	sp, #8
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3b01      	subs	r3, #1
 800101c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001020:	d301      	bcc.n	8001026 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001022:	2301      	movs	r3, #1
 8001024:	e00f      	b.n	8001046 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001026:	4a0a      	ldr	r2, [pc, #40]	@ (8001050 <SysTick_Config+0x40>)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	3b01      	subs	r3, #1
 800102c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800102e:	210f      	movs	r1, #15
 8001030:	f04f 30ff 	mov.w	r0, #4294967295
 8001034:	f7ff ff8e 	bl	8000f54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001038:	4b05      	ldr	r3, [pc, #20]	@ (8001050 <SysTick_Config+0x40>)
 800103a:	2200      	movs	r2, #0
 800103c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800103e:	4b04      	ldr	r3, [pc, #16]	@ (8001050 <SysTick_Config+0x40>)
 8001040:	2207      	movs	r2, #7
 8001042:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001044:	2300      	movs	r3, #0
}
 8001046:	4618      	mov	r0, r3
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	e000e010 	.word	0xe000e010

08001054 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f7ff ff47 	bl	8000ef0 <__NVIC_SetPriorityGrouping>
}
 8001062:	bf00      	nop
 8001064:	3708      	adds	r7, #8
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800106a:	b580      	push	{r7, lr}
 800106c:	b086      	sub	sp, #24
 800106e:	af00      	add	r7, sp, #0
 8001070:	4603      	mov	r3, r0
 8001072:	60b9      	str	r1, [r7, #8]
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800107c:	f7ff ff5c 	bl	8000f38 <__NVIC_GetPriorityGrouping>
 8001080:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001082:	687a      	ldr	r2, [r7, #4]
 8001084:	68b9      	ldr	r1, [r7, #8]
 8001086:	6978      	ldr	r0, [r7, #20]
 8001088:	f7ff ff8e 	bl	8000fa8 <NVIC_EncodePriority>
 800108c:	4602      	mov	r2, r0
 800108e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001092:	4611      	mov	r1, r2
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff5d 	bl	8000f54 <__NVIC_SetPriority>
}
 800109a:	bf00      	nop
 800109c:	3718      	adds	r7, #24
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}

080010a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010a2:	b580      	push	{r7, lr}
 80010a4:	b082      	sub	sp, #8
 80010a6:	af00      	add	r7, sp, #0
 80010a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f7ff ffb0 	bl	8001010 <SysTick_Config>
 80010b0:	4603      	mov	r3, r0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
	...

080010bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010bc:	b480      	push	{r7}
 80010be:	b089      	sub	sp, #36	@ 0x24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
 80010c4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010c6:	2300      	movs	r3, #0
 80010c8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010ca:	2300      	movs	r3, #0
 80010cc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010d2:	2300      	movs	r3, #0
 80010d4:	61fb      	str	r3, [r7, #28]
 80010d6:	e165      	b.n	80013a4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010d8:	2201      	movs	r2, #1
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	697a      	ldr	r2, [r7, #20]
 80010e8:	4013      	ands	r3, r2
 80010ea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010ec:	693a      	ldr	r2, [r7, #16]
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	f040 8154 	bne.w	800139e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f003 0303 	and.w	r3, r3, #3
 80010fe:	2b01      	cmp	r3, #1
 8001100:	d005      	beq.n	800110e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	685b      	ldr	r3, [r3, #4]
 8001106:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800110a:	2b02      	cmp	r3, #2
 800110c:	d130      	bne.n	8001170 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	2203      	movs	r2, #3
 800111a:	fa02 f303 	lsl.w	r3, r2, r3
 800111e:	43db      	mvns	r3, r3
 8001120:	69ba      	ldr	r2, [r7, #24]
 8001122:	4013      	ands	r3, r2
 8001124:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001126:	683b      	ldr	r3, [r7, #0]
 8001128:	68da      	ldr	r2, [r3, #12]
 800112a:	69fb      	ldr	r3, [r7, #28]
 800112c:	005b      	lsls	r3, r3, #1
 800112e:	fa02 f303 	lsl.w	r3, r2, r3
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	4313      	orrs	r3, r2
 8001136:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	69ba      	ldr	r2, [r7, #24]
 800113c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001144:	2201      	movs	r2, #1
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4013      	ands	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	091b      	lsrs	r3, r3, #4
 800115a:	f003 0201 	and.w	r2, r3, #1
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4313      	orrs	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f003 0303 	and.w	r3, r3, #3
 8001178:	2b03      	cmp	r3, #3
 800117a:	d017      	beq.n	80011ac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	2203      	movs	r2, #3
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	43db      	mvns	r3, r3
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	4013      	ands	r3, r2
 8001192:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	689a      	ldr	r2, [r3, #8]
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4313      	orrs	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	f003 0303 	and.w	r3, r3, #3
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d123      	bne.n	8001200 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011b8:	69fb      	ldr	r3, [r7, #28]
 80011ba:	08da      	lsrs	r2, r3, #3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3208      	adds	r2, #8
 80011c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	f003 0307 	and.w	r3, r3, #7
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	220f      	movs	r2, #15
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	691a      	ldr	r2, [r3, #16]
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	f003 0307 	and.w	r3, r3, #7
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011f2:	69fb      	ldr	r3, [r7, #28]
 80011f4:	08da      	lsrs	r2, r3, #3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	3208      	adds	r2, #8
 80011fa:	69b9      	ldr	r1, [r7, #24]
 80011fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	2203      	movs	r2, #3
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 0203 	and.w	r2, r3, #3
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800123c:	2b00      	cmp	r3, #0
 800123e:	f000 80ae 	beq.w	800139e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	60fb      	str	r3, [r7, #12]
 8001246:	4b5d      	ldr	r3, [pc, #372]	@ (80013bc <HAL_GPIO_Init+0x300>)
 8001248:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800124a:	4a5c      	ldr	r2, [pc, #368]	@ (80013bc <HAL_GPIO_Init+0x300>)
 800124c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001250:	6453      	str	r3, [r2, #68]	@ 0x44
 8001252:	4b5a      	ldr	r3, [pc, #360]	@ (80013bc <HAL_GPIO_Init+0x300>)
 8001254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001256:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800125a:	60fb      	str	r3, [r7, #12]
 800125c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800125e:	4a58      	ldr	r2, [pc, #352]	@ (80013c0 <HAL_GPIO_Init+0x304>)
 8001260:	69fb      	ldr	r3, [r7, #28]
 8001262:	089b      	lsrs	r3, r3, #2
 8001264:	3302      	adds	r3, #2
 8001266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800126a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	f003 0303 	and.w	r3, r3, #3
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	220f      	movs	r2, #15
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	43db      	mvns	r3, r3
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	4013      	ands	r3, r2
 8001280:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	4a4f      	ldr	r2, [pc, #316]	@ (80013c4 <HAL_GPIO_Init+0x308>)
 8001286:	4293      	cmp	r3, r2
 8001288:	d025      	beq.n	80012d6 <HAL_GPIO_Init+0x21a>
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4a4e      	ldr	r2, [pc, #312]	@ (80013c8 <HAL_GPIO_Init+0x30c>)
 800128e:	4293      	cmp	r3, r2
 8001290:	d01f      	beq.n	80012d2 <HAL_GPIO_Init+0x216>
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	4a4d      	ldr	r2, [pc, #308]	@ (80013cc <HAL_GPIO_Init+0x310>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d019      	beq.n	80012ce <HAL_GPIO_Init+0x212>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	4a4c      	ldr	r2, [pc, #304]	@ (80013d0 <HAL_GPIO_Init+0x314>)
 800129e:	4293      	cmp	r3, r2
 80012a0:	d013      	beq.n	80012ca <HAL_GPIO_Init+0x20e>
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	4a4b      	ldr	r2, [pc, #300]	@ (80013d4 <HAL_GPIO_Init+0x318>)
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d00d      	beq.n	80012c6 <HAL_GPIO_Init+0x20a>
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a4a      	ldr	r2, [pc, #296]	@ (80013d8 <HAL_GPIO_Init+0x31c>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d007      	beq.n	80012c2 <HAL_GPIO_Init+0x206>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a49      	ldr	r2, [pc, #292]	@ (80013dc <HAL_GPIO_Init+0x320>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d101      	bne.n	80012be <HAL_GPIO_Init+0x202>
 80012ba:	2306      	movs	r3, #6
 80012bc:	e00c      	b.n	80012d8 <HAL_GPIO_Init+0x21c>
 80012be:	2307      	movs	r3, #7
 80012c0:	e00a      	b.n	80012d8 <HAL_GPIO_Init+0x21c>
 80012c2:	2305      	movs	r3, #5
 80012c4:	e008      	b.n	80012d8 <HAL_GPIO_Init+0x21c>
 80012c6:	2304      	movs	r3, #4
 80012c8:	e006      	b.n	80012d8 <HAL_GPIO_Init+0x21c>
 80012ca:	2303      	movs	r3, #3
 80012cc:	e004      	b.n	80012d8 <HAL_GPIO_Init+0x21c>
 80012ce:	2302      	movs	r3, #2
 80012d0:	e002      	b.n	80012d8 <HAL_GPIO_Init+0x21c>
 80012d2:	2301      	movs	r3, #1
 80012d4:	e000      	b.n	80012d8 <HAL_GPIO_Init+0x21c>
 80012d6:	2300      	movs	r3, #0
 80012d8:	69fa      	ldr	r2, [r7, #28]
 80012da:	f002 0203 	and.w	r2, r2, #3
 80012de:	0092      	lsls	r2, r2, #2
 80012e0:	4093      	lsls	r3, r2
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012e8:	4935      	ldr	r1, [pc, #212]	@ (80013c0 <HAL_GPIO_Init+0x304>)
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	089b      	lsrs	r3, r3, #2
 80012ee:	3302      	adds	r3, #2
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012f6:	4b3a      	ldr	r3, [pc, #232]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012fc:	693b      	ldr	r3, [r7, #16]
 80012fe:	43db      	mvns	r3, r3
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	4013      	ands	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800130e:	2b00      	cmp	r3, #0
 8001310:	d003      	beq.n	800131a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001312:	69ba      	ldr	r2, [r7, #24]
 8001314:	693b      	ldr	r3, [r7, #16]
 8001316:	4313      	orrs	r3, r2
 8001318:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800131a:	4a31      	ldr	r2, [pc, #196]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 800131c:	69bb      	ldr	r3, [r7, #24]
 800131e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001320:	4b2f      	ldr	r3, [pc, #188]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	43db      	mvns	r3, r3
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4013      	ands	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d003      	beq.n	8001344 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800133c:	69ba      	ldr	r2, [r7, #24]
 800133e:	693b      	ldr	r3, [r7, #16]
 8001340:	4313      	orrs	r3, r2
 8001342:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001344:	4a26      	ldr	r2, [pc, #152]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 8001346:	69bb      	ldr	r3, [r7, #24]
 8001348:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800134a:	4b25      	ldr	r3, [pc, #148]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	43db      	mvns	r3, r3
 8001354:	69ba      	ldr	r2, [r7, #24]
 8001356:	4013      	ands	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d003      	beq.n	800136e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001366:	69ba      	ldr	r2, [r7, #24]
 8001368:	693b      	ldr	r3, [r7, #16]
 800136a:	4313      	orrs	r3, r2
 800136c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800136e:	4a1c      	ldr	r2, [pc, #112]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001374:	4b1a      	ldr	r3, [pc, #104]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	43db      	mvns	r3, r3
 800137e:	69ba      	ldr	r2, [r7, #24]
 8001380:	4013      	ands	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	685b      	ldr	r3, [r3, #4]
 8001388:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d003      	beq.n	8001398 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	4313      	orrs	r3, r2
 8001396:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001398:	4a11      	ldr	r2, [pc, #68]	@ (80013e0 <HAL_GPIO_Init+0x324>)
 800139a:	69bb      	ldr	r3, [r7, #24]
 800139c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	3301      	adds	r3, #1
 80013a2:	61fb      	str	r3, [r7, #28]
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	2b0f      	cmp	r3, #15
 80013a8:	f67f ae96 	bls.w	80010d8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3724      	adds	r7, #36	@ 0x24
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr
 80013ba:	bf00      	nop
 80013bc:	40023800 	.word	0x40023800
 80013c0:	40013800 	.word	0x40013800
 80013c4:	40020000 	.word	0x40020000
 80013c8:	40020400 	.word	0x40020400
 80013cc:	40020800 	.word	0x40020800
 80013d0:	40020c00 	.word	0x40020c00
 80013d4:	40021000 	.word	0x40021000
 80013d8:	40021400 	.word	0x40021400
 80013dc:	40021800 	.word	0x40021800
 80013e0:	40013c00 	.word	0x40013c00

080013e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	460b      	mov	r3, r1
 80013ee:	807b      	strh	r3, [r7, #2]
 80013f0:	4613      	mov	r3, r2
 80013f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013f4:	787b      	ldrb	r3, [r7, #1]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013fa:	887a      	ldrh	r2, [r7, #2]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001400:	e003      	b.n	800140a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001402:	887b      	ldrh	r3, [r7, #2]
 8001404:	041a      	lsls	r2, r3, #16
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	619a      	str	r2, [r3, #24]
}
 800140a:	bf00      	nop
 800140c:	370c      	adds	r7, #12
 800140e:	46bd      	mov	sp, r7
 8001410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001414:	4770      	bx	lr

08001416 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001416:	b580      	push	{r7, lr}
 8001418:	b086      	sub	sp, #24
 800141a:	af02      	add	r7, sp, #8
 800141c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d101      	bne.n	8001428 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e108      	b.n	800163a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	d106      	bne.n	8001448 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f7ff fb64 	bl	8000b10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2203      	movs	r2, #3
 800144c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001456:	d102      	bne.n	800145e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	2200      	movs	r2, #0
 800145c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f001 fcc2 	bl	8002dec <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	6818      	ldr	r0, [r3, #0]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	7c1a      	ldrb	r2, [r3, #16]
 8001470:	f88d 2000 	strb.w	r2, [sp]
 8001474:	3304      	adds	r3, #4
 8001476:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001478:	f001 fc54 	bl	8002d24 <USB_CoreInit>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d005      	beq.n	800148e <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	2202      	movs	r2, #2
 8001486:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e0d5      	b.n	800163a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f001 fcba 	bl	8002e0e <USB_SetCurrentMode>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d005      	beq.n	80014ac <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2202      	movs	r2, #2
 80014a4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80014a8:	2301      	movs	r3, #1
 80014aa:	e0c6      	b.n	800163a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	73fb      	strb	r3, [r7, #15]
 80014b0:	e04a      	b.n	8001548 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014b2:	7bfa      	ldrb	r2, [r7, #15]
 80014b4:	6879      	ldr	r1, [r7, #4]
 80014b6:	4613      	mov	r3, r2
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	4413      	add	r3, r2
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	440b      	add	r3, r1
 80014c0:	3315      	adds	r3, #21
 80014c2:	2201      	movs	r2, #1
 80014c4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80014c6:	7bfa      	ldrb	r2, [r7, #15]
 80014c8:	6879      	ldr	r1, [r7, #4]
 80014ca:	4613      	mov	r3, r2
 80014cc:	00db      	lsls	r3, r3, #3
 80014ce:	4413      	add	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	3314      	adds	r3, #20
 80014d6:	7bfa      	ldrb	r2, [r7, #15]
 80014d8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80014da:	7bfa      	ldrb	r2, [r7, #15]
 80014dc:	7bfb      	ldrb	r3, [r7, #15]
 80014de:	b298      	uxth	r0, r3
 80014e0:	6879      	ldr	r1, [r7, #4]
 80014e2:	4613      	mov	r3, r2
 80014e4:	00db      	lsls	r3, r3, #3
 80014e6:	4413      	add	r3, r2
 80014e8:	009b      	lsls	r3, r3, #2
 80014ea:	440b      	add	r3, r1
 80014ec:	332e      	adds	r3, #46	@ 0x2e
 80014ee:	4602      	mov	r2, r0
 80014f0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80014f2:	7bfa      	ldrb	r2, [r7, #15]
 80014f4:	6879      	ldr	r1, [r7, #4]
 80014f6:	4613      	mov	r3, r2
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	4413      	add	r3, r2
 80014fc:	009b      	lsls	r3, r3, #2
 80014fe:	440b      	add	r3, r1
 8001500:	3318      	adds	r3, #24
 8001502:	2200      	movs	r2, #0
 8001504:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001506:	7bfa      	ldrb	r2, [r7, #15]
 8001508:	6879      	ldr	r1, [r7, #4]
 800150a:	4613      	mov	r3, r2
 800150c:	00db      	lsls	r3, r3, #3
 800150e:	4413      	add	r3, r2
 8001510:	009b      	lsls	r3, r3, #2
 8001512:	440b      	add	r3, r1
 8001514:	331c      	adds	r3, #28
 8001516:	2200      	movs	r2, #0
 8001518:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800151a:	7bfa      	ldrb	r2, [r7, #15]
 800151c:	6879      	ldr	r1, [r7, #4]
 800151e:	4613      	mov	r3, r2
 8001520:	00db      	lsls	r3, r3, #3
 8001522:	4413      	add	r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	440b      	add	r3, r1
 8001528:	3320      	adds	r3, #32
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800152e:	7bfa      	ldrb	r2, [r7, #15]
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	4613      	mov	r3, r2
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	4413      	add	r3, r2
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	440b      	add	r3, r1
 800153c:	3324      	adds	r3, #36	@ 0x24
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001542:	7bfb      	ldrb	r3, [r7, #15]
 8001544:	3301      	adds	r3, #1
 8001546:	73fb      	strb	r3, [r7, #15]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	791b      	ldrb	r3, [r3, #4]
 800154c:	7bfa      	ldrb	r2, [r7, #15]
 800154e:	429a      	cmp	r2, r3
 8001550:	d3af      	bcc.n	80014b2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001552:	2300      	movs	r3, #0
 8001554:	73fb      	strb	r3, [r7, #15]
 8001556:	e044      	b.n	80015e2 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001558:	7bfa      	ldrb	r2, [r7, #15]
 800155a:	6879      	ldr	r1, [r7, #4]
 800155c:	4613      	mov	r3, r2
 800155e:	00db      	lsls	r3, r3, #3
 8001560:	4413      	add	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	440b      	add	r3, r1
 8001566:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800156e:	7bfa      	ldrb	r2, [r7, #15]
 8001570:	6879      	ldr	r1, [r7, #4]
 8001572:	4613      	mov	r3, r2
 8001574:	00db      	lsls	r3, r3, #3
 8001576:	4413      	add	r3, r2
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	440b      	add	r3, r1
 800157c:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001580:	7bfa      	ldrb	r2, [r7, #15]
 8001582:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001584:	7bfa      	ldrb	r2, [r7, #15]
 8001586:	6879      	ldr	r1, [r7, #4]
 8001588:	4613      	mov	r3, r2
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	4413      	add	r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	440b      	add	r3, r1
 8001592:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001596:	2200      	movs	r2, #0
 8001598:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800159a:	7bfa      	ldrb	r2, [r7, #15]
 800159c:	6879      	ldr	r1, [r7, #4]
 800159e:	4613      	mov	r3, r2
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	4413      	add	r3, r2
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	440b      	add	r3, r1
 80015a8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015b0:	7bfa      	ldrb	r2, [r7, #15]
 80015b2:	6879      	ldr	r1, [r7, #4]
 80015b4:	4613      	mov	r3, r2
 80015b6:	00db      	lsls	r3, r3, #3
 80015b8:	4413      	add	r3, r2
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	440b      	add	r3, r1
 80015be:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80015c2:	2200      	movs	r2, #0
 80015c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	6879      	ldr	r1, [r7, #4]
 80015ca:	4613      	mov	r3, r2
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	4413      	add	r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80015d8:	2200      	movs	r2, #0
 80015da:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	3301      	adds	r3, #1
 80015e0:	73fb      	strb	r3, [r7, #15]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	791b      	ldrb	r3, [r3, #4]
 80015e6:	7bfa      	ldrb	r2, [r7, #15]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d3b5      	bcc.n	8001558 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	6818      	ldr	r0, [r3, #0]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	7c1a      	ldrb	r2, [r3, #16]
 80015f4:	f88d 2000 	strb.w	r2, [sp]
 80015f8:	3304      	adds	r3, #4
 80015fa:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015fc:	f001 fc54 	bl	8002ea8 <USB_DevInit>
 8001600:	4603      	mov	r3, r0
 8001602:	2b00      	cmp	r3, #0
 8001604:	d005      	beq.n	8001612 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2202      	movs	r2, #2
 800160a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800160e:	2301      	movs	r3, #1
 8001610:	e013      	b.n	800163a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2200      	movs	r2, #0
 8001616:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	7b1b      	ldrb	r3, [r3, #12]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d102      	bne.n	800162e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 f80a 	bl	8001642 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f001 fe0f 	bl	8003256 <USB_DevDisconnect>

  return HAL_OK;
 8001638:	2300      	movs	r3, #0
}
 800163a:	4618      	mov	r0, r3
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8001642:	b480      	push	{r7}
 8001644:	b085      	sub	sp, #20
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2201      	movs	r2, #1
 8001654:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001674:	f043 0303 	orr.w	r3, r3, #3
 8001678:	68fa      	ldr	r2, [r7, #12]
 800167a:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800167c:	2300      	movs	r3, #0
}
 800167e:	4618      	mov	r0, r3
 8001680:	3714      	adds	r7, #20
 8001682:	46bd      	mov	sp, r7
 8001684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001688:	4770      	bx	lr
	...

0800168c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
 8001694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d101      	bne.n	80016a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800169c:	2301      	movs	r3, #1
 800169e:	e0cc      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80016a0:	4b68      	ldr	r3, [pc, #416]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f003 0307 	and.w	r3, r3, #7
 80016a8:	683a      	ldr	r2, [r7, #0]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d90c      	bls.n	80016c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016ae:	4b65      	ldr	r3, [pc, #404]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80016b0:	683a      	ldr	r2, [r7, #0]
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016b6:	4b63      	ldr	r3, [pc, #396]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0307 	and.w	r3, r3, #7
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	429a      	cmp	r2, r3
 80016c2:	d001      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016c4:	2301      	movs	r3, #1
 80016c6:	e0b8      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0302 	and.w	r3, r3, #2
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d020      	beq.n	8001716 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0304 	and.w	r3, r3, #4
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d005      	beq.n	80016ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016e0:	4b59      	ldr	r3, [pc, #356]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	4a58      	ldr	r2, [pc, #352]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80016ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f003 0308 	and.w	r3, r3, #8
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d005      	beq.n	8001704 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016f8:	4b53      	ldr	r3, [pc, #332]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	4a52      	ldr	r2, [pc, #328]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80016fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001702:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001704:	4b50      	ldr	r3, [pc, #320]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	494d      	ldr	r1, [pc, #308]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001712:	4313      	orrs	r3, r2
 8001714:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f003 0301 	and.w	r3, r3, #1
 800171e:	2b00      	cmp	r3, #0
 8001720:	d044      	beq.n	80017ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	685b      	ldr	r3, [r3, #4]
 8001726:	2b01      	cmp	r3, #1
 8001728:	d107      	bne.n	800173a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172a:	4b47      	ldr	r3, [pc, #284]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001732:	2b00      	cmp	r3, #0
 8001734:	d119      	bne.n	800176a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e07f      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	2b02      	cmp	r3, #2
 8001740:	d003      	beq.n	800174a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001746:	2b03      	cmp	r3, #3
 8001748:	d107      	bne.n	800175a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800174a:	4b3f      	ldr	r3, [pc, #252]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d109      	bne.n	800176a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e06f      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800175a:	4b3b      	ldr	r3, [pc, #236]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d101      	bne.n	800176a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	e067      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800176a:	4b37      	ldr	r3, [pc, #220]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f023 0203 	bic.w	r2, r3, #3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	4934      	ldr	r1, [pc, #208]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001778:	4313      	orrs	r3, r2
 800177a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800177c:	f7ff fb88 	bl	8000e90 <HAL_GetTick>
 8001780:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001782:	e00a      	b.n	800179a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001784:	f7ff fb84 	bl	8000e90 <HAL_GetTick>
 8001788:	4602      	mov	r2, r0
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001792:	4293      	cmp	r3, r2
 8001794:	d901      	bls.n	800179a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001796:	2303      	movs	r3, #3
 8001798:	e04f      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800179a:	4b2b      	ldr	r3, [pc, #172]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	f003 020c 	and.w	r2, r3, #12
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d1eb      	bne.n	8001784 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80017ac:	4b25      	ldr	r3, [pc, #148]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0307 	and.w	r3, r3, #7
 80017b4:	683a      	ldr	r2, [r7, #0]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d20c      	bcs.n	80017d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017ba:	4b22      	ldr	r3, [pc, #136]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	b2d2      	uxtb	r2, r2
 80017c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017c2:	4b20      	ldr	r3, [pc, #128]	@ (8001844 <HAL_RCC_ClockConfig+0x1b8>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0307 	and.w	r3, r3, #7
 80017ca:	683a      	ldr	r2, [r7, #0]
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d001      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017d0:	2301      	movs	r3, #1
 80017d2:	e032      	b.n	800183a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f003 0304 	and.w	r3, r3, #4
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d008      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017e0:	4b19      	ldr	r3, [pc, #100]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	4916      	ldr	r1, [pc, #88]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 80017ee:	4313      	orrs	r3, r2
 80017f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d009      	beq.n	8001812 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017fe:	4b12      	ldr	r3, [pc, #72]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	490e      	ldr	r1, [pc, #56]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800180e:	4313      	orrs	r3, r2
 8001810:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001812:	f000 f821 	bl	8001858 <HAL_RCC_GetSysClockFreq>
 8001816:	4602      	mov	r2, r0
 8001818:	4b0b      	ldr	r3, [pc, #44]	@ (8001848 <HAL_RCC_ClockConfig+0x1bc>)
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	091b      	lsrs	r3, r3, #4
 800181e:	f003 030f 	and.w	r3, r3, #15
 8001822:	490a      	ldr	r1, [pc, #40]	@ (800184c <HAL_RCC_ClockConfig+0x1c0>)
 8001824:	5ccb      	ldrb	r3, [r1, r3]
 8001826:	fa22 f303 	lsr.w	r3, r2, r3
 800182a:	4a09      	ldr	r2, [pc, #36]	@ (8001850 <HAL_RCC_ClockConfig+0x1c4>)
 800182c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800182e:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <HAL_RCC_ClockConfig+0x1c8>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff fae8 	bl	8000e08 <HAL_InitTick>

  return HAL_OK;
 8001838:	2300      	movs	r3, #0
}
 800183a:	4618      	mov	r0, r3
 800183c:	3710      	adds	r7, #16
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40023c00 	.word	0x40023c00
 8001848:	40023800 	.word	0x40023800
 800184c:	080071dc 	.word	0x080071dc
 8001850:	20000004 	.word	0x20000004
 8001854:	20000008 	.word	0x20000008

08001858 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001858:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800185c:	b094      	sub	sp, #80	@ 0x50
 800185e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001860:	2300      	movs	r3, #0
 8001862:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001864:	2300      	movs	r3, #0
 8001866:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001868:	2300      	movs	r3, #0
 800186a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800186c:	2300      	movs	r3, #0
 800186e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001870:	4b79      	ldr	r3, [pc, #484]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 030c 	and.w	r3, r3, #12
 8001878:	2b08      	cmp	r3, #8
 800187a:	d00d      	beq.n	8001898 <HAL_RCC_GetSysClockFreq+0x40>
 800187c:	2b08      	cmp	r3, #8
 800187e:	f200 80e1 	bhi.w	8001a44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001882:	2b00      	cmp	r3, #0
 8001884:	d002      	beq.n	800188c <HAL_RCC_GetSysClockFreq+0x34>
 8001886:	2b04      	cmp	r3, #4
 8001888:	d003      	beq.n	8001892 <HAL_RCC_GetSysClockFreq+0x3a>
 800188a:	e0db      	b.n	8001a44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800188c:	4b73      	ldr	r3, [pc, #460]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x204>)
 800188e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001890:	e0db      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001892:	4b73      	ldr	r3, [pc, #460]	@ (8001a60 <HAL_RCC_GetSysClockFreq+0x208>)
 8001894:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001896:	e0d8      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001898:	4b6f      	ldr	r3, [pc, #444]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0x200>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80018a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80018a2:	4b6d      	ldr	r3, [pc, #436]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d063      	beq.n	8001976 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ae:	4b6a      	ldr	r3, [pc, #424]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0x200>)
 80018b0:	685b      	ldr	r3, [r3, #4]
 80018b2:	099b      	lsrs	r3, r3, #6
 80018b4:	2200      	movs	r2, #0
 80018b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80018b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80018ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80018c2:	2300      	movs	r3, #0
 80018c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80018c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80018ca:	4622      	mov	r2, r4
 80018cc:	462b      	mov	r3, r5
 80018ce:	f04f 0000 	mov.w	r0, #0
 80018d2:	f04f 0100 	mov.w	r1, #0
 80018d6:	0159      	lsls	r1, r3, #5
 80018d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018dc:	0150      	lsls	r0, r2, #5
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4621      	mov	r1, r4
 80018e4:	1a51      	subs	r1, r2, r1
 80018e6:	6139      	str	r1, [r7, #16]
 80018e8:	4629      	mov	r1, r5
 80018ea:	eb63 0301 	sbc.w	r3, r3, r1
 80018ee:	617b      	str	r3, [r7, #20]
 80018f0:	f04f 0200 	mov.w	r2, #0
 80018f4:	f04f 0300 	mov.w	r3, #0
 80018f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018fc:	4659      	mov	r1, fp
 80018fe:	018b      	lsls	r3, r1, #6
 8001900:	4651      	mov	r1, sl
 8001902:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001906:	4651      	mov	r1, sl
 8001908:	018a      	lsls	r2, r1, #6
 800190a:	4651      	mov	r1, sl
 800190c:	ebb2 0801 	subs.w	r8, r2, r1
 8001910:	4659      	mov	r1, fp
 8001912:	eb63 0901 	sbc.w	r9, r3, r1
 8001916:	f04f 0200 	mov.w	r2, #0
 800191a:	f04f 0300 	mov.w	r3, #0
 800191e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001922:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001926:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800192a:	4690      	mov	r8, r2
 800192c:	4699      	mov	r9, r3
 800192e:	4623      	mov	r3, r4
 8001930:	eb18 0303 	adds.w	r3, r8, r3
 8001934:	60bb      	str	r3, [r7, #8]
 8001936:	462b      	mov	r3, r5
 8001938:	eb49 0303 	adc.w	r3, r9, r3
 800193c:	60fb      	str	r3, [r7, #12]
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	f04f 0300 	mov.w	r3, #0
 8001946:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800194a:	4629      	mov	r1, r5
 800194c:	024b      	lsls	r3, r1, #9
 800194e:	4621      	mov	r1, r4
 8001950:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001954:	4621      	mov	r1, r4
 8001956:	024a      	lsls	r2, r1, #9
 8001958:	4610      	mov	r0, r2
 800195a:	4619      	mov	r1, r3
 800195c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800195e:	2200      	movs	r2, #0
 8001960:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001962:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001964:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001968:	f7fe fcaa 	bl	80002c0 <__aeabi_uldivmod>
 800196c:	4602      	mov	r2, r0
 800196e:	460b      	mov	r3, r1
 8001970:	4613      	mov	r3, r2
 8001972:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001974:	e058      	b.n	8001a28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001976:	4b38      	ldr	r3, [pc, #224]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	099b      	lsrs	r3, r3, #6
 800197c:	2200      	movs	r2, #0
 800197e:	4618      	mov	r0, r3
 8001980:	4611      	mov	r1, r2
 8001982:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001986:	623b      	str	r3, [r7, #32]
 8001988:	2300      	movs	r3, #0
 800198a:	627b      	str	r3, [r7, #36]	@ 0x24
 800198c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001990:	4642      	mov	r2, r8
 8001992:	464b      	mov	r3, r9
 8001994:	f04f 0000 	mov.w	r0, #0
 8001998:	f04f 0100 	mov.w	r1, #0
 800199c:	0159      	lsls	r1, r3, #5
 800199e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019a2:	0150      	lsls	r0, r2, #5
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4641      	mov	r1, r8
 80019aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80019ae:	4649      	mov	r1, r9
 80019b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80019b4:	f04f 0200 	mov.w	r2, #0
 80019b8:	f04f 0300 	mov.w	r3, #0
 80019bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80019c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80019c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80019c8:	ebb2 040a 	subs.w	r4, r2, sl
 80019cc:	eb63 050b 	sbc.w	r5, r3, fp
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	00eb      	lsls	r3, r5, #3
 80019da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019de:	00e2      	lsls	r2, r4, #3
 80019e0:	4614      	mov	r4, r2
 80019e2:	461d      	mov	r5, r3
 80019e4:	4643      	mov	r3, r8
 80019e6:	18e3      	adds	r3, r4, r3
 80019e8:	603b      	str	r3, [r7, #0]
 80019ea:	464b      	mov	r3, r9
 80019ec:	eb45 0303 	adc.w	r3, r5, r3
 80019f0:	607b      	str	r3, [r7, #4]
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	f04f 0300 	mov.w	r3, #0
 80019fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019fe:	4629      	mov	r1, r5
 8001a00:	028b      	lsls	r3, r1, #10
 8001a02:	4621      	mov	r1, r4
 8001a04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001a08:	4621      	mov	r1, r4
 8001a0a:	028a      	lsls	r2, r1, #10
 8001a0c:	4610      	mov	r0, r2
 8001a0e:	4619      	mov	r1, r3
 8001a10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a12:	2200      	movs	r2, #0
 8001a14:	61bb      	str	r3, [r7, #24]
 8001a16:	61fa      	str	r2, [r7, #28]
 8001a18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a1c:	f7fe fc50 	bl	80002c0 <__aeabi_uldivmod>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4613      	mov	r3, r2
 8001a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a28:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	0c1b      	lsrs	r3, r3, #16
 8001a2e:	f003 0303 	and.w	r3, r3, #3
 8001a32:	3301      	adds	r3, #1
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001a38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a42:	e002      	b.n	8001a4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a44:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0x204>)
 8001a46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3750      	adds	r7, #80	@ 0x50
 8001a50:	46bd      	mov	sp, r7
 8001a52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a56:	bf00      	nop
 8001a58:	40023800 	.word	0x40023800
 8001a5c:	00f42400 	.word	0x00f42400
 8001a60:	007a1200 	.word	0x007a1200

08001a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a68:	4b03      	ldr	r3, [pc, #12]	@ (8001a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
}
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	20000004 	.word	0x20000004

08001a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a80:	f7ff fff0 	bl	8001a64 <HAL_RCC_GetHCLKFreq>
 8001a84:	4602      	mov	r2, r0
 8001a86:	4b05      	ldr	r3, [pc, #20]	@ (8001a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	0a9b      	lsrs	r3, r3, #10
 8001a8c:	f003 0307 	and.w	r3, r3, #7
 8001a90:	4903      	ldr	r1, [pc, #12]	@ (8001aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a92:	5ccb      	ldrb	r3, [r1, r3]
 8001a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	40023800 	.word	0x40023800
 8001aa0:	080071ec 	.word	0x080071ec

08001aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001aa8:	f7ff ffdc 	bl	8001a64 <HAL_RCC_GetHCLKFreq>
 8001aac:	4602      	mov	r2, r0
 8001aae:	4b05      	ldr	r3, [pc, #20]	@ (8001ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	0b5b      	lsrs	r3, r3, #13
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	4903      	ldr	r1, [pc, #12]	@ (8001ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001aba:	5ccb      	ldrb	r3, [r1, r3]
 8001abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	080071ec 	.word	0x080071ec

08001acc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8001adc:	2300      	movs	r3, #0
 8001ade:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d010      	beq.n	8001b12 <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001af0:	4b7a      	ldr	r3, [pc, #488]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001af2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001af6:	f023 62c0 	bic.w	r2, r3, #100663296	@ 0x6000000
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	69db      	ldr	r3, [r3, #28]
 8001afe:	4977      	ldr	r1, [pc, #476]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001b00:	4313      	orrs	r3, r2
 8001b02:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	69db      	ldr	r3, [r3, #28]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d101      	bne.n	8001b12 <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d010      	beq.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001b1e:	4b6f      	ldr	r3, [pc, #444]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b24:	f023 52c0 	bic.w	r2, r3, #402653184	@ 0x18000000
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a1b      	ldr	r3, [r3, #32]
 8001b2c:	496b      	ldr	r1, [pc, #428]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d022      	beq.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8001b4c:	4b63      	ldr	r3, [pc, #396]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001b4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b52:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b5a:	4960      	ldr	r1, [pc, #384]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b72:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001b76:	d10c      	bne.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8001b78:	4b58      	ldr	r3, [pc, #352]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001b7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b7e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	695b      	ldr	r3, [r3, #20]
 8001b86:	3b01      	subs	r3, #1
 8001b88:	021b      	lsls	r3, r3, #8
 8001b8a:	4954      	ldr	r1, [pc, #336]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001b8c:	4313      	orrs	r3, r2
 8001b8e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d022      	beq.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 8001b9e:	4b4f      	ldr	r3, [pc, #316]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001ba0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ba4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bac:	494b      	ldr	r1, [pc, #300]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d101      	bne.n	8001bc0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bc4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001bc8:	d10c      	bne.n	8001be4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8001bca:	4b44      	ldr	r3, [pc, #272]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001bd0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	695b      	ldr	r3, [r3, #20]
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	021b      	lsls	r3, r3, #8
 8001bdc:	493f      	ldr	r1, [pc, #252]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001bde:	4313      	orrs	r3, r2
 8001be0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f003 0308 	and.w	r3, r3, #8
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	f000 808a 	beq.w	8001d06 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	4b39      	ldr	r3, [pc, #228]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bfa:	4a38      	ldr	r2, [pc, #224]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c02:	4b36      	ldr	r3, [pc, #216]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c0e:	4b34      	ldr	r3, [pc, #208]	@ (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4a33      	ldr	r2, [pc, #204]	@ (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8001c14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c18:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c1a:	f7ff f939 	bl	8000e90 <HAL_GetTick>
 8001c1e:	61b8      	str	r0, [r7, #24]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001c20:	e008      	b.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c22:	f7ff f935 	bl	8000e90 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	1ad3      	subs	r3, r2, r3
 8001c2c:	2b02      	cmp	r3, #2
 8001c2e:	d901      	bls.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 8001c30:	2303      	movs	r3, #3
 8001c32:	e1d1      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001c34:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d0f0      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c40:	4b26      	ldr	r3, [pc, #152]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001c42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c44:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c48:	617b      	str	r3, [r7, #20]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d02f      	beq.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c58:	697a      	ldr	r2, [r7, #20]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d028      	beq.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001c5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c66:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001c68:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001c74:	4a19      	ldr	r2, [pc, #100]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001c7a:	4b18      	ldr	r3, [pc, #96]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001c7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d114      	bne.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001c86:	f7ff f903 	bl	8000e90 <HAL_GetTick>
 8001c8a:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c8c:	e00a      	b.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7ff f8ff 	bl	8000e90 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e199      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001ca6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d0ee      	beq.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001cbc:	d114      	bne.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8001cbe:	4b07      	ldr	r3, [pc, #28]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cca:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001cce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001cd2:	4902      	ldr	r1, [pc, #8]	@ (8001cdc <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	608b      	str	r3, [r1, #8]
 8001cd8:	e00c      	b.n	8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8001cda:	bf00      	nop
 8001cdc:	40023800 	.word	0x40023800
 8001ce0:	40007000 	.word	0x40007000
 8001ce4:	42470e40 	.word	0x42470e40
 8001ce8:	4b89      	ldr	r3, [pc, #548]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	4a88      	ldr	r2, [pc, #544]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001cee:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001cf2:	6093      	str	r3, [r2, #8]
 8001cf4:	4b86      	ldr	r3, [pc, #536]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001cf6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d00:	4983      	ldr	r1, [pc, #524]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001d02:	4313      	orrs	r3, r2
 8001d04:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f003 0304 	and.w	r3, r3, #4
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d004      	beq.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	f893 2054 	ldrb.w	r2, [r3, #84]	@ 0x54
 8001d18:	4b7e      	ldr	r3, [pc, #504]	@ (8001f14 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8001d1a:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f003 0310 	and.w	r3, r3, #16
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d00a      	beq.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001d28:	4b79      	ldr	r3, [pc, #484]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001d2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d2e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d36:	4976      	ldr	r1, [pc, #472]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f003 0320 	and.w	r3, r3, #32
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d011      	beq.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001d4a:	4b71      	ldr	r3, [pc, #452]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d50:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d58:	496d      	ldr	r1, [pc, #436]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001d68:	d101      	bne.n	8001d6e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00a      	beq.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001d7a:	4b65      	ldr	r3, [pc, #404]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001d7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001d80:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d88:	4961      	ldr	r1, [pc, #388]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8001d90:	69fb      	ldr	r3, [r7, #28]
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d004      	beq.n	8001da0 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	2b80      	cmp	r3, #128	@ 0x80
 8001d9c:	f040 80c6 	bne.w	8001f2c <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001da0:	4b5d      	ldr	r3, [pc, #372]	@ (8001f18 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001da6:	f7ff f873 	bl	8000e90 <HAL_GetTick>
 8001daa:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001dac:	e008      	b.n	8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001dae:	f7ff f86f 	bl	8000e90 <HAL_GetTick>
 8001db2:	4602      	mov	r2, r0
 8001db4:	69bb      	ldr	r3, [r7, #24]
 8001db6:	1ad3      	subs	r3, r2, r3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e10b      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001dc0:	4b53      	ldr	r3, [pc, #332]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1f0      	bne.n	8001dae <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8001dcc:	4a53      	ldr	r2, [pc, #332]	@ (8001f1c <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001dd2:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d003      	beq.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x31c>
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	69db      	ldr	r3, [r3, #28]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d023      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x364>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 0302 	and.w	r3, r3, #2
         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x330>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a1b      	ldr	r3, [r3, #32]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d019      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x364>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	f003 0320 	and.w	r3, r3, #32
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d004      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x346>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001e10:	d00e      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x364>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d019      	beq.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x386>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d115      	bne.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x386>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e2a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001e2e:	d110      	bne.n	8001e52 <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685a      	ldr	r2, [r3, #4]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	019b      	lsls	r3, r3, #6
 8001e3a:	431a      	orrs	r2, r3
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	68db      	ldr	r3, [r3, #12]
 8001e40:	061b      	lsls	r3, r3, #24
 8001e42:	431a      	orrs	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	691b      	ldr	r3, [r3, #16]
 8001e48:	071b      	lsls	r3, r3, #28
 8001e4a:	4931      	ldr	r1, [pc, #196]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <HAL_RCCEx_PeriphCLKConfig+0x39a>
         && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d009      	beq.n	8001e7a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
         && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d026      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d122      	bne.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8001e7a:	4b25      	ldr	r3, [pc, #148]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001e7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e80:	0e1b      	lsrs	r3, r3, #24
 8001e82:	f003 030f 	and.w	r3, r3, #15
 8001e86:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq,
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	685a      	ldr	r2, [r3, #4]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	019b      	lsls	r3, r3, #6
 8001e92:	431a      	orrs	r2, r3
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	061b      	lsls	r3, r3, #24
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	691b      	ldr	r3, [r3, #16]
 8001e9e:	071b      	lsls	r3, r3, #28
 8001ea0:	491b      	ldr	r1, [pc, #108]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 8001ea8:	4b19      	ldr	r3, [pc, #100]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001eaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001eae:	f023 021f 	bic.w	r2, r3, #31
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	3b01      	subs	r3, #1
 8001eb8:	4915      	ldr	r1, [pc, #84]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d010      	beq.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	685a      	ldr	r2, [r3, #4]
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	019b      	lsls	r3, r3, #6
 8001ed6:	431a      	orrs	r2, r3
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	061b      	lsls	r3, r3, #24
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	691b      	ldr	r3, [r3, #16]
 8001ee4:	071b      	lsls	r3, r3, #28
 8001ee6:	490a      	ldr	r1, [pc, #40]	@ (8001f10 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                              PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001eee:	4b0a      	ldr	r3, [pc, #40]	@ (8001f18 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001ef4:	f7fe ffcc 	bl	8000e90 <HAL_GetTick>
 8001ef8:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001efa:	e011      	b.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001efc:	f7fe ffc8 	bl	8000e90 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	69bb      	ldr	r3, [r7, #24]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d90a      	bls.n	8001f20 <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e064      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8001f0e:	bf00      	nop
 8001f10:	40023800 	.word	0x40023800
 8001f14:	424711e0 	.word	0x424711e0
 8001f18:	42470068 	.word	0x42470068
 8001f1c:	424710d8 	.word	0x424710d8
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001f20:	4b2f      	ldr	r3, [pc, #188]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d0e7      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d00a      	beq.n	8001f4e <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001f38:	4b29      	ldr	r3, [pc, #164]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001f3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f46:	4926      	ldr	r1, [pc, #152]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d00a      	beq.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8001f5a:	4b21      	ldr	r3, [pc, #132]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001f5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f60:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f68:	491d      	ldr	r1, [pc, #116]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d00a      	beq.n	8001f92 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 8001f7c:	4b18      	ldr	r3, [pc, #96]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f82:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f8a:	4915      	ldr	r1, [pc, #84]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d00a      	beq.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 8001f9e:	4b10      	ldr	r3, [pc, #64]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001fa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa4:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fac:	490c      	ldr	r1, [pc, #48]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d00a      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001fc0:	4b07      	ldr	r3, [pc, #28]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001fc2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001fc6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fce:	4904      	ldr	r1, [pc, #16]	@ (8001fe0 <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3720      	adds	r7, #32
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40023800 	.word	0x40023800

08001fe4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d101      	bne.n	8001ff6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	e273      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d075      	beq.n	80020ee <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002002:	4b88      	ldr	r3, [pc, #544]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f003 030c 	and.w	r3, r3, #12
 800200a:	2b04      	cmp	r3, #4
 800200c:	d00c      	beq.n	8002028 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800200e:	4b85      	ldr	r3, [pc, #532]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002010:	689b      	ldr	r3, [r3, #8]
 8002012:	f003 030c 	and.w	r3, r3, #12
        || \
 8002016:	2b08      	cmp	r3, #8
 8002018:	d112      	bne.n	8002040 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800201a:	4b82      	ldr	r3, [pc, #520]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002022:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002026:	d10b      	bne.n	8002040 <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002028:	4b7e      	ldr	r3, [pc, #504]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002030:	2b00      	cmp	r3, #0
 8002032:	d05b      	beq.n	80020ec <HAL_RCC_OscConfig+0x108>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d157      	bne.n	80020ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800203c:	2301      	movs	r3, #1
 800203e:	e24e      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002048:	d106      	bne.n	8002058 <HAL_RCC_OscConfig+0x74>
 800204a:	4b76      	ldr	r3, [pc, #472]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a75      	ldr	r2, [pc, #468]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002050:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002054:	6013      	str	r3, [r2, #0]
 8002056:	e01d      	b.n	8002094 <HAL_RCC_OscConfig+0xb0>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002060:	d10c      	bne.n	800207c <HAL_RCC_OscConfig+0x98>
 8002062:	4b70      	ldr	r3, [pc, #448]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a6f      	ldr	r2, [pc, #444]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002068:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	4b6d      	ldr	r3, [pc, #436]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	4a6c      	ldr	r2, [pc, #432]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002074:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002078:	6013      	str	r3, [r2, #0]
 800207a:	e00b      	b.n	8002094 <HAL_RCC_OscConfig+0xb0>
 800207c:	4b69      	ldr	r3, [pc, #420]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a68      	ldr	r2, [pc, #416]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002082:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002086:	6013      	str	r3, [r2, #0]
 8002088:	4b66      	ldr	r3, [pc, #408]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a65      	ldr	r2, [pc, #404]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 800208e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002092:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d013      	beq.n	80020c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800209c:	f7fe fef8 	bl	8000e90 <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a4:	f7fe fef4 	bl	8000e90 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b64      	cmp	r3, #100	@ 0x64
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e213      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020b6:	4b5b      	ldr	r3, [pc, #364]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d0f0      	beq.n	80020a4 <HAL_RCC_OscConfig+0xc0>
 80020c2:	e014      	b.n	80020ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7fe fee4 	bl	8000e90 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020cc:	f7fe fee0 	bl	8000e90 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b64      	cmp	r3, #100	@ 0x64
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e1ff      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020de:	4b51      	ldr	r3, [pc, #324]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0xe8>
 80020ea:	e000      	b.n	80020ee <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d063      	beq.n	80021c2 <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80020fa:	4b4a      	ldr	r3, [pc, #296]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f003 030c 	and.w	r3, r3, #12
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00b      	beq.n	800211e <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002106:	4b47      	ldr	r3, [pc, #284]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	f003 030c 	and.w	r3, r3, #12
        || \
 800210e:	2b08      	cmp	r3, #8
 8002110:	d11c      	bne.n	800214c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002112:	4b44      	ldr	r3, [pc, #272]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800211a:	2b00      	cmp	r3, #0
 800211c:	d116      	bne.n	800214c <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800211e:	4b41      	ldr	r3, [pc, #260]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0302 	and.w	r3, r3, #2
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_RCC_OscConfig+0x152>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	68db      	ldr	r3, [r3, #12]
 800212e:	2b01      	cmp	r3, #1
 8002130:	d001      	beq.n	8002136 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e1d3      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002136:	4b3b      	ldr	r3, [pc, #236]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	00db      	lsls	r3, r3, #3
 8002144:	4937      	ldr	r1, [pc, #220]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002146:	4313      	orrs	r3, r2
 8002148:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800214a:	e03a      	b.n	80021c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d020      	beq.n	8002196 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002154:	4b34      	ldr	r3, [pc, #208]	@ (8002228 <HAL_RCC_OscConfig+0x244>)
 8002156:	2201      	movs	r2, #1
 8002158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800215a:	f7fe fe99 	bl	8000e90 <HAL_GetTick>
 800215e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002160:	e008      	b.n	8002174 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002162:	f7fe fe95 	bl	8000e90 <HAL_GetTick>
 8002166:	4602      	mov	r2, r0
 8002168:	693b      	ldr	r3, [r7, #16]
 800216a:	1ad3      	subs	r3, r2, r3
 800216c:	2b02      	cmp	r3, #2
 800216e:	d901      	bls.n	8002174 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002170:	2303      	movs	r3, #3
 8002172:	e1b4      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002174:	4b2b      	ldr	r3, [pc, #172]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	2b00      	cmp	r3, #0
 800217e:	d0f0      	beq.n	8002162 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002180:	4b28      	ldr	r3, [pc, #160]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	00db      	lsls	r3, r3, #3
 800218e:	4925      	ldr	r1, [pc, #148]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 8002190:	4313      	orrs	r3, r2
 8002192:	600b      	str	r3, [r1, #0]
 8002194:	e015      	b.n	80021c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002196:	4b24      	ldr	r3, [pc, #144]	@ (8002228 <HAL_RCC_OscConfig+0x244>)
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800219c:	f7fe fe78 	bl	8000e90 <HAL_GetTick>
 80021a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021a2:	e008      	b.n	80021b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021a4:	f7fe fe74 	bl	8000e90 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	693b      	ldr	r3, [r7, #16]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	2b02      	cmp	r3, #2
 80021b0:	d901      	bls.n	80021b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80021b2:	2303      	movs	r3, #3
 80021b4:	e193      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021b6:	4b1b      	ldr	r3, [pc, #108]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0302 	and.w	r3, r3, #2
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d1f0      	bne.n	80021a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f003 0308 	and.w	r3, r3, #8
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d036      	beq.n	800223c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	695b      	ldr	r3, [r3, #20]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d016      	beq.n	8002204 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021d6:	4b15      	ldr	r3, [pc, #84]	@ (800222c <HAL_RCC_OscConfig+0x248>)
 80021d8:	2201      	movs	r2, #1
 80021da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021dc:	f7fe fe58 	bl	8000e90 <HAL_GetTick>
 80021e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021e2:	e008      	b.n	80021f6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80021e4:	f7fe fe54 	bl	8000e90 <HAL_GetTick>
 80021e8:	4602      	mov	r2, r0
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	1ad3      	subs	r3, r2, r3
 80021ee:	2b02      	cmp	r3, #2
 80021f0:	d901      	bls.n	80021f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021f2:	2303      	movs	r3, #3
 80021f4:	e173      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021f6:	4b0b      	ldr	r3, [pc, #44]	@ (8002224 <HAL_RCC_OscConfig+0x240>)
 80021f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d0f0      	beq.n	80021e4 <HAL_RCC_OscConfig+0x200>
 8002202:	e01b      	b.n	800223c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002204:	4b09      	ldr	r3, [pc, #36]	@ (800222c <HAL_RCC_OscConfig+0x248>)
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800220a:	f7fe fe41 	bl	8000e90 <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002210:	e00e      	b.n	8002230 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002212:	f7fe fe3d 	bl	8000e90 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	2b02      	cmp	r3, #2
 800221e:	d907      	bls.n	8002230 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e15c      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
 8002224:	40023800 	.word	0x40023800
 8002228:	42470000 	.word	0x42470000
 800222c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002230:	4b8a      	ldr	r3, [pc, #552]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002232:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d1ea      	bne.n	8002212 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0304 	and.w	r3, r3, #4
 8002244:	2b00      	cmp	r3, #0
 8002246:	f000 8097 	beq.w	8002378 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800224a:	2300      	movs	r3, #0
 800224c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800224e:	4b83      	ldr	r3, [pc, #524]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002256:	2b00      	cmp	r3, #0
 8002258:	d10f      	bne.n	800227a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	60bb      	str	r3, [r7, #8]
 800225e:	4b7f      	ldr	r3, [pc, #508]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002260:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002262:	4a7e      	ldr	r2, [pc, #504]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002264:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002268:	6413      	str	r3, [r2, #64]	@ 0x40
 800226a:	4b7c      	ldr	r3, [pc, #496]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 800226c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002272:	60bb      	str	r3, [r7, #8]
 8002274:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002276:	2301      	movs	r3, #1
 8002278:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800227a:	4b79      	ldr	r3, [pc, #484]	@ (8002460 <HAL_RCC_OscConfig+0x47c>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002282:	2b00      	cmp	r3, #0
 8002284:	d118      	bne.n	80022b8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002286:	4b76      	ldr	r3, [pc, #472]	@ (8002460 <HAL_RCC_OscConfig+0x47c>)
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4a75      	ldr	r2, [pc, #468]	@ (8002460 <HAL_RCC_OscConfig+0x47c>)
 800228c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002290:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002292:	f7fe fdfd 	bl	8000e90 <HAL_GetTick>
 8002296:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002298:	e008      	b.n	80022ac <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800229a:	f7fe fdf9 	bl	8000e90 <HAL_GetTick>
 800229e:	4602      	mov	r2, r0
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	2b02      	cmp	r3, #2
 80022a6:	d901      	bls.n	80022ac <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80022a8:	2303      	movs	r3, #3
 80022aa:	e118      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ac:	4b6c      	ldr	r3, [pc, #432]	@ (8002460 <HAL_RCC_OscConfig+0x47c>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d0f0      	beq.n	800229a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	689b      	ldr	r3, [r3, #8]
 80022bc:	2b01      	cmp	r3, #1
 80022be:	d106      	bne.n	80022ce <HAL_RCC_OscConfig+0x2ea>
 80022c0:	4b66      	ldr	r3, [pc, #408]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022c4:	4a65      	ldr	r2, [pc, #404]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022c6:	f043 0301 	orr.w	r3, r3, #1
 80022ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80022cc:	e01c      	b.n	8002308 <HAL_RCC_OscConfig+0x324>
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	2b05      	cmp	r3, #5
 80022d4:	d10c      	bne.n	80022f0 <HAL_RCC_OscConfig+0x30c>
 80022d6:	4b61      	ldr	r3, [pc, #388]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022da:	4a60      	ldr	r2, [pc, #384]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022dc:	f043 0304 	orr.w	r3, r3, #4
 80022e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80022e2:	4b5e      	ldr	r3, [pc, #376]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022e6:	4a5d      	ldr	r2, [pc, #372]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022e8:	f043 0301 	orr.w	r3, r3, #1
 80022ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80022ee:	e00b      	b.n	8002308 <HAL_RCC_OscConfig+0x324>
 80022f0:	4b5a      	ldr	r3, [pc, #360]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80022f4:	4a59      	ldr	r2, [pc, #356]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022f6:	f023 0301 	bic.w	r3, r3, #1
 80022fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80022fc:	4b57      	ldr	r3, [pc, #348]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80022fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002300:	4a56      	ldr	r2, [pc, #344]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002302:	f023 0304 	bic.w	r3, r3, #4
 8002306:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d015      	beq.n	800233c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002310:	f7fe fdbe 	bl	8000e90 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002316:	e00a      	b.n	800232e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002318:	f7fe fdba 	bl	8000e90 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002326:	4293      	cmp	r3, r2
 8002328:	d901      	bls.n	800232e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800232a:	2303      	movs	r3, #3
 800232c:	e0d7      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800232e:	4b4b      	ldr	r3, [pc, #300]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002332:	f003 0302 	and.w	r3, r3, #2
 8002336:	2b00      	cmp	r3, #0
 8002338:	d0ee      	beq.n	8002318 <HAL_RCC_OscConfig+0x334>
 800233a:	e014      	b.n	8002366 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800233c:	f7fe fda8 	bl	8000e90 <HAL_GetTick>
 8002340:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002342:	e00a      	b.n	800235a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002344:	f7fe fda4 	bl	8000e90 <HAL_GetTick>
 8002348:	4602      	mov	r2, r0
 800234a:	693b      	ldr	r3, [r7, #16]
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002352:	4293      	cmp	r3, r2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e0c1      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800235a:	4b40      	ldr	r3, [pc, #256]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 800235c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1ee      	bne.n	8002344 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002366:	7dfb      	ldrb	r3, [r7, #23]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d105      	bne.n	8002378 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800236c:	4b3b      	ldr	r3, [pc, #236]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 800236e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002370:	4a3a      	ldr	r2, [pc, #232]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002372:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002376:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	699b      	ldr	r3, [r3, #24]
 800237c:	2b00      	cmp	r3, #0
 800237e:	f000 80ad 	beq.w	80024dc <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002382:	4b36      	ldr	r3, [pc, #216]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	f003 030c 	and.w	r3, r3, #12
 800238a:	2b08      	cmp	r3, #8
 800238c:	d060      	beq.n	8002450 <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	2b02      	cmp	r3, #2
 8002394:	d145      	bne.n	8002422 <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002396:	4b33      	ldr	r3, [pc, #204]	@ (8002464 <HAL_RCC_OscConfig+0x480>)
 8002398:	2200      	movs	r2, #0
 800239a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239c:	f7fe fd78 	bl	8000e90 <HAL_GetTick>
 80023a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023a2:	e008      	b.n	80023b6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023a4:	f7fe fd74 	bl	8000e90 <HAL_GetTick>
 80023a8:	4602      	mov	r2, r0
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	1ad3      	subs	r3, r2, r3
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d901      	bls.n	80023b6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80023b2:	2303      	movs	r3, #3
 80023b4:	e093      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023b6:	4b29      	ldr	r3, [pc, #164]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d1f0      	bne.n	80023a4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69da      	ldr	r2, [r3, #28]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	431a      	orrs	r2, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023d0:	019b      	lsls	r3, r3, #6
 80023d2:	431a      	orrs	r2, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	085b      	lsrs	r3, r3, #1
 80023da:	3b01      	subs	r3, #1
 80023dc:	041b      	lsls	r3, r3, #16
 80023de:	431a      	orrs	r2, r3
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023e4:	061b      	lsls	r3, r3, #24
 80023e6:	431a      	orrs	r2, r3
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ec:	071b      	lsls	r3, r3, #28
 80023ee:	491b      	ldr	r1, [pc, #108]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 80023f0:	4313      	orrs	r3, r2
 80023f2:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023f4:	4b1b      	ldr	r3, [pc, #108]	@ (8002464 <HAL_RCC_OscConfig+0x480>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023fa:	f7fe fd49 	bl	8000e90 <HAL_GetTick>
 80023fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002400:	e008      	b.n	8002414 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002402:	f7fe fd45 	bl	8000e90 <HAL_GetTick>
 8002406:	4602      	mov	r2, r0
 8002408:	693b      	ldr	r3, [r7, #16]
 800240a:	1ad3      	subs	r3, r2, r3
 800240c:	2b02      	cmp	r3, #2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e064      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002414:	4b11      	ldr	r3, [pc, #68]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800241c:	2b00      	cmp	r3, #0
 800241e:	d0f0      	beq.n	8002402 <HAL_RCC_OscConfig+0x41e>
 8002420:	e05c      	b.n	80024dc <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002422:	4b10      	ldr	r3, [pc, #64]	@ (8002464 <HAL_RCC_OscConfig+0x480>)
 8002424:	2200      	movs	r2, #0
 8002426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002428:	f7fe fd32 	bl	8000e90 <HAL_GetTick>
 800242c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242e:	e008      	b.n	8002442 <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002430:	f7fe fd2e 	bl	8000e90 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	1ad3      	subs	r3, r2, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d901      	bls.n	8002442 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800243e:	2303      	movs	r3, #3
 8002440:	e04d      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002442:	4b06      	ldr	r3, [pc, #24]	@ (800245c <HAL_RCC_OscConfig+0x478>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d1f0      	bne.n	8002430 <HAL_RCC_OscConfig+0x44c>
 800244e:	e045      	b.n	80024dc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	2b01      	cmp	r3, #1
 8002456:	d107      	bne.n	8002468 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	e040      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
 800245c:	40023800 	.word	0x40023800
 8002460:	40007000 	.word	0x40007000
 8002464:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002468:	4b1f      	ldr	r3, [pc, #124]	@ (80024e8 <HAL_RCC_OscConfig+0x504>)
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	2b01      	cmp	r3, #1
 8002474:	d030      	beq.n	80024d8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002480:	429a      	cmp	r2, r3
 8002482:	d129      	bne.n	80024d8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800248e:	429a      	cmp	r2, r3
 8002490:	d122      	bne.n	80024d8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002498:	4013      	ands	r3, r2
 800249a:	687a      	ldr	r2, [r7, #4]
 800249c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800249e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d119      	bne.n	80024d8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ae:	085b      	lsrs	r3, r3, #1
 80024b0:	3b01      	subs	r3, #1
 80024b2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d10f      	bne.n	80024d8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024c2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80024c4:	429a      	cmp	r2, r3
 80024c6:	d107      	bne.n	80024d8 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024d2:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d001      	beq.n	80024dc <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e000      	b.n	80024de <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	40023800 	.word	0x40023800

080024ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e042      	b.n	8002584 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d106      	bne.n	8002518 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7fe fab4 	bl	8000a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2224      	movs	r2, #36	@ 0x24
 800251c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800252e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f000 f973 	bl	800281c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	691a      	ldr	r2, [r3, #16]
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002544:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	695a      	ldr	r2, [r3, #20]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002554:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	68da      	ldr	r2, [r3, #12]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002564:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2200      	movs	r2, #0
 800256a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2220      	movs	r2, #32
 8002570:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002582:	2300      	movs	r3, #0
}
 8002584:	4618      	mov	r0, r3
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}

0800258c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b08a      	sub	sp, #40	@ 0x28
 8002590:	af02      	add	r7, sp, #8
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	603b      	str	r3, [r7, #0]
 8002598:	4613      	mov	r3, r2
 800259a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800259c:	2300      	movs	r3, #0
 800259e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	2b20      	cmp	r3, #32
 80025aa:	d175      	bne.n	8002698 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d002      	beq.n	80025b8 <HAL_UART_Transmit+0x2c>
 80025b2:	88fb      	ldrh	r3, [r7, #6]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d101      	bne.n	80025bc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e06e      	b.n	800269a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	2200      	movs	r2, #0
 80025c0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2221      	movs	r2, #33	@ 0x21
 80025c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80025ca:	f7fe fc61 	bl	8000e90 <HAL_GetTick>
 80025ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	88fa      	ldrh	r2, [r7, #6]
 80025d4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	88fa      	ldrh	r2, [r7, #6]
 80025da:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025e4:	d108      	bne.n	80025f8 <HAL_UART_Transmit+0x6c>
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	691b      	ldr	r3, [r3, #16]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d104      	bne.n	80025f8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80025ee:	2300      	movs	r3, #0
 80025f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	61bb      	str	r3, [r7, #24]
 80025f6:	e003      	b.n	8002600 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80025fc:	2300      	movs	r3, #0
 80025fe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002600:	e02e      	b.n	8002660 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	9300      	str	r3, [sp, #0]
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	2200      	movs	r2, #0
 800260a:	2180      	movs	r1, #128	@ 0x80
 800260c:	68f8      	ldr	r0, [r7, #12]
 800260e:	f000 f848 	bl	80026a2 <UART_WaitOnFlagUntilTimeout>
 8002612:	4603      	mov	r3, r0
 8002614:	2b00      	cmp	r3, #0
 8002616:	d005      	beq.n	8002624 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2220      	movs	r2, #32
 800261c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002620:	2303      	movs	r3, #3
 8002622:	e03a      	b.n	800269a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002624:	69fb      	ldr	r3, [r7, #28]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10b      	bne.n	8002642 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002638:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	3302      	adds	r3, #2
 800263e:	61bb      	str	r3, [r7, #24]
 8002640:	e007      	b.n	8002652 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	781a      	ldrb	r2, [r3, #0]
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	3301      	adds	r3, #1
 8002650:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002656:	b29b      	uxth	r3, r3
 8002658:	3b01      	subs	r3, #1
 800265a:	b29a      	uxth	r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002664:	b29b      	uxth	r3, r3
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1cb      	bne.n	8002602 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	2200      	movs	r2, #0
 8002672:	2140      	movs	r1, #64	@ 0x40
 8002674:	68f8      	ldr	r0, [r7, #12]
 8002676:	f000 f814 	bl	80026a2 <UART_WaitOnFlagUntilTimeout>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	2220      	movs	r2, #32
 8002684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e006      	b.n	800269a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2220      	movs	r2, #32
 8002690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002694:	2300      	movs	r3, #0
 8002696:	e000      	b.n	800269a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002698:	2302      	movs	r3, #2
  }
}
 800269a:	4618      	mov	r0, r3
 800269c:	3720      	adds	r7, #32
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b086      	sub	sp, #24
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	603b      	str	r3, [r7, #0]
 80026ae:	4613      	mov	r3, r2
 80026b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80026b2:	e03b      	b.n	800272c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026b4:	6a3b      	ldr	r3, [r7, #32]
 80026b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ba:	d037      	beq.n	800272c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026bc:	f7fe fbe8 	bl	8000e90 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	6a3a      	ldr	r2, [r7, #32]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d302      	bcc.n	80026d2 <UART_WaitOnFlagUntilTimeout+0x30>
 80026cc:	6a3b      	ldr	r3, [r7, #32]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80026d2:	2303      	movs	r3, #3
 80026d4:	e03a      	b.n	800274c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	f003 0304 	and.w	r3, r3, #4
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d023      	beq.n	800272c <UART_WaitOnFlagUntilTimeout+0x8a>
 80026e4:	68bb      	ldr	r3, [r7, #8]
 80026e6:	2b80      	cmp	r3, #128	@ 0x80
 80026e8:	d020      	beq.n	800272c <UART_WaitOnFlagUntilTimeout+0x8a>
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b40      	cmp	r3, #64	@ 0x40
 80026ee:	d01d      	beq.n	800272c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0308 	and.w	r3, r3, #8
 80026fa:	2b08      	cmp	r3, #8
 80026fc:	d116      	bne.n	800272c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80026fe:	2300      	movs	r3, #0
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	617b      	str	r3, [r7, #20]
 8002712:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002714:	68f8      	ldr	r0, [r7, #12]
 8002716:	f000 f81d 	bl	8002754 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2208      	movs	r2, #8
 800271e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2200      	movs	r2, #0
 8002724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e00f      	b.n	800274c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	4013      	ands	r3, r2
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	429a      	cmp	r2, r3
 800273a:	bf0c      	ite	eq
 800273c:	2301      	moveq	r3, #1
 800273e:	2300      	movne	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	461a      	mov	r2, r3
 8002744:	79fb      	ldrb	r3, [r7, #7]
 8002746:	429a      	cmp	r2, r3
 8002748:	d0b4      	beq.n	80026b4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002754:	b480      	push	{r7}
 8002756:	b095      	sub	sp, #84	@ 0x54
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	330c      	adds	r3, #12
 8002762:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002764:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002766:	e853 3f00 	ldrex	r3, [r3]
 800276a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800276c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800276e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	330c      	adds	r3, #12
 800277a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800277c:	643a      	str	r2, [r7, #64]	@ 0x40
 800277e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002780:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002782:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002784:	e841 2300 	strex	r3, r2, [r1]
 8002788:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800278a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1e5      	bne.n	800275c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	3314      	adds	r3, #20
 8002796:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002798:	6a3b      	ldr	r3, [r7, #32]
 800279a:	e853 3f00 	ldrex	r3, [r3]
 800279e:	61fb      	str	r3, [r7, #28]
   return(result);
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	f023 0301 	bic.w	r3, r3, #1
 80027a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	3314      	adds	r3, #20
 80027ae:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80027b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80027b2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80027b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80027b8:	e841 2300 	strex	r3, r2, [r1]
 80027bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80027be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d1e5      	bne.n	8002790 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d119      	bne.n	8002800 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	330c      	adds	r3, #12
 80027d2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	e853 3f00 	ldrex	r3, [r3]
 80027da:	60bb      	str	r3, [r7, #8]
   return(result);
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	f023 0310 	bic.w	r3, r3, #16
 80027e2:	647b      	str	r3, [r7, #68]	@ 0x44
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	330c      	adds	r3, #12
 80027ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027ec:	61ba      	str	r2, [r7, #24]
 80027ee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027f0:	6979      	ldr	r1, [r7, #20]
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	e841 2300 	strex	r3, r2, [r1]
 80027f8:	613b      	str	r3, [r7, #16]
   return(result);
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d1e5      	bne.n	80027cc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2220      	movs	r2, #32
 8002804:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2200      	movs	r2, #0
 800280c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800280e:	bf00      	nop
 8002810:	3754      	adds	r7, #84	@ 0x54
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
	...

0800281c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800281c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002820:	b0c0      	sub	sp, #256	@ 0x100
 8002822:	af00      	add	r7, sp, #0
 8002824:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002828:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	691b      	ldr	r3, [r3, #16]
 8002830:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002838:	68d9      	ldr	r1, [r3, #12]
 800283a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	ea40 0301 	orr.w	r3, r0, r1
 8002844:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	431a      	orrs	r2, r3
 8002854:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002858:	695b      	ldr	r3, [r3, #20]
 800285a:	431a      	orrs	r2, r3
 800285c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	4313      	orrs	r3, r2
 8002864:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002868:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002874:	f021 010c 	bic.w	r1, r1, #12
 8002878:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002882:	430b      	orrs	r3, r1
 8002884:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002892:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002896:	6999      	ldr	r1, [r3, #24]
 8002898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	ea40 0301 	orr.w	r3, r0, r1
 80028a2:	6153      	str	r3, [r2, #20]


#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 80028a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a8:	681a      	ldr	r2, [r3, #0]
 80028aa:	4b95      	ldr	r3, [pc, #596]	@ (8002b00 <UART_SetConfig+0x2e4>)
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d011      	beq.n	80028d4 <UART_SetConfig+0xb8>
 80028b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	4b93      	ldr	r3, [pc, #588]	@ (8002b04 <UART_SetConfig+0x2e8>)
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d00b      	beq.n	80028d4 <UART_SetConfig+0xb8>
 80028bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	4b91      	ldr	r3, [pc, #580]	@ (8002b08 <UART_SetConfig+0x2ec>)
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d005      	beq.n	80028d4 <UART_SetConfig+0xb8>
 80028c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	4b8f      	ldr	r3, [pc, #572]	@ (8002b0c <UART_SetConfig+0x2f0>)
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d104      	bne.n	80028de <UART_SetConfig+0xc2>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80028d4:	f7ff f8e6 	bl	8001aa4 <HAL_RCC_GetPCLK2Freq>
 80028d8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80028dc:	e003      	b.n	80028e6 <UART_SetConfig+0xca>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80028de:	f7ff f8cd 	bl	8001a7c <HAL_RCC_GetPCLK1Freq>
 80028e2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80028e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028ea:	69db      	ldr	r3, [r3, #28]
 80028ec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80028f0:	f040 8110 	bne.w	8002b14 <UART_SetConfig+0x2f8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80028f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028f8:	2200      	movs	r2, #0
 80028fa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80028fe:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002902:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002906:	4622      	mov	r2, r4
 8002908:	462b      	mov	r3, r5
 800290a:	1891      	adds	r1, r2, r2
 800290c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800290e:	415b      	adcs	r3, r3
 8002910:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002912:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002916:	4621      	mov	r1, r4
 8002918:	eb12 0801 	adds.w	r8, r2, r1
 800291c:	4629      	mov	r1, r5
 800291e:	eb43 0901 	adc.w	r9, r3, r1
 8002922:	f04f 0200 	mov.w	r2, #0
 8002926:	f04f 0300 	mov.w	r3, #0
 800292a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800292e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002932:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002936:	4690      	mov	r8, r2
 8002938:	4699      	mov	r9, r3
 800293a:	4623      	mov	r3, r4
 800293c:	eb18 0303 	adds.w	r3, r8, r3
 8002940:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002944:	462b      	mov	r3, r5
 8002946:	eb49 0303 	adc.w	r3, r9, r3
 800294a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800294e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800295a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800295e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002962:	460b      	mov	r3, r1
 8002964:	18db      	adds	r3, r3, r3
 8002966:	653b      	str	r3, [r7, #80]	@ 0x50
 8002968:	4613      	mov	r3, r2
 800296a:	eb42 0303 	adc.w	r3, r2, r3
 800296e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002970:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002974:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002978:	f7fd fca2 	bl	80002c0 <__aeabi_uldivmod>
 800297c:	4602      	mov	r2, r0
 800297e:	460b      	mov	r3, r1
 8002980:	4b63      	ldr	r3, [pc, #396]	@ (8002b10 <UART_SetConfig+0x2f4>)
 8002982:	fba3 2302 	umull	r2, r3, r3, r2
 8002986:	095b      	lsrs	r3, r3, #5
 8002988:	011c      	lsls	r4, r3, #4
 800298a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800298e:	2200      	movs	r2, #0
 8002990:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002994:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002998:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800299c:	4642      	mov	r2, r8
 800299e:	464b      	mov	r3, r9
 80029a0:	1891      	adds	r1, r2, r2
 80029a2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80029a4:	415b      	adcs	r3, r3
 80029a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029a8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80029ac:	4641      	mov	r1, r8
 80029ae:	eb12 0a01 	adds.w	sl, r2, r1
 80029b2:	4649      	mov	r1, r9
 80029b4:	eb43 0b01 	adc.w	fp, r3, r1
 80029b8:	f04f 0200 	mov.w	r2, #0
 80029bc:	f04f 0300 	mov.w	r3, #0
 80029c0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80029c4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80029c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029cc:	4692      	mov	sl, r2
 80029ce:	469b      	mov	fp, r3
 80029d0:	4643      	mov	r3, r8
 80029d2:	eb1a 0303 	adds.w	r3, sl, r3
 80029d6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80029da:	464b      	mov	r3, r9
 80029dc:	eb4b 0303 	adc.w	r3, fp, r3
 80029e0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80029e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2200      	movs	r2, #0
 80029ec:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80029f0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80029f4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80029f8:	460b      	mov	r3, r1
 80029fa:	18db      	adds	r3, r3, r3
 80029fc:	643b      	str	r3, [r7, #64]	@ 0x40
 80029fe:	4613      	mov	r3, r2
 8002a00:	eb42 0303 	adc.w	r3, r2, r3
 8002a04:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002a0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002a0e:	f7fd fc57 	bl	80002c0 <__aeabi_uldivmod>
 8002a12:	4602      	mov	r2, r0
 8002a14:	460b      	mov	r3, r1
 8002a16:	4611      	mov	r1, r2
 8002a18:	4b3d      	ldr	r3, [pc, #244]	@ (8002b10 <UART_SetConfig+0x2f4>)
 8002a1a:	fba3 2301 	umull	r2, r3, r3, r1
 8002a1e:	095b      	lsrs	r3, r3, #5
 8002a20:	2264      	movs	r2, #100	@ 0x64
 8002a22:	fb02 f303 	mul.w	r3, r2, r3
 8002a26:	1acb      	subs	r3, r1, r3
 8002a28:	00db      	lsls	r3, r3, #3
 8002a2a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002a2e:	4b38      	ldr	r3, [pc, #224]	@ (8002b10 <UART_SetConfig+0x2f4>)
 8002a30:	fba3 2302 	umull	r2, r3, r3, r2
 8002a34:	095b      	lsrs	r3, r3, #5
 8002a36:	005b      	lsls	r3, r3, #1
 8002a38:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002a3c:	441c      	add	r4, r3
 8002a3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a42:	2200      	movs	r2, #0
 8002a44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002a48:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002a4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002a50:	4642      	mov	r2, r8
 8002a52:	464b      	mov	r3, r9
 8002a54:	1891      	adds	r1, r2, r2
 8002a56:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002a58:	415b      	adcs	r3, r3
 8002a5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002a5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002a60:	4641      	mov	r1, r8
 8002a62:	1851      	adds	r1, r2, r1
 8002a64:	6339      	str	r1, [r7, #48]	@ 0x30
 8002a66:	4649      	mov	r1, r9
 8002a68:	414b      	adcs	r3, r1
 8002a6a:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002a78:	4659      	mov	r1, fp
 8002a7a:	00cb      	lsls	r3, r1, #3
 8002a7c:	4651      	mov	r1, sl
 8002a7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a82:	4651      	mov	r1, sl
 8002a84:	00ca      	lsls	r2, r1, #3
 8002a86:	4610      	mov	r0, r2
 8002a88:	4619      	mov	r1, r3
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	4642      	mov	r2, r8
 8002a8e:	189b      	adds	r3, r3, r2
 8002a90:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002a94:	464b      	mov	r3, r9
 8002a96:	460a      	mov	r2, r1
 8002a98:	eb42 0303 	adc.w	r3, r2, r3
 8002a9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002aac:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002ab0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002ab4:	460b      	mov	r3, r1
 8002ab6:	18db      	adds	r3, r3, r3
 8002ab8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002aba:	4613      	mov	r3, r2
 8002abc:	eb42 0303 	adc.w	r3, r2, r3
 8002ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002ac2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002ac6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002aca:	f7fd fbf9 	bl	80002c0 <__aeabi_uldivmod>
 8002ace:	4602      	mov	r2, r0
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	4b0f      	ldr	r3, [pc, #60]	@ (8002b10 <UART_SetConfig+0x2f4>)
 8002ad4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ad8:	095b      	lsrs	r3, r3, #5
 8002ada:	2164      	movs	r1, #100	@ 0x64
 8002adc:	fb01 f303 	mul.w	r3, r1, r3
 8002ae0:	1ad3      	subs	r3, r2, r3
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	3332      	adds	r3, #50	@ 0x32
 8002ae6:	4a0a      	ldr	r2, [pc, #40]	@ (8002b10 <UART_SetConfig+0x2f4>)
 8002ae8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aec:	095b      	lsrs	r3, r3, #5
 8002aee:	f003 0207 	and.w	r2, r3, #7
 8002af2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4422      	add	r2, r4
 8002afa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002afc:	e10a      	b.n	8002d14 <UART_SetConfig+0x4f8>
 8002afe:	bf00      	nop
 8002b00:	40011000 	.word	0x40011000
 8002b04:	40011400 	.word	0x40011400
 8002b08:	40011800 	.word	0x40011800
 8002b0c:	40011c00 	.word	0x40011c00
 8002b10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002b14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002b1e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002b22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002b26:	4642      	mov	r2, r8
 8002b28:	464b      	mov	r3, r9
 8002b2a:	1891      	adds	r1, r2, r2
 8002b2c:	6239      	str	r1, [r7, #32]
 8002b2e:	415b      	adcs	r3, r3
 8002b30:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b36:	4641      	mov	r1, r8
 8002b38:	1854      	adds	r4, r2, r1
 8002b3a:	4649      	mov	r1, r9
 8002b3c:	eb43 0501 	adc.w	r5, r3, r1
 8002b40:	f04f 0200 	mov.w	r2, #0
 8002b44:	f04f 0300 	mov.w	r3, #0
 8002b48:	00eb      	lsls	r3, r5, #3
 8002b4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b4e:	00e2      	lsls	r2, r4, #3
 8002b50:	4614      	mov	r4, r2
 8002b52:	461d      	mov	r5, r3
 8002b54:	4643      	mov	r3, r8
 8002b56:	18e3      	adds	r3, r4, r3
 8002b58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002b5c:	464b      	mov	r3, r9
 8002b5e:	eb45 0303 	adc.w	r3, r5, r3
 8002b62:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002b72:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002b76:	f04f 0200 	mov.w	r2, #0
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002b82:	4629      	mov	r1, r5
 8002b84:	008b      	lsls	r3, r1, #2
 8002b86:	4621      	mov	r1, r4
 8002b88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b8c:	4621      	mov	r1, r4
 8002b8e:	008a      	lsls	r2, r1, #2
 8002b90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002b94:	f7fd fb94 	bl	80002c0 <__aeabi_uldivmod>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	460b      	mov	r3, r1
 8002b9c:	4b60      	ldr	r3, [pc, #384]	@ (8002d20 <UART_SetConfig+0x504>)
 8002b9e:	fba3 2302 	umull	r2, r3, r3, r2
 8002ba2:	095b      	lsrs	r3, r3, #5
 8002ba4:	011c      	lsls	r4, r3, #4
 8002ba6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002baa:	2200      	movs	r2, #0
 8002bac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bb0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002bb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002bb8:	4642      	mov	r2, r8
 8002bba:	464b      	mov	r3, r9
 8002bbc:	1891      	adds	r1, r2, r2
 8002bbe:	61b9      	str	r1, [r7, #24]
 8002bc0:	415b      	adcs	r3, r3
 8002bc2:	61fb      	str	r3, [r7, #28]
 8002bc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bc8:	4641      	mov	r1, r8
 8002bca:	1851      	adds	r1, r2, r1
 8002bcc:	6139      	str	r1, [r7, #16]
 8002bce:	4649      	mov	r1, r9
 8002bd0:	414b      	adcs	r3, r1
 8002bd2:	617b      	str	r3, [r7, #20]
 8002bd4:	f04f 0200 	mov.w	r2, #0
 8002bd8:	f04f 0300 	mov.w	r3, #0
 8002bdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002be0:	4659      	mov	r1, fp
 8002be2:	00cb      	lsls	r3, r1, #3
 8002be4:	4651      	mov	r1, sl
 8002be6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bea:	4651      	mov	r1, sl
 8002bec:	00ca      	lsls	r2, r1, #3
 8002bee:	4610      	mov	r0, r2
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	4642      	mov	r2, r8
 8002bf6:	189b      	adds	r3, r3, r2
 8002bf8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002bfc:	464b      	mov	r3, r9
 8002bfe:	460a      	mov	r2, r1
 8002c00:	eb42 0303 	adc.w	r3, r2, r3
 8002c04:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002c12:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002c14:	f04f 0200 	mov.w	r2, #0
 8002c18:	f04f 0300 	mov.w	r3, #0
 8002c1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8002c20:	4649      	mov	r1, r9
 8002c22:	008b      	lsls	r3, r1, #2
 8002c24:	4641      	mov	r1, r8
 8002c26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002c2a:	4641      	mov	r1, r8
 8002c2c:	008a      	lsls	r2, r1, #2
 8002c2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002c32:	f7fd fb45 	bl	80002c0 <__aeabi_uldivmod>
 8002c36:	4602      	mov	r2, r0
 8002c38:	460b      	mov	r3, r1
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4b38      	ldr	r3, [pc, #224]	@ (8002d20 <UART_SetConfig+0x504>)
 8002c3e:	fba3 2301 	umull	r2, r3, r3, r1
 8002c42:	095b      	lsrs	r3, r3, #5
 8002c44:	2264      	movs	r2, #100	@ 0x64
 8002c46:	fb02 f303 	mul.w	r3, r2, r3
 8002c4a:	1acb      	subs	r3, r1, r3
 8002c4c:	011b      	lsls	r3, r3, #4
 8002c4e:	3332      	adds	r3, #50	@ 0x32
 8002c50:	4a33      	ldr	r2, [pc, #204]	@ (8002d20 <UART_SetConfig+0x504>)
 8002c52:	fba2 2303 	umull	r2, r3, r2, r3
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c5c:	441c      	add	r4, r3
 8002c5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c62:	2200      	movs	r2, #0
 8002c64:	673b      	str	r3, [r7, #112]	@ 0x70
 8002c66:	677a      	str	r2, [r7, #116]	@ 0x74
 8002c68:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002c6c:	4642      	mov	r2, r8
 8002c6e:	464b      	mov	r3, r9
 8002c70:	1891      	adds	r1, r2, r2
 8002c72:	60b9      	str	r1, [r7, #8]
 8002c74:	415b      	adcs	r3, r3
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c7c:	4641      	mov	r1, r8
 8002c7e:	1851      	adds	r1, r2, r1
 8002c80:	6039      	str	r1, [r7, #0]
 8002c82:	4649      	mov	r1, r9
 8002c84:	414b      	adcs	r3, r1
 8002c86:	607b      	str	r3, [r7, #4]
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	f04f 0300 	mov.w	r3, #0
 8002c90:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002c94:	4659      	mov	r1, fp
 8002c96:	00cb      	lsls	r3, r1, #3
 8002c98:	4651      	mov	r1, sl
 8002c9a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002c9e:	4651      	mov	r1, sl
 8002ca0:	00ca      	lsls	r2, r1, #3
 8002ca2:	4610      	mov	r0, r2
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	4642      	mov	r2, r8
 8002caa:	189b      	adds	r3, r3, r2
 8002cac:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002cae:	464b      	mov	r3, r9
 8002cb0:	460a      	mov	r2, r1
 8002cb2:	eb42 0303 	adc.w	r3, r2, r3
 8002cb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002cb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	663b      	str	r3, [r7, #96]	@ 0x60
 8002cc2:	667a      	str	r2, [r7, #100]	@ 0x64
 8002cc4:	f04f 0200 	mov.w	r2, #0
 8002cc8:	f04f 0300 	mov.w	r3, #0
 8002ccc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002cd0:	4649      	mov	r1, r9
 8002cd2:	008b      	lsls	r3, r1, #2
 8002cd4:	4641      	mov	r1, r8
 8002cd6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cda:	4641      	mov	r1, r8
 8002cdc:	008a      	lsls	r2, r1, #2
 8002cde:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002ce2:	f7fd faed 	bl	80002c0 <__aeabi_uldivmod>
 8002ce6:	4602      	mov	r2, r0
 8002ce8:	460b      	mov	r3, r1
 8002cea:	4b0d      	ldr	r3, [pc, #52]	@ (8002d20 <UART_SetConfig+0x504>)
 8002cec:	fba3 1302 	umull	r1, r3, r3, r2
 8002cf0:	095b      	lsrs	r3, r3, #5
 8002cf2:	2164      	movs	r1, #100	@ 0x64
 8002cf4:	fb01 f303 	mul.w	r3, r1, r3
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	3332      	adds	r3, #50	@ 0x32
 8002cfe:	4a08      	ldr	r2, [pc, #32]	@ (8002d20 <UART_SetConfig+0x504>)
 8002d00:	fba2 2303 	umull	r2, r3, r2, r3
 8002d04:	095b      	lsrs	r3, r3, #5
 8002d06:	f003 020f 	and.w	r2, r3, #15
 8002d0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4422      	add	r2, r4
 8002d12:	609a      	str	r2, [r3, #8]
}
 8002d14:	bf00      	nop
 8002d16:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d20:	51eb851f 	.word	0x51eb851f

08002d24 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002d24:	b084      	sub	sp, #16
 8002d26:	b580      	push	{r7, lr}
 8002d28:	b084      	sub	sp, #16
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
 8002d2e:	f107 001c 	add.w	r0, r7, #28
 8002d32:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d123      	bne.n	8002d86 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d42:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8002d52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002d56:	687a      	ldr	r2, [r7, #4]
 8002d58:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	68db      	ldr	r3, [r3, #12]
 8002d5e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8002d66:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d105      	bne.n	8002d7a <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
 8002d72:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002d7a:	6878      	ldr	r0, [r7, #4]
 8002d7c:	f000 fa9a 	bl	80032b4 <USB_CoreReset>
 8002d80:	4603      	mov	r3, r0
 8002d82:	73fb      	strb	r3, [r7, #15]
 8002d84:	e01b      	b.n	8002dbe <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	68db      	ldr	r3, [r3, #12]
 8002d8a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002d92:	6878      	ldr	r0, [r7, #4]
 8002d94:	f000 fa8e 	bl	80032b4 <USB_CoreReset>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8002d9c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d106      	bne.n	8002db2 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	639a      	str	r2, [r3, #56]	@ 0x38
 8002db0:	e005      	b.n	8002dbe <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002db6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8002dbe:	7fbb      	ldrb	r3, [r7, #30]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d10b      	bne.n	8002ddc <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f043 0206 	orr.w	r2, r3, #6
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f043 0220 	orr.w	r2, r3, #32
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002de8:	b004      	add	sp, #16
 8002dea:	4770      	bx	lr

08002dec <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f023 0201 	bic.w	r2, r3, #1
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8002e0e:	b580      	push	{r7, lr}
 8002e10:	b084      	sub	sp, #16
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
 8002e16:	460b      	mov	r3, r1
 8002e18:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8002e2a:	78fb      	ldrb	r3, [r7, #3]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d115      	bne.n	8002e5c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8002e3c:	200a      	movs	r0, #10
 8002e3e:	f7fe f833 	bl	8000ea8 <HAL_Delay>
      ms += 10U;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	330a      	adds	r3, #10
 8002e46:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8002e48:	6878      	ldr	r0, [r7, #4]
 8002e4a:	f000 fa25 	bl	8003298 <USB_GetMode>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d01e      	beq.n	8002e92 <USB_SetCurrentMode+0x84>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2bc7      	cmp	r3, #199	@ 0xc7
 8002e58:	d9f0      	bls.n	8002e3c <USB_SetCurrentMode+0x2e>
 8002e5a:	e01a      	b.n	8002e92 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8002e5c:	78fb      	ldrb	r3, [r7, #3]
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d115      	bne.n	8002e8e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	68db      	ldr	r3, [r3, #12]
 8002e66:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8002e6e:	200a      	movs	r0, #10
 8002e70:	f7fe f81a 	bl	8000ea8 <HAL_Delay>
      ms += 10U;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	330a      	adds	r3, #10
 8002e78:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 fa0c 	bl	8003298 <USB_GetMode>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d005      	beq.n	8002e92 <USB_SetCurrentMode+0x84>
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2bc7      	cmp	r3, #199	@ 0xc7
 8002e8a:	d9f0      	bls.n	8002e6e <USB_SetCurrentMode+0x60>
 8002e8c:	e001      	b.n	8002e92 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e005      	b.n	8002e9e <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2bc8      	cmp	r3, #200	@ 0xc8
 8002e96:	d101      	bne.n	8002e9c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e000      	b.n	8002e9e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002ea8:	b084      	sub	sp, #16
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	6078      	str	r0, [r7, #4]
 8002eb2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8002eb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	e009      	b.n	8002edc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	3340      	adds	r3, #64	@ 0x40
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	2200      	movs	r2, #0
 8002ed4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	3301      	adds	r3, #1
 8002eda:	613b      	str	r3, [r7, #16]
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	2b0e      	cmp	r3, #14
 8002ee0:	d9f2      	bls.n	8002ec8 <USB_DevInit+0x20>

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) \
 || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) \
 || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8002ee2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d11c      	bne.n	8002f24 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	68fa      	ldr	r2, [r7, #12]
 8002ef4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002ef8:	f043 0302 	orr.w	r3, r3, #2
 8002efc:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f02:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	e005      	b.n	8002f30 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f28:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8002f36:	461a      	mov	r2, r3
 8002f38:	2300      	movs	r3, #0
 8002f3a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002f3c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d10d      	bne.n	8002f60 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8002f44:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d104      	bne.n	8002f56 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f968 	bl	8003224 <USB_SetDevSpeed>
 8002f54:	e008      	b.n	8002f68 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8002f56:	2101      	movs	r1, #1
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f000 f963 	bl	8003224 <USB_SetDevSpeed>
 8002f5e:	e003      	b.n	8002f68 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8002f60:	2103      	movs	r1, #3
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 f95e 	bl	8003224 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8002f68:	2110      	movs	r1, #16
 8002f6a:	6878      	ldr	r0, [r7, #4]
 8002f6c:	f000 f8fa 	bl	8003164 <USB_FlushTxFifo>
 8002f70:	4603      	mov	r3, r0
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8002f7a:	6878      	ldr	r0, [r7, #4]
 8002f7c:	f000 f924 	bl	80031c8 <USB_FlushRxFifo>
 8002f80:	4603      	mov	r3, r0
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d001      	beq.n	8002f8a <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f90:	461a      	mov	r2, r3
 8002f92:	2300      	movs	r3, #0
 8002f94:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002fa8:	461a      	mov	r2, r3
 8002faa:	2300      	movs	r3, #0
 8002fac:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8002fae:	2300      	movs	r3, #0
 8002fb0:	613b      	str	r3, [r7, #16]
 8002fb2:	e043      	b.n	800303c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8002fb4:	693b      	ldr	r3, [r7, #16]
 8002fb6:	015a      	lsls	r2, r3, #5
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4413      	add	r3, r2
 8002fbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002fc6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002fca:	d118      	bne.n	8002ffe <USB_DevInit+0x156>
    {
      if (i == 0U)
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d10a      	bne.n	8002fe8 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	015a      	lsls	r2, r3, #5
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	4413      	add	r3, r2
 8002fda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002fde:	461a      	mov	r2, r3
 8002fe0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8002fe4:	6013      	str	r3, [r2, #0]
 8002fe6:	e013      	b.n	8003010 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	015a      	lsls	r2, r3, #5
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	4413      	add	r3, r2
 8002ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ff4:	461a      	mov	r2, r3
 8002ff6:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8002ffa:	6013      	str	r3, [r2, #0]
 8002ffc:	e008      	b.n	8003010 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	015a      	lsls	r2, r3, #5
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	4413      	add	r3, r2
 8003006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800300a:	461a      	mov	r2, r3
 800300c:	2300      	movs	r3, #0
 800300e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	015a      	lsls	r2, r3, #5
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800301c:	461a      	mov	r2, r3
 800301e:	2300      	movs	r3, #0
 8003020:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	015a      	lsls	r2, r3, #5
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4413      	add	r3, r2
 800302a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800302e:	461a      	mov	r2, r3
 8003030:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003034:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	3301      	adds	r3, #1
 800303a:	613b      	str	r3, [r7, #16]
 800303c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003040:	461a      	mov	r2, r3
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	4293      	cmp	r3, r2
 8003046:	d3b5      	bcc.n	8002fb4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003048:	2300      	movs	r3, #0
 800304a:	613b      	str	r3, [r7, #16]
 800304c:	e043      	b.n	80030d6 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	015a      	lsls	r2, r3, #5
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	4413      	add	r3, r2
 8003056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003060:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003064:	d118      	bne.n	8003098 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	015a      	lsls	r2, r3, #5
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4413      	add	r3, r2
 8003074:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003078:	461a      	mov	r2, r3
 800307a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800307e:	6013      	str	r3, [r2, #0]
 8003080:	e013      	b.n	80030aa <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	015a      	lsls	r2, r3, #5
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	4413      	add	r3, r2
 800308a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800308e:	461a      	mov	r2, r3
 8003090:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8003094:	6013      	str	r3, [r2, #0]
 8003096:	e008      	b.n	80030aa <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	015a      	lsls	r2, r3, #5
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	4413      	add	r3, r2
 80030a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030a4:	461a      	mov	r2, r3
 80030a6:	2300      	movs	r3, #0
 80030a8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80030aa:	693b      	ldr	r3, [r7, #16]
 80030ac:	015a      	lsls	r2, r3, #5
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	4413      	add	r3, r2
 80030b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030b6:	461a      	mov	r2, r3
 80030b8:	2300      	movs	r3, #0
 80030ba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80030bc:	693b      	ldr	r3, [r7, #16]
 80030be:	015a      	lsls	r2, r3, #5
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	4413      	add	r3, r2
 80030c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80030c8:	461a      	mov	r2, r3
 80030ca:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80030ce:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80030d0:	693b      	ldr	r3, [r7, #16]
 80030d2:	3301      	adds	r3, #1
 80030d4:	613b      	str	r3, [r7, #16]
 80030d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80030da:	461a      	mov	r2, r3
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	4293      	cmp	r3, r2
 80030e0:	d3b5      	bcc.n	800304e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80030e8:	691b      	ldr	r3, [r3, #16]
 80030ea:	68fa      	ldr	r2, [r7, #12]
 80030ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80030f4:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2200      	movs	r2, #0
 80030fa:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8003102:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003104:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8003108:	2b00      	cmp	r3, #0
 800310a:	d105      	bne.n	8003118 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	699b      	ldr	r3, [r3, #24]
 8003110:	f043 0210 	orr.w	r2, r3, #16
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	699a      	ldr	r2, [r3, #24]
 800311c:	4b10      	ldr	r3, [pc, #64]	@ (8003160 <USB_DevInit+0x2b8>)
 800311e:	4313      	orrs	r3, r2
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003124:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8003128:	2b00      	cmp	r3, #0
 800312a:	d005      	beq.n	8003138 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	f043 0208 	orr.w	r2, r3, #8
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003138:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800313c:	2b01      	cmp	r3, #1
 800313e:	d107      	bne.n	8003150 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	699b      	ldr	r3, [r3, #24]
 8003144:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003148:	f043 0304 	orr.w	r3, r3, #4
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003150:	7dfb      	ldrb	r3, [r7, #23]
}
 8003152:	4618      	mov	r0, r3
 8003154:	3718      	adds	r7, #24
 8003156:	46bd      	mov	sp, r7
 8003158:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800315c:	b004      	add	sp, #16
 800315e:	4770      	bx	lr
 8003160:	803c3800 	.word	0x803c3800

08003164 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003164:	b480      	push	{r7}
 8003166:	b085      	sub	sp, #20
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
 800316c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800316e:	2300      	movs	r3, #0
 8003170:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	3301      	adds	r3, #1
 8003176:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800317e:	d901      	bls.n	8003184 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003180:	2303      	movs	r3, #3
 8003182:	e01b      	b.n	80031bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	691b      	ldr	r3, [r3, #16]
 8003188:	2b00      	cmp	r3, #0
 800318a:	daf2      	bge.n	8003172 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800318c:	2300      	movs	r3, #0
 800318e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	019b      	lsls	r3, r3, #6
 8003194:	f043 0220 	orr.w	r2, r3, #32
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	3301      	adds	r3, #1
 80031a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80031a8:	d901      	bls.n	80031ae <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e006      	b.n	80031bc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	691b      	ldr	r3, [r3, #16]
 80031b2:	f003 0320 	and.w	r3, r3, #32
 80031b6:	2b20      	cmp	r3, #32
 80031b8:	d0f0      	beq.n	800319c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80031ba:	2300      	movs	r3, #0
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3714      	adds	r7, #20
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr

080031c8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	3301      	adds	r3, #1
 80031d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80031e0:	d901      	bls.n	80031e6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e018      	b.n	8003218 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	daf2      	bge.n	80031d4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	2210      	movs	r2, #16
 80031f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	3301      	adds	r3, #1
 80031fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003204:	d901      	bls.n	800320a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003206:	2303      	movs	r3, #3
 8003208:	e006      	b.n	8003218 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	f003 0310 	and.w	r3, r3, #16
 8003212:	2b10      	cmp	r3, #16
 8003214:	d0f0      	beq.n	80031f8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003216:	2300      	movs	r3, #0
}
 8003218:	4618      	mov	r0, r3
 800321a:	3714      	adds	r7, #20
 800321c:	46bd      	mov	sp, r7
 800321e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003222:	4770      	bx	lr

08003224 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800323a:	681a      	ldr	r2, [r3, #0]
 800323c:	78fb      	ldrb	r3, [r7, #3]
 800323e:	68f9      	ldr	r1, [r7, #12]
 8003240:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003244:	4313      	orrs	r3, r2
 8003246:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3714      	adds	r7, #20
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr

08003256 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8003256:	b480      	push	{r7}
 8003258:	b085      	sub	sp, #20
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8003270:	f023 0303 	bic.w	r3, r3, #3
 8003274:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	68fa      	ldr	r2, [r7, #12]
 8003280:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003284:	f043 0302 	orr.w	r3, r3, #2
 8003288:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3714      	adds	r7, #20
 8003290:	46bd      	mov	sp, r7
 8003292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003296:	4770      	bx	lr

08003298 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	695b      	ldr	r3, [r3, #20]
 80032a4:	f003 0301 	and.w	r3, r3, #1
}
 80032a8:	4618      	mov	r0, r3
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80032bc:	2300      	movs	r3, #0
 80032be:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	3301      	adds	r3, #1
 80032c4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80032cc:	d901      	bls.n	80032d2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e022      	b.n	8003318 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	691b      	ldr	r3, [r3, #16]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	daf2      	bge.n	80032c0 <USB_CoreReset+0xc>

  count = 10U;
 80032da:	230a      	movs	r3, #10
 80032dc:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80032de:	e002      	b.n	80032e6 <USB_CoreReset+0x32>
  {
    count--;
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	3b01      	subs	r3, #1
 80032e4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d1f9      	bne.n	80032e0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	691b      	ldr	r3, [r3, #16]
 80032f0:	f043 0201 	orr.w	r2, r3, #1
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	3301      	adds	r3, #1
 80032fc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8003304:	d901      	bls.n	800330a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8003306:	2303      	movs	r3, #3
 8003308:	e006      	b.n	8003318 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	691b      	ldr	r3, [r3, #16]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b01      	cmp	r3, #1
 8003314:	d0f0      	beq.n	80032f8 <USB_CoreReset+0x44>

  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	3714      	adds	r7, #20
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <__NVIC_SetPriority>:
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	6039      	str	r1, [r7, #0]
 800332e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003334:	2b00      	cmp	r3, #0
 8003336:	db0a      	blt.n	800334e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	b2da      	uxtb	r2, r3
 800333c:	490c      	ldr	r1, [pc, #48]	@ (8003370 <__NVIC_SetPriority+0x4c>)
 800333e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003342:	0112      	lsls	r2, r2, #4
 8003344:	b2d2      	uxtb	r2, r2
 8003346:	440b      	add	r3, r1
 8003348:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800334c:	e00a      	b.n	8003364 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	b2da      	uxtb	r2, r3
 8003352:	4908      	ldr	r1, [pc, #32]	@ (8003374 <__NVIC_SetPriority+0x50>)
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	f003 030f 	and.w	r3, r3, #15
 800335a:	3b04      	subs	r3, #4
 800335c:	0112      	lsls	r2, r2, #4
 800335e:	b2d2      	uxtb	r2, r2
 8003360:	440b      	add	r3, r1
 8003362:	761a      	strb	r2, [r3, #24]
}
 8003364:	bf00      	nop
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr
 8003370:	e000e100 	.word	0xe000e100
 8003374:	e000ed00 	.word	0xe000ed00

08003378 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003378:	b580      	push	{r7, lr}
 800337a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800337c:	2100      	movs	r1, #0
 800337e:	f06f 0004 	mvn.w	r0, #4
 8003382:	f7ff ffcf 	bl	8003324 <__NVIC_SetPriority>
#endif
}
 8003386:	bf00      	nop
 8003388:	bd80      	pop	{r7, pc}
	...

0800338c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003392:	f3ef 8305 	mrs	r3, IPSR
 8003396:	603b      	str	r3, [r7, #0]
  return(result);
 8003398:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800339a:	2b00      	cmp	r3, #0
 800339c:	d003      	beq.n	80033a6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800339e:	f06f 0305 	mvn.w	r3, #5
 80033a2:	607b      	str	r3, [r7, #4]
 80033a4:	e00c      	b.n	80033c0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80033a6:	4b0a      	ldr	r3, [pc, #40]	@ (80033d0 <osKernelInitialize+0x44>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d105      	bne.n	80033ba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80033ae:	4b08      	ldr	r3, [pc, #32]	@ (80033d0 <osKernelInitialize+0x44>)
 80033b0:	2201      	movs	r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80033b4:	2300      	movs	r3, #0
 80033b6:	607b      	str	r3, [r7, #4]
 80033b8:	e002      	b.n	80033c0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80033ba:	f04f 33ff 	mov.w	r3, #4294967295
 80033be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80033c0:	687b      	ldr	r3, [r7, #4]
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	200005d0 	.word	0x200005d0

080033d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80033d4:	b580      	push	{r7, lr}
 80033d6:	b082      	sub	sp, #8
 80033d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033da:	f3ef 8305 	mrs	r3, IPSR
 80033de:	603b      	str	r3, [r7, #0]
  return(result);
 80033e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d003      	beq.n	80033ee <osKernelStart+0x1a>
    stat = osErrorISR;
 80033e6:	f06f 0305 	mvn.w	r3, #5
 80033ea:	607b      	str	r3, [r7, #4]
 80033ec:	e010      	b.n	8003410 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80033ee:	4b0b      	ldr	r3, [pc, #44]	@ (800341c <osKernelStart+0x48>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d109      	bne.n	800340a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80033f6:	f7ff ffbf 	bl	8003378 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80033fa:	4b08      	ldr	r3, [pc, #32]	@ (800341c <osKernelStart+0x48>)
 80033fc:	2202      	movs	r2, #2
 80033fe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003400:	f001 fa68 	bl	80048d4 <vTaskStartScheduler>
      stat = osOK;
 8003404:	2300      	movs	r3, #0
 8003406:	607b      	str	r3, [r7, #4]
 8003408:	e002      	b.n	8003410 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800340a:	f04f 33ff 	mov.w	r3, #4294967295
 800340e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003410:	687b      	ldr	r3, [r7, #4]
}
 8003412:	4618      	mov	r0, r3
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	200005d0 	.word	0x200005d0

08003420 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003420:	b580      	push	{r7, lr}
 8003422:	b08e      	sub	sp, #56	@ 0x38
 8003424:	af04      	add	r7, sp, #16
 8003426:	60f8      	str	r0, [r7, #12]
 8003428:	60b9      	str	r1, [r7, #8]
 800342a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800342c:	2300      	movs	r3, #0
 800342e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003430:	f3ef 8305 	mrs	r3, IPSR
 8003434:	617b      	str	r3, [r7, #20]
  return(result);
 8003436:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003438:	2b00      	cmp	r3, #0
 800343a:	d17e      	bne.n	800353a <osThreadNew+0x11a>
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d07b      	beq.n	800353a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003442:	2380      	movs	r3, #128	@ 0x80
 8003444:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003446:	2318      	movs	r3, #24
 8003448:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800344a:	2300      	movs	r3, #0
 800344c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800344e:	f04f 33ff 	mov.w	r3, #4294967295
 8003452:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d045      	beq.n	80034e6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <osThreadNew+0x48>
        name = attr->name;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d002      	beq.n	8003476 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d008      	beq.n	800348e <osThreadNew+0x6e>
 800347c:	69fb      	ldr	r3, [r7, #28]
 800347e:	2b38      	cmp	r3, #56	@ 0x38
 8003480:	d805      	bhi.n	800348e <osThreadNew+0x6e>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0301 	and.w	r3, r3, #1
 800348a:	2b00      	cmp	r3, #0
 800348c:	d001      	beq.n	8003492 <osThreadNew+0x72>
        return (NULL);
 800348e:	2300      	movs	r3, #0
 8003490:	e054      	b.n	800353c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	695b      	ldr	r3, [r3, #20]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d003      	beq.n	80034a2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	089b      	lsrs	r3, r3, #2
 80034a0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00e      	beq.n	80034c8 <osThreadNew+0xa8>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	68db      	ldr	r3, [r3, #12]
 80034ae:	2b5b      	cmp	r3, #91	@ 0x5b
 80034b0:	d90a      	bls.n	80034c8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d006      	beq.n	80034c8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d002      	beq.n	80034c8 <osThreadNew+0xa8>
        mem = 1;
 80034c2:	2301      	movs	r3, #1
 80034c4:	61bb      	str	r3, [r7, #24]
 80034c6:	e010      	b.n	80034ea <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10c      	bne.n	80034ea <osThreadNew+0xca>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d108      	bne.n	80034ea <osThreadNew+0xca>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	691b      	ldr	r3, [r3, #16]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d104      	bne.n	80034ea <osThreadNew+0xca>
          mem = 0;
 80034e0:	2300      	movs	r3, #0
 80034e2:	61bb      	str	r3, [r7, #24]
 80034e4:	e001      	b.n	80034ea <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80034ea:	69bb      	ldr	r3, [r7, #24]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d110      	bne.n	8003512 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80034f8:	9202      	str	r2, [sp, #8]
 80034fa:	9301      	str	r3, [sp, #4]
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	6a3a      	ldr	r2, [r7, #32]
 8003504:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003506:	68f8      	ldr	r0, [r7, #12]
 8003508:	f001 f808 	bl	800451c <xTaskCreateStatic>
 800350c:	4603      	mov	r3, r0
 800350e:	613b      	str	r3, [r7, #16]
 8003510:	e013      	b.n	800353a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003512:	69bb      	ldr	r3, [r7, #24]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d110      	bne.n	800353a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003518:	6a3b      	ldr	r3, [r7, #32]
 800351a:	b29a      	uxth	r2, r3
 800351c:	f107 0310 	add.w	r3, r7, #16
 8003520:	9301      	str	r3, [sp, #4]
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	9300      	str	r3, [sp, #0]
 8003526:	68bb      	ldr	r3, [r7, #8]
 8003528:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f001 f856 	bl	80045dc <xTaskCreate>
 8003530:	4603      	mov	r3, r0
 8003532:	2b01      	cmp	r3, #1
 8003534:	d001      	beq.n	800353a <osThreadNew+0x11a>
            hTask = NULL;
 8003536:	2300      	movs	r3, #0
 8003538:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800353a:	693b      	ldr	r3, [r7, #16]
}
 800353c:	4618      	mov	r0, r3
 800353e:	3728      	adds	r7, #40	@ 0x28
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}

08003544 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003544:	b580      	push	{r7, lr}
 8003546:	b084      	sub	sp, #16
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800354c:	f3ef 8305 	mrs	r3, IPSR
 8003550:	60bb      	str	r3, [r7, #8]
  return(result);
 8003552:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003554:	2b00      	cmp	r3, #0
 8003556:	d003      	beq.n	8003560 <osDelay+0x1c>
    stat = osErrorISR;
 8003558:	f06f 0305 	mvn.w	r3, #5
 800355c:	60fb      	str	r3, [r7, #12]
 800355e:	e007      	b.n	8003570 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003560:	2300      	movs	r3, #0
 8003562:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d002      	beq.n	8003570 <osDelay+0x2c>
      vTaskDelay(ticks);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f001 f97c 	bl	8004868 <vTaskDelay>
    }
  }

  return (stat);
 8003570:	68fb      	ldr	r3, [r7, #12]
}
 8003572:	4618      	mov	r0, r3
 8003574:	3710      	adds	r7, #16
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}

0800357a <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800357a:	b580      	push	{r7, lr}
 800357c:	b08a      	sub	sp, #40	@ 0x28
 800357e:	af02      	add	r7, sp, #8
 8003580:	60f8      	str	r0, [r7, #12]
 8003582:	60b9      	str	r1, [r7, #8]
 8003584:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8003586:	2300      	movs	r3, #0
 8003588:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800358a:	f3ef 8305 	mrs	r3, IPSR
 800358e:	613b      	str	r3, [r7, #16]
  return(result);
 8003590:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8003592:	2b00      	cmp	r3, #0
 8003594:	d15f      	bne.n	8003656 <osMessageQueueNew+0xdc>
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d05c      	beq.n	8003656 <osMessageQueueNew+0xdc>
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d059      	beq.n	8003656 <osMessageQueueNew+0xdc>
    mem = -1;
 80035a2:	f04f 33ff 	mov.w	r3, #4294967295
 80035a6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d029      	beq.n	8003602 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d012      	beq.n	80035dc <osMessageQueueNew+0x62>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	2b4f      	cmp	r3, #79	@ 0x4f
 80035bc:	d90e      	bls.n	80035dc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	695a      	ldr	r2, [r3, #20]
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	68b9      	ldr	r1, [r7, #8]
 80035ce:	fb01 f303 	mul.w	r3, r1, r3
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d302      	bcc.n	80035dc <osMessageQueueNew+0x62>
        mem = 1;
 80035d6:	2301      	movs	r3, #1
 80035d8:	61bb      	str	r3, [r7, #24]
 80035da:	e014      	b.n	8003606 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d110      	bne.n	8003606 <osMessageQueueNew+0x8c>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d10c      	bne.n	8003606 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d108      	bne.n	8003606 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	695b      	ldr	r3, [r3, #20]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d104      	bne.n	8003606 <osMessageQueueNew+0x8c>
          mem = 0;
 80035fc:	2300      	movs	r3, #0
 80035fe:	61bb      	str	r3, [r7, #24]
 8003600:	e001      	b.n	8003606 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8003602:	2300      	movs	r3, #0
 8003604:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8003606:	69bb      	ldr	r3, [r7, #24]
 8003608:	2b01      	cmp	r3, #1
 800360a:	d10b      	bne.n	8003624 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691a      	ldr	r2, [r3, #16]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	689b      	ldr	r3, [r3, #8]
 8003614:	2100      	movs	r1, #0
 8003616:	9100      	str	r1, [sp, #0]
 8003618:	68b9      	ldr	r1, [r7, #8]
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 fa30 	bl	8003a80 <xQueueGenericCreateStatic>
 8003620:	61f8      	str	r0, [r7, #28]
 8003622:	e008      	b.n	8003636 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8003624:	69bb      	ldr	r3, [r7, #24]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d105      	bne.n	8003636 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800362a:	2200      	movs	r2, #0
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 faa3 	bl	8003b7a <xQueueGenericCreate>
 8003634:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8003636:	69fb      	ldr	r3, [r7, #28]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d00c      	beq.n	8003656 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d003      	beq.n	800364a <osMessageQueueNew+0xd0>
        name = attr->name;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	617b      	str	r3, [r7, #20]
 8003648:	e001      	b.n	800364e <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800364a:	2300      	movs	r3, #0
 800364c:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800364e:	6979      	ldr	r1, [r7, #20]
 8003650:	69f8      	ldr	r0, [r7, #28]
 8003652:	f000 ff05 	bl	8004460 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8003656:	69fb      	ldr	r3, [r7, #28]
}
 8003658:	4618      	mov	r0, r3
 800365a:	3720      	adds	r7, #32
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}

08003660 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8003660:	b580      	push	{r7, lr}
 8003662:	b088      	sub	sp, #32
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	603b      	str	r3, [r7, #0]
 800366c:	4613      	mov	r3, r2
 800366e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003674:	2300      	movs	r3, #0
 8003676:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003678:	f3ef 8305 	mrs	r3, IPSR
 800367c:	617b      	str	r3, [r7, #20]
  return(result);
 800367e:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8003680:	2b00      	cmp	r3, #0
 8003682:	d028      	beq.n	80036d6 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003684:	69bb      	ldr	r3, [r7, #24]
 8003686:	2b00      	cmp	r3, #0
 8003688:	d005      	beq.n	8003696 <osMessageQueuePut+0x36>
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d002      	beq.n	8003696 <osMessageQueuePut+0x36>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d003      	beq.n	800369e <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8003696:	f06f 0303 	mvn.w	r3, #3
 800369a:	61fb      	str	r3, [r7, #28]
 800369c:	e038      	b.n	8003710 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800369e:	2300      	movs	r3, #0
 80036a0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80036a2:	f107 0210 	add.w	r2, r7, #16
 80036a6:	2300      	movs	r3, #0
 80036a8:	68b9      	ldr	r1, [r7, #8]
 80036aa:	69b8      	ldr	r0, [r7, #24]
 80036ac:	f000 fbc6 	bl	8003e3c <xQueueGenericSendFromISR>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d003      	beq.n	80036be <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80036b6:	f06f 0302 	mvn.w	r3, #2
 80036ba:	61fb      	str	r3, [r7, #28]
 80036bc:	e028      	b.n	8003710 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d025      	beq.n	8003710 <osMessageQueuePut+0xb0>
 80036c4:	4b15      	ldr	r3, [pc, #84]	@ (800371c <osMessageQueuePut+0xbc>)
 80036c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036ca:	601a      	str	r2, [r3, #0]
 80036cc:	f3bf 8f4f 	dsb	sy
 80036d0:	f3bf 8f6f 	isb	sy
 80036d4:	e01c      	b.n	8003710 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d002      	beq.n	80036e2 <osMessageQueuePut+0x82>
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d103      	bne.n	80036ea <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80036e2:	f06f 0303 	mvn.w	r3, #3
 80036e6:	61fb      	str	r3, [r7, #28]
 80036e8:	e012      	b.n	8003710 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80036ea:	2300      	movs	r3, #0
 80036ec:	683a      	ldr	r2, [r7, #0]
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	69b8      	ldr	r0, [r7, #24]
 80036f2:	f000 faa1 	bl	8003c38 <xQueueGenericSend>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d009      	beq.n	8003710 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d003      	beq.n	800370a <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8003702:	f06f 0301 	mvn.w	r3, #1
 8003706:	61fb      	str	r3, [r7, #28]
 8003708:	e002      	b.n	8003710 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800370a:	f06f 0302 	mvn.w	r3, #2
 800370e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8003710:	69fb      	ldr	r3, [r7, #28]
}
 8003712:	4618      	mov	r0, r3
 8003714:	3720      	adds	r7, #32
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	e000ed04 	.word	0xe000ed04

08003720 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8003720:	b580      	push	{r7, lr}
 8003722:	b088      	sub	sp, #32
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	60b9      	str	r1, [r7, #8]
 800372a:	607a      	str	r2, [r7, #4]
 800372c:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8003732:	2300      	movs	r3, #0
 8003734:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003736:	f3ef 8305 	mrs	r3, IPSR
 800373a:	617b      	str	r3, [r7, #20]
  return(result);
 800373c:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800373e:	2b00      	cmp	r3, #0
 8003740:	d028      	beq.n	8003794 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8003742:	69bb      	ldr	r3, [r7, #24]
 8003744:	2b00      	cmp	r3, #0
 8003746:	d005      	beq.n	8003754 <osMessageQueueGet+0x34>
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <osMessageQueueGet+0x34>
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d003      	beq.n	800375c <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8003754:	f06f 0303 	mvn.w	r3, #3
 8003758:	61fb      	str	r3, [r7, #28]
 800375a:	e037      	b.n	80037cc <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800375c:	2300      	movs	r3, #0
 800375e:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8003760:	f107 0310 	add.w	r3, r7, #16
 8003764:	461a      	mov	r2, r3
 8003766:	68b9      	ldr	r1, [r7, #8]
 8003768:	69b8      	ldr	r0, [r7, #24]
 800376a:	f000 fce7 	bl	800413c <xQueueReceiveFromISR>
 800376e:	4603      	mov	r3, r0
 8003770:	2b01      	cmp	r3, #1
 8003772:	d003      	beq.n	800377c <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8003774:	f06f 0302 	mvn.w	r3, #2
 8003778:	61fb      	str	r3, [r7, #28]
 800377a:	e027      	b.n	80037cc <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d024      	beq.n	80037cc <osMessageQueueGet+0xac>
 8003782:	4b15      	ldr	r3, [pc, #84]	@ (80037d8 <osMessageQueueGet+0xb8>)
 8003784:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003788:	601a      	str	r2, [r3, #0]
 800378a:	f3bf 8f4f 	dsb	sy
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	e01b      	b.n	80037cc <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8003794:	69bb      	ldr	r3, [r7, #24]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <osMessageQueueGet+0x80>
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d103      	bne.n	80037a8 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80037a0:	f06f 0303 	mvn.w	r3, #3
 80037a4:	61fb      	str	r3, [r7, #28]
 80037a6:	e011      	b.n	80037cc <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80037a8:	683a      	ldr	r2, [r7, #0]
 80037aa:	68b9      	ldr	r1, [r7, #8]
 80037ac:	69b8      	ldr	r0, [r7, #24]
 80037ae:	f000 fbe3 	bl	8003f78 <xQueueReceive>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d009      	beq.n	80037cc <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80037be:	f06f 0301 	mvn.w	r3, #1
 80037c2:	61fb      	str	r3, [r7, #28]
 80037c4:	e002      	b.n	80037cc <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80037c6:	f06f 0302 	mvn.w	r3, #2
 80037ca:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80037cc:	69fb      	ldr	r3, [r7, #28]
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3720      	adds	r7, #32
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	e000ed04 	.word	0xe000ed04

080037dc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	4a07      	ldr	r2, [pc, #28]	@ (8003808 <vApplicationGetIdleTaskMemory+0x2c>)
 80037ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4a06      	ldr	r2, [pc, #24]	@ (800380c <vApplicationGetIdleTaskMemory+0x30>)
 80037f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2280      	movs	r2, #128	@ 0x80
 80037f8:	601a      	str	r2, [r3, #0]
}
 80037fa:	bf00      	nop
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	200005d4 	.word	0x200005d4
 800380c:	20000630 	.word	0x20000630

08003810 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003810:	b480      	push	{r7}
 8003812:	b085      	sub	sp, #20
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	4a07      	ldr	r2, [pc, #28]	@ (800383c <vApplicationGetTimerTaskMemory+0x2c>)
 8003820:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	4a06      	ldr	r2, [pc, #24]	@ (8003840 <vApplicationGetTimerTaskMemory+0x30>)
 8003826:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800382e:	601a      	str	r2, [r3, #0]
}
 8003830:	bf00      	nop
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	20000830 	.word	0x20000830
 8003840:	2000088c 	.word	0x2000088c

08003844 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003844:	b480      	push	{r7}
 8003846:	b083      	sub	sp, #12
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	f103 0208 	add.w	r2, r3, #8
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	f04f 32ff 	mov.w	r2, #4294967295
 800385c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	f103 0208 	add.w	r2, r3, #8
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f103 0208 	add.w	r2, r3, #8
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2200      	movs	r2, #0
 8003876:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003878:	bf00      	nop
 800387a:	370c      	adds	r7, #12
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003892:	bf00      	nop
 8003894:	370c      	adds	r7, #12
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr

0800389e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800389e:	b480      	push	{r7}
 80038a0:	b085      	sub	sp, #20
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
 80038a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	68fa      	ldr	r2, [r7, #12]
 80038b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	689a      	ldr	r2, [r3, #8]
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	683a      	ldr	r2, [r7, #0]
 80038c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	687a      	ldr	r2, [r7, #4]
 80038ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	601a      	str	r2, [r3, #0]
}
 80038da:	bf00      	nop
 80038dc:	3714      	adds	r7, #20
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr

080038e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80038e6:	b480      	push	{r7}
 80038e8:	b085      	sub	sp, #20
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
 80038ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80038f0:	683b      	ldr	r3, [r7, #0]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fc:	d103      	bne.n	8003906 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	60fb      	str	r3, [r7, #12]
 8003904:	e00c      	b.n	8003920 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	3308      	adds	r3, #8
 800390a:	60fb      	str	r3, [r7, #12]
 800390c:	e002      	b.n	8003914 <vListInsert+0x2e>
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	60fb      	str	r3, [r7, #12]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	68ba      	ldr	r2, [r7, #8]
 800391c:	429a      	cmp	r2, r3
 800391e:	d2f6      	bcs.n	800390e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	683a      	ldr	r2, [r7, #0]
 800392e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	68fa      	ldr	r2, [r7, #12]
 8003934:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	601a      	str	r2, [r3, #0]
}
 800394c:	bf00      	nop
 800394e:	3714      	adds	r7, #20
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	691b      	ldr	r3, [r3, #16]
 8003964:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	687a      	ldr	r2, [r7, #4]
 800396c:	6892      	ldr	r2, [r2, #8]
 800396e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	687a      	ldr	r2, [r7, #4]
 8003976:	6852      	ldr	r2, [r2, #4]
 8003978:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	429a      	cmp	r2, r3
 8003982:	d103      	bne.n	800398c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	689a      	ldr	r2, [r3, #8]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2200      	movs	r2, #0
 8003990:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	1e5a      	subs	r2, r3, #1
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3714      	adds	r7, #20
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr

080039ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b084      	sub	sp, #16
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10b      	bne.n	80039d8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80039c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c4:	f383 8811 	msr	BASEPRI, r3
 80039c8:	f3bf 8f6f 	isb	sy
 80039cc:	f3bf 8f4f 	dsb	sy
 80039d0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80039d2:	bf00      	nop
 80039d4:	bf00      	nop
 80039d6:	e7fd      	b.n	80039d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80039d8:	f002 f936 	bl	8005c48 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039e4:	68f9      	ldr	r1, [r7, #12]
 80039e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80039e8:	fb01 f303 	mul.w	r3, r1, r3
 80039ec:	441a      	add	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2200      	movs	r2, #0
 80039f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	68f9      	ldr	r1, [r7, #12]
 8003a0c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003a0e:	fb01 f303 	mul.w	r3, r1, r3
 8003a12:	441a      	add	r2, r3
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	22ff      	movs	r2, #255	@ 0xff
 8003a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	22ff      	movs	r2, #255	@ 0xff
 8003a24:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d114      	bne.n	8003a58 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	691b      	ldr	r3, [r3, #16]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d01a      	beq.n	8003a6c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	3310      	adds	r3, #16
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f001 f9d8 	bl	8004df0 <xTaskRemoveFromEventList>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d012      	beq.n	8003a6c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003a46:	4b0d      	ldr	r3, [pc, #52]	@ (8003a7c <xQueueGenericReset+0xd0>)
 8003a48:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003a4c:	601a      	str	r2, [r3, #0]
 8003a4e:	f3bf 8f4f 	dsb	sy
 8003a52:	f3bf 8f6f 	isb	sy
 8003a56:	e009      	b.n	8003a6c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	3310      	adds	r3, #16
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7ff fef1 	bl	8003844 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	3324      	adds	r3, #36	@ 0x24
 8003a66:	4618      	mov	r0, r3
 8003a68:	f7ff feec 	bl	8003844 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8003a6c:	f002 f91e 	bl	8005cac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8003a70:	2301      	movs	r3, #1
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	e000ed04 	.word	0xe000ed04

08003a80 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08e      	sub	sp, #56	@ 0x38
 8003a84:	af02      	add	r7, sp, #8
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	60b9      	str	r1, [r7, #8]
 8003a8a:	607a      	str	r2, [r7, #4]
 8003a8c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d10b      	bne.n	8003aac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003a94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a98:	f383 8811 	msr	BASEPRI, r3
 8003a9c:	f3bf 8f6f 	isb	sy
 8003aa0:	f3bf 8f4f 	dsb	sy
 8003aa4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003aa6:	bf00      	nop
 8003aa8:	bf00      	nop
 8003aaa:	e7fd      	b.n	8003aa8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10b      	bne.n	8003aca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003ab2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ab6:	f383 8811 	msr	BASEPRI, r3
 8003aba:	f3bf 8f6f 	isb	sy
 8003abe:	f3bf 8f4f 	dsb	sy
 8003ac2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003ac4:	bf00      	nop
 8003ac6:	bf00      	nop
 8003ac8:	e7fd      	b.n	8003ac6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d002      	beq.n	8003ad6 <xQueueGenericCreateStatic+0x56>
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <xQueueGenericCreateStatic+0x5a>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e000      	b.n	8003adc <xQueueGenericCreateStatic+0x5c>
 8003ada:	2300      	movs	r3, #0
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d10b      	bne.n	8003af8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003ae0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ae4:	f383 8811 	msr	BASEPRI, r3
 8003ae8:	f3bf 8f6f 	isb	sy
 8003aec:	f3bf 8f4f 	dsb	sy
 8003af0:	623b      	str	r3, [r7, #32]
}
 8003af2:	bf00      	nop
 8003af4:	bf00      	nop
 8003af6:	e7fd      	b.n	8003af4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d102      	bne.n	8003b04 <xQueueGenericCreateStatic+0x84>
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d101      	bne.n	8003b08 <xQueueGenericCreateStatic+0x88>
 8003b04:	2301      	movs	r3, #1
 8003b06:	e000      	b.n	8003b0a <xQueueGenericCreateStatic+0x8a>
 8003b08:	2300      	movs	r3, #0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10b      	bne.n	8003b26 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003b0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b12:	f383 8811 	msr	BASEPRI, r3
 8003b16:	f3bf 8f6f 	isb	sy
 8003b1a:	f3bf 8f4f 	dsb	sy
 8003b1e:	61fb      	str	r3, [r7, #28]
}
 8003b20:	bf00      	nop
 8003b22:	bf00      	nop
 8003b24:	e7fd      	b.n	8003b22 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003b26:	2350      	movs	r3, #80	@ 0x50
 8003b28:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	2b50      	cmp	r3, #80	@ 0x50
 8003b2e:	d00b      	beq.n	8003b48 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b34:	f383 8811 	msr	BASEPRI, r3
 8003b38:	f3bf 8f6f 	isb	sy
 8003b3c:	f3bf 8f4f 	dsb	sy
 8003b40:	61bb      	str	r3, [r7, #24]
}
 8003b42:	bf00      	nop
 8003b44:	bf00      	nop
 8003b46:	e7fd      	b.n	8003b44 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003b48:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00d      	beq.n	8003b70 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003b5c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b62:	9300      	str	r3, [sp, #0]
 8003b64:	4613      	mov	r3, r2
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	68b9      	ldr	r1, [r7, #8]
 8003b6a:	68f8      	ldr	r0, [r7, #12]
 8003b6c:	f000 f840 	bl	8003bf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003b72:	4618      	mov	r0, r3
 8003b74:	3730      	adds	r7, #48	@ 0x30
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b08a      	sub	sp, #40	@ 0x28
 8003b7e:	af02      	add	r7, sp, #8
 8003b80:	60f8      	str	r0, [r7, #12]
 8003b82:	60b9      	str	r1, [r7, #8]
 8003b84:	4613      	mov	r3, r2
 8003b86:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10b      	bne.n	8003ba6 <xQueueGenericCreate+0x2c>
	__asm volatile
 8003b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b92:	f383 8811 	msr	BASEPRI, r3
 8003b96:	f3bf 8f6f 	isb	sy
 8003b9a:	f3bf 8f4f 	dsb	sy
 8003b9e:	613b      	str	r3, [r7, #16]
}
 8003ba0:	bf00      	nop
 8003ba2:	bf00      	nop
 8003ba4:	e7fd      	b.n	8003ba2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	68ba      	ldr	r2, [r7, #8]
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003bb0:	69fb      	ldr	r3, [r7, #28]
 8003bb2:	3350      	adds	r3, #80	@ 0x50
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f002 f969 	bl	8005e8c <pvPortMalloc>
 8003bba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003bbc:	69bb      	ldr	r3, [r7, #24]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d011      	beq.n	8003be6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	3350      	adds	r3, #80	@ 0x50
 8003bca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003bcc:	69bb      	ldr	r3, [r7, #24]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003bd4:	79fa      	ldrb	r2, [r7, #7]
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	4613      	mov	r3, r2
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	68b9      	ldr	r1, [r7, #8]
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 f805 	bl	8003bf0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003be6:	69bb      	ldr	r3, [r7, #24]
	}
 8003be8:	4618      	mov	r0, r3
 8003bea:	3720      	adds	r7, #32
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bd80      	pop	{r7, pc}

08003bf0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b084      	sub	sp, #16
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	60f8      	str	r0, [r7, #12]
 8003bf8:	60b9      	str	r1, [r7, #8]
 8003bfa:	607a      	str	r2, [r7, #4]
 8003bfc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d103      	bne.n	8003c0c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003c04:	69bb      	ldr	r3, [r7, #24]
 8003c06:	69ba      	ldr	r2, [r7, #24]
 8003c08:	601a      	str	r2, [r3, #0]
 8003c0a:	e002      	b.n	8003c12 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	687a      	ldr	r2, [r7, #4]
 8003c10:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003c12:	69bb      	ldr	r3, [r7, #24]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003c1e:	2101      	movs	r1, #1
 8003c20:	69b8      	ldr	r0, [r7, #24]
 8003c22:	f7ff fec3 	bl	80039ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003c26:	69bb      	ldr	r3, [r7, #24]
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003c2e:	bf00      	nop
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
	...

08003c38 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b08e      	sub	sp, #56	@ 0x38
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	60b9      	str	r1, [r7, #8]
 8003c42:	607a      	str	r2, [r7, #4]
 8003c44:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003c46:	2300      	movs	r3, #0
 8003c48:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d10b      	bne.n	8003c6c <xQueueGenericSend+0x34>
	__asm volatile
 8003c54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c58:	f383 8811 	msr	BASEPRI, r3
 8003c5c:	f3bf 8f6f 	isb	sy
 8003c60:	f3bf 8f4f 	dsb	sy
 8003c64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003c66:	bf00      	nop
 8003c68:	bf00      	nop
 8003c6a:	e7fd      	b.n	8003c68 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d103      	bne.n	8003c7a <xQueueGenericSend+0x42>
 8003c72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d101      	bne.n	8003c7e <xQueueGenericSend+0x46>
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	e000      	b.n	8003c80 <xQueueGenericSend+0x48>
 8003c7e:	2300      	movs	r3, #0
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d10b      	bne.n	8003c9c <xQueueGenericSend+0x64>
	__asm volatile
 8003c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c88:	f383 8811 	msr	BASEPRI, r3
 8003c8c:	f3bf 8f6f 	isb	sy
 8003c90:	f3bf 8f4f 	dsb	sy
 8003c94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003c96:	bf00      	nop
 8003c98:	bf00      	nop
 8003c9a:	e7fd      	b.n	8003c98 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d103      	bne.n	8003caa <xQueueGenericSend+0x72>
 8003ca2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ca6:	2b01      	cmp	r3, #1
 8003ca8:	d101      	bne.n	8003cae <xQueueGenericSend+0x76>
 8003caa:	2301      	movs	r3, #1
 8003cac:	e000      	b.n	8003cb0 <xQueueGenericSend+0x78>
 8003cae:	2300      	movs	r3, #0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d10b      	bne.n	8003ccc <xQueueGenericSend+0x94>
	__asm volatile
 8003cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cb8:	f383 8811 	msr	BASEPRI, r3
 8003cbc:	f3bf 8f6f 	isb	sy
 8003cc0:	f3bf 8f4f 	dsb	sy
 8003cc4:	623b      	str	r3, [r7, #32]
}
 8003cc6:	bf00      	nop
 8003cc8:	bf00      	nop
 8003cca:	e7fd      	b.n	8003cc8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ccc:	f001 fa50 	bl	8005170 <xTaskGetSchedulerState>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d102      	bne.n	8003cdc <xQueueGenericSend+0xa4>
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d101      	bne.n	8003ce0 <xQueueGenericSend+0xa8>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e000      	b.n	8003ce2 <xQueueGenericSend+0xaa>
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d10b      	bne.n	8003cfe <xQueueGenericSend+0xc6>
	__asm volatile
 8003ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003cea:	f383 8811 	msr	BASEPRI, r3
 8003cee:	f3bf 8f6f 	isb	sy
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	61fb      	str	r3, [r7, #28]
}
 8003cf8:	bf00      	nop
 8003cfa:	bf00      	nop
 8003cfc:	e7fd      	b.n	8003cfa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003cfe:	f001 ffa3 	bl	8005c48 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d04:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d302      	bcc.n	8003d14 <xQueueGenericSend+0xdc>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	2b02      	cmp	r3, #2
 8003d12:	d129      	bne.n	8003d68 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	68b9      	ldr	r1, [r7, #8]
 8003d18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d1a:	f000 fa91 	bl	8004240 <prvCopyDataToQueue>
 8003d1e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d010      	beq.n	8003d4a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d2a:	3324      	adds	r3, #36	@ 0x24
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f001 f85f 	bl	8004df0 <xTaskRemoveFromEventList>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d013      	beq.n	8003d60 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003d38:	4b3f      	ldr	r3, [pc, #252]	@ (8003e38 <xQueueGenericSend+0x200>)
 8003d3a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d3e:	601a      	str	r2, [r3, #0]
 8003d40:	f3bf 8f4f 	dsb	sy
 8003d44:	f3bf 8f6f 	isb	sy
 8003d48:	e00a      	b.n	8003d60 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003d50:	4b39      	ldr	r3, [pc, #228]	@ (8003e38 <xQueueGenericSend+0x200>)
 8003d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d56:	601a      	str	r2, [r3, #0]
 8003d58:	f3bf 8f4f 	dsb	sy
 8003d5c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003d60:	f001 ffa4 	bl	8005cac <vPortExitCritical>
				return pdPASS;
 8003d64:	2301      	movs	r3, #1
 8003d66:	e063      	b.n	8003e30 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d103      	bne.n	8003d76 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003d6e:	f001 ff9d 	bl	8005cac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003d72:	2300      	movs	r3, #0
 8003d74:	e05c      	b.n	8003e30 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003d76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d106      	bne.n	8003d8a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003d7c:	f107 0314 	add.w	r3, r7, #20
 8003d80:	4618      	mov	r0, r3
 8003d82:	f001 f899 	bl	8004eb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003d86:	2301      	movs	r3, #1
 8003d88:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003d8a:	f001 ff8f 	bl	8005cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003d8e:	f000 fe09 	bl	80049a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003d92:	f001 ff59 	bl	8005c48 <vPortEnterCritical>
 8003d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d98:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003d9c:	b25b      	sxtb	r3, r3
 8003d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003da2:	d103      	bne.n	8003dac <xQueueGenericSend+0x174>
 8003da4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003db2:	b25b      	sxtb	r3, r3
 8003db4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003db8:	d103      	bne.n	8003dc2 <xQueueGenericSend+0x18a>
 8003dba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003dc2:	f001 ff73 	bl	8005cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003dc6:	1d3a      	adds	r2, r7, #4
 8003dc8:	f107 0314 	add.w	r3, r7, #20
 8003dcc:	4611      	mov	r1, r2
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f001 f888 	bl	8004ee4 <xTaskCheckForTimeOut>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d124      	bne.n	8003e24 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003dda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003ddc:	f000 fb28 	bl	8004430 <prvIsQueueFull>
 8003de0:	4603      	mov	r3, r0
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d018      	beq.n	8003e18 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003de8:	3310      	adds	r3, #16
 8003dea:	687a      	ldr	r2, [r7, #4]
 8003dec:	4611      	mov	r1, r2
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 ffac 	bl	8004d4c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003df4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003df6:	f000 fab3 	bl	8004360 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003dfa:	f000 fde1 	bl	80049c0 <xTaskResumeAll>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f47f af7c 	bne.w	8003cfe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003e06:	4b0c      	ldr	r3, [pc, #48]	@ (8003e38 <xQueueGenericSend+0x200>)
 8003e08:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003e0c:	601a      	str	r2, [r3, #0]
 8003e0e:	f3bf 8f4f 	dsb	sy
 8003e12:	f3bf 8f6f 	isb	sy
 8003e16:	e772      	b.n	8003cfe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003e18:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e1a:	f000 faa1 	bl	8004360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003e1e:	f000 fdcf 	bl	80049c0 <xTaskResumeAll>
 8003e22:	e76c      	b.n	8003cfe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003e24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003e26:	f000 fa9b 	bl	8004360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003e2a:	f000 fdc9 	bl	80049c0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003e2e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3738      	adds	r7, #56	@ 0x38
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	e000ed04 	.word	0xe000ed04

08003e3c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003e3c:	b580      	push	{r7, lr}
 8003e3e:	b090      	sub	sp, #64	@ 0x40
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
 8003e48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003e4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d10b      	bne.n	8003e6c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e58:	f383 8811 	msr	BASEPRI, r3
 8003e5c:	f3bf 8f6f 	isb	sy
 8003e60:	f3bf 8f4f 	dsb	sy
 8003e64:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003e66:	bf00      	nop
 8003e68:	bf00      	nop
 8003e6a:	e7fd      	b.n	8003e68 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d103      	bne.n	8003e7a <xQueueGenericSendFromISR+0x3e>
 8003e72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d101      	bne.n	8003e7e <xQueueGenericSendFromISR+0x42>
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e000      	b.n	8003e80 <xQueueGenericSendFromISR+0x44>
 8003e7e:	2300      	movs	r3, #0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d10b      	bne.n	8003e9c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003e84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e88:	f383 8811 	msr	BASEPRI, r3
 8003e8c:	f3bf 8f6f 	isb	sy
 8003e90:	f3bf 8f4f 	dsb	sy
 8003e94:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003e96:	bf00      	nop
 8003e98:	bf00      	nop
 8003e9a:	e7fd      	b.n	8003e98 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d103      	bne.n	8003eaa <xQueueGenericSendFromISR+0x6e>
 8003ea2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ea4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea6:	2b01      	cmp	r3, #1
 8003ea8:	d101      	bne.n	8003eae <xQueueGenericSendFromISR+0x72>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e000      	b.n	8003eb0 <xQueueGenericSendFromISR+0x74>
 8003eae:	2300      	movs	r3, #0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10b      	bne.n	8003ecc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb8:	f383 8811 	msr	BASEPRI, r3
 8003ebc:	f3bf 8f6f 	isb	sy
 8003ec0:	f3bf 8f4f 	dsb	sy
 8003ec4:	623b      	str	r3, [r7, #32]
}
 8003ec6:	bf00      	nop
 8003ec8:	bf00      	nop
 8003eca:	e7fd      	b.n	8003ec8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ecc:	f001 ff9c 	bl	8005e08 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003ed0:	f3ef 8211 	mrs	r2, BASEPRI
 8003ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed8:	f383 8811 	msr	BASEPRI, r3
 8003edc:	f3bf 8f6f 	isb	sy
 8003ee0:	f3bf 8f4f 	dsb	sy
 8003ee4:	61fa      	str	r2, [r7, #28]
 8003ee6:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003ee8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003eea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ef4:	429a      	cmp	r2, r3
 8003ef6:	d302      	bcc.n	8003efe <xQueueGenericSendFromISR+0xc2>
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d12f      	bne.n	8003f5e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f04:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003f0e:	683a      	ldr	r2, [r7, #0]
 8003f10:	68b9      	ldr	r1, [r7, #8]
 8003f12:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003f14:	f000 f994 	bl	8004240 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003f18:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f20:	d112      	bne.n	8003f48 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003f22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d016      	beq.n	8003f58 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2c:	3324      	adds	r3, #36	@ 0x24
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f000 ff5e 	bl	8004df0 <xTaskRemoveFromEventList>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d00e      	beq.n	8003f58 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d00b      	beq.n	8003f58 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2201      	movs	r2, #1
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	e007      	b.n	8003f58 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003f48:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003f4c:	3301      	adds	r3, #1
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	b25a      	sxtb	r2, r3
 8003f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003f5c:	e001      	b.n	8003f62 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f64:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003f6c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003f6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3740      	adds	r7, #64	@ 0x40
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b08c      	sub	sp, #48	@ 0x30
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003f84:	2300      	movs	r3, #0
 8003f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d10b      	bne.n	8003faa <xQueueReceive+0x32>
	__asm volatile
 8003f92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f96:	f383 8811 	msr	BASEPRI, r3
 8003f9a:	f3bf 8f6f 	isb	sy
 8003f9e:	f3bf 8f4f 	dsb	sy
 8003fa2:	623b      	str	r3, [r7, #32]
}
 8003fa4:	bf00      	nop
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d103      	bne.n	8003fb8 <xQueueReceive+0x40>
 8003fb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d101      	bne.n	8003fbc <xQueueReceive+0x44>
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e000      	b.n	8003fbe <xQueueReceive+0x46>
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10b      	bne.n	8003fda <xQueueReceive+0x62>
	__asm volatile
 8003fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc6:	f383 8811 	msr	BASEPRI, r3
 8003fca:	f3bf 8f6f 	isb	sy
 8003fce:	f3bf 8f4f 	dsb	sy
 8003fd2:	61fb      	str	r3, [r7, #28]
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop
 8003fd8:	e7fd      	b.n	8003fd6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003fda:	f001 f8c9 	bl	8005170 <xTaskGetSchedulerState>
 8003fde:	4603      	mov	r3, r0
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d102      	bne.n	8003fea <xQueueReceive+0x72>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <xQueueReceive+0x76>
 8003fea:	2301      	movs	r3, #1
 8003fec:	e000      	b.n	8003ff0 <xQueueReceive+0x78>
 8003fee:	2300      	movs	r3, #0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10b      	bne.n	800400c <xQueueReceive+0x94>
	__asm volatile
 8003ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ff8:	f383 8811 	msr	BASEPRI, r3
 8003ffc:	f3bf 8f6f 	isb	sy
 8004000:	f3bf 8f4f 	dsb	sy
 8004004:	61bb      	str	r3, [r7, #24]
}
 8004006:	bf00      	nop
 8004008:	bf00      	nop
 800400a:	e7fd      	b.n	8004008 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800400c:	f001 fe1c 	bl	8005c48 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004010:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004012:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004014:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01f      	beq.n	800405c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800401c:	68b9      	ldr	r1, [r7, #8]
 800401e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004020:	f000 f978 	bl	8004314 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004024:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004026:	1e5a      	subs	r2, r3, #1
 8004028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800402c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800402e:	691b      	ldr	r3, [r3, #16]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d00f      	beq.n	8004054 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004036:	3310      	adds	r3, #16
 8004038:	4618      	mov	r0, r3
 800403a:	f000 fed9 	bl	8004df0 <xTaskRemoveFromEventList>
 800403e:	4603      	mov	r3, r0
 8004040:	2b00      	cmp	r3, #0
 8004042:	d007      	beq.n	8004054 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004044:	4b3c      	ldr	r3, [pc, #240]	@ (8004138 <xQueueReceive+0x1c0>)
 8004046:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800404a:	601a      	str	r2, [r3, #0]
 800404c:	f3bf 8f4f 	dsb	sy
 8004050:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004054:	f001 fe2a 	bl	8005cac <vPortExitCritical>
				return pdPASS;
 8004058:	2301      	movs	r3, #1
 800405a:	e069      	b.n	8004130 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d103      	bne.n	800406a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004062:	f001 fe23 	bl	8005cac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004066:	2300      	movs	r3, #0
 8004068:	e062      	b.n	8004130 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800406a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800406c:	2b00      	cmp	r3, #0
 800406e:	d106      	bne.n	800407e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004070:	f107 0310 	add.w	r3, r7, #16
 8004074:	4618      	mov	r0, r3
 8004076:	f000 ff1f 	bl	8004eb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800407a:	2301      	movs	r3, #1
 800407c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800407e:	f001 fe15 	bl	8005cac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004082:	f000 fc8f 	bl	80049a4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004086:	f001 fddf 	bl	8005c48 <vPortEnterCritical>
 800408a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800408c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004090:	b25b      	sxtb	r3, r3
 8004092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004096:	d103      	bne.n	80040a0 <xQueueReceive+0x128>
 8004098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409a:	2200      	movs	r2, #0
 800409c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80040a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80040a6:	b25b      	sxtb	r3, r3
 80040a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040ac:	d103      	bne.n	80040b6 <xQueueReceive+0x13e>
 80040ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80040b6:	f001 fdf9 	bl	8005cac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80040ba:	1d3a      	adds	r2, r7, #4
 80040bc:	f107 0310 	add.w	r3, r7, #16
 80040c0:	4611      	mov	r1, r2
 80040c2:	4618      	mov	r0, r3
 80040c4:	f000 ff0e 	bl	8004ee4 <xTaskCheckForTimeOut>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d123      	bne.n	8004116 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80040ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040d0:	f000 f998 	bl	8004404 <prvIsQueueEmpty>
 80040d4:	4603      	mov	r3, r0
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d017      	beq.n	800410a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80040da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040dc:	3324      	adds	r3, #36	@ 0x24
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	4611      	mov	r1, r2
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 fe32 	bl	8004d4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80040e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040ea:	f000 f939 	bl	8004360 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80040ee:	f000 fc67 	bl	80049c0 <xTaskResumeAll>
 80040f2:	4603      	mov	r3, r0
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d189      	bne.n	800400c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80040f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004138 <xQueueReceive+0x1c0>)
 80040fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040fe:	601a      	str	r2, [r3, #0]
 8004100:	f3bf 8f4f 	dsb	sy
 8004104:	f3bf 8f6f 	isb	sy
 8004108:	e780      	b.n	800400c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800410a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800410c:	f000 f928 	bl	8004360 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004110:	f000 fc56 	bl	80049c0 <xTaskResumeAll>
 8004114:	e77a      	b.n	800400c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004116:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004118:	f000 f922 	bl	8004360 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800411c:	f000 fc50 	bl	80049c0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004120:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004122:	f000 f96f 	bl	8004404 <prvIsQueueEmpty>
 8004126:	4603      	mov	r3, r0
 8004128:	2b00      	cmp	r3, #0
 800412a:	f43f af6f 	beq.w	800400c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800412e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004130:	4618      	mov	r0, r3
 8004132:	3730      	adds	r7, #48	@ 0x30
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	e000ed04 	.word	0xe000ed04

0800413c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b08e      	sub	sp, #56	@ 0x38
 8004140:	af00      	add	r7, sp, #0
 8004142:	60f8      	str	r0, [r7, #12]
 8004144:	60b9      	str	r1, [r7, #8]
 8004146:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800414c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10b      	bne.n	800416a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004152:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004156:	f383 8811 	msr	BASEPRI, r3
 800415a:	f3bf 8f6f 	isb	sy
 800415e:	f3bf 8f4f 	dsb	sy
 8004162:	623b      	str	r3, [r7, #32]
}
 8004164:	bf00      	nop
 8004166:	bf00      	nop
 8004168:	e7fd      	b.n	8004166 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d103      	bne.n	8004178 <xQueueReceiveFromISR+0x3c>
 8004170:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004174:	2b00      	cmp	r3, #0
 8004176:	d101      	bne.n	800417c <xQueueReceiveFromISR+0x40>
 8004178:	2301      	movs	r3, #1
 800417a:	e000      	b.n	800417e <xQueueReceiveFromISR+0x42>
 800417c:	2300      	movs	r3, #0
 800417e:	2b00      	cmp	r3, #0
 8004180:	d10b      	bne.n	800419a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004186:	f383 8811 	msr	BASEPRI, r3
 800418a:	f3bf 8f6f 	isb	sy
 800418e:	f3bf 8f4f 	dsb	sy
 8004192:	61fb      	str	r3, [r7, #28]
}
 8004194:	bf00      	nop
 8004196:	bf00      	nop
 8004198:	e7fd      	b.n	8004196 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800419a:	f001 fe35 	bl	8005e08 <vPortValidateInterruptPriority>
	__asm volatile
 800419e:	f3ef 8211 	mrs	r2, BASEPRI
 80041a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041a6:	f383 8811 	msr	BASEPRI, r3
 80041aa:	f3bf 8f6f 	isb	sy
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	61ba      	str	r2, [r7, #24]
 80041b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80041b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80041b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80041ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041be:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80041c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d02f      	beq.n	8004226 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80041c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80041cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80041d0:	68b9      	ldr	r1, [r7, #8]
 80041d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80041d4:	f000 f89e 	bl	8004314 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80041d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041da:	1e5a      	subs	r2, r3, #1
 80041dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041de:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80041e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80041e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041e8:	d112      	bne.n	8004210 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ec:	691b      	ldr	r3, [r3, #16]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d016      	beq.n	8004220 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041f4:	3310      	adds	r3, #16
 80041f6:	4618      	mov	r0, r3
 80041f8:	f000 fdfa 	bl	8004df0 <xTaskRemoveFromEventList>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d00e      	beq.n	8004220 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d00b      	beq.n	8004220 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2201      	movs	r2, #1
 800420c:	601a      	str	r2, [r3, #0]
 800420e:	e007      	b.n	8004220 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004210:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004214:	3301      	adds	r3, #1
 8004216:	b2db      	uxtb	r3, r3
 8004218:	b25a      	sxtb	r2, r3
 800421a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800421c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004220:	2301      	movs	r3, #1
 8004222:	637b      	str	r3, [r7, #52]	@ 0x34
 8004224:	e001      	b.n	800422a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004226:	2300      	movs	r3, #0
 8004228:	637b      	str	r3, [r7, #52]	@ 0x34
 800422a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800422c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	f383 8811 	msr	BASEPRI, r3
}
 8004234:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004236:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004238:	4618      	mov	r0, r3
 800423a:	3738      	adds	r7, #56	@ 0x38
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	60f8      	str	r0, [r7, #12]
 8004248:	60b9      	str	r1, [r7, #8]
 800424a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800424c:	2300      	movs	r3, #0
 800424e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004254:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10d      	bne.n	800427a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d14d      	bne.n	8004302 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	4618      	mov	r0, r3
 800426c:	f000 ff9e 	bl	80051ac <xTaskPriorityDisinherit>
 8004270:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2200      	movs	r2, #0
 8004276:	609a      	str	r2, [r3, #8]
 8004278:	e043      	b.n	8004302 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d119      	bne.n	80042b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6858      	ldr	r0, [r3, #4]
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004288:	461a      	mov	r2, r3
 800428a:	68b9      	ldr	r1, [r7, #8]
 800428c:	f002 f97f 	bl	800658e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	685a      	ldr	r2, [r3, #4]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004298:	441a      	add	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	685a      	ldr	r2, [r3, #4]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d32b      	bcc.n	8004302 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	605a      	str	r2, [r3, #4]
 80042b2:	e026      	b.n	8004302 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	68d8      	ldr	r0, [r3, #12]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042bc:	461a      	mov	r2, r3
 80042be:	68b9      	ldr	r1, [r7, #8]
 80042c0:	f002 f965 	bl	800658e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	68da      	ldr	r2, [r3, #12]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042cc:	425b      	negs	r3, r3
 80042ce:	441a      	add	r2, r3
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	68da      	ldr	r2, [r3, #12]
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d207      	bcs.n	80042f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e8:	425b      	negs	r3, r3
 80042ea:	441a      	add	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	d105      	bne.n	8004302 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80042f6:	693b      	ldr	r3, [r7, #16]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d002      	beq.n	8004302 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	3b01      	subs	r3, #1
 8004300:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	1c5a      	adds	r2, r3, #1
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800430a:	697b      	ldr	r3, [r7, #20]
}
 800430c:	4618      	mov	r0, r3
 800430e:	3718      	adds	r7, #24
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b082      	sub	sp, #8
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
 800431c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004322:	2b00      	cmp	r3, #0
 8004324:	d018      	beq.n	8004358 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68da      	ldr	r2, [r3, #12]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432e:	441a      	add	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	429a      	cmp	r2, r3
 800433e:	d303      	bcc.n	8004348 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681a      	ldr	r2, [r3, #0]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	68d9      	ldr	r1, [r3, #12]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004350:	461a      	mov	r2, r3
 8004352:	6838      	ldr	r0, [r7, #0]
 8004354:	f002 f91b 	bl	800658e <memcpy>
	}
}
 8004358:	bf00      	nop
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004368:	f001 fc6e 	bl	8005c48 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004372:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004374:	e011      	b.n	800439a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800437a:	2b00      	cmp	r3, #0
 800437c:	d012      	beq.n	80043a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3324      	adds	r3, #36	@ 0x24
 8004382:	4618      	mov	r0, r3
 8004384:	f000 fd34 	bl	8004df0 <xTaskRemoveFromEventList>
 8004388:	4603      	mov	r3, r0
 800438a:	2b00      	cmp	r3, #0
 800438c:	d001      	beq.n	8004392 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800438e:	f000 fe0d 	bl	8004fac <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004392:	7bfb      	ldrb	r3, [r7, #15]
 8004394:	3b01      	subs	r3, #1
 8004396:	b2db      	uxtb	r3, r3
 8004398:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800439a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	dce9      	bgt.n	8004376 <prvUnlockQueue+0x16>
 80043a2:	e000      	b.n	80043a6 <prvUnlockQueue+0x46>
					break;
 80043a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	22ff      	movs	r2, #255	@ 0xff
 80043aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80043ae:	f001 fc7d 	bl	8005cac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80043b2:	f001 fc49 	bl	8005c48 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80043bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80043be:	e011      	b.n	80043e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	691b      	ldr	r3, [r3, #16]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d012      	beq.n	80043ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	3310      	adds	r3, #16
 80043cc:	4618      	mov	r0, r3
 80043ce:	f000 fd0f 	bl	8004df0 <xTaskRemoveFromEventList>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d001      	beq.n	80043dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80043d8:	f000 fde8 	bl	8004fac <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80043dc:	7bbb      	ldrb	r3, [r7, #14]
 80043de:	3b01      	subs	r3, #1
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80043e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	dce9      	bgt.n	80043c0 <prvUnlockQueue+0x60>
 80043ec:	e000      	b.n	80043f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80043ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	22ff      	movs	r2, #255	@ 0xff
 80043f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80043f8:	f001 fc58 	bl	8005cac <vPortExitCritical>
}
 80043fc:	bf00      	nop
 80043fe:	3710      	adds	r7, #16
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800440c:	f001 fc1c 	bl	8005c48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004414:	2b00      	cmp	r3, #0
 8004416:	d102      	bne.n	800441e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004418:	2301      	movs	r3, #1
 800441a:	60fb      	str	r3, [r7, #12]
 800441c:	e001      	b.n	8004422 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004422:	f001 fc43 	bl	8005cac <vPortExitCritical>

	return xReturn;
 8004426:	68fb      	ldr	r3, [r7, #12]
}
 8004428:	4618      	mov	r0, r3
 800442a:	3710      	adds	r7, #16
 800442c:	46bd      	mov	sp, r7
 800442e:	bd80      	pop	{r7, pc}

08004430 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004438:	f001 fc06 	bl	8005c48 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004444:	429a      	cmp	r2, r3
 8004446:	d102      	bne.n	800444e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004448:	2301      	movs	r3, #1
 800444a:	60fb      	str	r3, [r7, #12]
 800444c:	e001      	b.n	8004452 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800444e:	2300      	movs	r3, #0
 8004450:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004452:	f001 fc2b 	bl	8005cac <vPortExitCritical>

	return xReturn;
 8004456:	68fb      	ldr	r3, [r7, #12]
}
 8004458:	4618      	mov	r0, r3
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	e014      	b.n	800449a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004470:	4a0f      	ldr	r2, [pc, #60]	@ (80044b0 <vQueueAddToRegistry+0x50>)
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10b      	bne.n	8004494 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800447c:	490c      	ldr	r1, [pc, #48]	@ (80044b0 <vQueueAddToRegistry+0x50>)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004486:	4a0a      	ldr	r2, [pc, #40]	@ (80044b0 <vQueueAddToRegistry+0x50>)
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	4413      	add	r3, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004492:	e006      	b.n	80044a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	3301      	adds	r3, #1
 8004498:	60fb      	str	r3, [r7, #12]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2b07      	cmp	r3, #7
 800449e:	d9e7      	bls.n	8004470 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80044a0:	bf00      	nop
 80044a2:	bf00      	nop
 80044a4:	3714      	adds	r7, #20
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	20000c8c 	.word	0x20000c8c

080044b4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80044b4:	b580      	push	{r7, lr}
 80044b6:	b086      	sub	sp, #24
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	60f8      	str	r0, [r7, #12]
 80044bc:	60b9      	str	r1, [r7, #8]
 80044be:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80044c4:	f001 fbc0 	bl	8005c48 <vPortEnterCritical>
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80044ce:	b25b      	sxtb	r3, r3
 80044d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d4:	d103      	bne.n	80044de <vQueueWaitForMessageRestricted+0x2a>
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80044de:	697b      	ldr	r3, [r7, #20]
 80044e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80044e4:	b25b      	sxtb	r3, r3
 80044e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044ea:	d103      	bne.n	80044f4 <vQueueWaitForMessageRestricted+0x40>
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80044f4:	f001 fbda 	bl	8005cac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80044f8:	697b      	ldr	r3, [r7, #20]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d106      	bne.n	800450e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004500:	697b      	ldr	r3, [r7, #20]
 8004502:	3324      	adds	r3, #36	@ 0x24
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	68b9      	ldr	r1, [r7, #8]
 8004508:	4618      	mov	r0, r3
 800450a:	f000 fc45 	bl	8004d98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800450e:	6978      	ldr	r0, [r7, #20]
 8004510:	f7ff ff26 	bl	8004360 <prvUnlockQueue>
	}
 8004514:	bf00      	nop
 8004516:	3718      	adds	r7, #24
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800451c:	b580      	push	{r7, lr}
 800451e:	b08e      	sub	sp, #56	@ 0x38
 8004520:	af04      	add	r7, sp, #16
 8004522:	60f8      	str	r0, [r7, #12]
 8004524:	60b9      	str	r1, [r7, #8]
 8004526:	607a      	str	r2, [r7, #4]
 8004528:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800452a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10b      	bne.n	8004548 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004534:	f383 8811 	msr	BASEPRI, r3
 8004538:	f3bf 8f6f 	isb	sy
 800453c:	f3bf 8f4f 	dsb	sy
 8004540:	623b      	str	r3, [r7, #32]
}
 8004542:	bf00      	nop
 8004544:	bf00      	nop
 8004546:	e7fd      	b.n	8004544 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800454a:	2b00      	cmp	r3, #0
 800454c:	d10b      	bne.n	8004566 <xTaskCreateStatic+0x4a>
	__asm volatile
 800454e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004552:	f383 8811 	msr	BASEPRI, r3
 8004556:	f3bf 8f6f 	isb	sy
 800455a:	f3bf 8f4f 	dsb	sy
 800455e:	61fb      	str	r3, [r7, #28]
}
 8004560:	bf00      	nop
 8004562:	bf00      	nop
 8004564:	e7fd      	b.n	8004562 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004566:	235c      	movs	r3, #92	@ 0x5c
 8004568:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800456a:	693b      	ldr	r3, [r7, #16]
 800456c:	2b5c      	cmp	r3, #92	@ 0x5c
 800456e:	d00b      	beq.n	8004588 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004574:	f383 8811 	msr	BASEPRI, r3
 8004578:	f3bf 8f6f 	isb	sy
 800457c:	f3bf 8f4f 	dsb	sy
 8004580:	61bb      	str	r3, [r7, #24]
}
 8004582:	bf00      	nop
 8004584:	bf00      	nop
 8004586:	e7fd      	b.n	8004584 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004588:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800458a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800458c:	2b00      	cmp	r3, #0
 800458e:	d01e      	beq.n	80045ce <xTaskCreateStatic+0xb2>
 8004590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004592:	2b00      	cmp	r3, #0
 8004594:	d01b      	beq.n	80045ce <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004598:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800459a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800459e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80045a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a2:	2202      	movs	r2, #2
 80045a4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80045a8:	2300      	movs	r3, #0
 80045aa:	9303      	str	r3, [sp, #12]
 80045ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ae:	9302      	str	r3, [sp, #8]
 80045b0:	f107 0314 	add.w	r3, r7, #20
 80045b4:	9301      	str	r3, [sp, #4]
 80045b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b8:	9300      	str	r3, [sp, #0]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	687a      	ldr	r2, [r7, #4]
 80045be:	68b9      	ldr	r1, [r7, #8]
 80045c0:	68f8      	ldr	r0, [r7, #12]
 80045c2:	f000 f850 	bl	8004666 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80045c6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80045c8:	f000 f8de 	bl	8004788 <prvAddNewTaskToReadyList>
 80045cc:	e001      	b.n	80045d2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80045ce:	2300      	movs	r3, #0
 80045d0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80045d2:	697b      	ldr	r3, [r7, #20]
	}
 80045d4:	4618      	mov	r0, r3
 80045d6:	3728      	adds	r7, #40	@ 0x28
 80045d8:	46bd      	mov	sp, r7
 80045da:	bd80      	pop	{r7, pc}

080045dc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08c      	sub	sp, #48	@ 0x30
 80045e0:	af04      	add	r7, sp, #16
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	60b9      	str	r1, [r7, #8]
 80045e6:	603b      	str	r3, [r7, #0]
 80045e8:	4613      	mov	r3, r2
 80045ea:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80045ec:	88fb      	ldrh	r3, [r7, #6]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	4618      	mov	r0, r3
 80045f2:	f001 fc4b 	bl	8005e8c <pvPortMalloc>
 80045f6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00e      	beq.n	800461c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80045fe:	205c      	movs	r0, #92	@ 0x5c
 8004600:	f001 fc44 	bl	8005e8c <pvPortMalloc>
 8004604:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	2b00      	cmp	r3, #0
 800460a:	d003      	beq.n	8004614 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800460c:	69fb      	ldr	r3, [r7, #28]
 800460e:	697a      	ldr	r2, [r7, #20]
 8004610:	631a      	str	r2, [r3, #48]	@ 0x30
 8004612:	e005      	b.n	8004620 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004614:	6978      	ldr	r0, [r7, #20]
 8004616:	f001 fd07 	bl	8006028 <vPortFree>
 800461a:	e001      	b.n	8004620 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800461c:	2300      	movs	r3, #0
 800461e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d017      	beq.n	8004656 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	2200      	movs	r2, #0
 800462a:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800462e:	88fa      	ldrh	r2, [r7, #6]
 8004630:	2300      	movs	r3, #0
 8004632:	9303      	str	r3, [sp, #12]
 8004634:	69fb      	ldr	r3, [r7, #28]
 8004636:	9302      	str	r3, [sp, #8]
 8004638:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463a:	9301      	str	r3, [sp, #4]
 800463c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	68b9      	ldr	r1, [r7, #8]
 8004644:	68f8      	ldr	r0, [r7, #12]
 8004646:	f000 f80e 	bl	8004666 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800464a:	69f8      	ldr	r0, [r7, #28]
 800464c:	f000 f89c 	bl	8004788 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004650:	2301      	movs	r3, #1
 8004652:	61bb      	str	r3, [r7, #24]
 8004654:	e002      	b.n	800465c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004656:	f04f 33ff 	mov.w	r3, #4294967295
 800465a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800465c:	69bb      	ldr	r3, [r7, #24]
	}
 800465e:	4618      	mov	r0, r3
 8004660:	3720      	adds	r7, #32
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}

08004666 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004666:	b580      	push	{r7, lr}
 8004668:	b088      	sub	sp, #32
 800466a:	af00      	add	r7, sp, #0
 800466c:	60f8      	str	r0, [r7, #12]
 800466e:	60b9      	str	r1, [r7, #8]
 8004670:	607a      	str	r2, [r7, #4]
 8004672:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004676:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	461a      	mov	r2, r3
 800467e:	21a5      	movs	r1, #165	@ 0xa5
 8004680:	f001 ff09 	bl	8006496 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004684:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004686:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800468e:	3b01      	subs	r3, #1
 8004690:	009b      	lsls	r3, r3, #2
 8004692:	4413      	add	r3, r2
 8004694:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	f023 0307 	bic.w	r3, r3, #7
 800469c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00b      	beq.n	80046c0 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80046a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046ac:	f383 8811 	msr	BASEPRI, r3
 80046b0:	f3bf 8f6f 	isb	sy
 80046b4:	f3bf 8f4f 	dsb	sy
 80046b8:	617b      	str	r3, [r7, #20]
}
 80046ba:	bf00      	nop
 80046bc:	bf00      	nop
 80046be:	e7fd      	b.n	80046bc <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80046c0:	68bb      	ldr	r3, [r7, #8]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d01f      	beq.n	8004706 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046c6:	2300      	movs	r3, #0
 80046c8:	61fb      	str	r3, [r7, #28]
 80046ca:	e012      	b.n	80046f2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	4413      	add	r3, r2
 80046d2:	7819      	ldrb	r1, [r3, #0]
 80046d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	4413      	add	r3, r2
 80046da:	3334      	adds	r3, #52	@ 0x34
 80046dc:	460a      	mov	r2, r1
 80046de:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80046e0:	68ba      	ldr	r2, [r7, #8]
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	4413      	add	r3, r2
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d006      	beq.n	80046fa <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80046ec:	69fb      	ldr	r3, [r7, #28]
 80046ee:	3301      	adds	r3, #1
 80046f0:	61fb      	str	r3, [r7, #28]
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	2b0f      	cmp	r3, #15
 80046f6:	d9e9      	bls.n	80046cc <prvInitialiseNewTask+0x66>
 80046f8:	e000      	b.n	80046fc <prvInitialiseNewTask+0x96>
			{
				break;
 80046fa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80046fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004704:	e003      	b.n	800470e <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8004706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004708:	2200      	movs	r2, #0
 800470a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800470e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004710:	2b37      	cmp	r3, #55	@ 0x37
 8004712:	d901      	bls.n	8004718 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004714:	2337      	movs	r3, #55	@ 0x37
 8004716:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800471c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800471e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004720:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004722:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004724:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004726:	2200      	movs	r2, #0
 8004728:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	3304      	adds	r3, #4
 800472e:	4618      	mov	r0, r3
 8004730:	f7ff f8a8 	bl	8003884 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004736:	3318      	adds	r3, #24
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff f8a3 	bl	8003884 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800473e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004740:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004742:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004744:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004746:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800474a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800474e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004752:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004756:	2200      	movs	r2, #0
 8004758:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800475a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004762:	683a      	ldr	r2, [r7, #0]
 8004764:	68f9      	ldr	r1, [r7, #12]
 8004766:	69b8      	ldr	r0, [r7, #24]
 8004768:	f001 f93e 	bl	80059e8 <pxPortInitialiseStack>
 800476c:	4602      	mov	r2, r0
 800476e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004770:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004774:	2b00      	cmp	r3, #0
 8004776:	d002      	beq.n	800477e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800477a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800477c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800477e:	bf00      	nop
 8004780:	3720      	adds	r7, #32
 8004782:	46bd      	mov	sp, r7
 8004784:	bd80      	pop	{r7, pc}
	...

08004788 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b082      	sub	sp, #8
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004790:	f001 fa5a 	bl	8005c48 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004794:	4b2d      	ldr	r3, [pc, #180]	@ (800484c <prvAddNewTaskToReadyList+0xc4>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	3301      	adds	r3, #1
 800479a:	4a2c      	ldr	r2, [pc, #176]	@ (800484c <prvAddNewTaskToReadyList+0xc4>)
 800479c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800479e:	4b2c      	ldr	r3, [pc, #176]	@ (8004850 <prvAddNewTaskToReadyList+0xc8>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d109      	bne.n	80047ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80047a6:	4a2a      	ldr	r2, [pc, #168]	@ (8004850 <prvAddNewTaskToReadyList+0xc8>)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80047ac:	4b27      	ldr	r3, [pc, #156]	@ (800484c <prvAddNewTaskToReadyList+0xc4>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d110      	bne.n	80047d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80047b4:	f000 fc1e 	bl	8004ff4 <prvInitialiseTaskLists>
 80047b8:	e00d      	b.n	80047d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80047ba:	4b26      	ldr	r3, [pc, #152]	@ (8004854 <prvAddNewTaskToReadyList+0xcc>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d109      	bne.n	80047d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80047c2:	4b23      	ldr	r3, [pc, #140]	@ (8004850 <prvAddNewTaskToReadyList+0xc8>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047cc:	429a      	cmp	r2, r3
 80047ce:	d802      	bhi.n	80047d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80047d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004850 <prvAddNewTaskToReadyList+0xc8>)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80047d6:	4b20      	ldr	r3, [pc, #128]	@ (8004858 <prvAddNewTaskToReadyList+0xd0>)
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	3301      	adds	r3, #1
 80047dc:	4a1e      	ldr	r2, [pc, #120]	@ (8004858 <prvAddNewTaskToReadyList+0xd0>)
 80047de:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80047e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004858 <prvAddNewTaskToReadyList+0xd0>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80047ec:	4b1b      	ldr	r3, [pc, #108]	@ (800485c <prvAddNewTaskToReadyList+0xd4>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d903      	bls.n	80047fc <prvAddNewTaskToReadyList+0x74>
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f8:	4a18      	ldr	r2, [pc, #96]	@ (800485c <prvAddNewTaskToReadyList+0xd4>)
 80047fa:	6013      	str	r3, [r2, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004800:	4613      	mov	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4413      	add	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	4a15      	ldr	r2, [pc, #84]	@ (8004860 <prvAddNewTaskToReadyList+0xd8>)
 800480a:	441a      	add	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	3304      	adds	r3, #4
 8004810:	4619      	mov	r1, r3
 8004812:	4610      	mov	r0, r2
 8004814:	f7ff f843 	bl	800389e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004818:	f001 fa48 	bl	8005cac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800481c:	4b0d      	ldr	r3, [pc, #52]	@ (8004854 <prvAddNewTaskToReadyList+0xcc>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d00e      	beq.n	8004842 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004824:	4b0a      	ldr	r3, [pc, #40]	@ (8004850 <prvAddNewTaskToReadyList+0xc8>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800482e:	429a      	cmp	r2, r3
 8004830:	d207      	bcs.n	8004842 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004832:	4b0c      	ldr	r3, [pc, #48]	@ (8004864 <prvAddNewTaskToReadyList+0xdc>)
 8004834:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004838:	601a      	str	r2, [r3, #0]
 800483a:	f3bf 8f4f 	dsb	sy
 800483e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004842:	bf00      	nop
 8004844:	3708      	adds	r7, #8
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}
 800484a:	bf00      	nop
 800484c:	200011a0 	.word	0x200011a0
 8004850:	20000ccc 	.word	0x20000ccc
 8004854:	200011ac 	.word	0x200011ac
 8004858:	200011bc 	.word	0x200011bc
 800485c:	200011a8 	.word	0x200011a8
 8004860:	20000cd0 	.word	0x20000cd0
 8004864:	e000ed04 	.word	0xe000ed04

08004868 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d018      	beq.n	80048ac <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800487a:	4b14      	ldr	r3, [pc, #80]	@ (80048cc <vTaskDelay+0x64>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00b      	beq.n	800489a <vTaskDelay+0x32>
	__asm volatile
 8004882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004886:	f383 8811 	msr	BASEPRI, r3
 800488a:	f3bf 8f6f 	isb	sy
 800488e:	f3bf 8f4f 	dsb	sy
 8004892:	60bb      	str	r3, [r7, #8]
}
 8004894:	bf00      	nop
 8004896:	bf00      	nop
 8004898:	e7fd      	b.n	8004896 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800489a:	f000 f883 	bl	80049a4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800489e:	2100      	movs	r1, #0
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 fcf3 	bl	800528c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80048a6:	f000 f88b 	bl	80049c0 <xTaskResumeAll>
 80048aa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d107      	bne.n	80048c2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80048b2:	4b07      	ldr	r3, [pc, #28]	@ (80048d0 <vTaskDelay+0x68>)
 80048b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048b8:	601a      	str	r2, [r3, #0]
 80048ba:	f3bf 8f4f 	dsb	sy
 80048be:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80048c2:	bf00      	nop
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	200011c8 	.word	0x200011c8
 80048d0:	e000ed04 	.word	0xe000ed04

080048d4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b08a      	sub	sp, #40	@ 0x28
 80048d8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80048da:	2300      	movs	r3, #0
 80048dc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80048de:	2300      	movs	r3, #0
 80048e0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80048e2:	463a      	mov	r2, r7
 80048e4:	1d39      	adds	r1, r7, #4
 80048e6:	f107 0308 	add.w	r3, r7, #8
 80048ea:	4618      	mov	r0, r3
 80048ec:	f7fe ff76 	bl	80037dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80048f0:	6839      	ldr	r1, [r7, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	68ba      	ldr	r2, [r7, #8]
 80048f6:	9202      	str	r2, [sp, #8]
 80048f8:	9301      	str	r3, [sp, #4]
 80048fa:	2300      	movs	r3, #0
 80048fc:	9300      	str	r3, [sp, #0]
 80048fe:	2300      	movs	r3, #0
 8004900:	460a      	mov	r2, r1
 8004902:	4922      	ldr	r1, [pc, #136]	@ (800498c <vTaskStartScheduler+0xb8>)
 8004904:	4822      	ldr	r0, [pc, #136]	@ (8004990 <vTaskStartScheduler+0xbc>)
 8004906:	f7ff fe09 	bl	800451c <xTaskCreateStatic>
 800490a:	4603      	mov	r3, r0
 800490c:	4a21      	ldr	r2, [pc, #132]	@ (8004994 <vTaskStartScheduler+0xc0>)
 800490e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004910:	4b20      	ldr	r3, [pc, #128]	@ (8004994 <vTaskStartScheduler+0xc0>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d002      	beq.n	800491e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004918:	2301      	movs	r3, #1
 800491a:	617b      	str	r3, [r7, #20]
 800491c:	e001      	b.n	8004922 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800491e:	2300      	movs	r3, #0
 8004920:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004922:	697b      	ldr	r3, [r7, #20]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d102      	bne.n	800492e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004928:	f000 fd04 	bl	8005334 <xTimerCreateTimerTask>
 800492c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d116      	bne.n	8004962 <vTaskStartScheduler+0x8e>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	613b      	str	r3, [r7, #16]
}
 8004946:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004948:	4b13      	ldr	r3, [pc, #76]	@ (8004998 <vTaskStartScheduler+0xc4>)
 800494a:	f04f 32ff 	mov.w	r2, #4294967295
 800494e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004950:	4b12      	ldr	r3, [pc, #72]	@ (800499c <vTaskStartScheduler+0xc8>)
 8004952:	2201      	movs	r2, #1
 8004954:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004956:	4b12      	ldr	r3, [pc, #72]	@ (80049a0 <vTaskStartScheduler+0xcc>)
 8004958:	2200      	movs	r2, #0
 800495a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800495c:	f001 f8d0 	bl	8005b00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004960:	e00f      	b.n	8004982 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004962:	697b      	ldr	r3, [r7, #20]
 8004964:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004968:	d10b      	bne.n	8004982 <vTaskStartScheduler+0xae>
	__asm volatile
 800496a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800496e:	f383 8811 	msr	BASEPRI, r3
 8004972:	f3bf 8f6f 	isb	sy
 8004976:	f3bf 8f4f 	dsb	sy
 800497a:	60fb      	str	r3, [r7, #12]
}
 800497c:	bf00      	nop
 800497e:	bf00      	nop
 8004980:	e7fd      	b.n	800497e <vTaskStartScheduler+0xaa>
}
 8004982:	bf00      	nop
 8004984:	3718      	adds	r7, #24
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
 800498a:	bf00      	nop
 800498c:	08007140 	.word	0x08007140
 8004990:	08004fc5 	.word	0x08004fc5
 8004994:	200011c4 	.word	0x200011c4
 8004998:	200011c0 	.word	0x200011c0
 800499c:	200011ac 	.word	0x200011ac
 80049a0:	200011a4 	.word	0x200011a4

080049a4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80049a4:	b480      	push	{r7}
 80049a6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80049a8:	4b04      	ldr	r3, [pc, #16]	@ (80049bc <vTaskSuspendAll+0x18>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	3301      	adds	r3, #1
 80049ae:	4a03      	ldr	r2, [pc, #12]	@ (80049bc <vTaskSuspendAll+0x18>)
 80049b0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80049b2:	bf00      	nop
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr
 80049bc:	200011c8 	.word	0x200011c8

080049c0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80049c0:	b580      	push	{r7, lr}
 80049c2:	b084      	sub	sp, #16
 80049c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80049c6:	2300      	movs	r3, #0
 80049c8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80049ca:	2300      	movs	r3, #0
 80049cc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80049ce:	4b42      	ldr	r3, [pc, #264]	@ (8004ad8 <xTaskResumeAll+0x118>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d10b      	bne.n	80049ee <xTaskResumeAll+0x2e>
	__asm volatile
 80049d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049da:	f383 8811 	msr	BASEPRI, r3
 80049de:	f3bf 8f6f 	isb	sy
 80049e2:	f3bf 8f4f 	dsb	sy
 80049e6:	603b      	str	r3, [r7, #0]
}
 80049e8:	bf00      	nop
 80049ea:	bf00      	nop
 80049ec:	e7fd      	b.n	80049ea <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80049ee:	f001 f92b 	bl	8005c48 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80049f2:	4b39      	ldr	r3, [pc, #228]	@ (8004ad8 <xTaskResumeAll+0x118>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	3b01      	subs	r3, #1
 80049f8:	4a37      	ldr	r2, [pc, #220]	@ (8004ad8 <xTaskResumeAll+0x118>)
 80049fa:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049fc:	4b36      	ldr	r3, [pc, #216]	@ (8004ad8 <xTaskResumeAll+0x118>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d162      	bne.n	8004aca <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a04:	4b35      	ldr	r3, [pc, #212]	@ (8004adc <xTaskResumeAll+0x11c>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d05e      	beq.n	8004aca <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a0c:	e02f      	b.n	8004a6e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a0e:	4b34      	ldr	r3, [pc, #208]	@ (8004ae0 <xTaskResumeAll+0x120>)
 8004a10:	68db      	ldr	r3, [r3, #12]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	3318      	adds	r3, #24
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	f7fe ff9c 	bl	8003958 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	3304      	adds	r3, #4
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7fe ff97 	bl	8003958 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a2e:	4b2d      	ldr	r3, [pc, #180]	@ (8004ae4 <xTaskResumeAll+0x124>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	429a      	cmp	r2, r3
 8004a34:	d903      	bls.n	8004a3e <xTaskResumeAll+0x7e>
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3a:	4a2a      	ldr	r2, [pc, #168]	@ (8004ae4 <xTaskResumeAll+0x124>)
 8004a3c:	6013      	str	r3, [r2, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a42:	4613      	mov	r3, r2
 8004a44:	009b      	lsls	r3, r3, #2
 8004a46:	4413      	add	r3, r2
 8004a48:	009b      	lsls	r3, r3, #2
 8004a4a:	4a27      	ldr	r2, [pc, #156]	@ (8004ae8 <xTaskResumeAll+0x128>)
 8004a4c:	441a      	add	r2, r3
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	3304      	adds	r3, #4
 8004a52:	4619      	mov	r1, r3
 8004a54:	4610      	mov	r0, r2
 8004a56:	f7fe ff22 	bl	800389e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a5e:	4b23      	ldr	r3, [pc, #140]	@ (8004aec <xTaskResumeAll+0x12c>)
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d302      	bcc.n	8004a6e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004a68:	4b21      	ldr	r3, [pc, #132]	@ (8004af0 <xTaskResumeAll+0x130>)
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004ae0 <xTaskResumeAll+0x120>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d1cb      	bne.n	8004a0e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d001      	beq.n	8004a80 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004a7c:	f000 fb58 	bl	8005130 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004a80:	4b1c      	ldr	r3, [pc, #112]	@ (8004af4 <xTaskResumeAll+0x134>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d010      	beq.n	8004aae <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004a8c:	f000 f846 	bl	8004b1c <xTaskIncrementTick>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d002      	beq.n	8004a9c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004a96:	4b16      	ldr	r3, [pc, #88]	@ (8004af0 <xTaskResumeAll+0x130>)
 8004a98:	2201      	movs	r2, #1
 8004a9a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3b01      	subs	r3, #1
 8004aa0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d1f1      	bne.n	8004a8c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004aa8:	4b12      	ldr	r3, [pc, #72]	@ (8004af4 <xTaskResumeAll+0x134>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004aae:	4b10      	ldr	r3, [pc, #64]	@ (8004af0 <xTaskResumeAll+0x130>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d009      	beq.n	8004aca <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004aba:	4b0f      	ldr	r3, [pc, #60]	@ (8004af8 <xTaskResumeAll+0x138>)
 8004abc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	f3bf 8f4f 	dsb	sy
 8004ac6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004aca:	f001 f8ef 	bl	8005cac <vPortExitCritical>

	return xAlreadyYielded;
 8004ace:	68bb      	ldr	r3, [r7, #8]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3710      	adds	r7, #16
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	200011c8 	.word	0x200011c8
 8004adc:	200011a0 	.word	0x200011a0
 8004ae0:	20001160 	.word	0x20001160
 8004ae4:	200011a8 	.word	0x200011a8
 8004ae8:	20000cd0 	.word	0x20000cd0
 8004aec:	20000ccc 	.word	0x20000ccc
 8004af0:	200011b4 	.word	0x200011b4
 8004af4:	200011b0 	.word	0x200011b0
 8004af8:	e000ed04 	.word	0xe000ed04

08004afc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004b02:	4b05      	ldr	r3, [pc, #20]	@ (8004b18 <xTaskGetTickCount+0x1c>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004b08:	687b      	ldr	r3, [r7, #4]
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	370c      	adds	r7, #12
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	200011a4 	.word	0x200011a4

08004b1c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b086      	sub	sp, #24
 8004b20:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004b22:	2300      	movs	r3, #0
 8004b24:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b26:	4b4f      	ldr	r3, [pc, #316]	@ (8004c64 <xTaskIncrementTick+0x148>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	f040 8090 	bne.w	8004c50 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004b30:	4b4d      	ldr	r3, [pc, #308]	@ (8004c68 <xTaskIncrementTick+0x14c>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	3301      	adds	r3, #1
 8004b36:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004b38:	4a4b      	ldr	r2, [pc, #300]	@ (8004c68 <xTaskIncrementTick+0x14c>)
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004b3e:	693b      	ldr	r3, [r7, #16]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d121      	bne.n	8004b88 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004b44:	4b49      	ldr	r3, [pc, #292]	@ (8004c6c <xTaskIncrementTick+0x150>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00b      	beq.n	8004b66 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b52:	f383 8811 	msr	BASEPRI, r3
 8004b56:	f3bf 8f6f 	isb	sy
 8004b5a:	f3bf 8f4f 	dsb	sy
 8004b5e:	603b      	str	r3, [r7, #0]
}
 8004b60:	bf00      	nop
 8004b62:	bf00      	nop
 8004b64:	e7fd      	b.n	8004b62 <xTaskIncrementTick+0x46>
 8004b66:	4b41      	ldr	r3, [pc, #260]	@ (8004c6c <xTaskIncrementTick+0x150>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	4b40      	ldr	r3, [pc, #256]	@ (8004c70 <xTaskIncrementTick+0x154>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	4a3e      	ldr	r2, [pc, #248]	@ (8004c6c <xTaskIncrementTick+0x150>)
 8004b72:	6013      	str	r3, [r2, #0]
 8004b74:	4a3e      	ldr	r2, [pc, #248]	@ (8004c70 <xTaskIncrementTick+0x154>)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6013      	str	r3, [r2, #0]
 8004b7a:	4b3e      	ldr	r3, [pc, #248]	@ (8004c74 <xTaskIncrementTick+0x158>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	4a3c      	ldr	r2, [pc, #240]	@ (8004c74 <xTaskIncrementTick+0x158>)
 8004b82:	6013      	str	r3, [r2, #0]
 8004b84:	f000 fad4 	bl	8005130 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004b88:	4b3b      	ldr	r3, [pc, #236]	@ (8004c78 <xTaskIncrementTick+0x15c>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d349      	bcc.n	8004c26 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b92:	4b36      	ldr	r3, [pc, #216]	@ (8004c6c <xTaskIncrementTick+0x150>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d104      	bne.n	8004ba6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b9c:	4b36      	ldr	r3, [pc, #216]	@ (8004c78 <xTaskIncrementTick+0x15c>)
 8004b9e:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba2:	601a      	str	r2, [r3, #0]
					break;
 8004ba4:	e03f      	b.n	8004c26 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004ba6:	4b31      	ldr	r3, [pc, #196]	@ (8004c6c <xTaskIncrementTick+0x150>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68db      	ldr	r3, [r3, #12]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	685b      	ldr	r3, [r3, #4]
 8004bb4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004bb6:	693a      	ldr	r2, [r7, #16]
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	d203      	bcs.n	8004bc6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004bbe:	4a2e      	ldr	r2, [pc, #184]	@ (8004c78 <xTaskIncrementTick+0x15c>)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004bc4:	e02f      	b.n	8004c26 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	3304      	adds	r3, #4
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7fe fec4 	bl	8003958 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d004      	beq.n	8004be2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	3318      	adds	r3, #24
 8004bdc:	4618      	mov	r0, r3
 8004bde:	f7fe febb 	bl	8003958 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004be6:	4b25      	ldr	r3, [pc, #148]	@ (8004c7c <xTaskIncrementTick+0x160>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d903      	bls.n	8004bf6 <xTaskIncrementTick+0xda>
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf2:	4a22      	ldr	r2, [pc, #136]	@ (8004c7c <xTaskIncrementTick+0x160>)
 8004bf4:	6013      	str	r3, [r2, #0]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bfa:	4613      	mov	r3, r2
 8004bfc:	009b      	lsls	r3, r3, #2
 8004bfe:	4413      	add	r3, r2
 8004c00:	009b      	lsls	r3, r3, #2
 8004c02:	4a1f      	ldr	r2, [pc, #124]	@ (8004c80 <xTaskIncrementTick+0x164>)
 8004c04:	441a      	add	r2, r3
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	3304      	adds	r3, #4
 8004c0a:	4619      	mov	r1, r3
 8004c0c:	4610      	mov	r0, r2
 8004c0e:	f7fe fe46 	bl	800389e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c16:	4b1b      	ldr	r3, [pc, #108]	@ (8004c84 <xTaskIncrementTick+0x168>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c1c:	429a      	cmp	r2, r3
 8004c1e:	d3b8      	bcc.n	8004b92 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004c20:	2301      	movs	r3, #1
 8004c22:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c24:	e7b5      	b.n	8004b92 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c26:	4b17      	ldr	r3, [pc, #92]	@ (8004c84 <xTaskIncrementTick+0x168>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c2c:	4914      	ldr	r1, [pc, #80]	@ (8004c80 <xTaskIncrementTick+0x164>)
 8004c2e:	4613      	mov	r3, r2
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	4413      	add	r3, r2
 8004c34:	009b      	lsls	r3, r3, #2
 8004c36:	440b      	add	r3, r1
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2b01      	cmp	r3, #1
 8004c3c:	d901      	bls.n	8004c42 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004c42:	4b11      	ldr	r3, [pc, #68]	@ (8004c88 <xTaskIncrementTick+0x16c>)
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d007      	beq.n	8004c5a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	617b      	str	r3, [r7, #20]
 8004c4e:	e004      	b.n	8004c5a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004c50:	4b0e      	ldr	r3, [pc, #56]	@ (8004c8c <xTaskIncrementTick+0x170>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	3301      	adds	r3, #1
 8004c56:	4a0d      	ldr	r2, [pc, #52]	@ (8004c8c <xTaskIncrementTick+0x170>)
 8004c58:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004c5a:	697b      	ldr	r3, [r7, #20]
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3718      	adds	r7, #24
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	200011c8 	.word	0x200011c8
 8004c68:	200011a4 	.word	0x200011a4
 8004c6c:	20001158 	.word	0x20001158
 8004c70:	2000115c 	.word	0x2000115c
 8004c74:	200011b8 	.word	0x200011b8
 8004c78:	200011c0 	.word	0x200011c0
 8004c7c:	200011a8 	.word	0x200011a8
 8004c80:	20000cd0 	.word	0x20000cd0
 8004c84:	20000ccc 	.word	0x20000ccc
 8004c88:	200011b4 	.word	0x200011b4
 8004c8c:	200011b0 	.word	0x200011b0

08004c90 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004c96:	4b28      	ldr	r3, [pc, #160]	@ (8004d38 <vTaskSwitchContext+0xa8>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004c9e:	4b27      	ldr	r3, [pc, #156]	@ (8004d3c <vTaskSwitchContext+0xac>)
 8004ca0:	2201      	movs	r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004ca4:	e042      	b.n	8004d2c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8004ca6:	4b25      	ldr	r3, [pc, #148]	@ (8004d3c <vTaskSwitchContext+0xac>)
 8004ca8:	2200      	movs	r2, #0
 8004caa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cac:	4b24      	ldr	r3, [pc, #144]	@ (8004d40 <vTaskSwitchContext+0xb0>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	60fb      	str	r3, [r7, #12]
 8004cb2:	e011      	b.n	8004cd8 <vTaskSwitchContext+0x48>
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d10b      	bne.n	8004cd2 <vTaskSwitchContext+0x42>
	__asm volatile
 8004cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cbe:	f383 8811 	msr	BASEPRI, r3
 8004cc2:	f3bf 8f6f 	isb	sy
 8004cc6:	f3bf 8f4f 	dsb	sy
 8004cca:	607b      	str	r3, [r7, #4]
}
 8004ccc:	bf00      	nop
 8004cce:	bf00      	nop
 8004cd0:	e7fd      	b.n	8004cce <vTaskSwitchContext+0x3e>
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	3b01      	subs	r3, #1
 8004cd6:	60fb      	str	r3, [r7, #12]
 8004cd8:	491a      	ldr	r1, [pc, #104]	@ (8004d44 <vTaskSwitchContext+0xb4>)
 8004cda:	68fa      	ldr	r2, [r7, #12]
 8004cdc:	4613      	mov	r3, r2
 8004cde:	009b      	lsls	r3, r3, #2
 8004ce0:	4413      	add	r3, r2
 8004ce2:	009b      	lsls	r3, r3, #2
 8004ce4:	440b      	add	r3, r1
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d0e3      	beq.n	8004cb4 <vTaskSwitchContext+0x24>
 8004cec:	68fa      	ldr	r2, [r7, #12]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	009b      	lsls	r3, r3, #2
 8004cf2:	4413      	add	r3, r2
 8004cf4:	009b      	lsls	r3, r3, #2
 8004cf6:	4a13      	ldr	r2, [pc, #76]	@ (8004d44 <vTaskSwitchContext+0xb4>)
 8004cf8:	4413      	add	r3, r2
 8004cfa:	60bb      	str	r3, [r7, #8]
 8004cfc:	68bb      	ldr	r3, [r7, #8]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	685a      	ldr	r2, [r3, #4]
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	605a      	str	r2, [r3, #4]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	685a      	ldr	r2, [r3, #4]
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	3308      	adds	r3, #8
 8004d0e:	429a      	cmp	r2, r3
 8004d10:	d104      	bne.n	8004d1c <vTaskSwitchContext+0x8c>
 8004d12:	68bb      	ldr	r3, [r7, #8]
 8004d14:	685b      	ldr	r3, [r3, #4]
 8004d16:	685a      	ldr	r2, [r3, #4]
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	605a      	str	r2, [r3, #4]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	4a09      	ldr	r2, [pc, #36]	@ (8004d48 <vTaskSwitchContext+0xb8>)
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	4a06      	ldr	r2, [pc, #24]	@ (8004d40 <vTaskSwitchContext+0xb0>)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6013      	str	r3, [r2, #0]
}
 8004d2c:	bf00      	nop
 8004d2e:	3714      	adds	r7, #20
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr
 8004d38:	200011c8 	.word	0x200011c8
 8004d3c:	200011b4 	.word	0x200011b4
 8004d40:	200011a8 	.word	0x200011a8
 8004d44:	20000cd0 	.word	0x20000cd0
 8004d48:	20000ccc 	.word	0x20000ccc

08004d4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b084      	sub	sp, #16
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d10b      	bne.n	8004d74 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d60:	f383 8811 	msr	BASEPRI, r3
 8004d64:	f3bf 8f6f 	isb	sy
 8004d68:	f3bf 8f4f 	dsb	sy
 8004d6c:	60fb      	str	r3, [r7, #12]
}
 8004d6e:	bf00      	nop
 8004d70:	bf00      	nop
 8004d72:	e7fd      	b.n	8004d70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004d74:	4b07      	ldr	r3, [pc, #28]	@ (8004d94 <vTaskPlaceOnEventList+0x48>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	3318      	adds	r3, #24
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	6878      	ldr	r0, [r7, #4]
 8004d7e:	f7fe fdb2 	bl	80038e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004d82:	2101      	movs	r1, #1
 8004d84:	6838      	ldr	r0, [r7, #0]
 8004d86:	f000 fa81 	bl	800528c <prvAddCurrentTaskToDelayedList>
}
 8004d8a:	bf00      	nop
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	20000ccc 	.word	0x20000ccc

08004d98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b086      	sub	sp, #24
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10b      	bne.n	8004dc2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	617b      	str	r3, [r7, #20]
}
 8004dbc:	bf00      	nop
 8004dbe:	bf00      	nop
 8004dc0:	e7fd      	b.n	8004dbe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8004dec <vTaskPlaceOnEventListRestricted+0x54>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	3318      	adds	r3, #24
 8004dc8:	4619      	mov	r1, r3
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f7fe fd67 	bl	800389e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d002      	beq.n	8004ddc <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004dd6:	f04f 33ff 	mov.w	r3, #4294967295
 8004dda:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004ddc:	6879      	ldr	r1, [r7, #4]
 8004dde:	68b8      	ldr	r0, [r7, #8]
 8004de0:	f000 fa54 	bl	800528c <prvAddCurrentTaskToDelayedList>
	}
 8004de4:	bf00      	nop
 8004de6:	3718      	adds	r7, #24
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}
 8004dec:	20000ccc 	.word	0x20000ccc

08004df0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004e00:	693b      	ldr	r3, [r7, #16]
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d10b      	bne.n	8004e1e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e0a:	f383 8811 	msr	BASEPRI, r3
 8004e0e:	f3bf 8f6f 	isb	sy
 8004e12:	f3bf 8f4f 	dsb	sy
 8004e16:	60fb      	str	r3, [r7, #12]
}
 8004e18:	bf00      	nop
 8004e1a:	bf00      	nop
 8004e1c:	e7fd      	b.n	8004e1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	3318      	adds	r3, #24
 8004e22:	4618      	mov	r0, r3
 8004e24:	f7fe fd98 	bl	8003958 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e28:	4b1d      	ldr	r3, [pc, #116]	@ (8004ea0 <xTaskRemoveFromEventList+0xb0>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d11d      	bne.n	8004e6c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004e30:	693b      	ldr	r3, [r7, #16]
 8004e32:	3304      	adds	r3, #4
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7fe fd8f 	bl	8003958 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004e3a:	693b      	ldr	r3, [r7, #16]
 8004e3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e3e:	4b19      	ldr	r3, [pc, #100]	@ (8004ea4 <xTaskRemoveFromEventList+0xb4>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	429a      	cmp	r2, r3
 8004e44:	d903      	bls.n	8004e4e <xTaskRemoveFromEventList+0x5e>
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e4a:	4a16      	ldr	r2, [pc, #88]	@ (8004ea4 <xTaskRemoveFromEventList+0xb4>)
 8004e4c:	6013      	str	r3, [r2, #0]
 8004e4e:	693b      	ldr	r3, [r7, #16]
 8004e50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e52:	4613      	mov	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	4413      	add	r3, r2
 8004e58:	009b      	lsls	r3, r3, #2
 8004e5a:	4a13      	ldr	r2, [pc, #76]	@ (8004ea8 <xTaskRemoveFromEventList+0xb8>)
 8004e5c:	441a      	add	r2, r3
 8004e5e:	693b      	ldr	r3, [r7, #16]
 8004e60:	3304      	adds	r3, #4
 8004e62:	4619      	mov	r1, r3
 8004e64:	4610      	mov	r0, r2
 8004e66:	f7fe fd1a 	bl	800389e <vListInsertEnd>
 8004e6a:	e005      	b.n	8004e78 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	3318      	adds	r3, #24
 8004e70:	4619      	mov	r1, r3
 8004e72:	480e      	ldr	r0, [pc, #56]	@ (8004eac <xTaskRemoveFromEventList+0xbc>)
 8004e74:	f7fe fd13 	bl	800389e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8004eb0 <xTaskRemoveFromEventList+0xc0>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d905      	bls.n	8004e92 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004e86:	2301      	movs	r3, #1
 8004e88:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb4 <xTaskRemoveFromEventList+0xc4>)
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	e001      	b.n	8004e96 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004e92:	2300      	movs	r3, #0
 8004e94:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004e96:	697b      	ldr	r3, [r7, #20]
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3718      	adds	r7, #24
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	200011c8 	.word	0x200011c8
 8004ea4:	200011a8 	.word	0x200011a8
 8004ea8:	20000cd0 	.word	0x20000cd0
 8004eac:	20001160 	.word	0x20001160
 8004eb0:	20000ccc 	.word	0x20000ccc
 8004eb4:	200011b4 	.word	0x200011b4

08004eb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b083      	sub	sp, #12
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004ec0:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <vTaskInternalSetTimeOutState+0x24>)
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004ec8:	4b05      	ldr	r3, [pc, #20]	@ (8004ee0 <vTaskInternalSetTimeOutState+0x28>)
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	605a      	str	r2, [r3, #4]
}
 8004ed0:	bf00      	nop
 8004ed2:	370c      	adds	r7, #12
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr
 8004edc:	200011b8 	.word	0x200011b8
 8004ee0:	200011a4 	.word	0x200011a4

08004ee4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b088      	sub	sp, #32
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d10b      	bne.n	8004f0c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004ef4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef8:	f383 8811 	msr	BASEPRI, r3
 8004efc:	f3bf 8f6f 	isb	sy
 8004f00:	f3bf 8f4f 	dsb	sy
 8004f04:	613b      	str	r3, [r7, #16]
}
 8004f06:	bf00      	nop
 8004f08:	bf00      	nop
 8004f0a:	e7fd      	b.n	8004f08 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d10b      	bne.n	8004f2a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f16:	f383 8811 	msr	BASEPRI, r3
 8004f1a:	f3bf 8f6f 	isb	sy
 8004f1e:	f3bf 8f4f 	dsb	sy
 8004f22:	60fb      	str	r3, [r7, #12]
}
 8004f24:	bf00      	nop
 8004f26:	bf00      	nop
 8004f28:	e7fd      	b.n	8004f26 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004f2a:	f000 fe8d 	bl	8005c48 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004f2e:	4b1d      	ldr	r3, [pc, #116]	@ (8004fa4 <xTaskCheckForTimeOut+0xc0>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	69ba      	ldr	r2, [r7, #24]
 8004f3a:	1ad3      	subs	r3, r2, r3
 8004f3c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f46:	d102      	bne.n	8004f4e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	61fb      	str	r3, [r7, #28]
 8004f4c:	e023      	b.n	8004f96 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681a      	ldr	r2, [r3, #0]
 8004f52:	4b15      	ldr	r3, [pc, #84]	@ (8004fa8 <xTaskCheckForTimeOut+0xc4>)
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	429a      	cmp	r2, r3
 8004f58:	d007      	beq.n	8004f6a <xTaskCheckForTimeOut+0x86>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	69ba      	ldr	r2, [r7, #24]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d302      	bcc.n	8004f6a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004f64:	2301      	movs	r3, #1
 8004f66:	61fb      	str	r3, [r7, #28]
 8004f68:	e015      	b.n	8004f96 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004f6a:	683b      	ldr	r3, [r7, #0]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	697a      	ldr	r2, [r7, #20]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d20b      	bcs.n	8004f8c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	1ad2      	subs	r2, r2, r3
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7ff ff99 	bl	8004eb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004f86:	2300      	movs	r3, #0
 8004f88:	61fb      	str	r3, [r7, #28]
 8004f8a:	e004      	b.n	8004f96 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	2200      	movs	r2, #0
 8004f90:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004f92:	2301      	movs	r3, #1
 8004f94:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004f96:	f000 fe89 	bl	8005cac <vPortExitCritical>

	return xReturn;
 8004f9a:	69fb      	ldr	r3, [r7, #28]
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	3720      	adds	r7, #32
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	200011a4 	.word	0x200011a4
 8004fa8:	200011b8 	.word	0x200011b8

08004fac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004fac:	b480      	push	{r7}
 8004fae:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004fb0:	4b03      	ldr	r3, [pc, #12]	@ (8004fc0 <vTaskMissedYield+0x14>)
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	601a      	str	r2, [r3, #0]
}
 8004fb6:	bf00      	nop
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr
 8004fc0:	200011b4 	.word	0x200011b4

08004fc4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b082      	sub	sp, #8
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004fcc:	f000 f852 	bl	8005074 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004fd0:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <prvIdleTask+0x28>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	d9f9      	bls.n	8004fcc <prvIdleTask+0x8>
			{
				taskYIELD();
 8004fd8:	4b05      	ldr	r3, [pc, #20]	@ (8004ff0 <prvIdleTask+0x2c>)
 8004fda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004fde:	601a      	str	r2, [r3, #0]
 8004fe0:	f3bf 8f4f 	dsb	sy
 8004fe4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004fe8:	e7f0      	b.n	8004fcc <prvIdleTask+0x8>
 8004fea:	bf00      	nop
 8004fec:	20000cd0 	.word	0x20000cd0
 8004ff0:	e000ed04 	.word	0xe000ed04

08004ff4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	607b      	str	r3, [r7, #4]
 8004ffe:	e00c      	b.n	800501a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	4613      	mov	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	4413      	add	r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	4a12      	ldr	r2, [pc, #72]	@ (8005054 <prvInitialiseTaskLists+0x60>)
 800500c:	4413      	add	r3, r2
 800500e:	4618      	mov	r0, r3
 8005010:	f7fe fc18 	bl	8003844 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	3301      	adds	r3, #1
 8005018:	607b      	str	r3, [r7, #4]
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b37      	cmp	r3, #55	@ 0x37
 800501e:	d9ef      	bls.n	8005000 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005020:	480d      	ldr	r0, [pc, #52]	@ (8005058 <prvInitialiseTaskLists+0x64>)
 8005022:	f7fe fc0f 	bl	8003844 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005026:	480d      	ldr	r0, [pc, #52]	@ (800505c <prvInitialiseTaskLists+0x68>)
 8005028:	f7fe fc0c 	bl	8003844 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800502c:	480c      	ldr	r0, [pc, #48]	@ (8005060 <prvInitialiseTaskLists+0x6c>)
 800502e:	f7fe fc09 	bl	8003844 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005032:	480c      	ldr	r0, [pc, #48]	@ (8005064 <prvInitialiseTaskLists+0x70>)
 8005034:	f7fe fc06 	bl	8003844 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005038:	480b      	ldr	r0, [pc, #44]	@ (8005068 <prvInitialiseTaskLists+0x74>)
 800503a:	f7fe fc03 	bl	8003844 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800503e:	4b0b      	ldr	r3, [pc, #44]	@ (800506c <prvInitialiseTaskLists+0x78>)
 8005040:	4a05      	ldr	r2, [pc, #20]	@ (8005058 <prvInitialiseTaskLists+0x64>)
 8005042:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005044:	4b0a      	ldr	r3, [pc, #40]	@ (8005070 <prvInitialiseTaskLists+0x7c>)
 8005046:	4a05      	ldr	r2, [pc, #20]	@ (800505c <prvInitialiseTaskLists+0x68>)
 8005048:	601a      	str	r2, [r3, #0]
}
 800504a:	bf00      	nop
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	20000cd0 	.word	0x20000cd0
 8005058:	20001130 	.word	0x20001130
 800505c:	20001144 	.word	0x20001144
 8005060:	20001160 	.word	0x20001160
 8005064:	20001174 	.word	0x20001174
 8005068:	2000118c 	.word	0x2000118c
 800506c:	20001158 	.word	0x20001158
 8005070:	2000115c 	.word	0x2000115c

08005074 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b082      	sub	sp, #8
 8005078:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800507a:	e019      	b.n	80050b0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800507c:	f000 fde4 	bl	8005c48 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005080:	4b10      	ldr	r3, [pc, #64]	@ (80050c4 <prvCheckTasksWaitingTermination+0x50>)
 8005082:	68db      	ldr	r3, [r3, #12]
 8005084:	68db      	ldr	r3, [r3, #12]
 8005086:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	3304      	adds	r3, #4
 800508c:	4618      	mov	r0, r3
 800508e:	f7fe fc63 	bl	8003958 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005092:	4b0d      	ldr	r3, [pc, #52]	@ (80050c8 <prvCheckTasksWaitingTermination+0x54>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	3b01      	subs	r3, #1
 8005098:	4a0b      	ldr	r2, [pc, #44]	@ (80050c8 <prvCheckTasksWaitingTermination+0x54>)
 800509a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800509c:	4b0b      	ldr	r3, [pc, #44]	@ (80050cc <prvCheckTasksWaitingTermination+0x58>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	3b01      	subs	r3, #1
 80050a2:	4a0a      	ldr	r2, [pc, #40]	@ (80050cc <prvCheckTasksWaitingTermination+0x58>)
 80050a4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80050a6:	f000 fe01 	bl	8005cac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	f000 f810 	bl	80050d0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80050b0:	4b06      	ldr	r3, [pc, #24]	@ (80050cc <prvCheckTasksWaitingTermination+0x58>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d1e1      	bne.n	800507c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80050b8:	bf00      	nop
 80050ba:	bf00      	nop
 80050bc:	3708      	adds	r7, #8
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	20001174 	.word	0x20001174
 80050c8:	200011a0 	.word	0x200011a0
 80050cc:	20001188 	.word	0x20001188

080050d0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b084      	sub	sp, #16
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d108      	bne.n	80050f4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e6:	4618      	mov	r0, r3
 80050e8:	f000 ff9e 	bl	8006028 <vPortFree>
				vPortFree( pxTCB );
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f000 ff9b 	bl	8006028 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80050f2:	e019      	b.n	8005128 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d103      	bne.n	8005106 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80050fe:	6878      	ldr	r0, [r7, #4]
 8005100:	f000 ff92 	bl	8006028 <vPortFree>
	}
 8005104:	e010      	b.n	8005128 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800510c:	2b02      	cmp	r3, #2
 800510e:	d00b      	beq.n	8005128 <prvDeleteTCB+0x58>
	__asm volatile
 8005110:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005114:	f383 8811 	msr	BASEPRI, r3
 8005118:	f3bf 8f6f 	isb	sy
 800511c:	f3bf 8f4f 	dsb	sy
 8005120:	60fb      	str	r3, [r7, #12]
}
 8005122:	bf00      	nop
 8005124:	bf00      	nop
 8005126:	e7fd      	b.n	8005124 <prvDeleteTCB+0x54>
	}
 8005128:	bf00      	nop
 800512a:	3710      	adds	r7, #16
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}

08005130 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005136:	4b0c      	ldr	r3, [pc, #48]	@ (8005168 <prvResetNextTaskUnblockTime+0x38>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d104      	bne.n	800514a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005140:	4b0a      	ldr	r3, [pc, #40]	@ (800516c <prvResetNextTaskUnblockTime+0x3c>)
 8005142:	f04f 32ff 	mov.w	r2, #4294967295
 8005146:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005148:	e008      	b.n	800515c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800514a:	4b07      	ldr	r3, [pc, #28]	@ (8005168 <prvResetNextTaskUnblockTime+0x38>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	4a04      	ldr	r2, [pc, #16]	@ (800516c <prvResetNextTaskUnblockTime+0x3c>)
 800515a:	6013      	str	r3, [r2, #0]
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr
 8005168:	20001158 	.word	0x20001158
 800516c:	200011c0 	.word	0x200011c0

08005170 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005170:	b480      	push	{r7}
 8005172:	b083      	sub	sp, #12
 8005174:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005176:	4b0b      	ldr	r3, [pc, #44]	@ (80051a4 <xTaskGetSchedulerState+0x34>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	2b00      	cmp	r3, #0
 800517c:	d102      	bne.n	8005184 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800517e:	2301      	movs	r3, #1
 8005180:	607b      	str	r3, [r7, #4]
 8005182:	e008      	b.n	8005196 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005184:	4b08      	ldr	r3, [pc, #32]	@ (80051a8 <xTaskGetSchedulerState+0x38>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	2b00      	cmp	r3, #0
 800518a:	d102      	bne.n	8005192 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800518c:	2302      	movs	r3, #2
 800518e:	607b      	str	r3, [r7, #4]
 8005190:	e001      	b.n	8005196 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005192:	2300      	movs	r3, #0
 8005194:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005196:	687b      	ldr	r3, [r7, #4]
	}
 8005198:	4618      	mov	r0, r3
 800519a:	370c      	adds	r7, #12
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr
 80051a4:	200011ac 	.word	0x200011ac
 80051a8:	200011c8 	.word	0x200011c8

080051ac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b086      	sub	sp, #24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80051b8:	2300      	movs	r3, #0
 80051ba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d058      	beq.n	8005274 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80051c2:	4b2f      	ldr	r3, [pc, #188]	@ (8005280 <xTaskPriorityDisinherit+0xd4>)
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d00b      	beq.n	80051e4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80051cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d0:	f383 8811 	msr	BASEPRI, r3
 80051d4:	f3bf 8f6f 	isb	sy
 80051d8:	f3bf 8f4f 	dsb	sy
 80051dc:	60fb      	str	r3, [r7, #12]
}
 80051de:	bf00      	nop
 80051e0:	bf00      	nop
 80051e2:	e7fd      	b.n	80051e0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10b      	bne.n	8005204 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80051ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f0:	f383 8811 	msr	BASEPRI, r3
 80051f4:	f3bf 8f6f 	isb	sy
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	60bb      	str	r3, [r7, #8]
}
 80051fe:	bf00      	nop
 8005200:	bf00      	nop
 8005202:	e7fd      	b.n	8005200 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005208:	1e5a      	subs	r2, r3, #1
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005216:	429a      	cmp	r2, r3
 8005218:	d02c      	beq.n	8005274 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800521e:	2b00      	cmp	r3, #0
 8005220:	d128      	bne.n	8005274 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	3304      	adds	r3, #4
 8005226:	4618      	mov	r0, r3
 8005228:	f7fe fb96 	bl	8003958 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800522c:	693b      	ldr	r3, [r7, #16]
 800522e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005234:	693b      	ldr	r3, [r7, #16]
 8005236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005238:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005244:	4b0f      	ldr	r3, [pc, #60]	@ (8005284 <xTaskPriorityDisinherit+0xd8>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	429a      	cmp	r2, r3
 800524a:	d903      	bls.n	8005254 <xTaskPriorityDisinherit+0xa8>
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005250:	4a0c      	ldr	r2, [pc, #48]	@ (8005284 <xTaskPriorityDisinherit+0xd8>)
 8005252:	6013      	str	r3, [r2, #0]
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005258:	4613      	mov	r3, r2
 800525a:	009b      	lsls	r3, r3, #2
 800525c:	4413      	add	r3, r2
 800525e:	009b      	lsls	r3, r3, #2
 8005260:	4a09      	ldr	r2, [pc, #36]	@ (8005288 <xTaskPriorityDisinherit+0xdc>)
 8005262:	441a      	add	r2, r3
 8005264:	693b      	ldr	r3, [r7, #16]
 8005266:	3304      	adds	r3, #4
 8005268:	4619      	mov	r1, r3
 800526a:	4610      	mov	r0, r2
 800526c:	f7fe fb17 	bl	800389e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005270:	2301      	movs	r3, #1
 8005272:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005274:	697b      	ldr	r3, [r7, #20]
	}
 8005276:	4618      	mov	r0, r3
 8005278:	3718      	adds	r7, #24
 800527a:	46bd      	mov	sp, r7
 800527c:	bd80      	pop	{r7, pc}
 800527e:	bf00      	nop
 8005280:	20000ccc 	.word	0x20000ccc
 8005284:	200011a8 	.word	0x200011a8
 8005288:	20000cd0 	.word	0x20000cd0

0800528c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b084      	sub	sp, #16
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005296:	4b21      	ldr	r3, [pc, #132]	@ (800531c <prvAddCurrentTaskToDelayedList+0x90>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800529c:	4b20      	ldr	r3, [pc, #128]	@ (8005320 <prvAddCurrentTaskToDelayedList+0x94>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	3304      	adds	r3, #4
 80052a2:	4618      	mov	r0, r3
 80052a4:	f7fe fb58 	bl	8003958 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ae:	d10a      	bne.n	80052c6 <prvAddCurrentTaskToDelayedList+0x3a>
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d007      	beq.n	80052c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052b6:	4b1a      	ldr	r3, [pc, #104]	@ (8005320 <prvAddCurrentTaskToDelayedList+0x94>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	3304      	adds	r3, #4
 80052bc:	4619      	mov	r1, r3
 80052be:	4819      	ldr	r0, [pc, #100]	@ (8005324 <prvAddCurrentTaskToDelayedList+0x98>)
 80052c0:	f7fe faed 	bl	800389e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80052c4:	e026      	b.n	8005314 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	4413      	add	r3, r2
 80052cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80052ce:	4b14      	ldr	r3, [pc, #80]	@ (8005320 <prvAddCurrentTaskToDelayedList+0x94>)
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80052d6:	68ba      	ldr	r2, [r7, #8]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d209      	bcs.n	80052f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052de:	4b12      	ldr	r3, [pc, #72]	@ (8005328 <prvAddCurrentTaskToDelayedList+0x9c>)
 80052e0:	681a      	ldr	r2, [r3, #0]
 80052e2:	4b0f      	ldr	r3, [pc, #60]	@ (8005320 <prvAddCurrentTaskToDelayedList+0x94>)
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	3304      	adds	r3, #4
 80052e8:	4619      	mov	r1, r3
 80052ea:	4610      	mov	r0, r2
 80052ec:	f7fe fafb 	bl	80038e6 <vListInsert>
}
 80052f0:	e010      	b.n	8005314 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052f2:	4b0e      	ldr	r3, [pc, #56]	@ (800532c <prvAddCurrentTaskToDelayedList+0xa0>)
 80052f4:	681a      	ldr	r2, [r3, #0]
 80052f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005320 <prvAddCurrentTaskToDelayedList+0x94>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	3304      	adds	r3, #4
 80052fc:	4619      	mov	r1, r3
 80052fe:	4610      	mov	r0, r2
 8005300:	f7fe faf1 	bl	80038e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005304:	4b0a      	ldr	r3, [pc, #40]	@ (8005330 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	68ba      	ldr	r2, [r7, #8]
 800530a:	429a      	cmp	r2, r3
 800530c:	d202      	bcs.n	8005314 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800530e:	4a08      	ldr	r2, [pc, #32]	@ (8005330 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005310:	68bb      	ldr	r3, [r7, #8]
 8005312:	6013      	str	r3, [r2, #0]
}
 8005314:	bf00      	nop
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	200011a4 	.word	0x200011a4
 8005320:	20000ccc 	.word	0x20000ccc
 8005324:	2000118c 	.word	0x2000118c
 8005328:	2000115c 	.word	0x2000115c
 800532c:	20001158 	.word	0x20001158
 8005330:	200011c0 	.word	0x200011c0

08005334 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08a      	sub	sp, #40	@ 0x28
 8005338:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800533a:	2300      	movs	r3, #0
 800533c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800533e:	f000 fb13 	bl	8005968 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005342:	4b1d      	ldr	r3, [pc, #116]	@ (80053b8 <xTimerCreateTimerTask+0x84>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d021      	beq.n	800538e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800534a:	2300      	movs	r3, #0
 800534c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800534e:	2300      	movs	r3, #0
 8005350:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005352:	1d3a      	adds	r2, r7, #4
 8005354:	f107 0108 	add.w	r1, r7, #8
 8005358:	f107 030c 	add.w	r3, r7, #12
 800535c:	4618      	mov	r0, r3
 800535e:	f7fe fa57 	bl	8003810 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005362:	6879      	ldr	r1, [r7, #4]
 8005364:	68bb      	ldr	r3, [r7, #8]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	9202      	str	r2, [sp, #8]
 800536a:	9301      	str	r3, [sp, #4]
 800536c:	2302      	movs	r3, #2
 800536e:	9300      	str	r3, [sp, #0]
 8005370:	2300      	movs	r3, #0
 8005372:	460a      	mov	r2, r1
 8005374:	4911      	ldr	r1, [pc, #68]	@ (80053bc <xTimerCreateTimerTask+0x88>)
 8005376:	4812      	ldr	r0, [pc, #72]	@ (80053c0 <xTimerCreateTimerTask+0x8c>)
 8005378:	f7ff f8d0 	bl	800451c <xTaskCreateStatic>
 800537c:	4603      	mov	r3, r0
 800537e:	4a11      	ldr	r2, [pc, #68]	@ (80053c4 <xTimerCreateTimerTask+0x90>)
 8005380:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005382:	4b10      	ldr	r3, [pc, #64]	@ (80053c4 <xTimerCreateTimerTask+0x90>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d001      	beq.n	800538e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800538a:	2301      	movs	r3, #1
 800538c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	2b00      	cmp	r3, #0
 8005392:	d10b      	bne.n	80053ac <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005398:	f383 8811 	msr	BASEPRI, r3
 800539c:	f3bf 8f6f 	isb	sy
 80053a0:	f3bf 8f4f 	dsb	sy
 80053a4:	613b      	str	r3, [r7, #16]
}
 80053a6:	bf00      	nop
 80053a8:	bf00      	nop
 80053aa:	e7fd      	b.n	80053a8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80053ac:	697b      	ldr	r3, [r7, #20]
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	3718      	adds	r7, #24
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	200011fc 	.word	0x200011fc
 80053bc:	08007148 	.word	0x08007148
 80053c0:	08005501 	.word	0x08005501
 80053c4:	20001200 	.word	0x20001200

080053c8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b08a      	sub	sp, #40	@ 0x28
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
 80053d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80053d6:	2300      	movs	r3, #0
 80053d8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d10b      	bne.n	80053f8 <xTimerGenericCommand+0x30>
	__asm volatile
 80053e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053e4:	f383 8811 	msr	BASEPRI, r3
 80053e8:	f3bf 8f6f 	isb	sy
 80053ec:	f3bf 8f4f 	dsb	sy
 80053f0:	623b      	str	r3, [r7, #32]
}
 80053f2:	bf00      	nop
 80053f4:	bf00      	nop
 80053f6:	e7fd      	b.n	80053f4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80053f8:	4b19      	ldr	r3, [pc, #100]	@ (8005460 <xTimerGenericCommand+0x98>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d02a      	beq.n	8005456 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	2b05      	cmp	r3, #5
 8005410:	dc18      	bgt.n	8005444 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005412:	f7ff fead 	bl	8005170 <xTaskGetSchedulerState>
 8005416:	4603      	mov	r3, r0
 8005418:	2b02      	cmp	r3, #2
 800541a:	d109      	bne.n	8005430 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800541c:	4b10      	ldr	r3, [pc, #64]	@ (8005460 <xTimerGenericCommand+0x98>)
 800541e:	6818      	ldr	r0, [r3, #0]
 8005420:	f107 0110 	add.w	r1, r7, #16
 8005424:	2300      	movs	r3, #0
 8005426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005428:	f7fe fc06 	bl	8003c38 <xQueueGenericSend>
 800542c:	6278      	str	r0, [r7, #36]	@ 0x24
 800542e:	e012      	b.n	8005456 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005430:	4b0b      	ldr	r3, [pc, #44]	@ (8005460 <xTimerGenericCommand+0x98>)
 8005432:	6818      	ldr	r0, [r3, #0]
 8005434:	f107 0110 	add.w	r1, r7, #16
 8005438:	2300      	movs	r3, #0
 800543a:	2200      	movs	r2, #0
 800543c:	f7fe fbfc 	bl	8003c38 <xQueueGenericSend>
 8005440:	6278      	str	r0, [r7, #36]	@ 0x24
 8005442:	e008      	b.n	8005456 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005444:	4b06      	ldr	r3, [pc, #24]	@ (8005460 <xTimerGenericCommand+0x98>)
 8005446:	6818      	ldr	r0, [r3, #0]
 8005448:	f107 0110 	add.w	r1, r7, #16
 800544c:	2300      	movs	r3, #0
 800544e:	683a      	ldr	r2, [r7, #0]
 8005450:	f7fe fcf4 	bl	8003e3c <xQueueGenericSendFromISR>
 8005454:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005456:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005458:	4618      	mov	r0, r3
 800545a:	3728      	adds	r7, #40	@ 0x28
 800545c:	46bd      	mov	sp, r7
 800545e:	bd80      	pop	{r7, pc}
 8005460:	200011fc 	.word	0x200011fc

08005464 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005464:	b580      	push	{r7, lr}
 8005466:	b088      	sub	sp, #32
 8005468:	af02      	add	r7, sp, #8
 800546a:	6078      	str	r0, [r7, #4]
 800546c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800546e:	4b23      	ldr	r3, [pc, #140]	@ (80054fc <prvProcessExpiredTimer+0x98>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	68db      	ldr	r3, [r3, #12]
 8005476:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	3304      	adds	r3, #4
 800547c:	4618      	mov	r0, r3
 800547e:	f7fe fa6b 	bl	8003958 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005488:	f003 0304 	and.w	r3, r3, #4
 800548c:	2b00      	cmp	r3, #0
 800548e:	d023      	beq.n	80054d8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	699a      	ldr	r2, [r3, #24]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	18d1      	adds	r1, r2, r3
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	683a      	ldr	r2, [r7, #0]
 800549c:	6978      	ldr	r0, [r7, #20]
 800549e:	f000 f8d5 	bl	800564c <prvInsertTimerInActiveList>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d020      	beq.n	80054ea <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80054a8:	2300      	movs	r3, #0
 80054aa:	9300      	str	r3, [sp, #0]
 80054ac:	2300      	movs	r3, #0
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	2100      	movs	r1, #0
 80054b2:	6978      	ldr	r0, [r7, #20]
 80054b4:	f7ff ff88 	bl	80053c8 <xTimerGenericCommand>
 80054b8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d114      	bne.n	80054ea <prvProcessExpiredTimer+0x86>
	__asm volatile
 80054c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054c4:	f383 8811 	msr	BASEPRI, r3
 80054c8:	f3bf 8f6f 	isb	sy
 80054cc:	f3bf 8f4f 	dsb	sy
 80054d0:	60fb      	str	r3, [r7, #12]
}
 80054d2:	bf00      	nop
 80054d4:	bf00      	nop
 80054d6:	e7fd      	b.n	80054d4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80054de:	f023 0301 	bic.w	r3, r3, #1
 80054e2:	b2da      	uxtb	r2, r3
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	6978      	ldr	r0, [r7, #20]
 80054f0:	4798      	blx	r3
}
 80054f2:	bf00      	nop
 80054f4:	3718      	adds	r7, #24
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd80      	pop	{r7, pc}
 80054fa:	bf00      	nop
 80054fc:	200011f4 	.word	0x200011f4

08005500 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b084      	sub	sp, #16
 8005504:	af00      	add	r7, sp, #0
 8005506:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005508:	f107 0308 	add.w	r3, r7, #8
 800550c:	4618      	mov	r0, r3
 800550e:	f000 f859 	bl	80055c4 <prvGetNextExpireTime>
 8005512:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005514:	68bb      	ldr	r3, [r7, #8]
 8005516:	4619      	mov	r1, r3
 8005518:	68f8      	ldr	r0, [r7, #12]
 800551a:	f000 f805 	bl	8005528 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800551e:	f000 f8d7 	bl	80056d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005522:	bf00      	nop
 8005524:	e7f0      	b.n	8005508 <prvTimerTask+0x8>
	...

08005528 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af00      	add	r7, sp, #0
 800552e:	6078      	str	r0, [r7, #4]
 8005530:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005532:	f7ff fa37 	bl	80049a4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005536:	f107 0308 	add.w	r3, r7, #8
 800553a:	4618      	mov	r0, r3
 800553c:	f000 f866 	bl	800560c <prvSampleTimeNow>
 8005540:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d130      	bne.n	80055aa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d10a      	bne.n	8005564 <prvProcessTimerOrBlockTask+0x3c>
 800554e:	687a      	ldr	r2, [r7, #4]
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	429a      	cmp	r2, r3
 8005554:	d806      	bhi.n	8005564 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005556:	f7ff fa33 	bl	80049c0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800555a:	68f9      	ldr	r1, [r7, #12]
 800555c:	6878      	ldr	r0, [r7, #4]
 800555e:	f7ff ff81 	bl	8005464 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005562:	e024      	b.n	80055ae <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d008      	beq.n	800557c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800556a:	4b13      	ldr	r3, [pc, #76]	@ (80055b8 <prvProcessTimerOrBlockTask+0x90>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <prvProcessTimerOrBlockTask+0x50>
 8005574:	2301      	movs	r3, #1
 8005576:	e000      	b.n	800557a <prvProcessTimerOrBlockTask+0x52>
 8005578:	2300      	movs	r3, #0
 800557a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800557c:	4b0f      	ldr	r3, [pc, #60]	@ (80055bc <prvProcessTimerOrBlockTask+0x94>)
 800557e:	6818      	ldr	r0, [r3, #0]
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	1ad3      	subs	r3, r2, r3
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	4619      	mov	r1, r3
 800558a:	f7fe ff93 	bl	80044b4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800558e:	f7ff fa17 	bl	80049c0 <xTaskResumeAll>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d10a      	bne.n	80055ae <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005598:	4b09      	ldr	r3, [pc, #36]	@ (80055c0 <prvProcessTimerOrBlockTask+0x98>)
 800559a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800559e:	601a      	str	r2, [r3, #0]
 80055a0:	f3bf 8f4f 	dsb	sy
 80055a4:	f3bf 8f6f 	isb	sy
}
 80055a8:	e001      	b.n	80055ae <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80055aa:	f7ff fa09 	bl	80049c0 <xTaskResumeAll>
}
 80055ae:	bf00      	nop
 80055b0:	3710      	adds	r7, #16
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	200011f8 	.word	0x200011f8
 80055bc:	200011fc 	.word	0x200011fc
 80055c0:	e000ed04 	.word	0xe000ed04

080055c4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80055c4:	b480      	push	{r7}
 80055c6:	b085      	sub	sp, #20
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80055cc:	4b0e      	ldr	r3, [pc, #56]	@ (8005608 <prvGetNextExpireTime+0x44>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d101      	bne.n	80055da <prvGetNextExpireTime+0x16>
 80055d6:	2201      	movs	r2, #1
 80055d8:	e000      	b.n	80055dc <prvGetNextExpireTime+0x18>
 80055da:	2200      	movs	r2, #0
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d105      	bne.n	80055f4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80055e8:	4b07      	ldr	r3, [pc, #28]	@ (8005608 <prvGetNextExpireTime+0x44>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	60fb      	str	r3, [r7, #12]
 80055f2:	e001      	b.n	80055f8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80055f4:	2300      	movs	r3, #0
 80055f6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80055f8:	68fb      	ldr	r3, [r7, #12]
}
 80055fa:	4618      	mov	r0, r3
 80055fc:	3714      	adds	r7, #20
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	200011f4 	.word	0x200011f4

0800560c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005614:	f7ff fa72 	bl	8004afc <xTaskGetTickCount>
 8005618:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800561a:	4b0b      	ldr	r3, [pc, #44]	@ (8005648 <prvSampleTimeNow+0x3c>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	429a      	cmp	r2, r3
 8005622:	d205      	bcs.n	8005630 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005624:	f000 f93a 	bl	800589c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	601a      	str	r2, [r3, #0]
 800562e:	e002      	b.n	8005636 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2200      	movs	r2, #0
 8005634:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005636:	4a04      	ldr	r2, [pc, #16]	@ (8005648 <prvSampleTimeNow+0x3c>)
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800563c:	68fb      	ldr	r3, [r7, #12]
}
 800563e:	4618      	mov	r0, r3
 8005640:	3710      	adds	r7, #16
 8005642:	46bd      	mov	sp, r7
 8005644:	bd80      	pop	{r7, pc}
 8005646:	bf00      	nop
 8005648:	20001204 	.word	0x20001204

0800564c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800564c:	b580      	push	{r7, lr}
 800564e:	b086      	sub	sp, #24
 8005650:	af00      	add	r7, sp, #0
 8005652:	60f8      	str	r0, [r7, #12]
 8005654:	60b9      	str	r1, [r7, #8]
 8005656:	607a      	str	r2, [r7, #4]
 8005658:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800565a:	2300      	movs	r3, #0
 800565c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	68ba      	ldr	r2, [r7, #8]
 8005662:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	68fa      	ldr	r2, [r7, #12]
 8005668:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800566a:	68ba      	ldr	r2, [r7, #8]
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	429a      	cmp	r2, r3
 8005670:	d812      	bhi.n	8005698 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	1ad2      	subs	r2, r2, r3
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	429a      	cmp	r2, r3
 800567e:	d302      	bcc.n	8005686 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005680:	2301      	movs	r3, #1
 8005682:	617b      	str	r3, [r7, #20]
 8005684:	e01b      	b.n	80056be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005686:	4b10      	ldr	r3, [pc, #64]	@ (80056c8 <prvInsertTimerInActiveList+0x7c>)
 8005688:	681a      	ldr	r2, [r3, #0]
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	3304      	adds	r3, #4
 800568e:	4619      	mov	r1, r3
 8005690:	4610      	mov	r0, r2
 8005692:	f7fe f928 	bl	80038e6 <vListInsert>
 8005696:	e012      	b.n	80056be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	429a      	cmp	r2, r3
 800569e:	d206      	bcs.n	80056ae <prvInsertTimerInActiveList+0x62>
 80056a0:	68ba      	ldr	r2, [r7, #8]
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d302      	bcc.n	80056ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80056a8:	2301      	movs	r3, #1
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	e007      	b.n	80056be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80056ae:	4b07      	ldr	r3, [pc, #28]	@ (80056cc <prvInsertTimerInActiveList+0x80>)
 80056b0:	681a      	ldr	r2, [r3, #0]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	3304      	adds	r3, #4
 80056b6:	4619      	mov	r1, r3
 80056b8:	4610      	mov	r0, r2
 80056ba:	f7fe f914 	bl	80038e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80056be:	697b      	ldr	r3, [r7, #20]
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3718      	adds	r7, #24
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	200011f8 	.word	0x200011f8
 80056cc:	200011f4 	.word	0x200011f4

080056d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b08e      	sub	sp, #56	@ 0x38
 80056d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80056d6:	e0ce      	b.n	8005876 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b00      	cmp	r3, #0
 80056dc:	da19      	bge.n	8005712 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80056de:	1d3b      	adds	r3, r7, #4
 80056e0:	3304      	adds	r3, #4
 80056e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80056e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d10b      	bne.n	8005702 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80056ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ee:	f383 8811 	msr	BASEPRI, r3
 80056f2:	f3bf 8f6f 	isb	sy
 80056f6:	f3bf 8f4f 	dsb	sy
 80056fa:	61fb      	str	r3, [r7, #28]
}
 80056fc:	bf00      	nop
 80056fe:	bf00      	nop
 8005700:	e7fd      	b.n	80056fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005708:	6850      	ldr	r0, [r2, #4]
 800570a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800570c:	6892      	ldr	r2, [r2, #8]
 800570e:	4611      	mov	r1, r2
 8005710:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2b00      	cmp	r3, #0
 8005716:	f2c0 80ae 	blt.w	8005876 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800571e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005720:	695b      	ldr	r3, [r3, #20]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d004      	beq.n	8005730 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005728:	3304      	adds	r3, #4
 800572a:	4618      	mov	r0, r3
 800572c:	f7fe f914 	bl	8003958 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005730:	463b      	mov	r3, r7
 8005732:	4618      	mov	r0, r3
 8005734:	f7ff ff6a 	bl	800560c <prvSampleTimeNow>
 8005738:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b09      	cmp	r3, #9
 800573e:	f200 8097 	bhi.w	8005870 <prvProcessReceivedCommands+0x1a0>
 8005742:	a201      	add	r2, pc, #4	@ (adr r2, 8005748 <prvProcessReceivedCommands+0x78>)
 8005744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005748:	08005771 	.word	0x08005771
 800574c:	08005771 	.word	0x08005771
 8005750:	08005771 	.word	0x08005771
 8005754:	080057e7 	.word	0x080057e7
 8005758:	080057fb 	.word	0x080057fb
 800575c:	08005847 	.word	0x08005847
 8005760:	08005771 	.word	0x08005771
 8005764:	08005771 	.word	0x08005771
 8005768:	080057e7 	.word	0x080057e7
 800576c:	080057fb 	.word	0x080057fb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005772:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005776:	f043 0301 	orr.w	r3, r3, #1
 800577a:	b2da      	uxtb	r2, r3
 800577c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005782:	68ba      	ldr	r2, [r7, #8]
 8005784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	18d1      	adds	r1, r2, r3
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800578e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005790:	f7ff ff5c 	bl	800564c <prvInsertTimerInActiveList>
 8005794:	4603      	mov	r3, r0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d06c      	beq.n	8005874 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800579a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579c:	6a1b      	ldr	r3, [r3, #32]
 800579e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80057a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057a8:	f003 0304 	and.w	r3, r3, #4
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d061      	beq.n	8005874 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80057b0:	68ba      	ldr	r2, [r7, #8]
 80057b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b4:	699b      	ldr	r3, [r3, #24]
 80057b6:	441a      	add	r2, r3
 80057b8:	2300      	movs	r3, #0
 80057ba:	9300      	str	r3, [sp, #0]
 80057bc:	2300      	movs	r3, #0
 80057be:	2100      	movs	r1, #0
 80057c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057c2:	f7ff fe01 	bl	80053c8 <xTimerGenericCommand>
 80057c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80057c8:	6a3b      	ldr	r3, [r7, #32]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d152      	bne.n	8005874 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80057ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d2:	f383 8811 	msr	BASEPRI, r3
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	61bb      	str	r3, [r7, #24]
}
 80057e0:	bf00      	nop
 80057e2:	bf00      	nop
 80057e4:	e7fd      	b.n	80057e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80057e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80057ec:	f023 0301 	bic.w	r3, r3, #1
 80057f0:	b2da      	uxtb	r2, r3
 80057f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80057f8:	e03d      	b.n	8005876 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80057fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005800:	f043 0301 	orr.w	r3, r3, #1
 8005804:	b2da      	uxtb	r2, r3
 8005806:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005808:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005810:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d10b      	bne.n	8005832 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800581a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581e:	f383 8811 	msr	BASEPRI, r3
 8005822:	f3bf 8f6f 	isb	sy
 8005826:	f3bf 8f4f 	dsb	sy
 800582a:	617b      	str	r3, [r7, #20]
}
 800582c:	bf00      	nop
 800582e:	bf00      	nop
 8005830:	e7fd      	b.n	800582e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005834:	699a      	ldr	r2, [r3, #24]
 8005836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005838:	18d1      	adds	r1, r2, r3
 800583a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800583e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005840:	f7ff ff04 	bl	800564c <prvInsertTimerInActiveList>
					break;
 8005844:	e017      	b.n	8005876 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005848:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800584c:	f003 0302 	and.w	r3, r3, #2
 8005850:	2b00      	cmp	r3, #0
 8005852:	d103      	bne.n	800585c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005854:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005856:	f000 fbe7 	bl	8006028 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800585a:	e00c      	b.n	8005876 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800585c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800585e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005862:	f023 0301 	bic.w	r3, r3, #1
 8005866:	b2da      	uxtb	r2, r3
 8005868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800586e:	e002      	b.n	8005876 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005870:	bf00      	nop
 8005872:	e000      	b.n	8005876 <prvProcessReceivedCommands+0x1a6>
					break;
 8005874:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005876:	4b08      	ldr	r3, [pc, #32]	@ (8005898 <prvProcessReceivedCommands+0x1c8>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	1d39      	adds	r1, r7, #4
 800587c:	2200      	movs	r2, #0
 800587e:	4618      	mov	r0, r3
 8005880:	f7fe fb7a 	bl	8003f78 <xQueueReceive>
 8005884:	4603      	mov	r3, r0
 8005886:	2b00      	cmp	r3, #0
 8005888:	f47f af26 	bne.w	80056d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800588c:	bf00      	nop
 800588e:	bf00      	nop
 8005890:	3730      	adds	r7, #48	@ 0x30
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	200011fc 	.word	0x200011fc

0800589c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b088      	sub	sp, #32
 80058a0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80058a2:	e049      	b.n	8005938 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80058a4:	4b2e      	ldr	r3, [pc, #184]	@ (8005960 <prvSwitchTimerLists+0xc4>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68db      	ldr	r3, [r3, #12]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058ae:	4b2c      	ldr	r3, [pc, #176]	@ (8005960 <prvSwitchTimerLists+0xc4>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	68db      	ldr	r3, [r3, #12]
 80058b6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	3304      	adds	r3, #4
 80058bc:	4618      	mov	r0, r3
 80058be:	f7fe f84b 	bl	8003958 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	68f8      	ldr	r0, [r7, #12]
 80058c8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80058d0:	f003 0304 	and.w	r3, r3, #4
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d02f      	beq.n	8005938 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	693a      	ldr	r2, [r7, #16]
 80058de:	4413      	add	r3, r2
 80058e0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80058e2:	68ba      	ldr	r2, [r7, #8]
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d90e      	bls.n	8005908 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	68ba      	ldr	r2, [r7, #8]
 80058ee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	68fa      	ldr	r2, [r7, #12]
 80058f4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80058f6:	4b1a      	ldr	r3, [pc, #104]	@ (8005960 <prvSwitchTimerLists+0xc4>)
 80058f8:	681a      	ldr	r2, [r3, #0]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	3304      	adds	r3, #4
 80058fe:	4619      	mov	r1, r3
 8005900:	4610      	mov	r0, r2
 8005902:	f7fd fff0 	bl	80038e6 <vListInsert>
 8005906:	e017      	b.n	8005938 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005908:	2300      	movs	r3, #0
 800590a:	9300      	str	r3, [sp, #0]
 800590c:	2300      	movs	r3, #0
 800590e:	693a      	ldr	r2, [r7, #16]
 8005910:	2100      	movs	r1, #0
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f7ff fd58 	bl	80053c8 <xTimerGenericCommand>
 8005918:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10b      	bne.n	8005938 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005924:	f383 8811 	msr	BASEPRI, r3
 8005928:	f3bf 8f6f 	isb	sy
 800592c:	f3bf 8f4f 	dsb	sy
 8005930:	603b      	str	r3, [r7, #0]
}
 8005932:	bf00      	nop
 8005934:	bf00      	nop
 8005936:	e7fd      	b.n	8005934 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005938:	4b09      	ldr	r3, [pc, #36]	@ (8005960 <prvSwitchTimerLists+0xc4>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d1b0      	bne.n	80058a4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005942:	4b07      	ldr	r3, [pc, #28]	@ (8005960 <prvSwitchTimerLists+0xc4>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005948:	4b06      	ldr	r3, [pc, #24]	@ (8005964 <prvSwitchTimerLists+0xc8>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a04      	ldr	r2, [pc, #16]	@ (8005960 <prvSwitchTimerLists+0xc4>)
 800594e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005950:	4a04      	ldr	r2, [pc, #16]	@ (8005964 <prvSwitchTimerLists+0xc8>)
 8005952:	697b      	ldr	r3, [r7, #20]
 8005954:	6013      	str	r3, [r2, #0]
}
 8005956:	bf00      	nop
 8005958:	3718      	adds	r7, #24
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	200011f4 	.word	0x200011f4
 8005964:	200011f8 	.word	0x200011f8

08005968 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800596e:	f000 f96b 	bl	8005c48 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005972:	4b15      	ldr	r3, [pc, #84]	@ (80059c8 <prvCheckForValidListAndQueue+0x60>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d120      	bne.n	80059bc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800597a:	4814      	ldr	r0, [pc, #80]	@ (80059cc <prvCheckForValidListAndQueue+0x64>)
 800597c:	f7fd ff62 	bl	8003844 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005980:	4813      	ldr	r0, [pc, #76]	@ (80059d0 <prvCheckForValidListAndQueue+0x68>)
 8005982:	f7fd ff5f 	bl	8003844 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005986:	4b13      	ldr	r3, [pc, #76]	@ (80059d4 <prvCheckForValidListAndQueue+0x6c>)
 8005988:	4a10      	ldr	r2, [pc, #64]	@ (80059cc <prvCheckForValidListAndQueue+0x64>)
 800598a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800598c:	4b12      	ldr	r3, [pc, #72]	@ (80059d8 <prvCheckForValidListAndQueue+0x70>)
 800598e:	4a10      	ldr	r2, [pc, #64]	@ (80059d0 <prvCheckForValidListAndQueue+0x68>)
 8005990:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005992:	2300      	movs	r3, #0
 8005994:	9300      	str	r3, [sp, #0]
 8005996:	4b11      	ldr	r3, [pc, #68]	@ (80059dc <prvCheckForValidListAndQueue+0x74>)
 8005998:	4a11      	ldr	r2, [pc, #68]	@ (80059e0 <prvCheckForValidListAndQueue+0x78>)
 800599a:	2110      	movs	r1, #16
 800599c:	200a      	movs	r0, #10
 800599e:	f7fe f86f 	bl	8003a80 <xQueueGenericCreateStatic>
 80059a2:	4603      	mov	r3, r0
 80059a4:	4a08      	ldr	r2, [pc, #32]	@ (80059c8 <prvCheckForValidListAndQueue+0x60>)
 80059a6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80059a8:	4b07      	ldr	r3, [pc, #28]	@ (80059c8 <prvCheckForValidListAndQueue+0x60>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d005      	beq.n	80059bc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80059b0:	4b05      	ldr	r3, [pc, #20]	@ (80059c8 <prvCheckForValidListAndQueue+0x60>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	490b      	ldr	r1, [pc, #44]	@ (80059e4 <prvCheckForValidListAndQueue+0x7c>)
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fe fd52 	bl	8004460 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059bc:	f000 f976 	bl	8005cac <vPortExitCritical>
}
 80059c0:	bf00      	nop
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	200011fc 	.word	0x200011fc
 80059cc:	200011cc 	.word	0x200011cc
 80059d0:	200011e0 	.word	0x200011e0
 80059d4:	200011f4 	.word	0x200011f4
 80059d8:	200011f8 	.word	0x200011f8
 80059dc:	200012a8 	.word	0x200012a8
 80059e0:	20001208 	.word	0x20001208
 80059e4:	08007150 	.word	0x08007150

080059e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	60b9      	str	r1, [r7, #8]
 80059f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	3b04      	subs	r3, #4
 80059f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005a00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	3b04      	subs	r3, #4
 8005a06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	f023 0201 	bic.w	r2, r3, #1
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	3b04      	subs	r3, #4
 8005a16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005a18:	4a0c      	ldr	r2, [pc, #48]	@ (8005a4c <pxPortInitialiseStack+0x64>)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	3b14      	subs	r3, #20
 8005a22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	3b04      	subs	r3, #4
 8005a2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f06f 0202 	mvn.w	r2, #2
 8005a36:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	3b20      	subs	r3, #32
 8005a3c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3714      	adds	r7, #20
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr
 8005a4c:	08005a51 	.word	0x08005a51

08005a50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005a50:	b480      	push	{r7}
 8005a52:	b085      	sub	sp, #20
 8005a54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005a56:	2300      	movs	r3, #0
 8005a58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005a5a:	4b13      	ldr	r3, [pc, #76]	@ (8005aa8 <prvTaskExitError+0x58>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a62:	d00b      	beq.n	8005a7c <prvTaskExitError+0x2c>
	__asm volatile
 8005a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a68:	f383 8811 	msr	BASEPRI, r3
 8005a6c:	f3bf 8f6f 	isb	sy
 8005a70:	f3bf 8f4f 	dsb	sy
 8005a74:	60fb      	str	r3, [r7, #12]
}
 8005a76:	bf00      	nop
 8005a78:	bf00      	nop
 8005a7a:	e7fd      	b.n	8005a78 <prvTaskExitError+0x28>
	__asm volatile
 8005a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a80:	f383 8811 	msr	BASEPRI, r3
 8005a84:	f3bf 8f6f 	isb	sy
 8005a88:	f3bf 8f4f 	dsb	sy
 8005a8c:	60bb      	str	r3, [r7, #8]
}
 8005a8e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005a90:	bf00      	nop
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d0fc      	beq.n	8005a92 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005a98:	bf00      	nop
 8005a9a:	bf00      	nop
 8005a9c:	3714      	adds	r7, #20
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa4:	4770      	bx	lr
 8005aa6:	bf00      	nop
 8005aa8:	20000010 	.word	0x20000010
 8005aac:	00000000 	.word	0x00000000

08005ab0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005ab0:	4b07      	ldr	r3, [pc, #28]	@ (8005ad0 <pxCurrentTCBConst2>)
 8005ab2:	6819      	ldr	r1, [r3, #0]
 8005ab4:	6808      	ldr	r0, [r1, #0]
 8005ab6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005aba:	f380 8809 	msr	PSP, r0
 8005abe:	f3bf 8f6f 	isb	sy
 8005ac2:	f04f 0000 	mov.w	r0, #0
 8005ac6:	f380 8811 	msr	BASEPRI, r0
 8005aca:	4770      	bx	lr
 8005acc:	f3af 8000 	nop.w

08005ad0 <pxCurrentTCBConst2>:
 8005ad0:	20000ccc 	.word	0x20000ccc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005ad4:	bf00      	nop
 8005ad6:	bf00      	nop

08005ad8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005ad8:	4808      	ldr	r0, [pc, #32]	@ (8005afc <prvPortStartFirstTask+0x24>)
 8005ada:	6800      	ldr	r0, [r0, #0]
 8005adc:	6800      	ldr	r0, [r0, #0]
 8005ade:	f380 8808 	msr	MSP, r0
 8005ae2:	f04f 0000 	mov.w	r0, #0
 8005ae6:	f380 8814 	msr	CONTROL, r0
 8005aea:	b662      	cpsie	i
 8005aec:	b661      	cpsie	f
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	f3bf 8f6f 	isb	sy
 8005af6:	df00      	svc	0
 8005af8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005afa:	bf00      	nop
 8005afc:	e000ed08 	.word	0xe000ed08

08005b00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b086      	sub	sp, #24
 8005b04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005b06:	4b47      	ldr	r3, [pc, #284]	@ (8005c24 <xPortStartScheduler+0x124>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a47      	ldr	r2, [pc, #284]	@ (8005c28 <xPortStartScheduler+0x128>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d10b      	bne.n	8005b28 <xPortStartScheduler+0x28>
	__asm volatile
 8005b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b14:	f383 8811 	msr	BASEPRI, r3
 8005b18:	f3bf 8f6f 	isb	sy
 8005b1c:	f3bf 8f4f 	dsb	sy
 8005b20:	60fb      	str	r3, [r7, #12]
}
 8005b22:	bf00      	nop
 8005b24:	bf00      	nop
 8005b26:	e7fd      	b.n	8005b24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005b28:	4b3e      	ldr	r3, [pc, #248]	@ (8005c24 <xPortStartScheduler+0x124>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a3f      	ldr	r2, [pc, #252]	@ (8005c2c <xPortStartScheduler+0x12c>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d10b      	bne.n	8005b4a <xPortStartScheduler+0x4a>
	__asm volatile
 8005b32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b36:	f383 8811 	msr	BASEPRI, r3
 8005b3a:	f3bf 8f6f 	isb	sy
 8005b3e:	f3bf 8f4f 	dsb	sy
 8005b42:	613b      	str	r3, [r7, #16]
}
 8005b44:	bf00      	nop
 8005b46:	bf00      	nop
 8005b48:	e7fd      	b.n	8005b46 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005b4a:	4b39      	ldr	r3, [pc, #228]	@ (8005c30 <xPortStartScheduler+0x130>)
 8005b4c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005b4e:	697b      	ldr	r3, [r7, #20]
 8005b50:	781b      	ldrb	r3, [r3, #0]
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005b56:	697b      	ldr	r3, [r7, #20]
 8005b58:	22ff      	movs	r2, #255	@ 0xff
 8005b5a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005b5c:	697b      	ldr	r3, [r7, #20]
 8005b5e:	781b      	ldrb	r3, [r3, #0]
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005b64:	78fb      	ldrb	r3, [r7, #3]
 8005b66:	b2db      	uxtb	r3, r3
 8005b68:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005b6c:	b2da      	uxtb	r2, r3
 8005b6e:	4b31      	ldr	r3, [pc, #196]	@ (8005c34 <xPortStartScheduler+0x134>)
 8005b70:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005b72:	4b31      	ldr	r3, [pc, #196]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005b74:	2207      	movs	r2, #7
 8005b76:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b78:	e009      	b.n	8005b8e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005b7a:	4b2f      	ldr	r3, [pc, #188]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	3b01      	subs	r3, #1
 8005b80:	4a2d      	ldr	r2, [pc, #180]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005b82:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005b84:	78fb      	ldrb	r3, [r7, #3]
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	b2db      	uxtb	r3, r3
 8005b8c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005b8e:	78fb      	ldrb	r3, [r7, #3]
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b96:	2b80      	cmp	r3, #128	@ 0x80
 8005b98:	d0ef      	beq.n	8005b7a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005b9a:	4b27      	ldr	r3, [pc, #156]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f1c3 0307 	rsb	r3, r3, #7
 8005ba2:	2b04      	cmp	r3, #4
 8005ba4:	d00b      	beq.n	8005bbe <xPortStartScheduler+0xbe>
	__asm volatile
 8005ba6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005baa:	f383 8811 	msr	BASEPRI, r3
 8005bae:	f3bf 8f6f 	isb	sy
 8005bb2:	f3bf 8f4f 	dsb	sy
 8005bb6:	60bb      	str	r3, [r7, #8]
}
 8005bb8:	bf00      	nop
 8005bba:	bf00      	nop
 8005bbc:	e7fd      	b.n	8005bba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005bbe:	4b1e      	ldr	r3, [pc, #120]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	021b      	lsls	r3, r3, #8
 8005bc4:	4a1c      	ldr	r2, [pc, #112]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005bc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005bd0:	4a19      	ldr	r2, [pc, #100]	@ (8005c38 <xPortStartScheduler+0x138>)
 8005bd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	b2da      	uxtb	r2, r3
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005bdc:	4b17      	ldr	r3, [pc, #92]	@ (8005c3c <xPortStartScheduler+0x13c>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4a16      	ldr	r2, [pc, #88]	@ (8005c3c <xPortStartScheduler+0x13c>)
 8005be2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005be6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005be8:	4b14      	ldr	r3, [pc, #80]	@ (8005c3c <xPortStartScheduler+0x13c>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a13      	ldr	r2, [pc, #76]	@ (8005c3c <xPortStartScheduler+0x13c>)
 8005bee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005bf2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005bf4:	f000 f8da 	bl	8005dac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005bf8:	4b11      	ldr	r3, [pc, #68]	@ (8005c40 <xPortStartScheduler+0x140>)
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005bfe:	f000 f8f9 	bl	8005df4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005c02:	4b10      	ldr	r3, [pc, #64]	@ (8005c44 <xPortStartScheduler+0x144>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4a0f      	ldr	r2, [pc, #60]	@ (8005c44 <xPortStartScheduler+0x144>)
 8005c08:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005c0c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005c0e:	f7ff ff63 	bl	8005ad8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005c12:	f7ff f83d 	bl	8004c90 <vTaskSwitchContext>
	prvTaskExitError();
 8005c16:	f7ff ff1b 	bl	8005a50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005c1a:	2300      	movs	r3, #0
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3718      	adds	r7, #24
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}
 8005c24:	e000ed00 	.word	0xe000ed00
 8005c28:	410fc271 	.word	0x410fc271
 8005c2c:	410fc270 	.word	0x410fc270
 8005c30:	e000e400 	.word	0xe000e400
 8005c34:	200012f8 	.word	0x200012f8
 8005c38:	200012fc 	.word	0x200012fc
 8005c3c:	e000ed20 	.word	0xe000ed20
 8005c40:	20000010 	.word	0x20000010
 8005c44:	e000ef34 	.word	0xe000ef34

08005c48 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005c48:	b480      	push	{r7}
 8005c4a:	b083      	sub	sp, #12
 8005c4c:	af00      	add	r7, sp, #0
	__asm volatile
 8005c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c52:	f383 8811 	msr	BASEPRI, r3
 8005c56:	f3bf 8f6f 	isb	sy
 8005c5a:	f3bf 8f4f 	dsb	sy
 8005c5e:	607b      	str	r3, [r7, #4]
}
 8005c60:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005c62:	4b10      	ldr	r3, [pc, #64]	@ (8005ca4 <vPortEnterCritical+0x5c>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	3301      	adds	r3, #1
 8005c68:	4a0e      	ldr	r2, [pc, #56]	@ (8005ca4 <vPortEnterCritical+0x5c>)
 8005c6a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8005ca4 <vPortEnterCritical+0x5c>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	2b01      	cmp	r3, #1
 8005c72:	d110      	bne.n	8005c96 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005c74:	4b0c      	ldr	r3, [pc, #48]	@ (8005ca8 <vPortEnterCritical+0x60>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	b2db      	uxtb	r3, r3
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00b      	beq.n	8005c96 <vPortEnterCritical+0x4e>
	__asm volatile
 8005c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c82:	f383 8811 	msr	BASEPRI, r3
 8005c86:	f3bf 8f6f 	isb	sy
 8005c8a:	f3bf 8f4f 	dsb	sy
 8005c8e:	603b      	str	r3, [r7, #0]
}
 8005c90:	bf00      	nop
 8005c92:	bf00      	nop
 8005c94:	e7fd      	b.n	8005c92 <vPortEnterCritical+0x4a>
	}
}
 8005c96:	bf00      	nop
 8005c98:	370c      	adds	r7, #12
 8005c9a:	46bd      	mov	sp, r7
 8005c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	20000010 	.word	0x20000010
 8005ca8:	e000ed04 	.word	0xe000ed04

08005cac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005cac:	b480      	push	{r7}
 8005cae:	b083      	sub	sp, #12
 8005cb0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005cb2:	4b12      	ldr	r3, [pc, #72]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d10b      	bne.n	8005cd2 <vPortExitCritical+0x26>
	__asm volatile
 8005cba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cbe:	f383 8811 	msr	BASEPRI, r3
 8005cc2:	f3bf 8f6f 	isb	sy
 8005cc6:	f3bf 8f4f 	dsb	sy
 8005cca:	607b      	str	r3, [r7, #4]
}
 8005ccc:	bf00      	nop
 8005cce:	bf00      	nop
 8005cd0:	e7fd      	b.n	8005cce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005cd2:	4b0a      	ldr	r3, [pc, #40]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	3b01      	subs	r3, #1
 8005cd8:	4a08      	ldr	r2, [pc, #32]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005cdc:	4b07      	ldr	r3, [pc, #28]	@ (8005cfc <vPortExitCritical+0x50>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d105      	bne.n	8005cf0 <vPortExitCritical+0x44>
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005ce8:	683b      	ldr	r3, [r7, #0]
 8005cea:	f383 8811 	msr	BASEPRI, r3
}
 8005cee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfa:	4770      	bx	lr
 8005cfc:	20000010 	.word	0x20000010

08005d00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005d00:	f3ef 8009 	mrs	r0, PSP
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	4b15      	ldr	r3, [pc, #84]	@ (8005d60 <pxCurrentTCBConst>)
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	f01e 0f10 	tst.w	lr, #16
 8005d10:	bf08      	it	eq
 8005d12:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005d16:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d1a:	6010      	str	r0, [r2, #0]
 8005d1c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005d20:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005d24:	f380 8811 	msr	BASEPRI, r0
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	f3bf 8f6f 	isb	sy
 8005d30:	f7fe ffae 	bl	8004c90 <vTaskSwitchContext>
 8005d34:	f04f 0000 	mov.w	r0, #0
 8005d38:	f380 8811 	msr	BASEPRI, r0
 8005d3c:	bc09      	pop	{r0, r3}
 8005d3e:	6819      	ldr	r1, [r3, #0]
 8005d40:	6808      	ldr	r0, [r1, #0]
 8005d42:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d46:	f01e 0f10 	tst.w	lr, #16
 8005d4a:	bf08      	it	eq
 8005d4c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005d50:	f380 8809 	msr	PSP, r0
 8005d54:	f3bf 8f6f 	isb	sy
 8005d58:	4770      	bx	lr
 8005d5a:	bf00      	nop
 8005d5c:	f3af 8000 	nop.w

08005d60 <pxCurrentTCBConst>:
 8005d60:	20000ccc 	.word	0x20000ccc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005d64:	bf00      	nop
 8005d66:	bf00      	nop

08005d68 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005d68:	b580      	push	{r7, lr}
 8005d6a:	b082      	sub	sp, #8
 8005d6c:	af00      	add	r7, sp, #0
	__asm volatile
 8005d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d72:	f383 8811 	msr	BASEPRI, r3
 8005d76:	f3bf 8f6f 	isb	sy
 8005d7a:	f3bf 8f4f 	dsb	sy
 8005d7e:	607b      	str	r3, [r7, #4]
}
 8005d80:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005d82:	f7fe fecb 	bl	8004b1c <xTaskIncrementTick>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d003      	beq.n	8005d94 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005d8c:	4b06      	ldr	r3, [pc, #24]	@ (8005da8 <xPortSysTickHandler+0x40>)
 8005d8e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d92:	601a      	str	r2, [r3, #0]
 8005d94:	2300      	movs	r3, #0
 8005d96:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	f383 8811 	msr	BASEPRI, r3
}
 8005d9e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005da0:	bf00      	nop
 8005da2:	3708      	adds	r7, #8
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	e000ed04 	.word	0xe000ed04

08005dac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005dac:	b480      	push	{r7}
 8005dae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005db0:	4b0b      	ldr	r3, [pc, #44]	@ (8005de0 <vPortSetupTimerInterrupt+0x34>)
 8005db2:	2200      	movs	r2, #0
 8005db4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005db6:	4b0b      	ldr	r3, [pc, #44]	@ (8005de4 <vPortSetupTimerInterrupt+0x38>)
 8005db8:	2200      	movs	r2, #0
 8005dba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8005de8 <vPortSetupTimerInterrupt+0x3c>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a0a      	ldr	r2, [pc, #40]	@ (8005dec <vPortSetupTimerInterrupt+0x40>)
 8005dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8005dc6:	099b      	lsrs	r3, r3, #6
 8005dc8:	4a09      	ldr	r2, [pc, #36]	@ (8005df0 <vPortSetupTimerInterrupt+0x44>)
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005dce:	4b04      	ldr	r3, [pc, #16]	@ (8005de0 <vPortSetupTimerInterrupt+0x34>)
 8005dd0:	2207      	movs	r2, #7
 8005dd2:	601a      	str	r2, [r3, #0]
}
 8005dd4:	bf00      	nop
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ddc:	4770      	bx	lr
 8005dde:	bf00      	nop
 8005de0:	e000e010 	.word	0xe000e010
 8005de4:	e000e018 	.word	0xe000e018
 8005de8:	20000004 	.word	0x20000004
 8005dec:	10624dd3 	.word	0x10624dd3
 8005df0:	e000e014 	.word	0xe000e014

08005df4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005df4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005e04 <vPortEnableVFP+0x10>
 8005df8:	6801      	ldr	r1, [r0, #0]
 8005dfa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005dfe:	6001      	str	r1, [r0, #0]
 8005e00:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005e02:	bf00      	nop
 8005e04:	e000ed88 	.word	0xe000ed88

08005e08 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005e08:	b480      	push	{r7}
 8005e0a:	b085      	sub	sp, #20
 8005e0c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005e0e:	f3ef 8305 	mrs	r3, IPSR
 8005e12:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2b0f      	cmp	r3, #15
 8005e18:	d915      	bls.n	8005e46 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005e1a:	4a18      	ldr	r2, [pc, #96]	@ (8005e7c <vPortValidateInterruptPriority+0x74>)
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4413      	add	r3, r2
 8005e20:	781b      	ldrb	r3, [r3, #0]
 8005e22:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005e24:	4b16      	ldr	r3, [pc, #88]	@ (8005e80 <vPortValidateInterruptPriority+0x78>)
 8005e26:	781b      	ldrb	r3, [r3, #0]
 8005e28:	7afa      	ldrb	r2, [r7, #11]
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d20b      	bcs.n	8005e46 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e32:	f383 8811 	msr	BASEPRI, r3
 8005e36:	f3bf 8f6f 	isb	sy
 8005e3a:	f3bf 8f4f 	dsb	sy
 8005e3e:	607b      	str	r3, [r7, #4]
}
 8005e40:	bf00      	nop
 8005e42:	bf00      	nop
 8005e44:	e7fd      	b.n	8005e42 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005e46:	4b0f      	ldr	r3, [pc, #60]	@ (8005e84 <vPortValidateInterruptPriority+0x7c>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005e4e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e88 <vPortValidateInterruptPriority+0x80>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d90b      	bls.n	8005e6e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005e56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e5a:	f383 8811 	msr	BASEPRI, r3
 8005e5e:	f3bf 8f6f 	isb	sy
 8005e62:	f3bf 8f4f 	dsb	sy
 8005e66:	603b      	str	r3, [r7, #0]
}
 8005e68:	bf00      	nop
 8005e6a:	bf00      	nop
 8005e6c:	e7fd      	b.n	8005e6a <vPortValidateInterruptPriority+0x62>
	}
 8005e6e:	bf00      	nop
 8005e70:	3714      	adds	r7, #20
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	e000e3f0 	.word	0xe000e3f0
 8005e80:	200012f8 	.word	0x200012f8
 8005e84:	e000ed0c 	.word	0xe000ed0c
 8005e88:	200012fc 	.word	0x200012fc

08005e8c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b08a      	sub	sp, #40	@ 0x28
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005e94:	2300      	movs	r3, #0
 8005e96:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005e98:	f7fe fd84 	bl	80049a4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005e9c:	4b5c      	ldr	r3, [pc, #368]	@ (8006010 <pvPortMalloc+0x184>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ea4:	f000 f924 	bl	80060f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ea8:	4b5a      	ldr	r3, [pc, #360]	@ (8006014 <pvPortMalloc+0x188>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4013      	ands	r3, r2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f040 8095 	bne.w	8005fe0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d01e      	beq.n	8005efa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005ebc:	2208      	movs	r2, #8
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	f003 0307 	and.w	r3, r3, #7
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d015      	beq.n	8005efa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	f023 0307 	bic.w	r3, r3, #7
 8005ed4:	3308      	adds	r3, #8
 8005ed6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	f003 0307 	and.w	r3, r3, #7
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d00b      	beq.n	8005efa <pvPortMalloc+0x6e>
	__asm volatile
 8005ee2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ee6:	f383 8811 	msr	BASEPRI, r3
 8005eea:	f3bf 8f6f 	isb	sy
 8005eee:	f3bf 8f4f 	dsb	sy
 8005ef2:	617b      	str	r3, [r7, #20]
}
 8005ef4:	bf00      	nop
 8005ef6:	bf00      	nop
 8005ef8:	e7fd      	b.n	8005ef6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d06f      	beq.n	8005fe0 <pvPortMalloc+0x154>
 8005f00:	4b45      	ldr	r3, [pc, #276]	@ (8006018 <pvPortMalloc+0x18c>)
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	687a      	ldr	r2, [r7, #4]
 8005f06:	429a      	cmp	r2, r3
 8005f08:	d86a      	bhi.n	8005fe0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005f0a:	4b44      	ldr	r3, [pc, #272]	@ (800601c <pvPortMalloc+0x190>)
 8005f0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005f0e:	4b43      	ldr	r3, [pc, #268]	@ (800601c <pvPortMalloc+0x190>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f14:	e004      	b.n	8005f20 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005f1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	687a      	ldr	r2, [r7, #4]
 8005f26:	429a      	cmp	r2, r3
 8005f28:	d903      	bls.n	8005f32 <pvPortMalloc+0xa6>
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d1f1      	bne.n	8005f16 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005f32:	4b37      	ldr	r3, [pc, #220]	@ (8006010 <pvPortMalloc+0x184>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d051      	beq.n	8005fe0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005f3c:	6a3b      	ldr	r3, [r7, #32]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	2208      	movs	r2, #8
 8005f42:	4413      	add	r3, r2
 8005f44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	6a3b      	ldr	r3, [r7, #32]
 8005f4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	685a      	ldr	r2, [r3, #4]
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	1ad2      	subs	r2, r2, r3
 8005f56:	2308      	movs	r3, #8
 8005f58:	005b      	lsls	r3, r3, #1
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d920      	bls.n	8005fa0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005f5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	4413      	add	r3, r2
 8005f64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005f66:	69bb      	ldr	r3, [r7, #24]
 8005f68:	f003 0307 	and.w	r3, r3, #7
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00b      	beq.n	8005f88 <pvPortMalloc+0xfc>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	613b      	str	r3, [r7, #16]
}
 8005f82:	bf00      	nop
 8005f84:	bf00      	nop
 8005f86:	e7fd      	b.n	8005f84 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8a:	685a      	ldr	r2, [r3, #4]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	1ad2      	subs	r2, r2, r3
 8005f90:	69bb      	ldr	r3, [r7, #24]
 8005f92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005f9a:	69b8      	ldr	r0, [r7, #24]
 8005f9c:	f000 f90a 	bl	80061b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005fa0:	4b1d      	ldr	r3, [pc, #116]	@ (8006018 <pvPortMalloc+0x18c>)
 8005fa2:	681a      	ldr	r2, [r3, #0]
 8005fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	1ad3      	subs	r3, r2, r3
 8005faa:	4a1b      	ldr	r2, [pc, #108]	@ (8006018 <pvPortMalloc+0x18c>)
 8005fac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005fae:	4b1a      	ldr	r3, [pc, #104]	@ (8006018 <pvPortMalloc+0x18c>)
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	4b1b      	ldr	r3, [pc, #108]	@ (8006020 <pvPortMalloc+0x194>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	429a      	cmp	r2, r3
 8005fb8:	d203      	bcs.n	8005fc2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005fba:	4b17      	ldr	r3, [pc, #92]	@ (8006018 <pvPortMalloc+0x18c>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a18      	ldr	r2, [pc, #96]	@ (8006020 <pvPortMalloc+0x194>)
 8005fc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	4b13      	ldr	r3, [pc, #76]	@ (8006014 <pvPortMalloc+0x188>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005fd6:	4b13      	ldr	r3, [pc, #76]	@ (8006024 <pvPortMalloc+0x198>)
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	3301      	adds	r3, #1
 8005fdc:	4a11      	ldr	r2, [pc, #68]	@ (8006024 <pvPortMalloc+0x198>)
 8005fde:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005fe0:	f7fe fcee 	bl	80049c0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005fe4:	69fb      	ldr	r3, [r7, #28]
 8005fe6:	f003 0307 	and.w	r3, r3, #7
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00b      	beq.n	8006006 <pvPortMalloc+0x17a>
	__asm volatile
 8005fee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ff2:	f383 8811 	msr	BASEPRI, r3
 8005ff6:	f3bf 8f6f 	isb	sy
 8005ffa:	f3bf 8f4f 	dsb	sy
 8005ffe:	60fb      	str	r3, [r7, #12]
}
 8006000:	bf00      	nop
 8006002:	bf00      	nop
 8006004:	e7fd      	b.n	8006002 <pvPortMalloc+0x176>
	return pvReturn;
 8006006:	69fb      	ldr	r3, [r7, #28]
}
 8006008:	4618      	mov	r0, r3
 800600a:	3728      	adds	r7, #40	@ 0x28
 800600c:	46bd      	mov	sp, r7
 800600e:	bd80      	pop	{r7, pc}
 8006010:	20004f08 	.word	0x20004f08
 8006014:	20004f1c 	.word	0x20004f1c
 8006018:	20004f0c 	.word	0x20004f0c
 800601c:	20004f00 	.word	0x20004f00
 8006020:	20004f10 	.word	0x20004f10
 8006024:	20004f14 	.word	0x20004f14

08006028 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d04f      	beq.n	80060da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800603a:	2308      	movs	r3, #8
 800603c:	425b      	negs	r3, r3
 800603e:	697a      	ldr	r2, [r7, #20]
 8006040:	4413      	add	r3, r2
 8006042:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006044:	697b      	ldr	r3, [r7, #20]
 8006046:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	4b25      	ldr	r3, [pc, #148]	@ (80060e4 <vPortFree+0xbc>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4013      	ands	r3, r2
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10b      	bne.n	800606e <vPortFree+0x46>
	__asm volatile
 8006056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800605a:	f383 8811 	msr	BASEPRI, r3
 800605e:	f3bf 8f6f 	isb	sy
 8006062:	f3bf 8f4f 	dsb	sy
 8006066:	60fb      	str	r3, [r7, #12]
}
 8006068:	bf00      	nop
 800606a:	bf00      	nop
 800606c:	e7fd      	b.n	800606a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d00b      	beq.n	800608e <vPortFree+0x66>
	__asm volatile
 8006076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800607a:	f383 8811 	msr	BASEPRI, r3
 800607e:	f3bf 8f6f 	isb	sy
 8006082:	f3bf 8f4f 	dsb	sy
 8006086:	60bb      	str	r3, [r7, #8]
}
 8006088:	bf00      	nop
 800608a:	bf00      	nop
 800608c:	e7fd      	b.n	800608a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800608e:	693b      	ldr	r3, [r7, #16]
 8006090:	685a      	ldr	r2, [r3, #4]
 8006092:	4b14      	ldr	r3, [pc, #80]	@ (80060e4 <vPortFree+0xbc>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4013      	ands	r3, r2
 8006098:	2b00      	cmp	r3, #0
 800609a:	d01e      	beq.n	80060da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d11a      	bne.n	80060da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80060a4:	693b      	ldr	r3, [r7, #16]
 80060a6:	685a      	ldr	r2, [r3, #4]
 80060a8:	4b0e      	ldr	r3, [pc, #56]	@ (80060e4 <vPortFree+0xbc>)
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	43db      	mvns	r3, r3
 80060ae:	401a      	ands	r2, r3
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80060b4:	f7fe fc76 	bl	80049a4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80060b8:	693b      	ldr	r3, [r7, #16]
 80060ba:	685a      	ldr	r2, [r3, #4]
 80060bc:	4b0a      	ldr	r3, [pc, #40]	@ (80060e8 <vPortFree+0xc0>)
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4413      	add	r3, r2
 80060c2:	4a09      	ldr	r2, [pc, #36]	@ (80060e8 <vPortFree+0xc0>)
 80060c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80060c6:	6938      	ldr	r0, [r7, #16]
 80060c8:	f000 f874 	bl	80061b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80060cc:	4b07      	ldr	r3, [pc, #28]	@ (80060ec <vPortFree+0xc4>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	3301      	adds	r3, #1
 80060d2:	4a06      	ldr	r2, [pc, #24]	@ (80060ec <vPortFree+0xc4>)
 80060d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80060d6:	f7fe fc73 	bl	80049c0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80060da:	bf00      	nop
 80060dc:	3718      	adds	r7, #24
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	20004f1c 	.word	0x20004f1c
 80060e8:	20004f0c 	.word	0x20004f0c
 80060ec:	20004f18 	.word	0x20004f18

080060f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80060f0:	b480      	push	{r7}
 80060f2:	b085      	sub	sp, #20
 80060f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80060f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80060fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80060fc:	4b27      	ldr	r3, [pc, #156]	@ (800619c <prvHeapInit+0xac>)
 80060fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f003 0307 	and.w	r3, r3, #7
 8006106:	2b00      	cmp	r3, #0
 8006108:	d00c      	beq.n	8006124 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	3307      	adds	r3, #7
 800610e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f023 0307 	bic.w	r3, r3, #7
 8006116:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006118:	68ba      	ldr	r2, [r7, #8]
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	1ad3      	subs	r3, r2, r3
 800611e:	4a1f      	ldr	r2, [pc, #124]	@ (800619c <prvHeapInit+0xac>)
 8006120:	4413      	add	r3, r2
 8006122:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006128:	4a1d      	ldr	r2, [pc, #116]	@ (80061a0 <prvHeapInit+0xb0>)
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800612e:	4b1c      	ldr	r3, [pc, #112]	@ (80061a0 <prvHeapInit+0xb0>)
 8006130:	2200      	movs	r2, #0
 8006132:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	68ba      	ldr	r2, [r7, #8]
 8006138:	4413      	add	r3, r2
 800613a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800613c:	2208      	movs	r2, #8
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	1a9b      	subs	r3, r3, r2
 8006142:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	f023 0307 	bic.w	r3, r3, #7
 800614a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	4a15      	ldr	r2, [pc, #84]	@ (80061a4 <prvHeapInit+0xb4>)
 8006150:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006152:	4b14      	ldr	r3, [pc, #80]	@ (80061a4 <prvHeapInit+0xb4>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2200      	movs	r2, #0
 8006158:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800615a:	4b12      	ldr	r3, [pc, #72]	@ (80061a4 <prvHeapInit+0xb4>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	2200      	movs	r2, #0
 8006160:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	1ad2      	subs	r2, r2, r3
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006170:	4b0c      	ldr	r3, [pc, #48]	@ (80061a4 <prvHeapInit+0xb4>)
 8006172:	681a      	ldr	r2, [r3, #0]
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	4a0a      	ldr	r2, [pc, #40]	@ (80061a8 <prvHeapInit+0xb8>)
 800617e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	685b      	ldr	r3, [r3, #4]
 8006184:	4a09      	ldr	r2, [pc, #36]	@ (80061ac <prvHeapInit+0xbc>)
 8006186:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006188:	4b09      	ldr	r3, [pc, #36]	@ (80061b0 <prvHeapInit+0xc0>)
 800618a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800618e:	601a      	str	r2, [r3, #0]
}
 8006190:	bf00      	nop
 8006192:	3714      	adds	r7, #20
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	20001300 	.word	0x20001300
 80061a0:	20004f00 	.word	0x20004f00
 80061a4:	20004f08 	.word	0x20004f08
 80061a8:	20004f10 	.word	0x20004f10
 80061ac:	20004f0c 	.word	0x20004f0c
 80061b0:	20004f1c 	.word	0x20004f1c

080061b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80061bc:	4b28      	ldr	r3, [pc, #160]	@ (8006260 <prvInsertBlockIntoFreeList+0xac>)
 80061be:	60fb      	str	r3, [r7, #12]
 80061c0:	e002      	b.n	80061c8 <prvInsertBlockIntoFreeList+0x14>
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	60fb      	str	r3, [r7, #12]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	687a      	ldr	r2, [r7, #4]
 80061ce:	429a      	cmp	r2, r3
 80061d0:	d8f7      	bhi.n	80061c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	685b      	ldr	r3, [r3, #4]
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	4413      	add	r3, r2
 80061de:	687a      	ldr	r2, [r7, #4]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d108      	bne.n	80061f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	685a      	ldr	r2, [r3, #4]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	685b      	ldr	r3, [r3, #4]
 80061ec:	441a      	add	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	68ba      	ldr	r2, [r7, #8]
 8006200:	441a      	add	r2, r3
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	429a      	cmp	r2, r3
 8006208:	d118      	bne.n	800623c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	4b15      	ldr	r3, [pc, #84]	@ (8006264 <prvInsertBlockIntoFreeList+0xb0>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	429a      	cmp	r2, r3
 8006214:	d00d      	beq.n	8006232 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	685b      	ldr	r3, [r3, #4]
 8006220:	441a      	add	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	601a      	str	r2, [r3, #0]
 8006230:	e008      	b.n	8006244 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006232:	4b0c      	ldr	r3, [pc, #48]	@ (8006264 <prvInsertBlockIntoFreeList+0xb0>)
 8006234:	681a      	ldr	r2, [r3, #0]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	e003      	b.n	8006244 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006244:	68fa      	ldr	r2, [r7, #12]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	429a      	cmp	r2, r3
 800624a:	d002      	beq.n	8006252 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006252:	bf00      	nop
 8006254:	3714      	adds	r7, #20
 8006256:	46bd      	mov	sp, r7
 8006258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625c:	4770      	bx	lr
 800625e:	bf00      	nop
 8006260:	20004f00 	.word	0x20004f00
 8006264:	20004f08 	.word	0x20004f08

08006268 <std>:
 8006268:	2300      	movs	r3, #0
 800626a:	b510      	push	{r4, lr}
 800626c:	4604      	mov	r4, r0
 800626e:	e9c0 3300 	strd	r3, r3, [r0]
 8006272:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006276:	6083      	str	r3, [r0, #8]
 8006278:	8181      	strh	r1, [r0, #12]
 800627a:	6643      	str	r3, [r0, #100]	@ 0x64
 800627c:	81c2      	strh	r2, [r0, #14]
 800627e:	6183      	str	r3, [r0, #24]
 8006280:	4619      	mov	r1, r3
 8006282:	2208      	movs	r2, #8
 8006284:	305c      	adds	r0, #92	@ 0x5c
 8006286:	f000 f906 	bl	8006496 <memset>
 800628a:	4b0d      	ldr	r3, [pc, #52]	@ (80062c0 <std+0x58>)
 800628c:	6263      	str	r3, [r4, #36]	@ 0x24
 800628e:	4b0d      	ldr	r3, [pc, #52]	@ (80062c4 <std+0x5c>)
 8006290:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006292:	4b0d      	ldr	r3, [pc, #52]	@ (80062c8 <std+0x60>)
 8006294:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006296:	4b0d      	ldr	r3, [pc, #52]	@ (80062cc <std+0x64>)
 8006298:	6323      	str	r3, [r4, #48]	@ 0x30
 800629a:	4b0d      	ldr	r3, [pc, #52]	@ (80062d0 <std+0x68>)
 800629c:	6224      	str	r4, [r4, #32]
 800629e:	429c      	cmp	r4, r3
 80062a0:	d006      	beq.n	80062b0 <std+0x48>
 80062a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80062a6:	4294      	cmp	r4, r2
 80062a8:	d002      	beq.n	80062b0 <std+0x48>
 80062aa:	33d0      	adds	r3, #208	@ 0xd0
 80062ac:	429c      	cmp	r4, r3
 80062ae:	d105      	bne.n	80062bc <std+0x54>
 80062b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80062b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b8:	f000 b966 	b.w	8006588 <__retarget_lock_init_recursive>
 80062bc:	bd10      	pop	{r4, pc}
 80062be:	bf00      	nop
 80062c0:	08006411 	.word	0x08006411
 80062c4:	08006433 	.word	0x08006433
 80062c8:	0800646b 	.word	0x0800646b
 80062cc:	0800648f 	.word	0x0800648f
 80062d0:	20004f20 	.word	0x20004f20

080062d4 <stdio_exit_handler>:
 80062d4:	4a02      	ldr	r2, [pc, #8]	@ (80062e0 <stdio_exit_handler+0xc>)
 80062d6:	4903      	ldr	r1, [pc, #12]	@ (80062e4 <stdio_exit_handler+0x10>)
 80062d8:	4803      	ldr	r0, [pc, #12]	@ (80062e8 <stdio_exit_handler+0x14>)
 80062da:	f000 b869 	b.w	80063b0 <_fwalk_sglue>
 80062de:	bf00      	nop
 80062e0:	20000014 	.word	0x20000014
 80062e4:	08006e41 	.word	0x08006e41
 80062e8:	20000024 	.word	0x20000024

080062ec <cleanup_stdio>:
 80062ec:	6841      	ldr	r1, [r0, #4]
 80062ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006320 <cleanup_stdio+0x34>)
 80062f0:	4299      	cmp	r1, r3
 80062f2:	b510      	push	{r4, lr}
 80062f4:	4604      	mov	r4, r0
 80062f6:	d001      	beq.n	80062fc <cleanup_stdio+0x10>
 80062f8:	f000 fda2 	bl	8006e40 <_fflush_r>
 80062fc:	68a1      	ldr	r1, [r4, #8]
 80062fe:	4b09      	ldr	r3, [pc, #36]	@ (8006324 <cleanup_stdio+0x38>)
 8006300:	4299      	cmp	r1, r3
 8006302:	d002      	beq.n	800630a <cleanup_stdio+0x1e>
 8006304:	4620      	mov	r0, r4
 8006306:	f000 fd9b 	bl	8006e40 <_fflush_r>
 800630a:	68e1      	ldr	r1, [r4, #12]
 800630c:	4b06      	ldr	r3, [pc, #24]	@ (8006328 <cleanup_stdio+0x3c>)
 800630e:	4299      	cmp	r1, r3
 8006310:	d004      	beq.n	800631c <cleanup_stdio+0x30>
 8006312:	4620      	mov	r0, r4
 8006314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006318:	f000 bd92 	b.w	8006e40 <_fflush_r>
 800631c:	bd10      	pop	{r4, pc}
 800631e:	bf00      	nop
 8006320:	20004f20 	.word	0x20004f20
 8006324:	20004f88 	.word	0x20004f88
 8006328:	20004ff0 	.word	0x20004ff0

0800632c <global_stdio_init.part.0>:
 800632c:	b510      	push	{r4, lr}
 800632e:	4b0b      	ldr	r3, [pc, #44]	@ (800635c <global_stdio_init.part.0+0x30>)
 8006330:	4c0b      	ldr	r4, [pc, #44]	@ (8006360 <global_stdio_init.part.0+0x34>)
 8006332:	4a0c      	ldr	r2, [pc, #48]	@ (8006364 <global_stdio_init.part.0+0x38>)
 8006334:	601a      	str	r2, [r3, #0]
 8006336:	4620      	mov	r0, r4
 8006338:	2200      	movs	r2, #0
 800633a:	2104      	movs	r1, #4
 800633c:	f7ff ff94 	bl	8006268 <std>
 8006340:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006344:	2201      	movs	r2, #1
 8006346:	2109      	movs	r1, #9
 8006348:	f7ff ff8e 	bl	8006268 <std>
 800634c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006350:	2202      	movs	r2, #2
 8006352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006356:	2112      	movs	r1, #18
 8006358:	f7ff bf86 	b.w	8006268 <std>
 800635c:	20005058 	.word	0x20005058
 8006360:	20004f20 	.word	0x20004f20
 8006364:	080062d5 	.word	0x080062d5

08006368 <__sfp_lock_acquire>:
 8006368:	4801      	ldr	r0, [pc, #4]	@ (8006370 <__sfp_lock_acquire+0x8>)
 800636a:	f000 b90e 	b.w	800658a <__retarget_lock_acquire_recursive>
 800636e:	bf00      	nop
 8006370:	20005061 	.word	0x20005061

08006374 <__sfp_lock_release>:
 8006374:	4801      	ldr	r0, [pc, #4]	@ (800637c <__sfp_lock_release+0x8>)
 8006376:	f000 b909 	b.w	800658c <__retarget_lock_release_recursive>
 800637a:	bf00      	nop
 800637c:	20005061 	.word	0x20005061

08006380 <__sinit>:
 8006380:	b510      	push	{r4, lr}
 8006382:	4604      	mov	r4, r0
 8006384:	f7ff fff0 	bl	8006368 <__sfp_lock_acquire>
 8006388:	6a23      	ldr	r3, [r4, #32]
 800638a:	b11b      	cbz	r3, 8006394 <__sinit+0x14>
 800638c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006390:	f7ff bff0 	b.w	8006374 <__sfp_lock_release>
 8006394:	4b04      	ldr	r3, [pc, #16]	@ (80063a8 <__sinit+0x28>)
 8006396:	6223      	str	r3, [r4, #32]
 8006398:	4b04      	ldr	r3, [pc, #16]	@ (80063ac <__sinit+0x2c>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d1f5      	bne.n	800638c <__sinit+0xc>
 80063a0:	f7ff ffc4 	bl	800632c <global_stdio_init.part.0>
 80063a4:	e7f2      	b.n	800638c <__sinit+0xc>
 80063a6:	bf00      	nop
 80063a8:	080062ed 	.word	0x080062ed
 80063ac:	20005058 	.word	0x20005058

080063b0 <_fwalk_sglue>:
 80063b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80063b4:	4607      	mov	r7, r0
 80063b6:	4688      	mov	r8, r1
 80063b8:	4614      	mov	r4, r2
 80063ba:	2600      	movs	r6, #0
 80063bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80063c0:	f1b9 0901 	subs.w	r9, r9, #1
 80063c4:	d505      	bpl.n	80063d2 <_fwalk_sglue+0x22>
 80063c6:	6824      	ldr	r4, [r4, #0]
 80063c8:	2c00      	cmp	r4, #0
 80063ca:	d1f7      	bne.n	80063bc <_fwalk_sglue+0xc>
 80063cc:	4630      	mov	r0, r6
 80063ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80063d2:	89ab      	ldrh	r3, [r5, #12]
 80063d4:	2b01      	cmp	r3, #1
 80063d6:	d907      	bls.n	80063e8 <_fwalk_sglue+0x38>
 80063d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80063dc:	3301      	adds	r3, #1
 80063de:	d003      	beq.n	80063e8 <_fwalk_sglue+0x38>
 80063e0:	4629      	mov	r1, r5
 80063e2:	4638      	mov	r0, r7
 80063e4:	47c0      	blx	r8
 80063e6:	4306      	orrs	r6, r0
 80063e8:	3568      	adds	r5, #104	@ 0x68
 80063ea:	e7e9      	b.n	80063c0 <_fwalk_sglue+0x10>

080063ec <iprintf>:
 80063ec:	b40f      	push	{r0, r1, r2, r3}
 80063ee:	b507      	push	{r0, r1, r2, lr}
 80063f0:	4906      	ldr	r1, [pc, #24]	@ (800640c <iprintf+0x20>)
 80063f2:	ab04      	add	r3, sp, #16
 80063f4:	6808      	ldr	r0, [r1, #0]
 80063f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80063fa:	6881      	ldr	r1, [r0, #8]
 80063fc:	9301      	str	r3, [sp, #4]
 80063fe:	f000 f9f7 	bl	80067f0 <_vfiprintf_r>
 8006402:	b003      	add	sp, #12
 8006404:	f85d eb04 	ldr.w	lr, [sp], #4
 8006408:	b004      	add	sp, #16
 800640a:	4770      	bx	lr
 800640c:	20000020 	.word	0x20000020

08006410 <__sread>:
 8006410:	b510      	push	{r4, lr}
 8006412:	460c      	mov	r4, r1
 8006414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006418:	f000 f868 	bl	80064ec <_read_r>
 800641c:	2800      	cmp	r0, #0
 800641e:	bfab      	itete	ge
 8006420:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006422:	89a3      	ldrhlt	r3, [r4, #12]
 8006424:	181b      	addge	r3, r3, r0
 8006426:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800642a:	bfac      	ite	ge
 800642c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800642e:	81a3      	strhlt	r3, [r4, #12]
 8006430:	bd10      	pop	{r4, pc}

08006432 <__swrite>:
 8006432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006436:	461f      	mov	r7, r3
 8006438:	898b      	ldrh	r3, [r1, #12]
 800643a:	05db      	lsls	r3, r3, #23
 800643c:	4605      	mov	r5, r0
 800643e:	460c      	mov	r4, r1
 8006440:	4616      	mov	r6, r2
 8006442:	d505      	bpl.n	8006450 <__swrite+0x1e>
 8006444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006448:	2302      	movs	r3, #2
 800644a:	2200      	movs	r2, #0
 800644c:	f000 f83c 	bl	80064c8 <_lseek_r>
 8006450:	89a3      	ldrh	r3, [r4, #12]
 8006452:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006456:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800645a:	81a3      	strh	r3, [r4, #12]
 800645c:	4632      	mov	r2, r6
 800645e:	463b      	mov	r3, r7
 8006460:	4628      	mov	r0, r5
 8006462:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006466:	f000 b853 	b.w	8006510 <_write_r>

0800646a <__sseek>:
 800646a:	b510      	push	{r4, lr}
 800646c:	460c      	mov	r4, r1
 800646e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006472:	f000 f829 	bl	80064c8 <_lseek_r>
 8006476:	1c43      	adds	r3, r0, #1
 8006478:	89a3      	ldrh	r3, [r4, #12]
 800647a:	bf15      	itete	ne
 800647c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800647e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006482:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006486:	81a3      	strheq	r3, [r4, #12]
 8006488:	bf18      	it	ne
 800648a:	81a3      	strhne	r3, [r4, #12]
 800648c:	bd10      	pop	{r4, pc}

0800648e <__sclose>:
 800648e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006492:	f000 b809 	b.w	80064a8 <_close_r>

08006496 <memset>:
 8006496:	4402      	add	r2, r0
 8006498:	4603      	mov	r3, r0
 800649a:	4293      	cmp	r3, r2
 800649c:	d100      	bne.n	80064a0 <memset+0xa>
 800649e:	4770      	bx	lr
 80064a0:	f803 1b01 	strb.w	r1, [r3], #1
 80064a4:	e7f9      	b.n	800649a <memset+0x4>
	...

080064a8 <_close_r>:
 80064a8:	b538      	push	{r3, r4, r5, lr}
 80064aa:	4d06      	ldr	r5, [pc, #24]	@ (80064c4 <_close_r+0x1c>)
 80064ac:	2300      	movs	r3, #0
 80064ae:	4604      	mov	r4, r0
 80064b0:	4608      	mov	r0, r1
 80064b2:	602b      	str	r3, [r5, #0]
 80064b4:	f7fa fbdf 	bl	8000c76 <_close>
 80064b8:	1c43      	adds	r3, r0, #1
 80064ba:	d102      	bne.n	80064c2 <_close_r+0x1a>
 80064bc:	682b      	ldr	r3, [r5, #0]
 80064be:	b103      	cbz	r3, 80064c2 <_close_r+0x1a>
 80064c0:	6023      	str	r3, [r4, #0]
 80064c2:	bd38      	pop	{r3, r4, r5, pc}
 80064c4:	2000505c 	.word	0x2000505c

080064c8 <_lseek_r>:
 80064c8:	b538      	push	{r3, r4, r5, lr}
 80064ca:	4d07      	ldr	r5, [pc, #28]	@ (80064e8 <_lseek_r+0x20>)
 80064cc:	4604      	mov	r4, r0
 80064ce:	4608      	mov	r0, r1
 80064d0:	4611      	mov	r1, r2
 80064d2:	2200      	movs	r2, #0
 80064d4:	602a      	str	r2, [r5, #0]
 80064d6:	461a      	mov	r2, r3
 80064d8:	f7fa fbf4 	bl	8000cc4 <_lseek>
 80064dc:	1c43      	adds	r3, r0, #1
 80064de:	d102      	bne.n	80064e6 <_lseek_r+0x1e>
 80064e0:	682b      	ldr	r3, [r5, #0]
 80064e2:	b103      	cbz	r3, 80064e6 <_lseek_r+0x1e>
 80064e4:	6023      	str	r3, [r4, #0]
 80064e6:	bd38      	pop	{r3, r4, r5, pc}
 80064e8:	2000505c 	.word	0x2000505c

080064ec <_read_r>:
 80064ec:	b538      	push	{r3, r4, r5, lr}
 80064ee:	4d07      	ldr	r5, [pc, #28]	@ (800650c <_read_r+0x20>)
 80064f0:	4604      	mov	r4, r0
 80064f2:	4608      	mov	r0, r1
 80064f4:	4611      	mov	r1, r2
 80064f6:	2200      	movs	r2, #0
 80064f8:	602a      	str	r2, [r5, #0]
 80064fa:	461a      	mov	r2, r3
 80064fc:	f7fa fb9e 	bl	8000c3c <_read>
 8006500:	1c43      	adds	r3, r0, #1
 8006502:	d102      	bne.n	800650a <_read_r+0x1e>
 8006504:	682b      	ldr	r3, [r5, #0]
 8006506:	b103      	cbz	r3, 800650a <_read_r+0x1e>
 8006508:	6023      	str	r3, [r4, #0]
 800650a:	bd38      	pop	{r3, r4, r5, pc}
 800650c:	2000505c 	.word	0x2000505c

08006510 <_write_r>:
 8006510:	b538      	push	{r3, r4, r5, lr}
 8006512:	4d07      	ldr	r5, [pc, #28]	@ (8006530 <_write_r+0x20>)
 8006514:	4604      	mov	r4, r0
 8006516:	4608      	mov	r0, r1
 8006518:	4611      	mov	r1, r2
 800651a:	2200      	movs	r2, #0
 800651c:	602a      	str	r2, [r5, #0]
 800651e:	461a      	mov	r2, r3
 8006520:	f7fa f864 	bl	80005ec <_write>
 8006524:	1c43      	adds	r3, r0, #1
 8006526:	d102      	bne.n	800652e <_write_r+0x1e>
 8006528:	682b      	ldr	r3, [r5, #0]
 800652a:	b103      	cbz	r3, 800652e <_write_r+0x1e>
 800652c:	6023      	str	r3, [r4, #0]
 800652e:	bd38      	pop	{r3, r4, r5, pc}
 8006530:	2000505c 	.word	0x2000505c

08006534 <__errno>:
 8006534:	4b01      	ldr	r3, [pc, #4]	@ (800653c <__errno+0x8>)
 8006536:	6818      	ldr	r0, [r3, #0]
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	20000020 	.word	0x20000020

08006540 <__libc_init_array>:
 8006540:	b570      	push	{r4, r5, r6, lr}
 8006542:	4d0d      	ldr	r5, [pc, #52]	@ (8006578 <__libc_init_array+0x38>)
 8006544:	4c0d      	ldr	r4, [pc, #52]	@ (800657c <__libc_init_array+0x3c>)
 8006546:	1b64      	subs	r4, r4, r5
 8006548:	10a4      	asrs	r4, r4, #2
 800654a:	2600      	movs	r6, #0
 800654c:	42a6      	cmp	r6, r4
 800654e:	d109      	bne.n	8006564 <__libc_init_array+0x24>
 8006550:	4d0b      	ldr	r5, [pc, #44]	@ (8006580 <__libc_init_array+0x40>)
 8006552:	4c0c      	ldr	r4, [pc, #48]	@ (8006584 <__libc_init_array+0x44>)
 8006554:	f000 fdc4 	bl	80070e0 <_init>
 8006558:	1b64      	subs	r4, r4, r5
 800655a:	10a4      	asrs	r4, r4, #2
 800655c:	2600      	movs	r6, #0
 800655e:	42a6      	cmp	r6, r4
 8006560:	d105      	bne.n	800656e <__libc_init_array+0x2e>
 8006562:	bd70      	pop	{r4, r5, r6, pc}
 8006564:	f855 3b04 	ldr.w	r3, [r5], #4
 8006568:	4798      	blx	r3
 800656a:	3601      	adds	r6, #1
 800656c:	e7ee      	b.n	800654c <__libc_init_array+0xc>
 800656e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006572:	4798      	blx	r3
 8006574:	3601      	adds	r6, #1
 8006576:	e7f2      	b.n	800655e <__libc_init_array+0x1e>
 8006578:	08007230 	.word	0x08007230
 800657c:	08007230 	.word	0x08007230
 8006580:	08007230 	.word	0x08007230
 8006584:	08007234 	.word	0x08007234

08006588 <__retarget_lock_init_recursive>:
 8006588:	4770      	bx	lr

0800658a <__retarget_lock_acquire_recursive>:
 800658a:	4770      	bx	lr

0800658c <__retarget_lock_release_recursive>:
 800658c:	4770      	bx	lr

0800658e <memcpy>:
 800658e:	440a      	add	r2, r1
 8006590:	4291      	cmp	r1, r2
 8006592:	f100 33ff 	add.w	r3, r0, #4294967295
 8006596:	d100      	bne.n	800659a <memcpy+0xc>
 8006598:	4770      	bx	lr
 800659a:	b510      	push	{r4, lr}
 800659c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065a4:	4291      	cmp	r1, r2
 80065a6:	d1f9      	bne.n	800659c <memcpy+0xe>
 80065a8:	bd10      	pop	{r4, pc}
	...

080065ac <_free_r>:
 80065ac:	b538      	push	{r3, r4, r5, lr}
 80065ae:	4605      	mov	r5, r0
 80065b0:	2900      	cmp	r1, #0
 80065b2:	d041      	beq.n	8006638 <_free_r+0x8c>
 80065b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80065b8:	1f0c      	subs	r4, r1, #4
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	bfb8      	it	lt
 80065be:	18e4      	addlt	r4, r4, r3
 80065c0:	f000 f8e0 	bl	8006784 <__malloc_lock>
 80065c4:	4a1d      	ldr	r2, [pc, #116]	@ (800663c <_free_r+0x90>)
 80065c6:	6813      	ldr	r3, [r2, #0]
 80065c8:	b933      	cbnz	r3, 80065d8 <_free_r+0x2c>
 80065ca:	6063      	str	r3, [r4, #4]
 80065cc:	6014      	str	r4, [r2, #0]
 80065ce:	4628      	mov	r0, r5
 80065d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80065d4:	f000 b8dc 	b.w	8006790 <__malloc_unlock>
 80065d8:	42a3      	cmp	r3, r4
 80065da:	d908      	bls.n	80065ee <_free_r+0x42>
 80065dc:	6820      	ldr	r0, [r4, #0]
 80065de:	1821      	adds	r1, r4, r0
 80065e0:	428b      	cmp	r3, r1
 80065e2:	bf01      	itttt	eq
 80065e4:	6819      	ldreq	r1, [r3, #0]
 80065e6:	685b      	ldreq	r3, [r3, #4]
 80065e8:	1809      	addeq	r1, r1, r0
 80065ea:	6021      	streq	r1, [r4, #0]
 80065ec:	e7ed      	b.n	80065ca <_free_r+0x1e>
 80065ee:	461a      	mov	r2, r3
 80065f0:	685b      	ldr	r3, [r3, #4]
 80065f2:	b10b      	cbz	r3, 80065f8 <_free_r+0x4c>
 80065f4:	42a3      	cmp	r3, r4
 80065f6:	d9fa      	bls.n	80065ee <_free_r+0x42>
 80065f8:	6811      	ldr	r1, [r2, #0]
 80065fa:	1850      	adds	r0, r2, r1
 80065fc:	42a0      	cmp	r0, r4
 80065fe:	d10b      	bne.n	8006618 <_free_r+0x6c>
 8006600:	6820      	ldr	r0, [r4, #0]
 8006602:	4401      	add	r1, r0
 8006604:	1850      	adds	r0, r2, r1
 8006606:	4283      	cmp	r3, r0
 8006608:	6011      	str	r1, [r2, #0]
 800660a:	d1e0      	bne.n	80065ce <_free_r+0x22>
 800660c:	6818      	ldr	r0, [r3, #0]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	6053      	str	r3, [r2, #4]
 8006612:	4408      	add	r0, r1
 8006614:	6010      	str	r0, [r2, #0]
 8006616:	e7da      	b.n	80065ce <_free_r+0x22>
 8006618:	d902      	bls.n	8006620 <_free_r+0x74>
 800661a:	230c      	movs	r3, #12
 800661c:	602b      	str	r3, [r5, #0]
 800661e:	e7d6      	b.n	80065ce <_free_r+0x22>
 8006620:	6820      	ldr	r0, [r4, #0]
 8006622:	1821      	adds	r1, r4, r0
 8006624:	428b      	cmp	r3, r1
 8006626:	bf04      	itt	eq
 8006628:	6819      	ldreq	r1, [r3, #0]
 800662a:	685b      	ldreq	r3, [r3, #4]
 800662c:	6063      	str	r3, [r4, #4]
 800662e:	bf04      	itt	eq
 8006630:	1809      	addeq	r1, r1, r0
 8006632:	6021      	streq	r1, [r4, #0]
 8006634:	6054      	str	r4, [r2, #4]
 8006636:	e7ca      	b.n	80065ce <_free_r+0x22>
 8006638:	bd38      	pop	{r3, r4, r5, pc}
 800663a:	bf00      	nop
 800663c:	20005068 	.word	0x20005068

08006640 <sbrk_aligned>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	4e0f      	ldr	r6, [pc, #60]	@ (8006680 <sbrk_aligned+0x40>)
 8006644:	460c      	mov	r4, r1
 8006646:	6831      	ldr	r1, [r6, #0]
 8006648:	4605      	mov	r5, r0
 800664a:	b911      	cbnz	r1, 8006652 <sbrk_aligned+0x12>
 800664c:	f000 fcb4 	bl	8006fb8 <_sbrk_r>
 8006650:	6030      	str	r0, [r6, #0]
 8006652:	4621      	mov	r1, r4
 8006654:	4628      	mov	r0, r5
 8006656:	f000 fcaf 	bl	8006fb8 <_sbrk_r>
 800665a:	1c43      	adds	r3, r0, #1
 800665c:	d103      	bne.n	8006666 <sbrk_aligned+0x26>
 800665e:	f04f 34ff 	mov.w	r4, #4294967295
 8006662:	4620      	mov	r0, r4
 8006664:	bd70      	pop	{r4, r5, r6, pc}
 8006666:	1cc4      	adds	r4, r0, #3
 8006668:	f024 0403 	bic.w	r4, r4, #3
 800666c:	42a0      	cmp	r0, r4
 800666e:	d0f8      	beq.n	8006662 <sbrk_aligned+0x22>
 8006670:	1a21      	subs	r1, r4, r0
 8006672:	4628      	mov	r0, r5
 8006674:	f000 fca0 	bl	8006fb8 <_sbrk_r>
 8006678:	3001      	adds	r0, #1
 800667a:	d1f2      	bne.n	8006662 <sbrk_aligned+0x22>
 800667c:	e7ef      	b.n	800665e <sbrk_aligned+0x1e>
 800667e:	bf00      	nop
 8006680:	20005064 	.word	0x20005064

08006684 <_malloc_r>:
 8006684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006688:	1ccd      	adds	r5, r1, #3
 800668a:	f025 0503 	bic.w	r5, r5, #3
 800668e:	3508      	adds	r5, #8
 8006690:	2d0c      	cmp	r5, #12
 8006692:	bf38      	it	cc
 8006694:	250c      	movcc	r5, #12
 8006696:	2d00      	cmp	r5, #0
 8006698:	4606      	mov	r6, r0
 800669a:	db01      	blt.n	80066a0 <_malloc_r+0x1c>
 800669c:	42a9      	cmp	r1, r5
 800669e:	d904      	bls.n	80066aa <_malloc_r+0x26>
 80066a0:	230c      	movs	r3, #12
 80066a2:	6033      	str	r3, [r6, #0]
 80066a4:	2000      	movs	r0, #0
 80066a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006780 <_malloc_r+0xfc>
 80066ae:	f000 f869 	bl	8006784 <__malloc_lock>
 80066b2:	f8d8 3000 	ldr.w	r3, [r8]
 80066b6:	461c      	mov	r4, r3
 80066b8:	bb44      	cbnz	r4, 800670c <_malloc_r+0x88>
 80066ba:	4629      	mov	r1, r5
 80066bc:	4630      	mov	r0, r6
 80066be:	f7ff ffbf 	bl	8006640 <sbrk_aligned>
 80066c2:	1c43      	adds	r3, r0, #1
 80066c4:	4604      	mov	r4, r0
 80066c6:	d158      	bne.n	800677a <_malloc_r+0xf6>
 80066c8:	f8d8 4000 	ldr.w	r4, [r8]
 80066cc:	4627      	mov	r7, r4
 80066ce:	2f00      	cmp	r7, #0
 80066d0:	d143      	bne.n	800675a <_malloc_r+0xd6>
 80066d2:	2c00      	cmp	r4, #0
 80066d4:	d04b      	beq.n	800676e <_malloc_r+0xea>
 80066d6:	6823      	ldr	r3, [r4, #0]
 80066d8:	4639      	mov	r1, r7
 80066da:	4630      	mov	r0, r6
 80066dc:	eb04 0903 	add.w	r9, r4, r3
 80066e0:	f000 fc6a 	bl	8006fb8 <_sbrk_r>
 80066e4:	4581      	cmp	r9, r0
 80066e6:	d142      	bne.n	800676e <_malloc_r+0xea>
 80066e8:	6821      	ldr	r1, [r4, #0]
 80066ea:	1a6d      	subs	r5, r5, r1
 80066ec:	4629      	mov	r1, r5
 80066ee:	4630      	mov	r0, r6
 80066f0:	f7ff ffa6 	bl	8006640 <sbrk_aligned>
 80066f4:	3001      	adds	r0, #1
 80066f6:	d03a      	beq.n	800676e <_malloc_r+0xea>
 80066f8:	6823      	ldr	r3, [r4, #0]
 80066fa:	442b      	add	r3, r5
 80066fc:	6023      	str	r3, [r4, #0]
 80066fe:	f8d8 3000 	ldr.w	r3, [r8]
 8006702:	685a      	ldr	r2, [r3, #4]
 8006704:	bb62      	cbnz	r2, 8006760 <_malloc_r+0xdc>
 8006706:	f8c8 7000 	str.w	r7, [r8]
 800670a:	e00f      	b.n	800672c <_malloc_r+0xa8>
 800670c:	6822      	ldr	r2, [r4, #0]
 800670e:	1b52      	subs	r2, r2, r5
 8006710:	d420      	bmi.n	8006754 <_malloc_r+0xd0>
 8006712:	2a0b      	cmp	r2, #11
 8006714:	d917      	bls.n	8006746 <_malloc_r+0xc2>
 8006716:	1961      	adds	r1, r4, r5
 8006718:	42a3      	cmp	r3, r4
 800671a:	6025      	str	r5, [r4, #0]
 800671c:	bf18      	it	ne
 800671e:	6059      	strne	r1, [r3, #4]
 8006720:	6863      	ldr	r3, [r4, #4]
 8006722:	bf08      	it	eq
 8006724:	f8c8 1000 	streq.w	r1, [r8]
 8006728:	5162      	str	r2, [r4, r5]
 800672a:	604b      	str	r3, [r1, #4]
 800672c:	4630      	mov	r0, r6
 800672e:	f000 f82f 	bl	8006790 <__malloc_unlock>
 8006732:	f104 000b 	add.w	r0, r4, #11
 8006736:	1d23      	adds	r3, r4, #4
 8006738:	f020 0007 	bic.w	r0, r0, #7
 800673c:	1ac2      	subs	r2, r0, r3
 800673e:	bf1c      	itt	ne
 8006740:	1a1b      	subne	r3, r3, r0
 8006742:	50a3      	strne	r3, [r4, r2]
 8006744:	e7af      	b.n	80066a6 <_malloc_r+0x22>
 8006746:	6862      	ldr	r2, [r4, #4]
 8006748:	42a3      	cmp	r3, r4
 800674a:	bf0c      	ite	eq
 800674c:	f8c8 2000 	streq.w	r2, [r8]
 8006750:	605a      	strne	r2, [r3, #4]
 8006752:	e7eb      	b.n	800672c <_malloc_r+0xa8>
 8006754:	4623      	mov	r3, r4
 8006756:	6864      	ldr	r4, [r4, #4]
 8006758:	e7ae      	b.n	80066b8 <_malloc_r+0x34>
 800675a:	463c      	mov	r4, r7
 800675c:	687f      	ldr	r7, [r7, #4]
 800675e:	e7b6      	b.n	80066ce <_malloc_r+0x4a>
 8006760:	461a      	mov	r2, r3
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	42a3      	cmp	r3, r4
 8006766:	d1fb      	bne.n	8006760 <_malloc_r+0xdc>
 8006768:	2300      	movs	r3, #0
 800676a:	6053      	str	r3, [r2, #4]
 800676c:	e7de      	b.n	800672c <_malloc_r+0xa8>
 800676e:	230c      	movs	r3, #12
 8006770:	6033      	str	r3, [r6, #0]
 8006772:	4630      	mov	r0, r6
 8006774:	f000 f80c 	bl	8006790 <__malloc_unlock>
 8006778:	e794      	b.n	80066a4 <_malloc_r+0x20>
 800677a:	6005      	str	r5, [r0, #0]
 800677c:	e7d6      	b.n	800672c <_malloc_r+0xa8>
 800677e:	bf00      	nop
 8006780:	20005068 	.word	0x20005068

08006784 <__malloc_lock>:
 8006784:	4801      	ldr	r0, [pc, #4]	@ (800678c <__malloc_lock+0x8>)
 8006786:	f7ff bf00 	b.w	800658a <__retarget_lock_acquire_recursive>
 800678a:	bf00      	nop
 800678c:	20005060 	.word	0x20005060

08006790 <__malloc_unlock>:
 8006790:	4801      	ldr	r0, [pc, #4]	@ (8006798 <__malloc_unlock+0x8>)
 8006792:	f7ff befb 	b.w	800658c <__retarget_lock_release_recursive>
 8006796:	bf00      	nop
 8006798:	20005060 	.word	0x20005060

0800679c <__sfputc_r>:
 800679c:	6893      	ldr	r3, [r2, #8]
 800679e:	3b01      	subs	r3, #1
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	b410      	push	{r4}
 80067a4:	6093      	str	r3, [r2, #8]
 80067a6:	da08      	bge.n	80067ba <__sfputc_r+0x1e>
 80067a8:	6994      	ldr	r4, [r2, #24]
 80067aa:	42a3      	cmp	r3, r4
 80067ac:	db01      	blt.n	80067b2 <__sfputc_r+0x16>
 80067ae:	290a      	cmp	r1, #10
 80067b0:	d103      	bne.n	80067ba <__sfputc_r+0x1e>
 80067b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067b6:	f000 bb6b 	b.w	8006e90 <__swbuf_r>
 80067ba:	6813      	ldr	r3, [r2, #0]
 80067bc:	1c58      	adds	r0, r3, #1
 80067be:	6010      	str	r0, [r2, #0]
 80067c0:	7019      	strb	r1, [r3, #0]
 80067c2:	4608      	mov	r0, r1
 80067c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80067c8:	4770      	bx	lr

080067ca <__sfputs_r>:
 80067ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067cc:	4606      	mov	r6, r0
 80067ce:	460f      	mov	r7, r1
 80067d0:	4614      	mov	r4, r2
 80067d2:	18d5      	adds	r5, r2, r3
 80067d4:	42ac      	cmp	r4, r5
 80067d6:	d101      	bne.n	80067dc <__sfputs_r+0x12>
 80067d8:	2000      	movs	r0, #0
 80067da:	e007      	b.n	80067ec <__sfputs_r+0x22>
 80067dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067e0:	463a      	mov	r2, r7
 80067e2:	4630      	mov	r0, r6
 80067e4:	f7ff ffda 	bl	800679c <__sfputc_r>
 80067e8:	1c43      	adds	r3, r0, #1
 80067ea:	d1f3      	bne.n	80067d4 <__sfputs_r+0xa>
 80067ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080067f0 <_vfiprintf_r>:
 80067f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067f4:	460d      	mov	r5, r1
 80067f6:	b09d      	sub	sp, #116	@ 0x74
 80067f8:	4614      	mov	r4, r2
 80067fa:	4698      	mov	r8, r3
 80067fc:	4606      	mov	r6, r0
 80067fe:	b118      	cbz	r0, 8006808 <_vfiprintf_r+0x18>
 8006800:	6a03      	ldr	r3, [r0, #32]
 8006802:	b90b      	cbnz	r3, 8006808 <_vfiprintf_r+0x18>
 8006804:	f7ff fdbc 	bl	8006380 <__sinit>
 8006808:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800680a:	07d9      	lsls	r1, r3, #31
 800680c:	d405      	bmi.n	800681a <_vfiprintf_r+0x2a>
 800680e:	89ab      	ldrh	r3, [r5, #12]
 8006810:	059a      	lsls	r2, r3, #22
 8006812:	d402      	bmi.n	800681a <_vfiprintf_r+0x2a>
 8006814:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006816:	f7ff feb8 	bl	800658a <__retarget_lock_acquire_recursive>
 800681a:	89ab      	ldrh	r3, [r5, #12]
 800681c:	071b      	lsls	r3, r3, #28
 800681e:	d501      	bpl.n	8006824 <_vfiprintf_r+0x34>
 8006820:	692b      	ldr	r3, [r5, #16]
 8006822:	b99b      	cbnz	r3, 800684c <_vfiprintf_r+0x5c>
 8006824:	4629      	mov	r1, r5
 8006826:	4630      	mov	r0, r6
 8006828:	f000 fb70 	bl	8006f0c <__swsetup_r>
 800682c:	b170      	cbz	r0, 800684c <_vfiprintf_r+0x5c>
 800682e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006830:	07dc      	lsls	r4, r3, #31
 8006832:	d504      	bpl.n	800683e <_vfiprintf_r+0x4e>
 8006834:	f04f 30ff 	mov.w	r0, #4294967295
 8006838:	b01d      	add	sp, #116	@ 0x74
 800683a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800683e:	89ab      	ldrh	r3, [r5, #12]
 8006840:	0598      	lsls	r0, r3, #22
 8006842:	d4f7      	bmi.n	8006834 <_vfiprintf_r+0x44>
 8006844:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006846:	f7ff fea1 	bl	800658c <__retarget_lock_release_recursive>
 800684a:	e7f3      	b.n	8006834 <_vfiprintf_r+0x44>
 800684c:	2300      	movs	r3, #0
 800684e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006850:	2320      	movs	r3, #32
 8006852:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006856:	f8cd 800c 	str.w	r8, [sp, #12]
 800685a:	2330      	movs	r3, #48	@ 0x30
 800685c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006a0c <_vfiprintf_r+0x21c>
 8006860:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006864:	f04f 0901 	mov.w	r9, #1
 8006868:	4623      	mov	r3, r4
 800686a:	469a      	mov	sl, r3
 800686c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006870:	b10a      	cbz	r2, 8006876 <_vfiprintf_r+0x86>
 8006872:	2a25      	cmp	r2, #37	@ 0x25
 8006874:	d1f9      	bne.n	800686a <_vfiprintf_r+0x7a>
 8006876:	ebba 0b04 	subs.w	fp, sl, r4
 800687a:	d00b      	beq.n	8006894 <_vfiprintf_r+0xa4>
 800687c:	465b      	mov	r3, fp
 800687e:	4622      	mov	r2, r4
 8006880:	4629      	mov	r1, r5
 8006882:	4630      	mov	r0, r6
 8006884:	f7ff ffa1 	bl	80067ca <__sfputs_r>
 8006888:	3001      	adds	r0, #1
 800688a:	f000 80a7 	beq.w	80069dc <_vfiprintf_r+0x1ec>
 800688e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006890:	445a      	add	r2, fp
 8006892:	9209      	str	r2, [sp, #36]	@ 0x24
 8006894:	f89a 3000 	ldrb.w	r3, [sl]
 8006898:	2b00      	cmp	r3, #0
 800689a:	f000 809f 	beq.w	80069dc <_vfiprintf_r+0x1ec>
 800689e:	2300      	movs	r3, #0
 80068a0:	f04f 32ff 	mov.w	r2, #4294967295
 80068a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80068a8:	f10a 0a01 	add.w	sl, sl, #1
 80068ac:	9304      	str	r3, [sp, #16]
 80068ae:	9307      	str	r3, [sp, #28]
 80068b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80068b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80068b6:	4654      	mov	r4, sl
 80068b8:	2205      	movs	r2, #5
 80068ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068be:	4853      	ldr	r0, [pc, #332]	@ (8006a0c <_vfiprintf_r+0x21c>)
 80068c0:	f7f9 fcae 	bl	8000220 <memchr>
 80068c4:	9a04      	ldr	r2, [sp, #16]
 80068c6:	b9d8      	cbnz	r0, 8006900 <_vfiprintf_r+0x110>
 80068c8:	06d1      	lsls	r1, r2, #27
 80068ca:	bf44      	itt	mi
 80068cc:	2320      	movmi	r3, #32
 80068ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068d2:	0713      	lsls	r3, r2, #28
 80068d4:	bf44      	itt	mi
 80068d6:	232b      	movmi	r3, #43	@ 0x2b
 80068d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80068dc:	f89a 3000 	ldrb.w	r3, [sl]
 80068e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80068e2:	d015      	beq.n	8006910 <_vfiprintf_r+0x120>
 80068e4:	9a07      	ldr	r2, [sp, #28]
 80068e6:	4654      	mov	r4, sl
 80068e8:	2000      	movs	r0, #0
 80068ea:	f04f 0c0a 	mov.w	ip, #10
 80068ee:	4621      	mov	r1, r4
 80068f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80068f4:	3b30      	subs	r3, #48	@ 0x30
 80068f6:	2b09      	cmp	r3, #9
 80068f8:	d94b      	bls.n	8006992 <_vfiprintf_r+0x1a2>
 80068fa:	b1b0      	cbz	r0, 800692a <_vfiprintf_r+0x13a>
 80068fc:	9207      	str	r2, [sp, #28]
 80068fe:	e014      	b.n	800692a <_vfiprintf_r+0x13a>
 8006900:	eba0 0308 	sub.w	r3, r0, r8
 8006904:	fa09 f303 	lsl.w	r3, r9, r3
 8006908:	4313      	orrs	r3, r2
 800690a:	9304      	str	r3, [sp, #16]
 800690c:	46a2      	mov	sl, r4
 800690e:	e7d2      	b.n	80068b6 <_vfiprintf_r+0xc6>
 8006910:	9b03      	ldr	r3, [sp, #12]
 8006912:	1d19      	adds	r1, r3, #4
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	9103      	str	r1, [sp, #12]
 8006918:	2b00      	cmp	r3, #0
 800691a:	bfbb      	ittet	lt
 800691c:	425b      	neglt	r3, r3
 800691e:	f042 0202 	orrlt.w	r2, r2, #2
 8006922:	9307      	strge	r3, [sp, #28]
 8006924:	9307      	strlt	r3, [sp, #28]
 8006926:	bfb8      	it	lt
 8006928:	9204      	strlt	r2, [sp, #16]
 800692a:	7823      	ldrb	r3, [r4, #0]
 800692c:	2b2e      	cmp	r3, #46	@ 0x2e
 800692e:	d10a      	bne.n	8006946 <_vfiprintf_r+0x156>
 8006930:	7863      	ldrb	r3, [r4, #1]
 8006932:	2b2a      	cmp	r3, #42	@ 0x2a
 8006934:	d132      	bne.n	800699c <_vfiprintf_r+0x1ac>
 8006936:	9b03      	ldr	r3, [sp, #12]
 8006938:	1d1a      	adds	r2, r3, #4
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	9203      	str	r2, [sp, #12]
 800693e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006942:	3402      	adds	r4, #2
 8006944:	9305      	str	r3, [sp, #20]
 8006946:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006a1c <_vfiprintf_r+0x22c>
 800694a:	7821      	ldrb	r1, [r4, #0]
 800694c:	2203      	movs	r2, #3
 800694e:	4650      	mov	r0, sl
 8006950:	f7f9 fc66 	bl	8000220 <memchr>
 8006954:	b138      	cbz	r0, 8006966 <_vfiprintf_r+0x176>
 8006956:	9b04      	ldr	r3, [sp, #16]
 8006958:	eba0 000a 	sub.w	r0, r0, sl
 800695c:	2240      	movs	r2, #64	@ 0x40
 800695e:	4082      	lsls	r2, r0
 8006960:	4313      	orrs	r3, r2
 8006962:	3401      	adds	r4, #1
 8006964:	9304      	str	r3, [sp, #16]
 8006966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800696a:	4829      	ldr	r0, [pc, #164]	@ (8006a10 <_vfiprintf_r+0x220>)
 800696c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006970:	2206      	movs	r2, #6
 8006972:	f7f9 fc55 	bl	8000220 <memchr>
 8006976:	2800      	cmp	r0, #0
 8006978:	d03f      	beq.n	80069fa <_vfiprintf_r+0x20a>
 800697a:	4b26      	ldr	r3, [pc, #152]	@ (8006a14 <_vfiprintf_r+0x224>)
 800697c:	bb1b      	cbnz	r3, 80069c6 <_vfiprintf_r+0x1d6>
 800697e:	9b03      	ldr	r3, [sp, #12]
 8006980:	3307      	adds	r3, #7
 8006982:	f023 0307 	bic.w	r3, r3, #7
 8006986:	3308      	adds	r3, #8
 8006988:	9303      	str	r3, [sp, #12]
 800698a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800698c:	443b      	add	r3, r7
 800698e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006990:	e76a      	b.n	8006868 <_vfiprintf_r+0x78>
 8006992:	fb0c 3202 	mla	r2, ip, r2, r3
 8006996:	460c      	mov	r4, r1
 8006998:	2001      	movs	r0, #1
 800699a:	e7a8      	b.n	80068ee <_vfiprintf_r+0xfe>
 800699c:	2300      	movs	r3, #0
 800699e:	3401      	adds	r4, #1
 80069a0:	9305      	str	r3, [sp, #20]
 80069a2:	4619      	mov	r1, r3
 80069a4:	f04f 0c0a 	mov.w	ip, #10
 80069a8:	4620      	mov	r0, r4
 80069aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80069ae:	3a30      	subs	r2, #48	@ 0x30
 80069b0:	2a09      	cmp	r2, #9
 80069b2:	d903      	bls.n	80069bc <_vfiprintf_r+0x1cc>
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d0c6      	beq.n	8006946 <_vfiprintf_r+0x156>
 80069b8:	9105      	str	r1, [sp, #20]
 80069ba:	e7c4      	b.n	8006946 <_vfiprintf_r+0x156>
 80069bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80069c0:	4604      	mov	r4, r0
 80069c2:	2301      	movs	r3, #1
 80069c4:	e7f0      	b.n	80069a8 <_vfiprintf_r+0x1b8>
 80069c6:	ab03      	add	r3, sp, #12
 80069c8:	9300      	str	r3, [sp, #0]
 80069ca:	462a      	mov	r2, r5
 80069cc:	4b12      	ldr	r3, [pc, #72]	@ (8006a18 <_vfiprintf_r+0x228>)
 80069ce:	a904      	add	r1, sp, #16
 80069d0:	4630      	mov	r0, r6
 80069d2:	f3af 8000 	nop.w
 80069d6:	4607      	mov	r7, r0
 80069d8:	1c78      	adds	r0, r7, #1
 80069da:	d1d6      	bne.n	800698a <_vfiprintf_r+0x19a>
 80069dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069de:	07d9      	lsls	r1, r3, #31
 80069e0:	d405      	bmi.n	80069ee <_vfiprintf_r+0x1fe>
 80069e2:	89ab      	ldrh	r3, [r5, #12]
 80069e4:	059a      	lsls	r2, r3, #22
 80069e6:	d402      	bmi.n	80069ee <_vfiprintf_r+0x1fe>
 80069e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80069ea:	f7ff fdcf 	bl	800658c <__retarget_lock_release_recursive>
 80069ee:	89ab      	ldrh	r3, [r5, #12]
 80069f0:	065b      	lsls	r3, r3, #25
 80069f2:	f53f af1f 	bmi.w	8006834 <_vfiprintf_r+0x44>
 80069f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069f8:	e71e      	b.n	8006838 <_vfiprintf_r+0x48>
 80069fa:	ab03      	add	r3, sp, #12
 80069fc:	9300      	str	r3, [sp, #0]
 80069fe:	462a      	mov	r2, r5
 8006a00:	4b05      	ldr	r3, [pc, #20]	@ (8006a18 <_vfiprintf_r+0x228>)
 8006a02:	a904      	add	r1, sp, #16
 8006a04:	4630      	mov	r0, r6
 8006a06:	f000 f879 	bl	8006afc <_printf_i>
 8006a0a:	e7e4      	b.n	80069d6 <_vfiprintf_r+0x1e6>
 8006a0c:	080071f4 	.word	0x080071f4
 8006a10:	080071fe 	.word	0x080071fe
 8006a14:	00000000 	.word	0x00000000
 8006a18:	080067cb 	.word	0x080067cb
 8006a1c:	080071fa 	.word	0x080071fa

08006a20 <_printf_common>:
 8006a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a24:	4616      	mov	r6, r2
 8006a26:	4698      	mov	r8, r3
 8006a28:	688a      	ldr	r2, [r1, #8]
 8006a2a:	690b      	ldr	r3, [r1, #16]
 8006a2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a30:	4293      	cmp	r3, r2
 8006a32:	bfb8      	it	lt
 8006a34:	4613      	movlt	r3, r2
 8006a36:	6033      	str	r3, [r6, #0]
 8006a38:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a3c:	4607      	mov	r7, r0
 8006a3e:	460c      	mov	r4, r1
 8006a40:	b10a      	cbz	r2, 8006a46 <_printf_common+0x26>
 8006a42:	3301      	adds	r3, #1
 8006a44:	6033      	str	r3, [r6, #0]
 8006a46:	6823      	ldr	r3, [r4, #0]
 8006a48:	0699      	lsls	r1, r3, #26
 8006a4a:	bf42      	ittt	mi
 8006a4c:	6833      	ldrmi	r3, [r6, #0]
 8006a4e:	3302      	addmi	r3, #2
 8006a50:	6033      	strmi	r3, [r6, #0]
 8006a52:	6825      	ldr	r5, [r4, #0]
 8006a54:	f015 0506 	ands.w	r5, r5, #6
 8006a58:	d106      	bne.n	8006a68 <_printf_common+0x48>
 8006a5a:	f104 0a19 	add.w	sl, r4, #25
 8006a5e:	68e3      	ldr	r3, [r4, #12]
 8006a60:	6832      	ldr	r2, [r6, #0]
 8006a62:	1a9b      	subs	r3, r3, r2
 8006a64:	42ab      	cmp	r3, r5
 8006a66:	dc26      	bgt.n	8006ab6 <_printf_common+0x96>
 8006a68:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a6c:	6822      	ldr	r2, [r4, #0]
 8006a6e:	3b00      	subs	r3, #0
 8006a70:	bf18      	it	ne
 8006a72:	2301      	movne	r3, #1
 8006a74:	0692      	lsls	r2, r2, #26
 8006a76:	d42b      	bmi.n	8006ad0 <_printf_common+0xb0>
 8006a78:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a7c:	4641      	mov	r1, r8
 8006a7e:	4638      	mov	r0, r7
 8006a80:	47c8      	blx	r9
 8006a82:	3001      	adds	r0, #1
 8006a84:	d01e      	beq.n	8006ac4 <_printf_common+0xa4>
 8006a86:	6823      	ldr	r3, [r4, #0]
 8006a88:	6922      	ldr	r2, [r4, #16]
 8006a8a:	f003 0306 	and.w	r3, r3, #6
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	bf02      	ittt	eq
 8006a92:	68e5      	ldreq	r5, [r4, #12]
 8006a94:	6833      	ldreq	r3, [r6, #0]
 8006a96:	1aed      	subeq	r5, r5, r3
 8006a98:	68a3      	ldr	r3, [r4, #8]
 8006a9a:	bf0c      	ite	eq
 8006a9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006aa0:	2500      	movne	r5, #0
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	bfc4      	itt	gt
 8006aa6:	1a9b      	subgt	r3, r3, r2
 8006aa8:	18ed      	addgt	r5, r5, r3
 8006aaa:	2600      	movs	r6, #0
 8006aac:	341a      	adds	r4, #26
 8006aae:	42b5      	cmp	r5, r6
 8006ab0:	d11a      	bne.n	8006ae8 <_printf_common+0xc8>
 8006ab2:	2000      	movs	r0, #0
 8006ab4:	e008      	b.n	8006ac8 <_printf_common+0xa8>
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	4652      	mov	r2, sl
 8006aba:	4641      	mov	r1, r8
 8006abc:	4638      	mov	r0, r7
 8006abe:	47c8      	blx	r9
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d103      	bne.n	8006acc <_printf_common+0xac>
 8006ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006acc:	3501      	adds	r5, #1
 8006ace:	e7c6      	b.n	8006a5e <_printf_common+0x3e>
 8006ad0:	18e1      	adds	r1, r4, r3
 8006ad2:	1c5a      	adds	r2, r3, #1
 8006ad4:	2030      	movs	r0, #48	@ 0x30
 8006ad6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006ada:	4422      	add	r2, r4
 8006adc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ae0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ae4:	3302      	adds	r3, #2
 8006ae6:	e7c7      	b.n	8006a78 <_printf_common+0x58>
 8006ae8:	2301      	movs	r3, #1
 8006aea:	4622      	mov	r2, r4
 8006aec:	4641      	mov	r1, r8
 8006aee:	4638      	mov	r0, r7
 8006af0:	47c8      	blx	r9
 8006af2:	3001      	adds	r0, #1
 8006af4:	d0e6      	beq.n	8006ac4 <_printf_common+0xa4>
 8006af6:	3601      	adds	r6, #1
 8006af8:	e7d9      	b.n	8006aae <_printf_common+0x8e>
	...

08006afc <_printf_i>:
 8006afc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b00:	7e0f      	ldrb	r7, [r1, #24]
 8006b02:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006b04:	2f78      	cmp	r7, #120	@ 0x78
 8006b06:	4691      	mov	r9, r2
 8006b08:	4680      	mov	r8, r0
 8006b0a:	460c      	mov	r4, r1
 8006b0c:	469a      	mov	sl, r3
 8006b0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b12:	d807      	bhi.n	8006b24 <_printf_i+0x28>
 8006b14:	2f62      	cmp	r7, #98	@ 0x62
 8006b16:	d80a      	bhi.n	8006b2e <_printf_i+0x32>
 8006b18:	2f00      	cmp	r7, #0
 8006b1a:	f000 80d1 	beq.w	8006cc0 <_printf_i+0x1c4>
 8006b1e:	2f58      	cmp	r7, #88	@ 0x58
 8006b20:	f000 80b8 	beq.w	8006c94 <_printf_i+0x198>
 8006b24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b2c:	e03a      	b.n	8006ba4 <_printf_i+0xa8>
 8006b2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b32:	2b15      	cmp	r3, #21
 8006b34:	d8f6      	bhi.n	8006b24 <_printf_i+0x28>
 8006b36:	a101      	add	r1, pc, #4	@ (adr r1, 8006b3c <_printf_i+0x40>)
 8006b38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b3c:	08006b95 	.word	0x08006b95
 8006b40:	08006ba9 	.word	0x08006ba9
 8006b44:	08006b25 	.word	0x08006b25
 8006b48:	08006b25 	.word	0x08006b25
 8006b4c:	08006b25 	.word	0x08006b25
 8006b50:	08006b25 	.word	0x08006b25
 8006b54:	08006ba9 	.word	0x08006ba9
 8006b58:	08006b25 	.word	0x08006b25
 8006b5c:	08006b25 	.word	0x08006b25
 8006b60:	08006b25 	.word	0x08006b25
 8006b64:	08006b25 	.word	0x08006b25
 8006b68:	08006ca7 	.word	0x08006ca7
 8006b6c:	08006bd3 	.word	0x08006bd3
 8006b70:	08006c61 	.word	0x08006c61
 8006b74:	08006b25 	.word	0x08006b25
 8006b78:	08006b25 	.word	0x08006b25
 8006b7c:	08006cc9 	.word	0x08006cc9
 8006b80:	08006b25 	.word	0x08006b25
 8006b84:	08006bd3 	.word	0x08006bd3
 8006b88:	08006b25 	.word	0x08006b25
 8006b8c:	08006b25 	.word	0x08006b25
 8006b90:	08006c69 	.word	0x08006c69
 8006b94:	6833      	ldr	r3, [r6, #0]
 8006b96:	1d1a      	adds	r2, r3, #4
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	6032      	str	r2, [r6, #0]
 8006b9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ba0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e09c      	b.n	8006ce2 <_printf_i+0x1e6>
 8006ba8:	6833      	ldr	r3, [r6, #0]
 8006baa:	6820      	ldr	r0, [r4, #0]
 8006bac:	1d19      	adds	r1, r3, #4
 8006bae:	6031      	str	r1, [r6, #0]
 8006bb0:	0606      	lsls	r6, r0, #24
 8006bb2:	d501      	bpl.n	8006bb8 <_printf_i+0xbc>
 8006bb4:	681d      	ldr	r5, [r3, #0]
 8006bb6:	e003      	b.n	8006bc0 <_printf_i+0xc4>
 8006bb8:	0645      	lsls	r5, r0, #25
 8006bba:	d5fb      	bpl.n	8006bb4 <_printf_i+0xb8>
 8006bbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006bc0:	2d00      	cmp	r5, #0
 8006bc2:	da03      	bge.n	8006bcc <_printf_i+0xd0>
 8006bc4:	232d      	movs	r3, #45	@ 0x2d
 8006bc6:	426d      	negs	r5, r5
 8006bc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bcc:	4858      	ldr	r0, [pc, #352]	@ (8006d30 <_printf_i+0x234>)
 8006bce:	230a      	movs	r3, #10
 8006bd0:	e011      	b.n	8006bf6 <_printf_i+0xfa>
 8006bd2:	6821      	ldr	r1, [r4, #0]
 8006bd4:	6833      	ldr	r3, [r6, #0]
 8006bd6:	0608      	lsls	r0, r1, #24
 8006bd8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006bdc:	d402      	bmi.n	8006be4 <_printf_i+0xe8>
 8006bde:	0649      	lsls	r1, r1, #25
 8006be0:	bf48      	it	mi
 8006be2:	b2ad      	uxthmi	r5, r5
 8006be4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006be6:	4852      	ldr	r0, [pc, #328]	@ (8006d30 <_printf_i+0x234>)
 8006be8:	6033      	str	r3, [r6, #0]
 8006bea:	bf14      	ite	ne
 8006bec:	230a      	movne	r3, #10
 8006bee:	2308      	moveq	r3, #8
 8006bf0:	2100      	movs	r1, #0
 8006bf2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bf6:	6866      	ldr	r6, [r4, #4]
 8006bf8:	60a6      	str	r6, [r4, #8]
 8006bfa:	2e00      	cmp	r6, #0
 8006bfc:	db05      	blt.n	8006c0a <_printf_i+0x10e>
 8006bfe:	6821      	ldr	r1, [r4, #0]
 8006c00:	432e      	orrs	r6, r5
 8006c02:	f021 0104 	bic.w	r1, r1, #4
 8006c06:	6021      	str	r1, [r4, #0]
 8006c08:	d04b      	beq.n	8006ca2 <_printf_i+0x1a6>
 8006c0a:	4616      	mov	r6, r2
 8006c0c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c10:	fb03 5711 	mls	r7, r3, r1, r5
 8006c14:	5dc7      	ldrb	r7, [r0, r7]
 8006c16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c1a:	462f      	mov	r7, r5
 8006c1c:	42bb      	cmp	r3, r7
 8006c1e:	460d      	mov	r5, r1
 8006c20:	d9f4      	bls.n	8006c0c <_printf_i+0x110>
 8006c22:	2b08      	cmp	r3, #8
 8006c24:	d10b      	bne.n	8006c3e <_printf_i+0x142>
 8006c26:	6823      	ldr	r3, [r4, #0]
 8006c28:	07df      	lsls	r7, r3, #31
 8006c2a:	d508      	bpl.n	8006c3e <_printf_i+0x142>
 8006c2c:	6923      	ldr	r3, [r4, #16]
 8006c2e:	6861      	ldr	r1, [r4, #4]
 8006c30:	4299      	cmp	r1, r3
 8006c32:	bfde      	ittt	le
 8006c34:	2330      	movle	r3, #48	@ 0x30
 8006c36:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c3e:	1b92      	subs	r2, r2, r6
 8006c40:	6122      	str	r2, [r4, #16]
 8006c42:	f8cd a000 	str.w	sl, [sp]
 8006c46:	464b      	mov	r3, r9
 8006c48:	aa03      	add	r2, sp, #12
 8006c4a:	4621      	mov	r1, r4
 8006c4c:	4640      	mov	r0, r8
 8006c4e:	f7ff fee7 	bl	8006a20 <_printf_common>
 8006c52:	3001      	adds	r0, #1
 8006c54:	d14a      	bne.n	8006cec <_printf_i+0x1f0>
 8006c56:	f04f 30ff 	mov.w	r0, #4294967295
 8006c5a:	b004      	add	sp, #16
 8006c5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	f043 0320 	orr.w	r3, r3, #32
 8006c66:	6023      	str	r3, [r4, #0]
 8006c68:	4832      	ldr	r0, [pc, #200]	@ (8006d34 <_printf_i+0x238>)
 8006c6a:	2778      	movs	r7, #120	@ 0x78
 8006c6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c70:	6823      	ldr	r3, [r4, #0]
 8006c72:	6831      	ldr	r1, [r6, #0]
 8006c74:	061f      	lsls	r7, r3, #24
 8006c76:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c7a:	d402      	bmi.n	8006c82 <_printf_i+0x186>
 8006c7c:	065f      	lsls	r7, r3, #25
 8006c7e:	bf48      	it	mi
 8006c80:	b2ad      	uxthmi	r5, r5
 8006c82:	6031      	str	r1, [r6, #0]
 8006c84:	07d9      	lsls	r1, r3, #31
 8006c86:	bf44      	itt	mi
 8006c88:	f043 0320 	orrmi.w	r3, r3, #32
 8006c8c:	6023      	strmi	r3, [r4, #0]
 8006c8e:	b11d      	cbz	r5, 8006c98 <_printf_i+0x19c>
 8006c90:	2310      	movs	r3, #16
 8006c92:	e7ad      	b.n	8006bf0 <_printf_i+0xf4>
 8006c94:	4826      	ldr	r0, [pc, #152]	@ (8006d30 <_printf_i+0x234>)
 8006c96:	e7e9      	b.n	8006c6c <_printf_i+0x170>
 8006c98:	6823      	ldr	r3, [r4, #0]
 8006c9a:	f023 0320 	bic.w	r3, r3, #32
 8006c9e:	6023      	str	r3, [r4, #0]
 8006ca0:	e7f6      	b.n	8006c90 <_printf_i+0x194>
 8006ca2:	4616      	mov	r6, r2
 8006ca4:	e7bd      	b.n	8006c22 <_printf_i+0x126>
 8006ca6:	6833      	ldr	r3, [r6, #0]
 8006ca8:	6825      	ldr	r5, [r4, #0]
 8006caa:	6961      	ldr	r1, [r4, #20]
 8006cac:	1d18      	adds	r0, r3, #4
 8006cae:	6030      	str	r0, [r6, #0]
 8006cb0:	062e      	lsls	r6, r5, #24
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	d501      	bpl.n	8006cba <_printf_i+0x1be>
 8006cb6:	6019      	str	r1, [r3, #0]
 8006cb8:	e002      	b.n	8006cc0 <_printf_i+0x1c4>
 8006cba:	0668      	lsls	r0, r5, #25
 8006cbc:	d5fb      	bpl.n	8006cb6 <_printf_i+0x1ba>
 8006cbe:	8019      	strh	r1, [r3, #0]
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	6123      	str	r3, [r4, #16]
 8006cc4:	4616      	mov	r6, r2
 8006cc6:	e7bc      	b.n	8006c42 <_printf_i+0x146>
 8006cc8:	6833      	ldr	r3, [r6, #0]
 8006cca:	1d1a      	adds	r2, r3, #4
 8006ccc:	6032      	str	r2, [r6, #0]
 8006cce:	681e      	ldr	r6, [r3, #0]
 8006cd0:	6862      	ldr	r2, [r4, #4]
 8006cd2:	2100      	movs	r1, #0
 8006cd4:	4630      	mov	r0, r6
 8006cd6:	f7f9 faa3 	bl	8000220 <memchr>
 8006cda:	b108      	cbz	r0, 8006ce0 <_printf_i+0x1e4>
 8006cdc:	1b80      	subs	r0, r0, r6
 8006cde:	6060      	str	r0, [r4, #4]
 8006ce0:	6863      	ldr	r3, [r4, #4]
 8006ce2:	6123      	str	r3, [r4, #16]
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cea:	e7aa      	b.n	8006c42 <_printf_i+0x146>
 8006cec:	6923      	ldr	r3, [r4, #16]
 8006cee:	4632      	mov	r2, r6
 8006cf0:	4649      	mov	r1, r9
 8006cf2:	4640      	mov	r0, r8
 8006cf4:	47d0      	blx	sl
 8006cf6:	3001      	adds	r0, #1
 8006cf8:	d0ad      	beq.n	8006c56 <_printf_i+0x15a>
 8006cfa:	6823      	ldr	r3, [r4, #0]
 8006cfc:	079b      	lsls	r3, r3, #30
 8006cfe:	d413      	bmi.n	8006d28 <_printf_i+0x22c>
 8006d00:	68e0      	ldr	r0, [r4, #12]
 8006d02:	9b03      	ldr	r3, [sp, #12]
 8006d04:	4298      	cmp	r0, r3
 8006d06:	bfb8      	it	lt
 8006d08:	4618      	movlt	r0, r3
 8006d0a:	e7a6      	b.n	8006c5a <_printf_i+0x15e>
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	4632      	mov	r2, r6
 8006d10:	4649      	mov	r1, r9
 8006d12:	4640      	mov	r0, r8
 8006d14:	47d0      	blx	sl
 8006d16:	3001      	adds	r0, #1
 8006d18:	d09d      	beq.n	8006c56 <_printf_i+0x15a>
 8006d1a:	3501      	adds	r5, #1
 8006d1c:	68e3      	ldr	r3, [r4, #12]
 8006d1e:	9903      	ldr	r1, [sp, #12]
 8006d20:	1a5b      	subs	r3, r3, r1
 8006d22:	42ab      	cmp	r3, r5
 8006d24:	dcf2      	bgt.n	8006d0c <_printf_i+0x210>
 8006d26:	e7eb      	b.n	8006d00 <_printf_i+0x204>
 8006d28:	2500      	movs	r5, #0
 8006d2a:	f104 0619 	add.w	r6, r4, #25
 8006d2e:	e7f5      	b.n	8006d1c <_printf_i+0x220>
 8006d30:	08007205 	.word	0x08007205
 8006d34:	08007216 	.word	0x08007216

08006d38 <__sflush_r>:
 8006d38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d40:	0716      	lsls	r6, r2, #28
 8006d42:	4605      	mov	r5, r0
 8006d44:	460c      	mov	r4, r1
 8006d46:	d454      	bmi.n	8006df2 <__sflush_r+0xba>
 8006d48:	684b      	ldr	r3, [r1, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	dc02      	bgt.n	8006d54 <__sflush_r+0x1c>
 8006d4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	dd48      	ble.n	8006de6 <__sflush_r+0xae>
 8006d54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d56:	2e00      	cmp	r6, #0
 8006d58:	d045      	beq.n	8006de6 <__sflush_r+0xae>
 8006d5a:	2300      	movs	r3, #0
 8006d5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006d60:	682f      	ldr	r7, [r5, #0]
 8006d62:	6a21      	ldr	r1, [r4, #32]
 8006d64:	602b      	str	r3, [r5, #0]
 8006d66:	d030      	beq.n	8006dca <__sflush_r+0x92>
 8006d68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006d6a:	89a3      	ldrh	r3, [r4, #12]
 8006d6c:	0759      	lsls	r1, r3, #29
 8006d6e:	d505      	bpl.n	8006d7c <__sflush_r+0x44>
 8006d70:	6863      	ldr	r3, [r4, #4]
 8006d72:	1ad2      	subs	r2, r2, r3
 8006d74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006d76:	b10b      	cbz	r3, 8006d7c <__sflush_r+0x44>
 8006d78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d7a:	1ad2      	subs	r2, r2, r3
 8006d7c:	2300      	movs	r3, #0
 8006d7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006d80:	6a21      	ldr	r1, [r4, #32]
 8006d82:	4628      	mov	r0, r5
 8006d84:	47b0      	blx	r6
 8006d86:	1c43      	adds	r3, r0, #1
 8006d88:	89a3      	ldrh	r3, [r4, #12]
 8006d8a:	d106      	bne.n	8006d9a <__sflush_r+0x62>
 8006d8c:	6829      	ldr	r1, [r5, #0]
 8006d8e:	291d      	cmp	r1, #29
 8006d90:	d82b      	bhi.n	8006dea <__sflush_r+0xb2>
 8006d92:	4a2a      	ldr	r2, [pc, #168]	@ (8006e3c <__sflush_r+0x104>)
 8006d94:	40ca      	lsrs	r2, r1
 8006d96:	07d6      	lsls	r6, r2, #31
 8006d98:	d527      	bpl.n	8006dea <__sflush_r+0xb2>
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	6062      	str	r2, [r4, #4]
 8006d9e:	04d9      	lsls	r1, r3, #19
 8006da0:	6922      	ldr	r2, [r4, #16]
 8006da2:	6022      	str	r2, [r4, #0]
 8006da4:	d504      	bpl.n	8006db0 <__sflush_r+0x78>
 8006da6:	1c42      	adds	r2, r0, #1
 8006da8:	d101      	bne.n	8006dae <__sflush_r+0x76>
 8006daa:	682b      	ldr	r3, [r5, #0]
 8006dac:	b903      	cbnz	r3, 8006db0 <__sflush_r+0x78>
 8006dae:	6560      	str	r0, [r4, #84]	@ 0x54
 8006db0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006db2:	602f      	str	r7, [r5, #0]
 8006db4:	b1b9      	cbz	r1, 8006de6 <__sflush_r+0xae>
 8006db6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006dba:	4299      	cmp	r1, r3
 8006dbc:	d002      	beq.n	8006dc4 <__sflush_r+0x8c>
 8006dbe:	4628      	mov	r0, r5
 8006dc0:	f7ff fbf4 	bl	80065ac <_free_r>
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006dc8:	e00d      	b.n	8006de6 <__sflush_r+0xae>
 8006dca:	2301      	movs	r3, #1
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b0      	blx	r6
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	1c50      	adds	r0, r2, #1
 8006dd4:	d1c9      	bne.n	8006d6a <__sflush_r+0x32>
 8006dd6:	682b      	ldr	r3, [r5, #0]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d0c6      	beq.n	8006d6a <__sflush_r+0x32>
 8006ddc:	2b1d      	cmp	r3, #29
 8006dde:	d001      	beq.n	8006de4 <__sflush_r+0xac>
 8006de0:	2b16      	cmp	r3, #22
 8006de2:	d11e      	bne.n	8006e22 <__sflush_r+0xea>
 8006de4:	602f      	str	r7, [r5, #0]
 8006de6:	2000      	movs	r0, #0
 8006de8:	e022      	b.n	8006e30 <__sflush_r+0xf8>
 8006dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dee:	b21b      	sxth	r3, r3
 8006df0:	e01b      	b.n	8006e2a <__sflush_r+0xf2>
 8006df2:	690f      	ldr	r7, [r1, #16]
 8006df4:	2f00      	cmp	r7, #0
 8006df6:	d0f6      	beq.n	8006de6 <__sflush_r+0xae>
 8006df8:	0793      	lsls	r3, r2, #30
 8006dfa:	680e      	ldr	r6, [r1, #0]
 8006dfc:	bf08      	it	eq
 8006dfe:	694b      	ldreq	r3, [r1, #20]
 8006e00:	600f      	str	r7, [r1, #0]
 8006e02:	bf18      	it	ne
 8006e04:	2300      	movne	r3, #0
 8006e06:	eba6 0807 	sub.w	r8, r6, r7
 8006e0a:	608b      	str	r3, [r1, #8]
 8006e0c:	f1b8 0f00 	cmp.w	r8, #0
 8006e10:	dde9      	ble.n	8006de6 <__sflush_r+0xae>
 8006e12:	6a21      	ldr	r1, [r4, #32]
 8006e14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e16:	4643      	mov	r3, r8
 8006e18:	463a      	mov	r2, r7
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	47b0      	blx	r6
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	dc08      	bgt.n	8006e34 <__sflush_r+0xfc>
 8006e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e2a:	81a3      	strh	r3, [r4, #12]
 8006e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e34:	4407      	add	r7, r0
 8006e36:	eba8 0800 	sub.w	r8, r8, r0
 8006e3a:	e7e7      	b.n	8006e0c <__sflush_r+0xd4>
 8006e3c:	20400001 	.word	0x20400001

08006e40 <_fflush_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	690b      	ldr	r3, [r1, #16]
 8006e44:	4605      	mov	r5, r0
 8006e46:	460c      	mov	r4, r1
 8006e48:	b913      	cbnz	r3, 8006e50 <_fflush_r+0x10>
 8006e4a:	2500      	movs	r5, #0
 8006e4c:	4628      	mov	r0, r5
 8006e4e:	bd38      	pop	{r3, r4, r5, pc}
 8006e50:	b118      	cbz	r0, 8006e5a <_fflush_r+0x1a>
 8006e52:	6a03      	ldr	r3, [r0, #32]
 8006e54:	b90b      	cbnz	r3, 8006e5a <_fflush_r+0x1a>
 8006e56:	f7ff fa93 	bl	8006380 <__sinit>
 8006e5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d0f3      	beq.n	8006e4a <_fflush_r+0xa>
 8006e62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006e64:	07d0      	lsls	r0, r2, #31
 8006e66:	d404      	bmi.n	8006e72 <_fflush_r+0x32>
 8006e68:	0599      	lsls	r1, r3, #22
 8006e6a:	d402      	bmi.n	8006e72 <_fflush_r+0x32>
 8006e6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e6e:	f7ff fb8c 	bl	800658a <__retarget_lock_acquire_recursive>
 8006e72:	4628      	mov	r0, r5
 8006e74:	4621      	mov	r1, r4
 8006e76:	f7ff ff5f 	bl	8006d38 <__sflush_r>
 8006e7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006e7c:	07da      	lsls	r2, r3, #31
 8006e7e:	4605      	mov	r5, r0
 8006e80:	d4e4      	bmi.n	8006e4c <_fflush_r+0xc>
 8006e82:	89a3      	ldrh	r3, [r4, #12]
 8006e84:	059b      	lsls	r3, r3, #22
 8006e86:	d4e1      	bmi.n	8006e4c <_fflush_r+0xc>
 8006e88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006e8a:	f7ff fb7f 	bl	800658c <__retarget_lock_release_recursive>
 8006e8e:	e7dd      	b.n	8006e4c <_fflush_r+0xc>

08006e90 <__swbuf_r>:
 8006e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006e92:	460e      	mov	r6, r1
 8006e94:	4614      	mov	r4, r2
 8006e96:	4605      	mov	r5, r0
 8006e98:	b118      	cbz	r0, 8006ea2 <__swbuf_r+0x12>
 8006e9a:	6a03      	ldr	r3, [r0, #32]
 8006e9c:	b90b      	cbnz	r3, 8006ea2 <__swbuf_r+0x12>
 8006e9e:	f7ff fa6f 	bl	8006380 <__sinit>
 8006ea2:	69a3      	ldr	r3, [r4, #24]
 8006ea4:	60a3      	str	r3, [r4, #8]
 8006ea6:	89a3      	ldrh	r3, [r4, #12]
 8006ea8:	071a      	lsls	r2, r3, #28
 8006eaa:	d501      	bpl.n	8006eb0 <__swbuf_r+0x20>
 8006eac:	6923      	ldr	r3, [r4, #16]
 8006eae:	b943      	cbnz	r3, 8006ec2 <__swbuf_r+0x32>
 8006eb0:	4621      	mov	r1, r4
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	f000 f82a 	bl	8006f0c <__swsetup_r>
 8006eb8:	b118      	cbz	r0, 8006ec2 <__swbuf_r+0x32>
 8006eba:	f04f 37ff 	mov.w	r7, #4294967295
 8006ebe:	4638      	mov	r0, r7
 8006ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ec2:	6823      	ldr	r3, [r4, #0]
 8006ec4:	6922      	ldr	r2, [r4, #16]
 8006ec6:	1a98      	subs	r0, r3, r2
 8006ec8:	6963      	ldr	r3, [r4, #20]
 8006eca:	b2f6      	uxtb	r6, r6
 8006ecc:	4283      	cmp	r3, r0
 8006ece:	4637      	mov	r7, r6
 8006ed0:	dc05      	bgt.n	8006ede <__swbuf_r+0x4e>
 8006ed2:	4621      	mov	r1, r4
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	f7ff ffb3 	bl	8006e40 <_fflush_r>
 8006eda:	2800      	cmp	r0, #0
 8006edc:	d1ed      	bne.n	8006eba <__swbuf_r+0x2a>
 8006ede:	68a3      	ldr	r3, [r4, #8]
 8006ee0:	3b01      	subs	r3, #1
 8006ee2:	60a3      	str	r3, [r4, #8]
 8006ee4:	6823      	ldr	r3, [r4, #0]
 8006ee6:	1c5a      	adds	r2, r3, #1
 8006ee8:	6022      	str	r2, [r4, #0]
 8006eea:	701e      	strb	r6, [r3, #0]
 8006eec:	6962      	ldr	r2, [r4, #20]
 8006eee:	1c43      	adds	r3, r0, #1
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	d004      	beq.n	8006efe <__swbuf_r+0x6e>
 8006ef4:	89a3      	ldrh	r3, [r4, #12]
 8006ef6:	07db      	lsls	r3, r3, #31
 8006ef8:	d5e1      	bpl.n	8006ebe <__swbuf_r+0x2e>
 8006efa:	2e0a      	cmp	r6, #10
 8006efc:	d1df      	bne.n	8006ebe <__swbuf_r+0x2e>
 8006efe:	4621      	mov	r1, r4
 8006f00:	4628      	mov	r0, r5
 8006f02:	f7ff ff9d 	bl	8006e40 <_fflush_r>
 8006f06:	2800      	cmp	r0, #0
 8006f08:	d0d9      	beq.n	8006ebe <__swbuf_r+0x2e>
 8006f0a:	e7d6      	b.n	8006eba <__swbuf_r+0x2a>

08006f0c <__swsetup_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	4b29      	ldr	r3, [pc, #164]	@ (8006fb4 <__swsetup_r+0xa8>)
 8006f10:	4605      	mov	r5, r0
 8006f12:	6818      	ldr	r0, [r3, #0]
 8006f14:	460c      	mov	r4, r1
 8006f16:	b118      	cbz	r0, 8006f20 <__swsetup_r+0x14>
 8006f18:	6a03      	ldr	r3, [r0, #32]
 8006f1a:	b90b      	cbnz	r3, 8006f20 <__swsetup_r+0x14>
 8006f1c:	f7ff fa30 	bl	8006380 <__sinit>
 8006f20:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f24:	0719      	lsls	r1, r3, #28
 8006f26:	d422      	bmi.n	8006f6e <__swsetup_r+0x62>
 8006f28:	06da      	lsls	r2, r3, #27
 8006f2a:	d407      	bmi.n	8006f3c <__swsetup_r+0x30>
 8006f2c:	2209      	movs	r2, #9
 8006f2e:	602a      	str	r2, [r5, #0]
 8006f30:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f34:	81a3      	strh	r3, [r4, #12]
 8006f36:	f04f 30ff 	mov.w	r0, #4294967295
 8006f3a:	e033      	b.n	8006fa4 <__swsetup_r+0x98>
 8006f3c:	0758      	lsls	r0, r3, #29
 8006f3e:	d512      	bpl.n	8006f66 <__swsetup_r+0x5a>
 8006f40:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006f42:	b141      	cbz	r1, 8006f56 <__swsetup_r+0x4a>
 8006f44:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006f48:	4299      	cmp	r1, r3
 8006f4a:	d002      	beq.n	8006f52 <__swsetup_r+0x46>
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	f7ff fb2d 	bl	80065ac <_free_r>
 8006f52:	2300      	movs	r3, #0
 8006f54:	6363      	str	r3, [r4, #52]	@ 0x34
 8006f56:	89a3      	ldrh	r3, [r4, #12]
 8006f58:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006f5c:	81a3      	strh	r3, [r4, #12]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	6063      	str	r3, [r4, #4]
 8006f62:	6923      	ldr	r3, [r4, #16]
 8006f64:	6023      	str	r3, [r4, #0]
 8006f66:	89a3      	ldrh	r3, [r4, #12]
 8006f68:	f043 0308 	orr.w	r3, r3, #8
 8006f6c:	81a3      	strh	r3, [r4, #12]
 8006f6e:	6923      	ldr	r3, [r4, #16]
 8006f70:	b94b      	cbnz	r3, 8006f86 <__swsetup_r+0x7a>
 8006f72:	89a3      	ldrh	r3, [r4, #12]
 8006f74:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006f78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f7c:	d003      	beq.n	8006f86 <__swsetup_r+0x7a>
 8006f7e:	4621      	mov	r1, r4
 8006f80:	4628      	mov	r0, r5
 8006f82:	f000 f84f 	bl	8007024 <__smakebuf_r>
 8006f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f8a:	f013 0201 	ands.w	r2, r3, #1
 8006f8e:	d00a      	beq.n	8006fa6 <__swsetup_r+0x9a>
 8006f90:	2200      	movs	r2, #0
 8006f92:	60a2      	str	r2, [r4, #8]
 8006f94:	6962      	ldr	r2, [r4, #20]
 8006f96:	4252      	negs	r2, r2
 8006f98:	61a2      	str	r2, [r4, #24]
 8006f9a:	6922      	ldr	r2, [r4, #16]
 8006f9c:	b942      	cbnz	r2, 8006fb0 <__swsetup_r+0xa4>
 8006f9e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006fa2:	d1c5      	bne.n	8006f30 <__swsetup_r+0x24>
 8006fa4:	bd38      	pop	{r3, r4, r5, pc}
 8006fa6:	0799      	lsls	r1, r3, #30
 8006fa8:	bf58      	it	pl
 8006faa:	6962      	ldrpl	r2, [r4, #20]
 8006fac:	60a2      	str	r2, [r4, #8]
 8006fae:	e7f4      	b.n	8006f9a <__swsetup_r+0x8e>
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	e7f7      	b.n	8006fa4 <__swsetup_r+0x98>
 8006fb4:	20000020 	.word	0x20000020

08006fb8 <_sbrk_r>:
 8006fb8:	b538      	push	{r3, r4, r5, lr}
 8006fba:	4d06      	ldr	r5, [pc, #24]	@ (8006fd4 <_sbrk_r+0x1c>)
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	602b      	str	r3, [r5, #0]
 8006fc4:	f7f9 fe8c 	bl	8000ce0 <_sbrk>
 8006fc8:	1c43      	adds	r3, r0, #1
 8006fca:	d102      	bne.n	8006fd2 <_sbrk_r+0x1a>
 8006fcc:	682b      	ldr	r3, [r5, #0]
 8006fce:	b103      	cbz	r3, 8006fd2 <_sbrk_r+0x1a>
 8006fd0:	6023      	str	r3, [r4, #0]
 8006fd2:	bd38      	pop	{r3, r4, r5, pc}
 8006fd4:	2000505c 	.word	0x2000505c

08006fd8 <__swhatbuf_r>:
 8006fd8:	b570      	push	{r4, r5, r6, lr}
 8006fda:	460c      	mov	r4, r1
 8006fdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fe0:	2900      	cmp	r1, #0
 8006fe2:	b096      	sub	sp, #88	@ 0x58
 8006fe4:	4615      	mov	r5, r2
 8006fe6:	461e      	mov	r6, r3
 8006fe8:	da0d      	bge.n	8007006 <__swhatbuf_r+0x2e>
 8006fea:	89a3      	ldrh	r3, [r4, #12]
 8006fec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006ff0:	f04f 0100 	mov.w	r1, #0
 8006ff4:	bf14      	ite	ne
 8006ff6:	2340      	movne	r3, #64	@ 0x40
 8006ff8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006ffc:	2000      	movs	r0, #0
 8006ffe:	6031      	str	r1, [r6, #0]
 8007000:	602b      	str	r3, [r5, #0]
 8007002:	b016      	add	sp, #88	@ 0x58
 8007004:	bd70      	pop	{r4, r5, r6, pc}
 8007006:	466a      	mov	r2, sp
 8007008:	f000 f848 	bl	800709c <_fstat_r>
 800700c:	2800      	cmp	r0, #0
 800700e:	dbec      	blt.n	8006fea <__swhatbuf_r+0x12>
 8007010:	9901      	ldr	r1, [sp, #4]
 8007012:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007016:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800701a:	4259      	negs	r1, r3
 800701c:	4159      	adcs	r1, r3
 800701e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007022:	e7eb      	b.n	8006ffc <__swhatbuf_r+0x24>

08007024 <__smakebuf_r>:
 8007024:	898b      	ldrh	r3, [r1, #12]
 8007026:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007028:	079d      	lsls	r5, r3, #30
 800702a:	4606      	mov	r6, r0
 800702c:	460c      	mov	r4, r1
 800702e:	d507      	bpl.n	8007040 <__smakebuf_r+0x1c>
 8007030:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007034:	6023      	str	r3, [r4, #0]
 8007036:	6123      	str	r3, [r4, #16]
 8007038:	2301      	movs	r3, #1
 800703a:	6163      	str	r3, [r4, #20]
 800703c:	b003      	add	sp, #12
 800703e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007040:	ab01      	add	r3, sp, #4
 8007042:	466a      	mov	r2, sp
 8007044:	f7ff ffc8 	bl	8006fd8 <__swhatbuf_r>
 8007048:	9f00      	ldr	r7, [sp, #0]
 800704a:	4605      	mov	r5, r0
 800704c:	4639      	mov	r1, r7
 800704e:	4630      	mov	r0, r6
 8007050:	f7ff fb18 	bl	8006684 <_malloc_r>
 8007054:	b948      	cbnz	r0, 800706a <__smakebuf_r+0x46>
 8007056:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800705a:	059a      	lsls	r2, r3, #22
 800705c:	d4ee      	bmi.n	800703c <__smakebuf_r+0x18>
 800705e:	f023 0303 	bic.w	r3, r3, #3
 8007062:	f043 0302 	orr.w	r3, r3, #2
 8007066:	81a3      	strh	r3, [r4, #12]
 8007068:	e7e2      	b.n	8007030 <__smakebuf_r+0xc>
 800706a:	89a3      	ldrh	r3, [r4, #12]
 800706c:	6020      	str	r0, [r4, #0]
 800706e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007072:	81a3      	strh	r3, [r4, #12]
 8007074:	9b01      	ldr	r3, [sp, #4]
 8007076:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800707a:	b15b      	cbz	r3, 8007094 <__smakebuf_r+0x70>
 800707c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007080:	4630      	mov	r0, r6
 8007082:	f000 f81d 	bl	80070c0 <_isatty_r>
 8007086:	b128      	cbz	r0, 8007094 <__smakebuf_r+0x70>
 8007088:	89a3      	ldrh	r3, [r4, #12]
 800708a:	f023 0303 	bic.w	r3, r3, #3
 800708e:	f043 0301 	orr.w	r3, r3, #1
 8007092:	81a3      	strh	r3, [r4, #12]
 8007094:	89a3      	ldrh	r3, [r4, #12]
 8007096:	431d      	orrs	r5, r3
 8007098:	81a5      	strh	r5, [r4, #12]
 800709a:	e7cf      	b.n	800703c <__smakebuf_r+0x18>

0800709c <_fstat_r>:
 800709c:	b538      	push	{r3, r4, r5, lr}
 800709e:	4d07      	ldr	r5, [pc, #28]	@ (80070bc <_fstat_r+0x20>)
 80070a0:	2300      	movs	r3, #0
 80070a2:	4604      	mov	r4, r0
 80070a4:	4608      	mov	r0, r1
 80070a6:	4611      	mov	r1, r2
 80070a8:	602b      	str	r3, [r5, #0]
 80070aa:	f7f9 fdf0 	bl	8000c8e <_fstat>
 80070ae:	1c43      	adds	r3, r0, #1
 80070b0:	d102      	bne.n	80070b8 <_fstat_r+0x1c>
 80070b2:	682b      	ldr	r3, [r5, #0]
 80070b4:	b103      	cbz	r3, 80070b8 <_fstat_r+0x1c>
 80070b6:	6023      	str	r3, [r4, #0]
 80070b8:	bd38      	pop	{r3, r4, r5, pc}
 80070ba:	bf00      	nop
 80070bc:	2000505c 	.word	0x2000505c

080070c0 <_isatty_r>:
 80070c0:	b538      	push	{r3, r4, r5, lr}
 80070c2:	4d06      	ldr	r5, [pc, #24]	@ (80070dc <_isatty_r+0x1c>)
 80070c4:	2300      	movs	r3, #0
 80070c6:	4604      	mov	r4, r0
 80070c8:	4608      	mov	r0, r1
 80070ca:	602b      	str	r3, [r5, #0]
 80070cc:	f7f9 fdef 	bl	8000cae <_isatty>
 80070d0:	1c43      	adds	r3, r0, #1
 80070d2:	d102      	bne.n	80070da <_isatty_r+0x1a>
 80070d4:	682b      	ldr	r3, [r5, #0]
 80070d6:	b103      	cbz	r3, 80070da <_isatty_r+0x1a>
 80070d8:	6023      	str	r3, [r4, #0]
 80070da:	bd38      	pop	{r3, r4, r5, pc}
 80070dc:	2000505c 	.word	0x2000505c

080070e0 <_init>:
 80070e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070e2:	bf00      	nop
 80070e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070e6:	bc08      	pop	{r3}
 80070e8:	469e      	mov	lr, r3
 80070ea:	4770      	bx	lr

080070ec <_fini>:
 80070ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ee:	bf00      	nop
 80070f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80070f2:	bc08      	pop	{r3}
 80070f4:	469e      	mov	lr, r3
 80070f6:	4770      	bx	lr
