;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 11/12/2024 9:02:40 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0x02003E  	LJMP 62
0x0003	0x020000  	LJMP 0
0x0006	0x00      	NOP
0x0007	0x00      	NOP
0x0008	0x00      	NOP
0x0009	0x00      	NOP
0x000A	0x00      	NOP
0x000B	0x020000  	LJMP 0
0x000E	0x00      	NOP
0x000F	0x00      	NOP
0x0010	0x00      	NOP
0x0011	0x00      	NOP
0x0012	0x00      	NOP
0x0013	0x020000  	LJMP 0
0x0016	0x00      	NOP
0x0017	0x00      	NOP
0x0018	0x00      	NOP
0x0019	0x00      	NOP
0x001A	0x00      	NOP
0x001B	0x020000  	LJMP 0
0x001E	0x00      	NOP
0x001F	0x00      	NOP
0x0020	0x00      	NOP
0x0021	0x00      	NOP
0x0022	0x00      	NOP
0x0023	0x020000  	LJMP 0
_Fn_DELAY:
;BT2.c,9 :: 		void Fn_DELAY (unsigned int_vrui_Time)
;BT2.c,11 :: 		while(int_vrui_Time--);
L_Fn_DELAY0:
0x0026	0xA80A    	MOV R0, FARG_Fn_DELAY_int_vrui_Time
0x0028	0xA90B    	MOV R1, FARG_Fn_DELAY_int_vrui_Time+1
0x002A	0xC3      	CLR C
0x002B	0xE50A    	MOV A, FARG_Fn_DELAY_int_vrui_Time
0x002D	0x9401    	SUBB A, #1
0x002F	0xF50A    	MOV FARG_Fn_DELAY_int_vrui_Time, A
0x0031	0xE50B    	MOV A, FARG_Fn_DELAY_int_vrui_Time+1
0x0033	0x9400    	SUBB A, #0
0x0035	0xF50B    	MOV FARG_Fn_DELAY_int_vrui_Time+1, A
0x0037	0xE8      	MOV A, R0
0x0038	0x49      	ORL A, R1
0x0039	0x6002    	JZ L_Fn_DELAY1
0x003B	0x80E9    	SJMP L_Fn_DELAY0
L_Fn_DELAY1:
;BT2.c,12 :: 		}
0x003D	0x22      	RET
; end of _Fn_DELAY
_main:
0x003E	0x75810C  	MOV SP, #12
;BT2.c,14 :: 		void main()// tao chuong trinh chinh
;BT2.c,18 :: 		while(1)
L_main2:
;BT2.c,20 :: 		for(j = 0; j < 200; j++)
0x0041	0x750900  	MOV main_j_L0, #0
L_main4:
0x0044	0xC3      	CLR C
0x0045	0xE509    	MOV A, main_j_L0
0x0047	0x94C8    	SUBB A, #200
0x0049	0x504F    	JNC L_main5
;BT2.c,22 :: 		for(i = 0; i < 8; i++)
0x004B	0x750800  	MOV main_i_L0, #0
L_main7:
0x004E	0xC3      	CLR C
0x004F	0xE508    	MOV A, main_i_L0
0x0051	0x9408    	SUBB A, #8
0x0053	0x5041    	JNC L_main8
;BT2.c,24 :: 		P3 = ChuB[i];
0x0055	0xE508    	MOV A, main_i_L0
0x0057	0x2468    	ADD A, lo_addr(_chuB)
0x0059	0xF9      	MOV R1, A
0x005A	0xE4      	CLR A
0x005B	0x3401    	ADDC A, hi_addr(_chuB)
0x005D	0xFA      	MOV R2, A
0x005E	0x850182  	MOV DP0L, 1
0x0061	0x850283  	MOV DP0H, 2
0x0064	0xE4      	CLR A
0x0065	0x93      	MOVC A, @A+DPTR
0x0066	0xF8      	MOV R0, A
0x0067	0x8500B0  	MOV P3, 0
;BT2.c,25 :: 		P2 = QuetB[i];
0x006A	0xE508    	MOV A, main_i_L0
0x006C	0x2470    	ADD A, lo_addr(_QuetB)
0x006E	0xF9      	MOV R1, A
0x006F	0xE4      	CLR A
0x0070	0x3401    	ADDC A, hi_addr(_QuetB)
0x0072	0xFA      	MOV R2, A
0x0073	0x850182  	MOV DP0L, 1
0x0076	0x850283  	MOV DP0H, 2
0x0079	0xE4      	CLR A
0x007A	0x93      	MOVC A, @A+DPTR
0x007B	0xF8      	MOV R0, A
0x007C	0x8500A0  	MOV P2, 0
;BT2.c,26 :: 		Fn_DELAY(50);
0x007F	0x750A32  	MOV FARG_Fn_DELAY_int_vrui_Time, #50
0x0082	0x750B00  	MOV FARG_Fn_DELAY_int_vrui_Time+1, #0
0x0085	0x1126    	ACALL _Fn_DELAY
;BT2.c,27 :: 		P3 = 0X00;
0x0087	0x75B000  	MOV P3, #0
;BT2.c,28 :: 		Fn_DELAY(10);
0x008A	0x750A0A  	MOV FARG_Fn_DELAY_int_vrui_Time, #10
0x008D	0x750B00  	MOV FARG_Fn_DELAY_int_vrui_Time+1, #0
0x0090	0x1126    	ACALL _Fn_DELAY
;BT2.c,22 :: 		for(i = 0; i < 8; i++)
0x0092	0x0508    	INC main_i_L0
;BT2.c,29 :: 		}
0x0094	0x80B8    	SJMP L_main7
L_main8:
;BT2.c,20 :: 		for(j = 0; j < 200; j++)
0x0096	0x0509    	INC main_j_L0
;BT2.c,30 :: 		}
0x0098	0x80AA    	SJMP L_main4
L_main5:
;BT2.c,31 :: 		for(j = 0; j < 200; j++)
0x009A	0x750900  	MOV main_j_L0, #0
L_main10:
0x009D	0xC3      	CLR C
0x009E	0xE509    	MOV A, main_j_L0
0x00A0	0x94C8    	SUBB A, #200
0x00A2	0x504F    	JNC L_main11
;BT2.c,33 :: 		for(i = 0; i < 8; i++)
0x00A4	0x750800  	MOV main_i_L0, #0
L_main13:
0x00A7	0xC3      	CLR C
0x00A8	0xE508    	MOV A, main_i_L0
0x00AA	0x9408    	SUBB A, #8
0x00AC	0x5041    	JNC L_main14
;BT2.c,35 :: 		P3 = ChuE[i];
0x00AE	0xE508    	MOV A, main_i_L0
0x00B0	0x2478    	ADD A, lo_addr(_chuE)
0x00B2	0xF9      	MOV R1, A
0x00B3	0xE4      	CLR A
0x00B4	0x3401    	ADDC A, hi_addr(_chuE)
0x00B6	0xFA      	MOV R2, A
0x00B7	0x850182  	MOV DP0L, 1
0x00BA	0x850283  	MOV DP0H, 2
0x00BD	0xE4      	CLR A
0x00BE	0x93      	MOVC A, @A+DPTR
0x00BF	0xF8      	MOV R0, A
0x00C0	0x8500B0  	MOV P3, 0
;BT2.c,36 :: 		P2 = QuetE[i];
0x00C3	0xE508    	MOV A, main_i_L0
0x00C5	0x2450    	ADD A, lo_addr(_QuetE)
0x00C7	0xF9      	MOV R1, A
0x00C8	0xE4      	CLR A
0x00C9	0x3401    	ADDC A, hi_addr(_QuetE)
0x00CB	0xFA      	MOV R2, A
0x00CC	0x850182  	MOV DP0L, 1
0x00CF	0x850283  	MOV DP0H, 2
0x00D2	0xE4      	CLR A
0x00D3	0x93      	MOVC A, @A+DPTR
0x00D4	0xF8      	MOV R0, A
0x00D5	0x8500A0  	MOV P2, 0
;BT2.c,37 :: 		Fn_DELAY(50);
0x00D8	0x750A32  	MOV FARG_Fn_DELAY_int_vrui_Time, #50
0x00DB	0x750B00  	MOV FARG_Fn_DELAY_int_vrui_Time+1, #0
0x00DE	0x1126    	ACALL _Fn_DELAY
;BT2.c,38 :: 		P3 = 0X00;
0x00E0	0x75B000  	MOV P3, #0
;BT2.c,39 :: 		Fn_DELAY(10);
0x00E3	0x750A0A  	MOV FARG_Fn_DELAY_int_vrui_Time, #10
0x00E6	0x750B00  	MOV FARG_Fn_DELAY_int_vrui_Time+1, #0
0x00E9	0x1126    	ACALL _Fn_DELAY
;BT2.c,33 :: 		for(i = 0; i < 8; i++)
0x00EB	0x0508    	INC main_i_L0
;BT2.c,40 :: 		}
0x00ED	0x80B8    	SJMP L_main13
L_main14:
;BT2.c,31 :: 		for(j = 0; j < 200; j++)
0x00EF	0x0509    	INC main_j_L0
;BT2.c,41 :: 		}
0x00F1	0x80AA    	SJMP L_main10
L_main11:
;BT2.c,42 :: 		for(j = 0; j < 200; j++)
0x00F3	0x750900  	MOV main_j_L0, #0
L_main16:
0x00F6	0xC3      	CLR C
0x00F7	0xE509    	MOV A, main_j_L0
0x00F9	0x94C8    	SUBB A, #200
0x00FB	0x504F    	JNC L_main17
;BT2.c,44 :: 		for(i = 0; i < 8; i++)
0x00FD	0x750800  	MOV main_i_L0, #0
L_main19:
0x0100	0xC3      	CLR C
0x0101	0xE508    	MOV A, main_i_L0
0x0103	0x9408    	SUBB A, #8
0x0105	0x5041    	JNC L_main20
;BT2.c,46 :: 		P3 = ChuN[i];
0x0107	0xE508    	MOV A, main_i_L0
0x0109	0x2458    	ADD A, lo_addr(_chuN)
0x010B	0xF9      	MOV R1, A
0x010C	0xE4      	CLR A
0x010D	0x3401    	ADDC A, hi_addr(_chuN)
0x010F	0xFA      	MOV R2, A
0x0110	0x850182  	MOV DP0L, 1
0x0113	0x850283  	MOV DP0H, 2
0x0116	0xE4      	CLR A
0x0117	0x93      	MOVC A, @A+DPTR
0x0118	0xF8      	MOV R0, A
0x0119	0x8500B0  	MOV P3, 0
;BT2.c,47 :: 		P2 = QuetN[i];
0x011C	0xE508    	MOV A, main_i_L0
0x011E	0x2460    	ADD A, lo_addr(_QuetN)
0x0120	0xF9      	MOV R1, A
0x0121	0xE4      	CLR A
0x0122	0x3401    	ADDC A, hi_addr(_QuetN)
0x0124	0xFA      	MOV R2, A
0x0125	0x850182  	MOV DP0L, 1
0x0128	0x850283  	MOV DP0H, 2
0x012B	0xE4      	CLR A
0x012C	0x93      	MOVC A, @A+DPTR
0x012D	0xF8      	MOV R0, A
0x012E	0x8500A0  	MOV P2, 0
;BT2.c,48 :: 		Fn_DELAY(50);
0x0131	0x750A32  	MOV FARG_Fn_DELAY_int_vrui_Time, #50
0x0134	0x750B00  	MOV FARG_Fn_DELAY_int_vrui_Time+1, #0
0x0137	0x1126    	ACALL _Fn_DELAY
;BT2.c,49 :: 		P3 = 0X00;
0x0139	0x75B000  	MOV P3, #0
;BT2.c,50 :: 		Fn_DELAY(10);
0x013C	0x750A0A  	MOV FARG_Fn_DELAY_int_vrui_Time, #10
0x013F	0x750B00  	MOV FARG_Fn_DELAY_int_vrui_Time+1, #0
0x0142	0x1126    	ACALL _Fn_DELAY
;BT2.c,44 :: 		for(i = 0; i < 8; i++)
0x0144	0x0508    	INC main_i_L0
;BT2.c,51 :: 		}
0x0146	0x80B8    	SJMP L_main19
L_main20:
;BT2.c,42 :: 		for(j = 0; j < 200; j++)
0x0148	0x0509    	INC main_j_L0
;BT2.c,52 :: 		}
0x014A	0x80AA    	SJMP L_main16
L_main17:
;BT2.c,53 :: 		}
0x014C	0x0141    	AJMP L_main2
;BT2.c,54 :: 		}
0x014E	0x80FE    	SJMP #254
; end of _main
;BT2.c,6 :: _QuetE
0x0150	0xFEFDFB ;_QuetE+0
0x0153	0xF7EFDF ;_QuetE+3
0x0156	0xBF7F ;_QuetE+6
; end of _QuetE
;BT2.c,3 :: _chuN
0x0158	0x007E7E ;_chuN+0
0x015B	0x606060 ;_chuN+3
0x015E	0x7E7E ;_chuN+6
; end of _chuN
;BT2.c,7 :: _QuetN
0x0160	0xFEFDFB ;_QuetN+0
0x0163	0xF7EFDF ;_QuetN+3
0x0166	0xBF7F ;_QuetN+6
; end of _QuetN
;BT2.c,1 :: _chuB
0x0168	0x006666 ;_chuB+0
0x016B	0x666666 ;_chuB+3
0x016E	0x7E7E ;_chuB+6
; end of _chuB
;BT2.c,5 :: _QuetB
0x0170	0xFEFDFB ;_QuetB+0
0x0173	0xF7EFDF ;_QuetB+3
0x0176	0xBF7F ;_QuetB+6
; end of _QuetB
;BT2.c,2 :: _chuE
0x0178	0x007E7E ;_chuE+0
0x017B	0x666666 ;_chuE+3
0x017E	0x7E7E ;_chuE+6
; end of _chuE
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0026      [24]    _Fn_DELAY
0x003E     [274]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    main_i_L0
0x0009       [1]    main_j_L0
0x000A       [2]    FARG_Fn_DELAY_int_vrui_Time
0x0081       [1]    SP
0x0082       [1]    DPL
0x0083       [1]    DPH
0x00A0       [1]    P2
0x00B0       [1]    P3
0x00D0       [1]    PSW
0x00E0       [1]    ACC
0x00F0       [1]    B
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x0150       [8]    _QuetE
0x0158       [8]    _chuN
0x0160       [8]    _QuetN
0x0168       [8]    _chuB
0x0170       [8]    _QuetB
0x0178       [8]    _chuE
//** Label List: ** 
//----------------------------------------------
  L_Fn_DELAY0
  L_Fn_DELAY1
  L_main2
  L_main3
  L_main4
  L_main5
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_main15
  L_main16
  L_main17
  L_main18
  L_main19
  L_main20
  L_main21
  _Fn_DELAY
  _main
