// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2.2 (64-bit)
// Version: 2020.2.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        src_mat_420_dout,
        src_mat_420_empty_n,
        src_mat_420_read,
        dst_mat_421_din,
        dst_mat_421_full_n,
        dst_mat_421_write,
        p_read,
        p_read1,
        p_read2,
        p_read3
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_pp0_stage0 = 13'd2;
parameter    ap_ST_fsm_state4 = 13'd4;
parameter    ap_ST_fsm_state5 = 13'd8;
parameter    ap_ST_fsm_state6 = 13'd16;
parameter    ap_ST_fsm_state7 = 13'd32;
parameter    ap_ST_fsm_state8 = 13'd64;
parameter    ap_ST_fsm_state9 = 13'd128;
parameter    ap_ST_fsm_state10 = 13'd256;
parameter    ap_ST_fsm_state11 = 13'd512;
parameter    ap_ST_fsm_state12 = 13'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 13'd2048;
parameter    ap_ST_fsm_state28 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] src_mat_420_dout;
input   src_mat_420_empty_n;
output   src_mat_420_read;
output  [23:0] dst_mat_421_din;
input   dst_mat_421_full_n;
output   dst_mat_421_write;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg src_mat_420_read;
reg dst_mat_421_write;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    src_mat_420_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln332_reg_2146;
reg    ap_enable_reg_pp1_iter4;
wire    ap_block_pp1_stage0;
reg   [0:0] icmp_ln389_reg_2367;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter3_reg;
reg   [0:0] cmp89_reg_2297;
reg   [0:0] and_ln406_reg_2381;
reg   [0:0] and_ln406_reg_2381_pp1_iter3_reg;
reg    dst_mat_421_blk_n;
reg    ap_enable_reg_pp1_iter14;
reg   [0:0] slt_reg_2292;
reg   [0:0] and_ln487_reg_2391;
reg   [0:0] and_ln487_reg_2391_pp1_iter13_reg;
reg   [0:0] icmp_ln489_reg_2395;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter13_reg;
reg   [0:0] and_ln486_reg_2399;
reg   [0:0] and_ln486_reg_2399_pp1_iter13_reg;
reg   [32:0] indvar_flatten_reg_371;
reg   [1:0] i_reg_382;
reg   [31:0] j_reg_393;
reg   [63:0] j_2_reg_451;
reg   [63:0] j_2_reg_451_pp1_iter1_reg;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state13_pp1_stage0_iter0;
wire    ap_block_state14_pp1_stage0_iter1;
wire    ap_block_state15_pp1_stage0_iter2;
wire    ap_block_state16_pp1_stage0_iter3;
reg    ap_predicate_op189_read_state17;
reg    ap_block_state17_pp1_stage0_iter4;
wire    ap_block_state18_pp1_stage0_iter5;
wire    ap_block_state19_pp1_stage0_iter6;
wire    ap_block_state20_pp1_stage0_iter7;
wire    ap_block_state21_pp1_stage0_iter8;
wire    ap_block_state22_pp1_stage0_iter9;
wire    ap_block_state23_pp1_stage0_iter10;
wire    ap_block_state24_pp1_stage0_iter11;
wire    ap_block_state25_pp1_stage0_iter12;
wire    ap_block_state26_pp1_stage0_iter13;
reg    ap_predicate_op424_write_state27;
reg    ap_block_state27_pp1_stage0_iter14;
reg    ap_block_pp1_stage0_11001;
reg   [63:0] j_2_reg_451_pp1_iter2_reg;
reg   [63:0] j_2_reg_451_pp1_iter3_reg;
reg   [63:0] j_2_reg_451_pp1_iter4_reg;
reg   [16:0] conv_i_i202_i_phi_reg_466;
reg   [0:0] flag_write_reg_478;
reg   [0:0] flag_write_reg_478_pp1_iter6_reg;
wire   [23:0] line_buffer_V_1_0_q0;
reg   [23:0] reg_606;
reg    ap_enable_reg_pp1_iter6;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter5_reg;
reg   [31:0] first_row_index_5_reg_415;
reg   [0:0] icmp_ln870_2_reg_2385;
reg   [0:0] icmp_ln870_2_reg_2385_pp1_iter5_reg;
wire   [23:0] line_buffer_V_2_0_q0;
reg   [23:0] reg_614;
wire   [23:0] line_buffer_V_0_0_q0;
reg   [23:0] reg_622;
wire   [23:0] line_buffer_V_1_0_q1;
reg    ap_enable_reg_pp1_iter7;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter6_reg;
reg   [0:0] icmp_ln870_2_reg_2385_pp1_iter6_reg;
wire   [23:0] line_buffer_V_2_0_q1;
wire   [23:0] line_buffer_V_0_0_q1;
wire   [32:0] tmp_fu_654_p3;
reg   [32:0] tmp_reg_2136;
wire   [32:0] add_ln332_fu_662_p2;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_block_state3_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln332_fu_668_p2;
wire   [31:0] select_ln332_fu_678_p3;
reg   [31:0] select_ln332_reg_2150;
wire   [1:0] select_ln332_1_fu_692_p3;
reg   [1:0] select_ln332_1_reg_2155;
wire   [0:0] trunc_ln332_fu_700_p1;
reg   [0:0] trunc_ln332_reg_2160;
wire   [31:0] add_ln337_fu_704_p2;
wire   [15:0] trunc_ln300_fu_715_p1;
reg   [15:0] trunc_ln300_reg_2189;
wire    ap_CS_fsm_state4;
wire   [63:0] xnew_fu_719_p3;
reg   [63:0] xnew_reg_2194;
wire   [15:0] trunc_ln301_fu_737_p1;
reg   [15:0] trunc_ln301_reg_2199;
wire    ap_CS_fsm_state5;
wire   [47:0] scalex_V_fu_741_p1;
reg   [47:0] scalex_V_reg_2204;
wire   [63:0] ynew_fu_745_p3;
reg   [63:0] ynew_reg_2209;
wire  signed [63:0] sext_ln293_fu_753_p1;
reg  signed [63:0] sext_ln293_reg_2214;
wire    ap_CS_fsm_state6;
wire   [47:0] trunc_ln703_1_fu_756_p1;
reg   [47:0] trunc_ln703_1_reg_2219;
wire   [31:0] loop_row_count_fu_764_p3;
reg   [31:0] loop_row_count_reg_2224;
wire   [31:0] sub272_fu_780_p2;
reg   [31:0] sub272_reg_2229;
wire   [31:0] tmp_V_fu_785_p2;
reg   [31:0] tmp_V_reg_2234;
wire   [0:0] cmp7515_fu_790_p2;
reg   [0:0] cmp7515_reg_2239;
wire   [42:0] rhs_cast_fu_816_p1;
reg   [42:0] rhs_cast_reg_2243;
wire   [53:0] shl_i_i_i_i233_i_fu_825_p3;
reg   [53:0] shl_i_i_i_i233_i_reg_2248;
wire   [53:0] shl_i_i_i_i_i_fu_833_p3;
reg   [53:0] shl_i_i_i_i_i_reg_2253;
wire   [41:0] indexx_pre_V_1_fu_845_p3;
reg   [41:0] indexx_pre_V_1_reg_2258;
wire   [41:0] shl_i_i_i216_i_fu_857_p3;
reg   [41:0] shl_i_i_i216_i_reg_2263;
wire  signed [63:0] sext_ln382_fu_865_p1;
reg  signed [63:0] sext_ln382_reg_2268;
wire  signed [63:0] smax_cast_fu_878_p1;
reg  signed [63:0] smax_cast_reg_2273;
wire   [21:0] sub_ln851_fu_882_p2;
reg   [21:0] sub_ln851_reg_2278;
wire   [31:0] i_3_fu_888_p2;
reg   [31:0] i_3_reg_2283;
wire    ap_CS_fsm_state7;
wire   [0:0] icmp_ln382_fu_894_p2;
reg   [0:0] icmp_ln382_reg_2288;
wire   [0:0] slt_fu_899_p2;
wire    ap_CS_fsm_state8;
wire   [0:0] cmp89_fu_908_p2;
wire    ap_CS_fsm_state11;
wire   [31:0] op2_assign_fu_913_p2;
reg   [31:0] op2_assign_reg_2304;
wire   [0:0] cmp277_fu_919_p2;
reg   [0:0] cmp277_reg_2312;
wire   [31:0] op2_assign_1_fu_924_p2;
reg   [31:0] op2_assign_1_reg_2318;
wire   [41:0] indexy_pre_V_fu_987_p3;
reg   [41:0] indexy_pre_V_reg_2324;
reg   [16:0] ret_V_3_cast_reg_2329;
reg   [0:0] p_Result_s_reg_2336;
wire   [23:0] empty_44_fu_1013_p1;
reg   [23:0] empty_44_reg_2341;
wire   [16:0] ret_V_22_fu_1030_p3;
reg   [16:0] ret_V_22_reg_2346;
wire   [16:0] add_i_i_i_i_i199_i_fu_1038_p2;
reg   [16:0] add_i_i_i_i_i199_i_reg_2352;
wire    ap_CS_fsm_state12;
wire   [0:0] xor_ln882_fu_1051_p2;
reg   [0:0] xor_ln882_reg_2357;
wire   [63:0] add_ln389_fu_1057_p2;
reg   [63:0] add_ln389_reg_2362;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] icmp_ln389_fu_1063_p2;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter1_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter2_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter4_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter7_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter8_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter9_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter10_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter11_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter12_reg;
reg   [0:0] icmp_ln389_reg_2367_pp1_iter13_reg;
wire   [16:0] ret_V_23_fu_1083_p3;
reg   [16:0] ret_V_23_reg_2371;
reg   [16:0] ret_V_23_reg_2371_pp1_iter1_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter2_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter3_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter4_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter5_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter6_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter7_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter8_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter9_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter10_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter11_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter12_reg;
reg   [16:0] ret_V_23_reg_2371_pp1_iter13_reg;
wire   [1:0] trunc_ln728_fu_1089_p1;
reg   [1:0] trunc_ln728_reg_2376;
reg   [1:0] trunc_ln728_reg_2376_pp1_iter1_reg;
reg   [1:0] trunc_ln728_reg_2376_pp1_iter2_reg;
reg   [1:0] trunc_ln728_reg_2376_pp1_iter3_reg;
reg   [1:0] trunc_ln728_reg_2376_pp1_iter4_reg;
reg   [1:0] trunc_ln728_reg_2376_pp1_iter5_reg;
reg   [1:0] trunc_ln728_reg_2376_pp1_iter6_reg;
wire   [0:0] and_ln406_fu_1098_p2;
reg   [0:0] and_ln406_reg_2381_pp1_iter1_reg;
reg   [0:0] and_ln406_reg_2381_pp1_iter2_reg;
wire   [0:0] icmp_ln870_2_fu_1107_p2;
reg   [0:0] icmp_ln870_2_reg_2385_pp1_iter1_reg;
reg   [0:0] icmp_ln870_2_reg_2385_pp1_iter2_reg;
reg   [0:0] icmp_ln870_2_reg_2385_pp1_iter3_reg;
reg   [0:0] icmp_ln870_2_reg_2385_pp1_iter4_reg;
reg   [0:0] icmp_ln870_2_reg_2385_pp1_iter7_reg;
wire   [0:0] and_ln487_fu_1112_p2;
reg   [0:0] and_ln487_reg_2391_pp1_iter1_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter2_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter3_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter4_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter5_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter6_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter7_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter8_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter9_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter10_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter11_reg;
reg   [0:0] and_ln487_reg_2391_pp1_iter12_reg;
wire   [0:0] icmp_ln489_fu_1117_p2;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter1_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter2_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter3_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter4_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter5_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter6_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter7_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter8_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter9_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter10_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter11_reg;
reg   [0:0] icmp_ln489_reg_2395_pp1_iter12_reg;
wire   [0:0] and_ln486_fu_1127_p2;
reg   [0:0] and_ln486_reg_2399_pp1_iter1_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter2_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter3_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter4_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter5_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter6_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter7_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter8_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter9_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter10_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter11_reg;
reg   [0:0] and_ln486_reg_2399_pp1_iter12_reg;
wire   [31:0] zext_ln395_fu_1137_p1;
wire   [41:0] indexx_pre_V_fu_1166_p3;
reg   [41:0] indexx_pre_V_reg_2408;
reg   [16:0] trunc_ln_reg_2413;
wire   [21:0] trunc_ln851_1_fu_1184_p1;
reg   [21:0] trunc_ln851_1_reg_2420;
wire   [23:0] trunc_ln703_2_fu_1188_p1;
reg   [23:0] trunc_ln703_2_reg_2425;
wire   [11:0] idx_nxt_fu_1262_p2;
reg   [11:0] idx_nxt_reg_2430;
wire   [11:0] line_buffer_V_1_0_addr_1_gep_fu_282_p3;
wire   [11:0] line_buffer_V_2_0_addr_gep_fu_296_p3;
wire   [11:0] line_buffer_V_0_0_addr_1_gep_fu_303_p3;
reg   [11:0] Wx_V_reg_2465;
reg   [11:0] Wx_V_reg_2465_pp1_iter6_reg;
reg   [11:0] Wx_V_reg_2465_pp1_iter7_reg;
reg   [11:0] Wx_V_reg_2465_pp1_iter8_reg;
wire   [11:0] line_buffer_V_1_0_addr_2_gep_fu_350_p3;
wire   [11:0] line_buffer_V_2_0_addr_1_gep_fu_357_p3;
wire   [11:0] line_buffer_V_0_0_addr_2_gep_fu_364_p3;
wire   [11:0] Wy_V_fu_1309_p4;
reg   [11:0] Wy_V_reg_2501;
wire   [7:0] A0_V_fu_1340_p1;
reg   [7:0] A0_V_reg_2516;
reg   [7:0] A0_V_reg_2516_pp1_iter9_reg;
reg   [7:0] A0_V_reg_2516_pp1_iter10_reg;
reg   [7:0] A0_V_reg_2516_pp1_iter11_reg;
reg   [7:0] A0_V_reg_2516_pp1_iter12_reg;
wire   [9:0] ret_7_fu_1392_p2;
reg   [9:0] ret_7_reg_2521;
reg  signed [9:0] ret_7_reg_2521_pp1_iter9_reg;
wire   [8:0] ret_9_fu_1404_p2;
reg  signed [8:0] ret_9_reg_2526;
wire   [20:0] zext_ln1118_fu_1414_p1;
wire   [7:0] A0_V_1_fu_1417_p4;
reg   [7:0] A0_V_1_reg_2543;
reg   [7:0] A0_V_1_reg_2543_pp1_iter9_reg;
reg   [7:0] A0_V_1_reg_2543_pp1_iter10_reg;
reg   [7:0] A0_V_1_reg_2543_pp1_iter11_reg;
reg   [7:0] A0_V_1_reg_2543_pp1_iter12_reg;
wire   [9:0] ret_fu_1493_p2;
reg   [9:0] ret_reg_2548;
reg  signed [9:0] ret_reg_2548_pp1_iter9_reg;
wire   [8:0] ret_13_fu_1505_p2;
reg  signed [8:0] ret_13_reg_2553;
wire   [7:0] A0_V_2_fu_1515_p4;
reg   [7:0] A0_V_2_reg_2563;
reg   [7:0] A0_V_2_reg_2563_pp1_iter9_reg;
reg   [7:0] A0_V_2_reg_2563_pp1_iter10_reg;
reg   [7:0] A0_V_2_reg_2563_pp1_iter11_reg;
reg   [7:0] A0_V_2_reg_2563_pp1_iter12_reg;
wire   [9:0] ret_16_fu_1591_p2;
reg   [9:0] ret_16_reg_2568;
reg  signed [9:0] ret_16_reg_2568_pp1_iter9_reg;
wire   [8:0] ret_18_fu_1603_p2;
reg  signed [8:0] ret_18_reg_2573;
wire   [20:0] zext_ln1118_1_fu_1616_p1;
wire   [21:0] zext_ln708_1_fu_1634_p1;
wire   [7:0] ret_V_26_fu_1727_p3;
reg   [7:0] ret_V_26_reg_2657;
wire   [7:0] ret_V_28_fu_1797_p3;
reg   [7:0] ret_V_28_reg_2662;
wire   [7:0] ret_V_30_fu_1867_p3;
reg   [7:0] ret_V_30_reg_2667;
wire   [31:0] output_rows_count_1_fu_1937_p3;
wire    ap_CS_fsm_state28;
wire   [31:0] read_rows_count_2_fu_1990_p3;
wire   [31:0] first_row_index_4_fu_2005_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state13;
reg    ap_enable_reg_pp1_iter1;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg    ap_enable_reg_pp1_iter5;
reg    ap_enable_reg_pp1_iter8;
reg    ap_enable_reg_pp1_iter9;
reg    ap_enable_reg_pp1_iter10;
reg    ap_enable_reg_pp1_iter11;
reg    ap_enable_reg_pp1_iter12;
reg    ap_enable_reg_pp1_iter13;
reg   [11:0] line_buffer_V_0_0_address0;
reg    line_buffer_V_0_0_ce0;
reg    line_buffer_V_0_0_we0;
reg   [23:0] line_buffer_V_0_0_d0;
reg   [11:0] line_buffer_V_0_0_address1;
reg    line_buffer_V_0_0_ce1;
reg   [11:0] line_buffer_V_1_0_address0;
reg    line_buffer_V_1_0_ce0;
reg    line_buffer_V_1_0_we0;
reg   [23:0] line_buffer_V_1_0_d0;
reg   [11:0] line_buffer_V_1_0_address1;
reg    line_buffer_V_1_0_ce1;
reg   [11:0] line_buffer_V_2_0_address0;
reg    line_buffer_V_2_0_ce0;
reg    line_buffer_V_2_0_we0;
reg   [11:0] line_buffer_V_2_0_address1;
reg    line_buffer_V_2_0_ce1;
wire    grp_xfUDivResize_fu_563_ap_start;
wire    grp_xfUDivResize_fu_563_ap_done;
wire    grp_xfUDivResize_fu_563_ap_idle;
wire    grp_xfUDivResize_fu_563_ap_ready;
reg   [63:0] grp_xfUDivResize_fu_563_in_n;
reg   [15:0] grp_xfUDivResize_fu_563_in_d;
wire   [63:0] grp_xfUDivResize_fu_563_ap_return;
reg   [31:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex;
reg   [47:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale;
wire   [41:0] grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;
reg    grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_block_state13_pp1_stage0_iter0_ignore_call5;
wire    ap_block_state14_pp1_stage0_iter1_ignore_call5;
wire    ap_block_state15_pp1_stage0_iter2_ignore_call5;
wire    ap_block_state16_pp1_stage0_iter3_ignore_call5;
reg    ap_block_state17_pp1_stage0_iter4_ignore_call5;
wire    ap_block_state18_pp1_stage0_iter5_ignore_call5;
wire    ap_block_state19_pp1_stage0_iter6_ignore_call5;
wire    ap_block_state20_pp1_stage0_iter7_ignore_call5;
wire    ap_block_state21_pp1_stage0_iter8_ignore_call5;
wire    ap_block_state22_pp1_stage0_iter9_ignore_call5;
wire    ap_block_state23_pp1_stage0_iter10_ignore_call5;
wire    ap_block_state24_pp1_stage0_iter11_ignore_call5;
wire    ap_block_state25_pp1_stage0_iter12_ignore_call5;
wire    ap_block_state26_pp1_stage0_iter13_ignore_call5;
reg    ap_block_state27_pp1_stage0_iter14_ignore_call5;
reg    ap_block_pp1_stage0_11001_ignoreCallOp175;
reg   [1:0] ap_phi_mux_i_phi_fu_386_p4;
reg   [31:0] i_2_reg_404;
reg   [31:0] output_rows_count_reg_427;
reg   [31:0] read_rows_count_reg_439;
reg   [63:0] ap_phi_mux_j_2_phi_fu_458_p4;
wire   [0:0] ap_phi_mux_flag_write_phi_fu_483_p6;
wire   [0:0] ap_phi_reg_pp1_iter0_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter1_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter2_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter3_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter4_flag_write_reg_478;
reg   [0:0] ap_phi_reg_pp1_iter5_flag_write_reg_478;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_495;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_512;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_529;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529;
wire   [23:0] ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_546;
reg   [23:0] ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546;
reg    grp_xfUDivResize_fu_563_ap_start_reg;
wire   [63:0] zext_ln337_fu_710_p1;
wire   [63:0] zext_ln430_fu_1268_p1;
wire   [63:0] zext_ln431_fu_1288_p1;
reg   [23:0] read_pixel_fu_174;
reg   [16:0] nextYScale_V_fu_178;
reg   [16:0] ap_sig_allocacmp_nextYScale_V_2;
reg   [16:0] indexy_V_fu_182;
reg   [16:0] ap_sig_allocacmp_indexy_V_2;
reg    ap_block_pp1_stage0_01001;
wire  signed [31:0] tmp_fu_654_p1;
wire  signed [31:0] icmp_ln337_fu_673_p1;
wire   [0:0] icmp_ln337_fu_673_p2;
wire   [1:0] add_ln332_1_fu_686_p2;
wire  signed [31:0] trunc_ln300_fu_715_p0;
wire  signed [31:0] xnew_fu_719_p1;
wire  signed [31:0] sext_ln293_fu_753_p0;
wire   [0:0] icmp_ln354_fu_760_p2;
wire  signed [31:0] icmp_ln356_fu_770_p0;
wire  signed [31:0] icmp_ln356_fu_770_p1;
wire   [0:0] icmp_ln356_fu_770_p2;
wire  signed [31:0] loop_col_count_fu_774_p1;
wire  signed [31:0] loop_col_count_fu_774_p2;
wire  signed [31:0] tmp_V_fu_785_p0;
wire   [31:0] loop_col_count_fu_774_p3;
wire   [37:0] rhs_fu_806_p4;
wire   [31:0] i_op_assign_fu_820_p2;
wire   [19:0] empty_fu_841_p1;
wire   [19:0] empty_42_fu_853_p1;
wire  signed [31:0] sext_ln382_fu_865_p0;
wire  signed [31:0] empty_43_fu_868_p0;
wire  signed [31:0] empty_43_fu_868_p1;
wire   [0:0] empty_43_fu_868_p2;
wire  signed [31:0] smax_fu_872_p1;
wire  signed [31:0] smax_fu_872_p2;
wire   [31:0] smax_fu_872_p3;
wire   [21:0] conv_i_i_i322_i_cast_fu_796_p4;
wire  signed [41:0] trunc_ln387_fu_904_p0;
wire  signed [41:0] lhs_fu_930_p0;
wire  signed [42:0] lhs_fu_930_p1;
wire   [42:0] ret_V_21_fu_934_p2;
wire  signed [41:0] conv_i_i255_i_fu_957_p0;
wire  signed [41:0] tmp_2_fu_961_p1;
wire   [16:0] ret_V_cast_fu_939_p4;
wire  signed [53:0] conv_i_i255_i_fu_957_p1;
wire   [0:0] cmp_i_i235_i_fu_975_p2;
wire  signed [41:0] spec_select98_fu_980_p2;
wire   [0:0] tmp_2_fu_961_p3;
wire   [41:0] spec_select98_fu_980_p3;
wire   [21:0] trunc_ln387_fu_904_p1;
wire   [0:0] icmp_ln851_fu_1017_p2;
wire   [16:0] add_i_i_i_i_i286_i_fu_969_p2;
wire   [0:0] tmp_1_fu_949_p3;
wire   [16:0] select_ln850_fu_1022_p3;
wire   [31:0] zext_ln882_1_fu_1043_p1;
wire   [0:0] icmp_ln882_1_fu_1046_p2;
wire   [21:0] trunc_ln851_fu_1068_p1;
wire   [0:0] icmp_ln851_1_fu_1071_p2;
wire   [16:0] select_ln850_1_fu_1077_p3;
wire   [0:0] icmp_ln408_fu_1093_p2;
wire   [31:0] zext_ln870_1_fu_1103_p1;
wire   [0:0] icmp_ln870_3_fu_1122_p2;
wire   [19:0] trunc_ln395_fu_1133_p1;
wire  signed [41:0] sext_ln1495_fu_1142_p0;
wire  signed [41:0] tmp_5_fu_1146_p1;
wire  signed [53:0] sext_ln1495_fu_1142_p1;
wire   [0:0] icmp_ln1494_fu_1154_p2;
wire  signed [41:0] select_ln257_fu_1159_p2;
wire   [0:0] tmp_5_fu_1146_p3;
wire   [41:0] select_ln257_fu_1159_p3;
wire   [0:0] icmp_ln851_2_fu_1204_p2;
wire   [16:0] ret_V_6_fu_1209_p2;
wire   [0:0] p_Result_1_fu_1197_p3;
wire   [16:0] select_ln850_2_fu_1214_p3;
wire   [16:0] ret_V_24_fu_1221_p3;
wire   [1:0] trunc_ln728_1_fu_1228_p1;
wire   [23:0] rhs_2_fu_1232_p3;
wire   [31:0] idx_fu_1245_p1;
wire   [0:0] not_cmp_i_i173_fu_1253_p2;
wire   [11:0] empty_45_fu_1249_p1;
wire   [11:0] zext_ln428_fu_1258_p1;
wire   [23:0] ret_V_8_fu_1240_p2;
wire   [23:0] rhs_1_fu_1297_p3;
wire   [23:0] ret_V_fu_1304_p2;
wire   [23:0] p_Val2_s_fu_1333_p3;
wire   [23:0] p_Val2_4_fu_1326_p3;
wire   [7:0] B1_V_fu_1352_p1;
wire   [8:0] zext_ln215_1_fu_1360_p1;
wire   [8:0] zext_ln215_fu_1356_p1;
wire   [7:0] B0_V_fu_1344_p1;
wire   [7:0] A1_V_fu_1348_p1;
wire   [8:0] zext_ln215_3_fu_1374_p1;
wire   [8:0] zext_ln215_2_fu_1370_p1;
wire   [8:0] ret_19_fu_1364_p2;
wire   [8:0] ret_20_fu_1378_p2;
wire   [9:0] zext_ln215_4_fu_1384_p1;
wire   [9:0] zext_ln215_5_fu_1388_p1;
wire  signed [8:0] ret_8_fu_1398_p2;
wire   [7:0] B1_V_1_fu_1447_p4;
wire   [8:0] zext_ln215_7_fu_1461_p1;
wire   [8:0] zext_ln215_6_fu_1457_p1;
wire   [7:0] B0_V_1_fu_1427_p4;
wire   [7:0] A1_V_1_fu_1437_p4;
wire   [8:0] zext_ln215_9_fu_1475_p1;
wire   [8:0] zext_ln215_8_fu_1471_p1;
wire   [8:0] ret_21_fu_1465_p2;
wire   [8:0] ret_22_fu_1479_p2;
wire   [9:0] zext_ln215_10_fu_1485_p1;
wire   [9:0] zext_ln215_11_fu_1489_p1;
wire  signed [8:0] ret_12_fu_1499_p2;
wire   [7:0] B1_V_2_fu_1545_p4;
wire   [8:0] zext_ln215_13_fu_1559_p1;
wire   [8:0] zext_ln215_12_fu_1555_p1;
wire   [7:0] B0_V_2_fu_1525_p4;
wire   [7:0] A1_V_2_fu_1535_p4;
wire   [8:0] zext_ln215_15_fu_1573_p1;
wire   [8:0] zext_ln215_14_fu_1569_p1;
wire   [8:0] ret_23_fu_1563_p2;
wire   [8:0] ret_24_fu_1577_p2;
wire   [9:0] zext_ln215_16_fu_1583_p1;
wire   [9:0] zext_ln215_17_fu_1587_p1;
wire  signed [8:0] ret_17_fu_1597_p2;
wire   [23:0] grp_fu_2013_p2;
wire   [11:0] Wxy_V_fu_1625_p4;
wire  signed [20:0] grp_fu_2020_p2;
wire  signed [20:0] grp_fu_2027_p2;
wire  signed [20:0] grp_fu_2034_p2;
wire  signed [21:0] grp_fu_2041_p3;
wire  signed [21:0] grp_fu_2050_p3;
wire  signed [21:0] grp_fu_2059_p3;
wire  signed [22:0] grp_fu_2068_p3;
wire   [17:0] P4_V_fu_1665_p3;
wire  signed [23:0] sext_ln1192_3_fu_1672_p1;
wire   [23:0] zext_ln1192_fu_1675_p1;
wire   [23:0] ret_V_10_fu_1679_p2;
wire   [9:0] trunc_ln851_2_fu_1703_p1;
wire   [7:0] trunc_ln831_1_fu_1685_p4;
wire   [0:0] icmp_ln851_3_fu_1707_p2;
wire   [7:0] ret_V_11_fu_1713_p2;
wire   [0:0] p_Result_6_fu_1695_p3;
wire   [7:0] select_ln850_3_fu_1719_p3;
wire  signed [22:0] grp_fu_2077_p3;
wire   [17:0] P4_V_1_fu_1735_p3;
wire  signed [23:0] sext_ln1192_8_fu_1742_p1;
wire   [23:0] zext_ln1192_1_fu_1745_p1;
wire   [23:0] ret_V_14_fu_1749_p2;
wire   [9:0] trunc_ln851_3_fu_1773_p1;
wire   [7:0] trunc_ln831_2_fu_1755_p4;
wire   [0:0] icmp_ln851_4_fu_1777_p2;
wire   [7:0] ret_V_15_fu_1783_p2;
wire   [0:0] p_Result_7_fu_1765_p3;
wire   [7:0] select_ln850_4_fu_1789_p3;
wire  signed [22:0] grp_fu_2086_p3;
wire   [17:0] P4_V_2_fu_1805_p3;
wire  signed [23:0] sext_ln1192_13_fu_1812_p1;
wire   [23:0] zext_ln1192_2_fu_1815_p1;
wire   [23:0] ret_V_18_fu_1819_p2;
wire   [9:0] trunc_ln851_4_fu_1843_p1;
wire   [7:0] trunc_ln831_3_fu_1825_p4;
wire   [0:0] icmp_ln851_5_fu_1847_p2;
wire   [7:0] ret_V_19_fu_1853_p2;
wire   [0:0] p_Result_8_fu_1835_p3;
wire   [7:0] select_ln850_5_fu_1859_p3;
wire   [31:0] zext_ln870_fu_1898_p1;
wire   [0:0] icmp_ln870_fu_1902_p2;
wire   [0:0] and_ln509_fu_1907_p2;
wire   [0:0] icmp_ln870_1_fu_1912_p2;
wire   [0:0] or_ln509_fu_1917_p2;
wire   [31:0] add_ln511_fu_1923_p2;
wire   [31:0] select_ln509_fu_1929_p3;
wire   [31:0] zext_ln882_fu_1944_p1;
wire   [31:0] first_row_index_fu_1953_p2;
wire   [0:0] icmp_ln522_fu_1959_p2;
wire   [31:0] read_rows_count_1_fu_1973_p2;
wire   [0:0] icmp_ln882_fu_1948_p2;
wire   [0:0] and_ln882_fu_1985_p2;
wire   [31:0] sel_tmp1_fu_1979_p3;
wire   [31:0] first_row_index_2_fu_1965_p3;
wire   [31:0] first_row_index_3_fu_1998_p3;
wire   [11:0] grp_fu_2013_p0;
wire   [11:0] grp_fu_2013_p1;
wire   [11:0] grp_fu_2020_p0;
wire   [11:0] grp_fu_2027_p0;
wire   [11:0] grp_fu_2034_p0;
wire   [11:0] grp_fu_2041_p0;
wire   [11:0] grp_fu_2050_p0;
wire   [11:0] grp_fu_2059_p0;
wire   [11:0] grp_fu_2068_p0;
wire   [11:0] grp_fu_2077_p0;
wire   [11:0] grp_fu_2086_p0;
reg    grp_fu_2013_ce;
reg    grp_fu_2020_ce;
reg    grp_fu_2027_ce;
reg    grp_fu_2034_ce;
reg    grp_fu_2041_ce;
reg    grp_fu_2050_ce;
reg    grp_fu_2059_ce;
reg    grp_fu_2068_ce;
reg    grp_fu_2077_ce;
reg    grp_fu_2086_ce;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
wire   [23:0] grp_fu_2013_p00;
wire   [23:0] grp_fu_2013_p10;
reg    ap_condition_79;
reg    ap_condition_2243;
reg    ap_condition_2252;
reg    ap_condition_2250;
reg    ap_condition_2257;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter14 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp1_iter8 = 1'b0;
#0 ap_enable_reg_pp1_iter9 = 1'b0;
#0 ap_enable_reg_pp1_iter10 = 1'b0;
#0 ap_enable_reg_pp1_iter11 = 1'b0;
#0 ap_enable_reg_pp1_iter12 = 1'b0;
#0 ap_enable_reg_pp1_iter13 = 1'b0;
#0 grp_xfUDivResize_fu_563_ap_start_reg = 1'b0;
end

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0 #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_0_0_address0),
    .ce0(line_buffer_V_0_0_ce0),
    .we0(line_buffer_V_0_0_we0),
    .d0(line_buffer_V_0_0_d0),
    .q0(line_buffer_V_0_0_q0),
    .address1(line_buffer_V_0_0_address1),
    .ce1(line_buffer_V_0_0_ce1),
    .q1(line_buffer_V_0_0_q1)
);

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0 #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_1_0_address0),
    .ce0(line_buffer_V_1_0_ce0),
    .we0(line_buffer_V_1_0_we0),
    .d0(line_buffer_V_1_0_d0),
    .q0(line_buffer_V_1_0_q0),
    .address1(line_buffer_V_1_0_address1),
    .ce1(line_buffer_V_1_0_ce1),
    .q1(line_buffer_V_1_0_q1)
);

resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s_line_buffer_V_0_0 #(
    .DataWidth( 24 ),
    .AddressRange( 3840 ),
    .AddressWidth( 12 ))
line_buffer_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(line_buffer_V_2_0_address0),
    .ce0(line_buffer_V_2_0_ce0),
    .we0(line_buffer_V_2_0_we0),
    .d0(read_pixel_fu_174),
    .q0(line_buffer_V_2_0_q0),
    .address1(line_buffer_V_2_0_address1),
    .ce1(line_buffer_V_2_0_ce1),
    .q1(line_buffer_V_2_0_q1)
);

resize_accel_xfUDivResize grp_xfUDivResize_fu_563(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_xfUDivResize_fu_563_ap_start),
    .ap_done(grp_xfUDivResize_fu_563_ap_done),
    .ap_idle(grp_xfUDivResize_fu_563_ap_idle),
    .ap_ready(grp_xfUDivResize_fu_563_ap_ready),
    .in_n(grp_xfUDivResize_fu_563_in_n),
    .in_d(grp_xfUDivResize_fu_563_in_d),
    .ap_return(grp_xfUDivResize_fu_563_ap_return)
);

resize_accel_scaleCompute_17_42_20_48_16_1_s grp_scaleCompute_17_42_20_48_16_1_s_fu_580(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .currindex(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex),
    .inscale(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale),
    .ap_return(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return),
    .ap_ce(grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce)
);

resize_accel_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2013_p0),
    .din1(grp_fu_2013_p1),
    .ce(grp_fu_2013_ce),
    .dout(grp_fu_2013_p2)
);

resize_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2020_p0),
    .din1(ret_8_fu_1398_p2),
    .ce(grp_fu_2020_ce),
    .dout(grp_fu_2020_p2)
);

resize_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2027_p0),
    .din1(ret_12_fu_1499_p2),
    .ce(grp_fu_2027_ce),
    .dout(grp_fu_2027_p2)
);

resize_accel_mul_mul_12ns_9s_21_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 21 ))
mul_mul_12ns_9s_21_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2034_p0),
    .din1(ret_17_fu_1597_p2),
    .ce(grp_fu_2034_ce),
    .dout(grp_fu_2034_p2)
);

resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2041_p0),
    .din1(ret_9_reg_2526),
    .din2(grp_fu_2020_p2),
    .ce(grp_fu_2041_ce),
    .dout(grp_fu_2041_p3)
);

resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2050_p0),
    .din1(ret_13_reg_2553),
    .din2(grp_fu_2027_p2),
    .ce(grp_fu_2050_ce),
    .dout(grp_fu_2050_p3)
);

resize_accel_mac_muladd_12ns_9s_21s_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 22 ))
mac_muladd_12ns_9s_21s_22_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2059_p0),
    .din1(ret_18_reg_2573),
    .din2(grp_fu_2034_p2),
    .ce(grp_fu_2059_ce),
    .dout(grp_fu_2059_p3)
);

resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2068_p0),
    .din1(ret_7_reg_2521_pp1_iter9_reg),
    .din2(grp_fu_2041_p3),
    .ce(grp_fu_2068_ce),
    .dout(grp_fu_2068_p3)
);

resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2077_p0),
    .din1(ret_reg_2548_pp1_iter9_reg),
    .din2(grp_fu_2050_p3),
    .ce(grp_fu_2077_ce),
    .dout(grp_fu_2077_p3)
);

resize_accel_mac_muladd_12ns_10s_22s_23_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 22 ),
    .dout_WIDTH( 23 ))
mac_muladd_12ns_10s_22s_23_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2086_p0),
    .din1(ret_16_reg_2568_pp1_iter9_reg),
    .din2(grp_fu_2059_p3),
    .ce(grp_fu_2086_ce),
    .dout(grp_fu_2086_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state13) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp1_exit_iter0_state13)) begin
                ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state13);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter10 <= ap_enable_reg_pp1_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter11 <= ap_enable_reg_pp1_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter12 <= ap_enable_reg_pp1_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter13 <= ap_enable_reg_pp1_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter14 <= ap_enable_reg_pp1_iter13;
        end else if ((1'b1 == ap_CS_fsm_state12)) begin
            ap_enable_reg_pp1_iter14 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter8 <= ap_enable_reg_pp1_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter9 <= ap_enable_reg_pp1_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_xfUDivResize_fu_563_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state4) | ((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
            grp_xfUDivResize_fu_563_ap_start_reg <= 1'b1;
        end else if ((grp_xfUDivResize_fu_563_ap_ready == 1'b1)) begin
            grp_xfUDivResize_fu_563_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((cmp89_reg_2297 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1063_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((cmp89_reg_2297 == 1'd1) & (1'd0 == and_ln406_fu_1098_p2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1063_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        ap_phi_reg_pp1_iter1_flag_write_reg_478 <= 1'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter1_flag_write_reg_478 <= ap_phi_reg_pp1_iter0_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        if ((1'b1 == ap_condition_79)) begin
            ap_phi_reg_pp1_iter5_flag_write_reg_478 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter5_flag_write_reg_478 <= ap_phi_reg_pp1_iter4_flag_write_reg_478;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546 <= reg_622;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546 <= reg_606;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546 <= reg_614;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_546;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512 <= reg_606;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512 <= reg_614;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512 <= reg_622;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_512;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529 <= line_buffer_V_0_0_q1;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529 <= line_buffer_V_1_0_q1;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529 <= line_buffer_V_2_0_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_529;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd0) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495 <= line_buffer_V_1_0_q1;
    end else if ((((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (first_row_index_5_reg_415 == 32'd1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495 <= line_buffer_V_2_0_q1;
    end else if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter6_reg == 1'd0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (flag_write_reg_478_pp1_iter6_reg == 1'd1)))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495 <= line_buffer_V_0_0_q1;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1))) begin
        ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        first_row_index_5_reg_415 <= first_row_index_4_fu_2005_p3;
    end else if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        first_row_index_5_reg_415 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        i_2_reg_404 <= i_3_reg_2283;
    end else if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        i_2_reg_404 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln332_reg_2146 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_reg_382 <= select_ln332_1_reg_2155;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_reg_382 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        indexy_V_fu_182 <= 17'd0;
    end else if (((cmp7515_reg_2239 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        indexy_V_fu_182 <= conv_i_i202_i_phi_reg_466;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_668_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_371 <= add_ln332_fu_662_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_371 <= 33'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln389_reg_2367 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        j_2_reg_451 <= add_ln389_reg_2362;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        j_2_reg_451 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_668_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_reg_393 <= add_ln337_fu_704_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_reg_393 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        nextYScale_V_fu_178 <= 17'd0;
    end else if (((cmp7515_reg_2239 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        nextYScale_V_fu_178 <= ret_V_22_reg_2346;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        output_rows_count_reg_427 <= output_rows_count_1_fu_1937_p3;
    end else if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        output_rows_count_reg_427 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        read_rows_count_reg_439 <= read_rows_count_2_fu_1990_p3;
    end else if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        read_rows_count_reg_439 <= 32'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2292 == 1'd0) & (1'd1 == and_ln486_reg_2399_pp1_iter7_reg) & (1'd0 == and_ln487_reg_2391_pp1_iter7_reg)) | ((slt_reg_2292 == 1'd0) & (1'd1 == and_ln487_reg_2391_pp1_iter7_reg) & (icmp_ln489_reg_2395_pp1_iter7_reg == 1'd1))))) begin
        A0_V_1_reg_2543 <= {{p_Val2_s_fu_1333_p3[15:8]}};
        A0_V_2_reg_2563 <= {{p_Val2_s_fu_1333_p3[23:16]}};
        A0_V_reg_2516 <= A0_V_fu_1340_p1;
        ret_13_reg_2553 <= ret_13_fu_1505_p2;
        ret_16_reg_2568 <= ret_16_fu_1591_p2;
        ret_18_reg_2573 <= ret_18_fu_1603_p2;
        ret_7_reg_2521 <= ret_7_fu_1392_p2;
        ret_9_reg_2526 <= ret_9_fu_1404_p2;
        ret_reg_2548 <= ret_fu_1493_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp1_stage0_11001)) begin
        A0_V_1_reg_2543_pp1_iter10_reg <= A0_V_1_reg_2543_pp1_iter9_reg;
        A0_V_1_reg_2543_pp1_iter11_reg <= A0_V_1_reg_2543_pp1_iter10_reg;
        A0_V_1_reg_2543_pp1_iter12_reg <= A0_V_1_reg_2543_pp1_iter11_reg;
        A0_V_1_reg_2543_pp1_iter9_reg <= A0_V_1_reg_2543;
        A0_V_2_reg_2563_pp1_iter10_reg <= A0_V_2_reg_2563_pp1_iter9_reg;
        A0_V_2_reg_2563_pp1_iter11_reg <= A0_V_2_reg_2563_pp1_iter10_reg;
        A0_V_2_reg_2563_pp1_iter12_reg <= A0_V_2_reg_2563_pp1_iter11_reg;
        A0_V_2_reg_2563_pp1_iter9_reg <= A0_V_2_reg_2563;
        A0_V_reg_2516_pp1_iter10_reg <= A0_V_reg_2516_pp1_iter9_reg;
        A0_V_reg_2516_pp1_iter11_reg <= A0_V_reg_2516_pp1_iter10_reg;
        A0_V_reg_2516_pp1_iter12_reg <= A0_V_reg_2516_pp1_iter11_reg;
        A0_V_reg_2516_pp1_iter9_reg <= A0_V_reg_2516;
        Wx_V_reg_2465_pp1_iter6_reg <= Wx_V_reg_2465;
        Wx_V_reg_2465_pp1_iter7_reg <= Wx_V_reg_2465_pp1_iter6_reg;
        Wx_V_reg_2465_pp1_iter8_reg <= Wx_V_reg_2465_pp1_iter7_reg;
        and_ln406_reg_2381_pp1_iter2_reg <= and_ln406_reg_2381_pp1_iter1_reg;
        and_ln406_reg_2381_pp1_iter3_reg <= and_ln406_reg_2381_pp1_iter2_reg;
        and_ln486_reg_2399_pp1_iter10_reg <= and_ln486_reg_2399_pp1_iter9_reg;
        and_ln486_reg_2399_pp1_iter11_reg <= and_ln486_reg_2399_pp1_iter10_reg;
        and_ln486_reg_2399_pp1_iter12_reg <= and_ln486_reg_2399_pp1_iter11_reg;
        and_ln486_reg_2399_pp1_iter13_reg <= and_ln486_reg_2399_pp1_iter12_reg;
        and_ln486_reg_2399_pp1_iter2_reg <= and_ln486_reg_2399_pp1_iter1_reg;
        and_ln486_reg_2399_pp1_iter3_reg <= and_ln486_reg_2399_pp1_iter2_reg;
        and_ln486_reg_2399_pp1_iter4_reg <= and_ln486_reg_2399_pp1_iter3_reg;
        and_ln486_reg_2399_pp1_iter5_reg <= and_ln486_reg_2399_pp1_iter4_reg;
        and_ln486_reg_2399_pp1_iter6_reg <= and_ln486_reg_2399_pp1_iter5_reg;
        and_ln486_reg_2399_pp1_iter7_reg <= and_ln486_reg_2399_pp1_iter6_reg;
        and_ln486_reg_2399_pp1_iter8_reg <= and_ln486_reg_2399_pp1_iter7_reg;
        and_ln486_reg_2399_pp1_iter9_reg <= and_ln486_reg_2399_pp1_iter8_reg;
        and_ln487_reg_2391_pp1_iter10_reg <= and_ln487_reg_2391_pp1_iter9_reg;
        and_ln487_reg_2391_pp1_iter11_reg <= and_ln487_reg_2391_pp1_iter10_reg;
        and_ln487_reg_2391_pp1_iter12_reg <= and_ln487_reg_2391_pp1_iter11_reg;
        and_ln487_reg_2391_pp1_iter13_reg <= and_ln487_reg_2391_pp1_iter12_reg;
        and_ln487_reg_2391_pp1_iter2_reg <= and_ln487_reg_2391_pp1_iter1_reg;
        and_ln487_reg_2391_pp1_iter3_reg <= and_ln487_reg_2391_pp1_iter2_reg;
        and_ln487_reg_2391_pp1_iter4_reg <= and_ln487_reg_2391_pp1_iter3_reg;
        and_ln487_reg_2391_pp1_iter5_reg <= and_ln487_reg_2391_pp1_iter4_reg;
        and_ln487_reg_2391_pp1_iter6_reg <= and_ln487_reg_2391_pp1_iter5_reg;
        and_ln487_reg_2391_pp1_iter7_reg <= and_ln487_reg_2391_pp1_iter6_reg;
        and_ln487_reg_2391_pp1_iter8_reg <= and_ln487_reg_2391_pp1_iter7_reg;
        and_ln487_reg_2391_pp1_iter9_reg <= and_ln487_reg_2391_pp1_iter8_reg;
        flag_write_reg_478_pp1_iter6_reg <= flag_write_reg_478;
        icmp_ln389_reg_2367_pp1_iter10_reg <= icmp_ln389_reg_2367_pp1_iter9_reg;
        icmp_ln389_reg_2367_pp1_iter11_reg <= icmp_ln389_reg_2367_pp1_iter10_reg;
        icmp_ln389_reg_2367_pp1_iter12_reg <= icmp_ln389_reg_2367_pp1_iter11_reg;
        icmp_ln389_reg_2367_pp1_iter13_reg <= icmp_ln389_reg_2367_pp1_iter12_reg;
        icmp_ln389_reg_2367_pp1_iter2_reg <= icmp_ln389_reg_2367_pp1_iter1_reg;
        icmp_ln389_reg_2367_pp1_iter3_reg <= icmp_ln389_reg_2367_pp1_iter2_reg;
        icmp_ln389_reg_2367_pp1_iter4_reg <= icmp_ln389_reg_2367_pp1_iter3_reg;
        icmp_ln389_reg_2367_pp1_iter5_reg <= icmp_ln389_reg_2367_pp1_iter4_reg;
        icmp_ln389_reg_2367_pp1_iter6_reg <= icmp_ln389_reg_2367_pp1_iter5_reg;
        icmp_ln389_reg_2367_pp1_iter7_reg <= icmp_ln389_reg_2367_pp1_iter6_reg;
        icmp_ln389_reg_2367_pp1_iter8_reg <= icmp_ln389_reg_2367_pp1_iter7_reg;
        icmp_ln389_reg_2367_pp1_iter9_reg <= icmp_ln389_reg_2367_pp1_iter8_reg;
        icmp_ln489_reg_2395_pp1_iter10_reg <= icmp_ln489_reg_2395_pp1_iter9_reg;
        icmp_ln489_reg_2395_pp1_iter11_reg <= icmp_ln489_reg_2395_pp1_iter10_reg;
        icmp_ln489_reg_2395_pp1_iter12_reg <= icmp_ln489_reg_2395_pp1_iter11_reg;
        icmp_ln489_reg_2395_pp1_iter13_reg <= icmp_ln489_reg_2395_pp1_iter12_reg;
        icmp_ln489_reg_2395_pp1_iter2_reg <= icmp_ln489_reg_2395_pp1_iter1_reg;
        icmp_ln489_reg_2395_pp1_iter3_reg <= icmp_ln489_reg_2395_pp1_iter2_reg;
        icmp_ln489_reg_2395_pp1_iter4_reg <= icmp_ln489_reg_2395_pp1_iter3_reg;
        icmp_ln489_reg_2395_pp1_iter5_reg <= icmp_ln489_reg_2395_pp1_iter4_reg;
        icmp_ln489_reg_2395_pp1_iter6_reg <= icmp_ln489_reg_2395_pp1_iter5_reg;
        icmp_ln489_reg_2395_pp1_iter7_reg <= icmp_ln489_reg_2395_pp1_iter6_reg;
        icmp_ln489_reg_2395_pp1_iter8_reg <= icmp_ln489_reg_2395_pp1_iter7_reg;
        icmp_ln489_reg_2395_pp1_iter9_reg <= icmp_ln489_reg_2395_pp1_iter8_reg;
        icmp_ln870_2_reg_2385_pp1_iter2_reg <= icmp_ln870_2_reg_2385_pp1_iter1_reg;
        icmp_ln870_2_reg_2385_pp1_iter3_reg <= icmp_ln870_2_reg_2385_pp1_iter2_reg;
        icmp_ln870_2_reg_2385_pp1_iter4_reg <= icmp_ln870_2_reg_2385_pp1_iter3_reg;
        icmp_ln870_2_reg_2385_pp1_iter5_reg <= icmp_ln870_2_reg_2385_pp1_iter4_reg;
        icmp_ln870_2_reg_2385_pp1_iter6_reg <= icmp_ln870_2_reg_2385_pp1_iter5_reg;
        icmp_ln870_2_reg_2385_pp1_iter7_reg <= icmp_ln870_2_reg_2385_pp1_iter6_reg;
        j_2_reg_451_pp1_iter2_reg <= j_2_reg_451_pp1_iter1_reg;
        j_2_reg_451_pp1_iter3_reg <= j_2_reg_451_pp1_iter2_reg;
        j_2_reg_451_pp1_iter4_reg <= j_2_reg_451_pp1_iter3_reg;
        ret_16_reg_2568_pp1_iter9_reg <= ret_16_reg_2568;
        ret_7_reg_2521_pp1_iter9_reg <= ret_7_reg_2521;
        ret_V_23_reg_2371_pp1_iter10_reg <= ret_V_23_reg_2371_pp1_iter9_reg;
        ret_V_23_reg_2371_pp1_iter11_reg <= ret_V_23_reg_2371_pp1_iter10_reg;
        ret_V_23_reg_2371_pp1_iter12_reg <= ret_V_23_reg_2371_pp1_iter11_reg;
        ret_V_23_reg_2371_pp1_iter13_reg <= ret_V_23_reg_2371_pp1_iter12_reg;
        ret_V_23_reg_2371_pp1_iter2_reg <= ret_V_23_reg_2371_pp1_iter1_reg;
        ret_V_23_reg_2371_pp1_iter3_reg <= ret_V_23_reg_2371_pp1_iter2_reg;
        ret_V_23_reg_2371_pp1_iter4_reg <= ret_V_23_reg_2371_pp1_iter3_reg;
        ret_V_23_reg_2371_pp1_iter5_reg <= ret_V_23_reg_2371_pp1_iter4_reg;
        ret_V_23_reg_2371_pp1_iter6_reg <= ret_V_23_reg_2371_pp1_iter5_reg;
        ret_V_23_reg_2371_pp1_iter7_reg <= ret_V_23_reg_2371_pp1_iter6_reg;
        ret_V_23_reg_2371_pp1_iter8_reg <= ret_V_23_reg_2371_pp1_iter7_reg;
        ret_V_23_reg_2371_pp1_iter9_reg <= ret_V_23_reg_2371_pp1_iter8_reg;
        ret_reg_2548_pp1_iter9_reg <= ret_reg_2548;
        trunc_ln728_reg_2376_pp1_iter2_reg <= trunc_ln728_reg_2376_pp1_iter1_reg;
        trunc_ln728_reg_2376_pp1_iter3_reg <= trunc_ln728_reg_2376_pp1_iter2_reg;
        trunc_ln728_reg_2376_pp1_iter4_reg <= trunc_ln728_reg_2376_pp1_iter3_reg;
        trunc_ln728_reg_2376_pp1_iter5_reg <= trunc_ln728_reg_2376_pp1_iter4_reg;
        trunc_ln728_reg_2376_pp1_iter6_reg <= trunc_ln728_reg_2376_pp1_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2292 == 1'd0) & (1'd1 == and_ln486_reg_2399_pp1_iter4_reg) & (1'd0 == and_ln487_reg_2391_pp1_iter4_reg)) | ((slt_reg_2292 == 1'd0) & (1'd1 == and_ln487_reg_2391_pp1_iter4_reg) & (icmp_ln489_reg_2395_pp1_iter4_reg == 1'd1))))) begin
        Wx_V_reg_2465 <= {{ret_V_8_fu_1240_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2292 == 1'd0) & (1'd1 == and_ln486_reg_2399_pp1_iter6_reg) & (1'd0 == and_ln487_reg_2391_pp1_iter6_reg)) | ((slt_reg_2292 == 1'd0) & (1'd1 == and_ln487_reg_2391_pp1_iter6_reg) & (icmp_ln489_reg_2395_pp1_iter6_reg == 1'd1))))) begin
        Wy_V_reg_2501 <= {{ret_V_fu_1304_p2[23:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_s_reg_2336 == 1'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        add_i_i_i_i_i199_i_reg_2352 <= add_i_i_i_i_i199_i_fu_1038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        add_ln389_reg_2362 <= add_ln389_fu_1057_p2;
        ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp89_reg_2297 == 1'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln406_reg_2381 <= and_ln406_fu_1098_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln406_reg_2381_pp1_iter1_reg <= and_ln406_reg_2381;
        and_ln486_reg_2399_pp1_iter1_reg <= and_ln486_reg_2399;
        and_ln487_reg_2391_pp1_iter1_reg <= and_ln487_reg_2391;
        icmp_ln389_reg_2367 <= icmp_ln389_fu_1063_p2;
        icmp_ln389_reg_2367_pp1_iter1_reg <= icmp_ln389_reg_2367;
        icmp_ln489_reg_2395_pp1_iter1_reg <= icmp_ln489_reg_2395;
        icmp_ln870_2_reg_2385_pp1_iter1_reg <= icmp_ln870_2_reg_2385;
        j_2_reg_451_pp1_iter1_reg <= j_2_reg_451;
        ret_V_23_reg_2371_pp1_iter1_reg <= ret_V_23_reg_2371;
        trunc_ln728_reg_2376_pp1_iter1_reg <= trunc_ln728_reg_2376;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_2292 == 1'd0) & (1'd0 == and_ln487_fu_1112_p2) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln486_reg_2399 <= and_ln486_fu_1127_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((slt_reg_2292 == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln487_reg_2391 <= and_ln487_fu_1112_p2;
        icmp_ln489_reg_2395 <= icmp_ln489_fu_1117_p2;
        icmp_ln870_2_reg_2385 <= icmp_ln870_2_fu_1107_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter1_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter1_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter1_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter1_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter2_flag_write_reg_478 <= ap_phi_reg_pp1_iter1_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter2 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter2_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter2_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter2_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter2_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter3_flag_write_reg_478 <= ap_phi_reg_pp1_iter2_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter3_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter3_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter3_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter3_P0Buf_V_1_4_reg_495;
        ap_phi_reg_pp1_iter4_flag_write_reg_478 <= ap_phi_reg_pp1_iter3_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter4_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter4_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter4_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter4_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter5_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter5_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter5_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter5_P0Buf_V_1_4_reg_495;
        flag_write_reg_478 <= ap_phi_reg_pp1_iter5_flag_write_reg_478;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1))) begin
        ap_phi_reg_pp1_iter7_P0Buf_V_0_0_reg_546 <= ap_phi_reg_pp1_iter6_P0Buf_V_0_0_reg_546;
        ap_phi_reg_pp1_iter7_P0Buf_V_0_4_reg_512 <= ap_phi_reg_pp1_iter6_P0Buf_V_0_4_reg_512;
        ap_phi_reg_pp1_iter7_P0Buf_V_1_0_reg_529 <= ap_phi_reg_pp1_iter6_P0Buf_V_1_0_reg_529;
        ap_phi_reg_pp1_iter7_P0Buf_V_1_4_reg_495 <= ap_phi_reg_pp1_iter6_P0Buf_V_1_4_reg_495;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        cmp277_reg_2312 <= cmp277_fu_919_p2;
        cmp89_reg_2297 <= cmp89_fu_908_p2;
        op2_assign_1_reg_2318 <= op2_assign_1_fu_924_p2;
        op2_assign_reg_2304 <= op2_assign_fu_913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        cmp7515_reg_2239 <= cmp7515_fu_790_p2;
        indexx_pre_V_1_reg_2258[41 : 22] <= indexx_pre_V_1_fu_845_p3[41 : 22];
        loop_row_count_reg_2224 <= loop_row_count_fu_764_p3;
        rhs_cast_reg_2243[37 : 0] <= rhs_cast_fu_816_p1[37 : 0];
        sext_ln293_reg_2214 <= sext_ln293_fu_753_p1;
        sext_ln382_reg_2268 <= sext_ln382_fu_865_p1;
        shl_i_i_i216_i_reg_2263[41 : 22] <= shl_i_i_i216_i_fu_857_p3[41 : 22];
        shl_i_i_i_i233_i_reg_2248[53 : 22] <= shl_i_i_i_i233_i_fu_825_p3[53 : 22];
        shl_i_i_i_i_i_reg_2253[53 : 22] <= shl_i_i_i_i_i_fu_833_p3[53 : 22];
        smax_cast_reg_2273 <= smax_cast_fu_878_p1;
        sub272_reg_2229 <= sub272_fu_780_p2;
        sub_ln851_reg_2278 <= sub_ln851_fu_882_p2;
        tmp_V_reg_2234 <= tmp_V_fu_785_p2;
        trunc_ln703_1_reg_2219 <= trunc_ln703_1_fu_756_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter13_reg == 1'd0))) begin
        conv_i_i202_i_phi_reg_466 <= ret_V_23_reg_2371_pp1_iter13_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp7515_reg_2239 == 1'd1) & (1'b1 == ap_CS_fsm_state11))) begin
        empty_44_reg_2341 <= empty_44_fu_1013_p1;
        indexy_pre_V_reg_2324 <= indexy_pre_V_fu_987_p3;
        p_Result_s_reg_2336 <= indexy_pre_V_fu_987_p3[32'd41];
        ret_V_22_reg_2346 <= ret_V_22_fu_1030_p3;
        ret_V_3_cast_reg_2329 <= {{indexy_pre_V_fu_987_p3[38:22]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_3_reg_2283 <= i_3_fu_888_p2;
        icmp_ln382_reg_2288 <= icmp_ln382_fu_894_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln332_reg_2146 <= icmp_ln332_fu_668_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0))) begin
        idx_nxt_reg_2430 <= idx_nxt_fu_1262_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln389_reg_2367_pp1_iter3_reg == 1'd0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        indexx_pre_V_reg_2408 <= indexx_pre_V_fu_1166_p3;
        trunc_ln703_2_reg_2425 <= trunc_ln703_2_fu_1188_p1;
        trunc_ln851_1_reg_2420 <= trunc_ln851_1_fu_1184_p1;
        trunc_ln_reg_2413 <= {{indexx_pre_V_fu_1166_p3[38:22]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln406_reg_2381_pp1_iter3_reg) & (cmp89_reg_2297 == 1'd1) & (icmp_ln389_reg_2367_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        read_pixel_fu_174 <= src_mat_420_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        reg_606 <= line_buffer_V_1_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        reg_614 <= line_buffer_V_2_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        reg_622 <= line_buffer_V_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1063_p2 == 1'd0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ret_V_23_reg_2371 <= ret_V_23_fu_1083_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (((slt_reg_2292 == 1'd0) & (1'd1 == and_ln486_reg_2399_pp1_iter12_reg) & (1'd0 == and_ln487_reg_2391_pp1_iter12_reg)) | ((slt_reg_2292 == 1'd0) & (1'd1 == and_ln487_reg_2391_pp1_iter12_reg) & (icmp_ln489_reg_2395_pp1_iter12_reg == 1'd1))))) begin
        ret_V_26_reg_2657 <= ret_V_26_fu_1727_p3;
        ret_V_28_reg_2662 <= ret_V_28_fu_1797_p3;
        ret_V_30_reg_2667 <= ret_V_30_fu_1867_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        scalex_V_reg_2204 <= scalex_V_fu_741_p1;
        trunc_ln301_reg_2199 <= trunc_ln301_fu_737_p1;
        ynew_reg_2209[63 : 32] <= ynew_fu_745_p3[63 : 32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_668_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln332_1_reg_2155 <= select_ln332_1_fu_692_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln332_fu_668_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln332_reg_2150 <= select_ln332_fu_678_p3;
        trunc_ln332_reg_2160 <= trunc_ln332_fu_700_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln382_reg_2288 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        slt_reg_2292 <= slt_fu_899_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_reg_2136[32 : 1] <= tmp_fu_654_p3[32 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        trunc_ln300_reg_2189 <= trunc_ln300_fu_715_p1;
        xnew_reg_2194[63 : 32] <= xnew_fu_719_p3[63 : 32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_fu_1063_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        trunc_ln728_reg_2376 <= trunc_ln728_fu_1089_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        xor_ln882_reg_2357 <= xor_ln882_fu_1051_p2;
    end
end

always @ (*) begin
    if ((icmp_ln332_fu_668_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln389_fu_1063_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state13 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state13 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln382_reg_2288 == 1'd0) & (1'b1 == ap_CS_fsm_state8)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b0) & (ap_enable_reg_pp1_iter13 == 1'b0) & (ap_enable_reg_pp1_iter12 == 1'b0) & (ap_enable_reg_pp1_iter11 == 1'b0) & (ap_enable_reg_pp1_iter10 == 1'b0) & (ap_enable_reg_pp1_iter9 == 1'b0) & (ap_enable_reg_pp1_iter8 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln332_reg_2146 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_i_phi_fu_386_p4 = select_ln332_1_reg_2155;
    end else begin
        ap_phi_mux_i_phi_fu_386_p4 = i_reg_382;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln389_reg_2367 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_phi_mux_j_2_phi_fu_458_p4 = add_ln389_reg_2362;
    end else begin
        ap_phi_mux_j_2_phi_fu_458_p4 = j_2_reg_451;
    end
end

always @ (*) begin
    if (((icmp_ln382_reg_2288 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((cmp7515_reg_2239 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_sig_allocacmp_indexy_V_2 = conv_i_i202_i_phi_reg_466;
    end else begin
        ap_sig_allocacmp_indexy_V_2 = indexy_V_fu_182;
    end
end

always @ (*) begin
    if (((cmp7515_reg_2239 == 1'd1) & (1'b1 == ap_CS_fsm_state28))) begin
        ap_sig_allocacmp_nextYScale_V_2 = ret_V_22_reg_2346;
    end else begin
        ap_sig_allocacmp_nextYScale_V_2 = nextYScale_V_fu_178;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (((icmp_ln489_reg_2395_pp1_iter13_reg == 1'd1) & (slt_reg_2292 == 1'd0) & (1'd1 == and_ln487_reg_2391_pp1_iter13_reg)) | ((slt_reg_2292 == 1'd0) & (1'd1 == and_ln486_reg_2399_pp1_iter13_reg) & (1'd0 == and_ln487_reg_2391_pp1_iter13_reg))))) begin
        dst_mat_421_blk_n = dst_mat_421_full_n;
    end else begin
        dst_mat_421_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter14 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op424_write_state27 == 1'b1))) begin
        dst_mat_421_write = 1'b1;
    end else begin
        dst_mat_421_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2013_ce = 1'b1;
    end else begin
        grp_fu_2013_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2020_ce = 1'b1;
    end else begin
        grp_fu_2020_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2027_ce = 1'b1;
    end else begin
        grp_fu_2027_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2034_ce = 1'b1;
    end else begin
        grp_fu_2034_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2041_ce = 1'b1;
    end else begin
        grp_fu_2041_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2050_ce = 1'b1;
    end else begin
        grp_fu_2050_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2059_ce = 1'b1;
    end else begin
        grp_fu_2059_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2068_ce = 1'b1;
    end else begin
        grp_fu_2068_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2077_ce = 1'b1;
    end else begin
        grp_fu_2077_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_fu_2086_ce = 1'b1;
    end else begin
        grp_fu_2086_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state8) | ((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp175) & (1'b1 == ap_CS_fsm_pp1_stage0)))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce = 1'b1;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln389_reg_2367 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = zext_ln395_fu_1137_p1;
    end else if (((icmp_ln382_reg_2288 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = output_rows_count_reg_427;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_currindex = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (icmp_ln389_reg_2367 == 1'd0) & (1'b0 == ap_block_pp1_stage0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = scalex_V_reg_2204;
    end else if (((icmp_ln382_reg_2288 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = trunc_ln703_1_reg_2219;
    end else begin
        grp_scaleCompute_17_42_20_48_16_1_s_fu_580_inscale = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xfUDivResize_fu_563_in_d = trunc_ln301_reg_2199;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_xfUDivResize_fu_563_in_d = trunc_ln300_reg_2189;
    end else begin
        grp_xfUDivResize_fu_563_in_d = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        grp_xfUDivResize_fu_563_in_n = ynew_reg_2209;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_xfUDivResize_fu_563_in_n = xnew_reg_2194;
    end else begin
        grp_xfUDivResize_fu_563_in_n = 'bx;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0))) begin
        line_buffer_V_0_0_address0 = line_buffer_V_0_0_addr_1_gep_fu_303_p3;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln870_2_reg_2385_pp1_iter4_reg == 1'd0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
        line_buffer_V_0_0_address0 = zext_ln430_fu_1268_p1;
    end else if (((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
        line_buffer_V_0_0_address0 = j_2_reg_451_pp1_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_0_address0 = zext_ln337_fu_710_p1;
    end else begin
        line_buffer_V_0_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2243)) begin
        if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_0_0_address1 = line_buffer_V_0_0_addr_2_gep_fu_364_p3;
        end else if (((icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
            line_buffer_V_0_0_address1 = zext_ln431_fu_1288_p1;
        end else begin
            line_buffer_V_0_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter4_reg == 1'd0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0)) | ((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)))) begin
        line_buffer_V_0_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        line_buffer_V_0_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
        line_buffer_V_0_0_d0 = read_pixel_fu_174;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_0_0_d0 = src_mat_420_dout;
    end else begin
        line_buffer_V_0_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln332_reg_2160 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)))) begin
        line_buffer_V_0_0_we0 = 1'b1;
    end else begin
        line_buffer_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0))) begin
        line_buffer_V_1_0_address0 = j_2_reg_451_pp1_iter4_reg;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
        line_buffer_V_1_0_address0 = line_buffer_V_1_0_addr_1_gep_fu_282_p3;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln870_2_reg_2385_pp1_iter4_reg == 1'd0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
        line_buffer_V_1_0_address0 = zext_ln430_fu_1268_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_0_address0 = zext_ln337_fu_710_p1;
    end else begin
        line_buffer_V_1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2243)) begin
        if ((first_row_index_5_reg_415 == 32'd0)) begin
            line_buffer_V_1_0_address1 = line_buffer_V_1_0_addr_2_gep_fu_350_p3;
        end else if (((icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1))) begin
            line_buffer_V_1_0_address1 = zext_ln431_fu_1288_p1;
        end else begin
            line_buffer_V_1_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter4_reg == 1'd0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)) | ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0)))) begin
        line_buffer_V_1_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd0) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        line_buffer_V_1_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0))) begin
        line_buffer_V_1_0_d0 = read_pixel_fu_174;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        line_buffer_V_1_0_d0 = src_mat_420_dout;
    end else begin
        line_buffer_V_1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln332_reg_2160 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0)))) begin
        line_buffer_V_1_0_we0 = 1'b1;
    end else begin
        line_buffer_V_1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2250)) begin
        if ((1'b1 == ap_condition_2252)) begin
            line_buffer_V_2_0_address0 = line_buffer_V_2_0_addr_gep_fu_296_p3;
        end else if (((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (first_row_index_5_reg_415 == 32'd0))) begin
            line_buffer_V_2_0_address0 = j_2_reg_451_pp1_iter4_reg;
        end else if ((first_row_index_5_reg_415 == 32'd1)) begin
            line_buffer_V_2_0_address0 = zext_ln430_fu_1268_p1;
        end else begin
            line_buffer_V_2_0_address0 = 'bx;
        end
    end else begin
        line_buffer_V_2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2243)) begin
        if ((1'b1 == ap_condition_2257)) begin
            line_buffer_V_2_0_address1 = line_buffer_V_2_0_addr_1_gep_fu_357_p3;
        end else if ((first_row_index_5_reg_415 == 32'd1)) begin
            line_buffer_V_2_0_address1 = zext_ln431_fu_1288_p1;
        end else begin
            line_buffer_V_2_0_address1 = 'bx;
        end
    end else begin
        line_buffer_V_2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd1)) | (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter4_reg == 1'd0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0)) | ((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0)))) begin
        line_buffer_V_2_0_ce0 = 1'b1;
    end else begin
        line_buffer_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)) | ((1'b0 == ap_block_pp1_stage0_11001) & (first_row_index_5_reg_415 == 32'd1) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1)))) begin
        line_buffer_V_2_0_ce1 = 1'b1;
    end else begin
        line_buffer_V_2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_flag_write_phi_fu_483_p6 == 1'd1) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0) & (first_row_index_5_reg_415 == 32'd0))) begin
        line_buffer_V_2_0_we0 = 1'b1;
    end else begin
        line_buffer_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'd1 == and_ln406_reg_2381_pp1_iter3_reg) & (cmp89_reg_2297 == 1'd1) & (icmp_ln389_reg_2367_pp1_iter3_reg == 1'd0) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0)) | ((icmp_ln332_reg_2146 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_mat_420_blk_n = src_mat_420_empty_n;
    end else begin
        src_mat_420_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b0 == ap_block_pp1_stage0_11001) & (ap_predicate_op189_read_state17 == 1'b1)) | ((icmp_ln332_reg_2146 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        src_mat_420_read = 1'b1;
    end else begin
        src_mat_420_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln332_fu_668_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln332_fu_668_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_xfUDivResize_fu_563_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln382_reg_2288 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((cmp7515_reg_2239 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln389_fu_1063_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)) & ~((ap_enable_reg_pp1_iter14 == 1'b1) & (ap_enable_reg_pp1_iter13 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if ((((ap_enable_reg_pp1_iter14 == 1'b1) & (ap_enable_reg_pp1_iter13 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone)) | ((ap_enable_reg_pp1_iter1 == 1'b0) & (1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln389_fu_1063_p2 == 1'd1) & (ap_enable_reg_pp1_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A0_V_1_fu_1417_p4 = {{p_Val2_s_fu_1333_p3[15:8]}};

assign A0_V_2_fu_1515_p4 = {{p_Val2_s_fu_1333_p3[23:16]}};

assign A0_V_fu_1340_p1 = p_Val2_s_fu_1333_p3[7:0];

assign A1_V_1_fu_1437_p4 = {{p_Val2_4_fu_1326_p3[15:8]}};

assign A1_V_2_fu_1535_p4 = {{p_Val2_4_fu_1326_p3[23:16]}};

assign A1_V_fu_1348_p1 = p_Val2_4_fu_1326_p3[7:0];

assign B0_V_1_fu_1427_p4 = {{ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512[15:8]}};

assign B0_V_2_fu_1525_p4 = {{ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512[23:16]}};

assign B0_V_fu_1344_p1 = ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512[7:0];

assign B1_V_1_fu_1447_p4 = {{ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495[15:8]}};

assign B1_V_2_fu_1545_p4 = {{ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495[23:16]}};

assign B1_V_fu_1352_p1 = ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495[7:0];

assign P4_V_1_fu_1735_p3 = {{A0_V_1_reg_2543_pp1_iter12_reg}, {10'd0}};

assign P4_V_2_fu_1805_p3 = {{A0_V_2_reg_2563_pp1_iter12_reg}, {10'd0}};

assign P4_V_fu_1665_p3 = {{A0_V_reg_2516_pp1_iter12_reg}, {10'd0}};

assign Wxy_V_fu_1625_p4 = {{grp_fu_2013_p2[21:10]}};

assign Wy_V_fu_1309_p4 = {{ret_V_fu_1304_p2[23:12]}};

assign add_i_i_i_i_i199_i_fu_1038_p2 = (ret_V_3_cast_reg_2329 + 17'd1);

assign add_i_i_i_i_i286_i_fu_969_p2 = (ret_V_cast_fu_939_p4 + 17'd1);

assign add_ln332_1_fu_686_p2 = (ap_phi_mux_i_phi_fu_386_p4 + 2'd1);

assign add_ln332_fu_662_p2 = (indvar_flatten_reg_371 + 33'd1);

assign add_ln337_fu_704_p2 = (select_ln332_fu_678_p3 + 32'd1);

assign add_ln389_fu_1057_p2 = (ap_phi_mux_j_2_phi_fu_458_p4 + 64'd1);

assign add_ln511_fu_1923_p2 = (output_rows_count_reg_427 + 32'd1);

assign and_ln406_fu_1098_p2 = (xor_ln882_reg_2357 & icmp_ln408_fu_1093_p2);

assign and_ln486_fu_1127_p2 = (icmp_ln870_3_fu_1122_p2 & icmp_ln489_fu_1117_p2);

assign and_ln487_fu_1112_p2 = (icmp_ln870_2_fu_1107_p2 & cmp277_reg_2312);

assign and_ln509_fu_1907_p2 = (icmp_ln870_fu_1902_p2 & cmp277_reg_2312);

assign and_ln882_fu_1985_p2 = (icmp_ln882_fu_1948_p2 & cmp89_reg_2297);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln332_reg_2146 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (src_mat_420_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln332_reg_2146 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (src_mat_420_empty_n == 1'b0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter14 == 1'b1) & (dst_mat_421_full_n == 1'b0) & (ap_predicate_op424_write_state27 == 1'b1)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (src_mat_420_empty_n == 1'b0) & (ap_predicate_op189_read_state17 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter14 == 1'b1) & (dst_mat_421_full_n == 1'b0) & (ap_predicate_op424_write_state27 == 1'b1)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (src_mat_420_empty_n == 1'b0) & (ap_predicate_op189_read_state17 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp175 = (((ap_enable_reg_pp1_iter14 == 1'b1) & (dst_mat_421_full_n == 1'b0) & (ap_predicate_op424_write_state27 == 1'b1)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (src_mat_420_empty_n == 1'b0) & (ap_predicate_op189_read_state17 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter14 == 1'b1) & (dst_mat_421_full_n == 1'b0) & (ap_predicate_op424_write_state27 == 1'b1)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (src_mat_420_empty_n == 1'b0) & (ap_predicate_op189_read_state17 == 1'b1)));
end

assign ap_block_state13_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp1_stage0_iter0_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp1_stage0_iter1_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter2_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage0_iter3_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp1_stage0_iter4 = ((src_mat_420_empty_n == 1'b0) & (ap_predicate_op189_read_state17 == 1'b1));
end

always @ (*) begin
    ap_block_state17_pp1_stage0_iter4_ignore_call5 = ((src_mat_420_empty_n == 1'b0) & (ap_predicate_op189_read_state17 == 1'b1));
end

assign ap_block_state18_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage0_iter5_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter6_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage0_iter7_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter8_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage0_iter9_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp1_stage0_iter10_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp1_stage0_iter11_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter12_ignore_call5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage0_iter13_ignore_call5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state27_pp1_stage0_iter14 = ((dst_mat_421_full_n == 1'b0) & (ap_predicate_op424_write_state27 == 1'b1));
end

always @ (*) begin
    ap_block_state27_pp1_stage0_iter14_ignore_call5 = ((dst_mat_421_full_n == 1'b0) & (ap_predicate_op424_write_state27 == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((icmp_ln332_reg_2146 == 1'd0) & (src_mat_420_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_2243 = ((1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter5_reg == 1'd0) & (ap_enable_reg_pp1_iter6 == 1'b1));
end

always @ (*) begin
    ap_condition_2250 = ((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln389_reg_2367_pp1_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2252 = (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (icmp_ln870_2_reg_2385_pp1_iter4_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2257 = (~(first_row_index_5_reg_415 == 32'd0) & ~(first_row_index_5_reg_415 == 32'd1) & (icmp_ln870_2_reg_2385_pp1_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_79 = ((1'd1 == and_ln406_reg_2381_pp1_iter3_reg) & (cmp89_reg_2297 == 1'd1) & (icmp_ln389_reg_2367_pp1_iter3_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_phi_mux_flag_write_phi_fu_483_p6 = ap_phi_reg_pp1_iter5_flag_write_reg_478;

assign ap_phi_reg_pp1_iter0_P0Buf_V_0_0_reg_546 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_0_4_reg_512 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_1_0_reg_529 = 'bx;

assign ap_phi_reg_pp1_iter0_P0Buf_V_1_4_reg_495 = 'bx;

assign ap_phi_reg_pp1_iter0_flag_write_reg_478 = 'bx;

always @ (*) begin
    ap_predicate_op189_read_state17 = ((1'd1 == and_ln406_reg_2381_pp1_iter3_reg) & (cmp89_reg_2297 == 1'd1) & (icmp_ln389_reg_2367_pp1_iter3_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op424_write_state27 = (((icmp_ln489_reg_2395_pp1_iter13_reg == 1'd1) & (slt_reg_2292 == 1'd0) & (1'd1 == and_ln487_reg_2391_pp1_iter13_reg)) | ((slt_reg_2292 == 1'd0) & (1'd1 == and_ln486_reg_2399_pp1_iter13_reg) & (1'd0 == and_ln487_reg_2391_pp1_iter13_reg)));
end

assign cmp277_fu_919_p2 = ((read_rows_count_reg_439 == p_read) ? 1'b1 : 1'b0);

assign cmp7515_fu_790_p2 = (($signed(loop_col_count_fu_774_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cmp89_fu_908_p2 = ((read_rows_count_reg_439 != p_read) ? 1'b1 : 1'b0);

assign cmp_i_i235_i_fu_975_p2 = (($signed(conv_i_i255_i_fu_957_p1) > $signed(shl_i_i_i_i233_i_reg_2248)) ? 1'b1 : 1'b0);

assign conv_i_i255_i_fu_957_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign conv_i_i255_i_fu_957_p1 = conv_i_i255_i_fu_957_p0;

assign conv_i_i_i322_i_cast_fu_796_p4 = {{grp_xfUDivResize_fu_563_ap_return[31:10]}};

assign dst_mat_421_din = {{{ret_V_30_reg_2667}, {ret_V_28_reg_2662}}, {ret_V_26_reg_2657}};

assign empty_42_fu_853_p1 = i_op_assign_fu_820_p2[19:0];

assign empty_43_fu_868_p0 = p_read1;

assign empty_43_fu_868_p1 = p_read3;

assign empty_43_fu_868_p2 = (($signed(empty_43_fu_868_p0) > $signed(empty_43_fu_868_p1)) ? 1'b1 : 1'b0);

assign empty_44_fu_1013_p1 = indexy_pre_V_fu_987_p3[23:0];

assign empty_45_fu_1249_p1 = ret_V_24_fu_1221_p3[11:0];

assign empty_fu_841_p1 = tmp_V_fu_785_p2[19:0];

assign first_row_index_2_fu_1965_p3 = ((icmp_ln522_fu_1959_p2[0:0] == 1'b1) ? 32'd0 : first_row_index_fu_1953_p2);

assign first_row_index_3_fu_1998_p3 = ((cmp89_reg_2297[0:0] == 1'b1) ? first_row_index_2_fu_1965_p3 : first_row_index_5_reg_415);

assign first_row_index_4_fu_2005_p3 = ((and_ln882_fu_1985_p2[0:0] == 1'b1) ? first_row_index_5_reg_415 : first_row_index_3_fu_1998_p3);

assign first_row_index_fu_1953_p2 = (first_row_index_5_reg_415 + 32'd1);

assign grp_fu_2013_p0 = grp_fu_2013_p00;

assign grp_fu_2013_p00 = Wx_V_reg_2465_pp1_iter6_reg;

assign grp_fu_2013_p1 = grp_fu_2013_p10;

assign grp_fu_2013_p10 = Wy_V_fu_1309_p4;

assign grp_fu_2020_p0 = zext_ln1118_fu_1414_p1;

assign grp_fu_2027_p0 = zext_ln1118_fu_1414_p1;

assign grp_fu_2034_p0 = zext_ln1118_fu_1414_p1;

assign grp_fu_2041_p0 = zext_ln1118_1_fu_1616_p1;

assign grp_fu_2050_p0 = zext_ln1118_1_fu_1616_p1;

assign grp_fu_2059_p0 = zext_ln1118_1_fu_1616_p1;

assign grp_fu_2068_p0 = zext_ln708_1_fu_1634_p1;

assign grp_fu_2077_p0 = zext_ln708_1_fu_1634_p1;

assign grp_fu_2086_p0 = zext_ln708_1_fu_1634_p1;

assign grp_xfUDivResize_fu_563_ap_start = grp_xfUDivResize_fu_563_ap_start_reg;

assign i_3_fu_888_p2 = (i_2_reg_404 + 32'd1);

assign i_op_assign_fu_820_p2 = ($signed(p_read) + $signed(32'd4294967295));

assign icmp_ln1494_fu_1154_p2 = (($signed(sext_ln1495_fu_1142_p1) > $signed(shl_i_i_i_i_i_reg_2253)) ? 1'b1 : 1'b0);

assign icmp_ln332_fu_668_p2 = ((indvar_flatten_reg_371 == tmp_reg_2136) ? 1'b1 : 1'b0);

assign icmp_ln337_fu_673_p1 = p_read1;

assign icmp_ln337_fu_673_p2 = ((j_reg_393 == icmp_ln337_fu_673_p1) ? 1'b1 : 1'b0);

assign icmp_ln354_fu_760_p2 = (($signed(p_read2) > $signed(p_read)) ? 1'b1 : 1'b0);

assign icmp_ln356_fu_770_p0 = p_read3;

assign icmp_ln356_fu_770_p1 = p_read1;

assign icmp_ln356_fu_770_p2 = (($signed(icmp_ln356_fu_770_p0) > $signed(icmp_ln356_fu_770_p1)) ? 1'b1 : 1'b0);

assign icmp_ln382_fu_894_p2 = (($signed(i_2_reg_404) < $signed(loop_row_count_reg_2224)) ? 1'b1 : 1'b0);

assign icmp_ln389_fu_1063_p2 = ((ap_phi_mux_j_2_phi_fu_458_p4 == smax_cast_reg_2273) ? 1'b1 : 1'b0);

assign icmp_ln408_fu_1093_p2 = (($signed(ap_phi_mux_j_2_phi_fu_458_p4) < $signed(sext_ln293_reg_2214)) ? 1'b1 : 1'b0);

assign icmp_ln489_fu_1117_p2 = (($signed(ap_phi_mux_j_2_phi_fu_458_p4) < $signed(sext_ln382_reg_2268)) ? 1'b1 : 1'b0);

assign icmp_ln522_fu_1959_p2 = ((first_row_index_fu_1953_p2 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_1071_p2 = ((trunc_ln851_fu_1068_p1 != 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_2_fu_1204_p2 = ((trunc_ln851_1_reg_2420 == 22'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_3_fu_1707_p2 = ((trunc_ln851_2_fu_1703_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_4_fu_1777_p2 = ((trunc_ln851_3_fu_1773_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_5_fu_1847_p2 = ((trunc_ln851_4_fu_1843_p1 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_1017_p2 = ((trunc_ln387_fu_904_p1 != sub_ln851_reg_2278) ? 1'b1 : 1'b0);

assign icmp_ln870_1_fu_1912_p2 = ((zext_ln870_fu_1898_p1 == op2_assign_1_reg_2318) ? 1'b1 : 1'b0);

assign icmp_ln870_2_fu_1107_p2 = ((zext_ln870_1_fu_1103_p1 == op2_assign_reg_2304) ? 1'b1 : 1'b0);

assign icmp_ln870_3_fu_1122_p2 = ((zext_ln870_1_fu_1103_p1 == op2_assign_1_reg_2318) ? 1'b1 : 1'b0);

assign icmp_ln870_fu_1902_p2 = ((zext_ln870_fu_1898_p1 == op2_assign_reg_2304) ? 1'b1 : 1'b0);

assign icmp_ln882_1_fu_1046_p2 = (($signed(zext_ln882_1_fu_1043_p1) < $signed(op2_assign_reg_2304)) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_1948_p2 = (($signed(zext_ln882_fu_1944_p1) < $signed(op2_assign_reg_2304)) ? 1'b1 : 1'b0);

assign idx_fu_1245_p1 = ret_V_24_fu_1221_p3;

assign idx_nxt_fu_1262_p2 = (empty_45_fu_1249_p1 + zext_ln428_fu_1258_p1);

assign indexx_pre_V_1_fu_845_p3 = {{empty_fu_841_p1}, {22'd0}};

assign indexx_pre_V_fu_1166_p3 = ((tmp_5_fu_1146_p3[0:0] == 1'b1) ? 42'd0 : select_ln257_fu_1159_p3);

assign indexy_pre_V_fu_987_p3 = ((tmp_2_fu_961_p3[0:0] == 1'b1) ? 42'd0 : spec_select98_fu_980_p3);

assign lhs_fu_930_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign lhs_fu_930_p1 = lhs_fu_930_p0;

assign line_buffer_V_0_0_addr_1_gep_fu_303_p3 = zext_ln430_fu_1268_p1;

assign line_buffer_V_0_0_addr_2_gep_fu_364_p3 = zext_ln431_fu_1288_p1;

assign line_buffer_V_1_0_addr_1_gep_fu_282_p3 = zext_ln430_fu_1268_p1;

assign line_buffer_V_1_0_addr_2_gep_fu_350_p3 = zext_ln431_fu_1288_p1;

assign line_buffer_V_2_0_addr_1_gep_fu_357_p3 = zext_ln431_fu_1288_p1;

assign line_buffer_V_2_0_addr_gep_fu_296_p3 = zext_ln430_fu_1268_p1;

assign loop_col_count_fu_774_p1 = p_read3;

assign loop_col_count_fu_774_p2 = p_read1;

assign loop_col_count_fu_774_p3 = ((icmp_ln356_fu_770_p2[0:0] == 1'b1) ? loop_col_count_fu_774_p1 : loop_col_count_fu_774_p2);

assign loop_row_count_fu_764_p3 = ((icmp_ln354_fu_760_p2[0:0] == 1'b1) ? p_read2 : p_read);

assign not_cmp_i_i173_fu_1253_p2 = ((idx_fu_1245_p1 != tmp_V_reg_2234) ? 1'b1 : 1'b0);

assign op2_assign_1_fu_924_p2 = ($signed(read_rows_count_reg_439) + $signed(32'd4294967294));

assign op2_assign_fu_913_p2 = ($signed(read_rows_count_reg_439) + $signed(32'd4294967295));

assign or_ln509_fu_1917_p2 = (icmp_ln870_1_fu_1912_p2 | and_ln509_fu_1907_p2);

assign output_rows_count_1_fu_1937_p3 = ((slt_reg_2292[0:0] == 1'b1) ? output_rows_count_reg_427 : select_ln509_fu_1929_p3);

assign p_Result_1_fu_1197_p3 = indexx_pre_V_reg_2408[32'd41];

assign p_Result_6_fu_1695_p3 = ret_V_10_fu_1679_p2[32'd23];

assign p_Result_7_fu_1765_p3 = ret_V_14_fu_1749_p2[32'd23];

assign p_Result_8_fu_1835_p3 = ret_V_18_fu_1819_p2[32'd23];

assign p_Val2_4_fu_1326_p3 = ((icmp_ln870_2_reg_2385_pp1_iter7_reg[0:0] == 1'b1) ? ap_phi_reg_pp1_iter8_P0Buf_V_1_4_reg_495 : ap_phi_reg_pp1_iter8_P0Buf_V_1_0_reg_529);

assign p_Val2_s_fu_1333_p3 = ((icmp_ln870_2_reg_2385_pp1_iter7_reg[0:0] == 1'b1) ? ap_phi_reg_pp1_iter8_P0Buf_V_0_4_reg_512 : ap_phi_reg_pp1_iter8_P0Buf_V_0_0_reg_546);

assign read_rows_count_1_fu_1973_p2 = (read_rows_count_reg_439 + 32'd1);

assign read_rows_count_2_fu_1990_p3 = ((and_ln882_fu_1985_p2[0:0] == 1'b1) ? read_rows_count_reg_439 : sel_tmp1_fu_1979_p3);

assign ret_12_fu_1499_p2 = (zext_ln215_8_fu_1471_p1 - zext_ln215_6_fu_1457_p1);

assign ret_13_fu_1505_p2 = (zext_ln215_9_fu_1475_p1 - zext_ln215_6_fu_1457_p1);

assign ret_16_fu_1591_p2 = (zext_ln215_16_fu_1583_p1 - zext_ln215_17_fu_1587_p1);

assign ret_17_fu_1597_p2 = (zext_ln215_14_fu_1569_p1 - zext_ln215_12_fu_1555_p1);

assign ret_18_fu_1603_p2 = (zext_ln215_15_fu_1573_p1 - zext_ln215_12_fu_1555_p1);

assign ret_19_fu_1364_p2 = (zext_ln215_1_fu_1360_p1 + zext_ln215_fu_1356_p1);

assign ret_20_fu_1378_p2 = (zext_ln215_3_fu_1374_p1 + zext_ln215_2_fu_1370_p1);

assign ret_21_fu_1465_p2 = (zext_ln215_7_fu_1461_p1 + zext_ln215_6_fu_1457_p1);

assign ret_22_fu_1479_p2 = (zext_ln215_9_fu_1475_p1 + zext_ln215_8_fu_1471_p1);

assign ret_23_fu_1563_p2 = (zext_ln215_13_fu_1559_p1 + zext_ln215_12_fu_1555_p1);

assign ret_24_fu_1577_p2 = (zext_ln215_15_fu_1573_p1 + zext_ln215_14_fu_1569_p1);

assign ret_7_fu_1392_p2 = (zext_ln215_4_fu_1384_p1 - zext_ln215_5_fu_1388_p1);

assign ret_8_fu_1398_p2 = (zext_ln215_2_fu_1370_p1 - zext_ln215_fu_1356_p1);

assign ret_9_fu_1404_p2 = (zext_ln215_3_fu_1374_p1 - zext_ln215_fu_1356_p1);

assign ret_V_10_fu_1679_p2 = ($signed(sext_ln1192_3_fu_1672_p1) + $signed(zext_ln1192_fu_1675_p1));

assign ret_V_11_fu_1713_p2 = (trunc_ln831_1_fu_1685_p4 + 8'd1);

assign ret_V_14_fu_1749_p2 = ($signed(sext_ln1192_8_fu_1742_p1) + $signed(zext_ln1192_1_fu_1745_p1));

assign ret_V_15_fu_1783_p2 = (trunc_ln831_2_fu_1755_p4 + 8'd1);

assign ret_V_18_fu_1819_p2 = ($signed(sext_ln1192_13_fu_1812_p1) + $signed(zext_ln1192_2_fu_1815_p1));

assign ret_V_19_fu_1853_p2 = (trunc_ln831_3_fu_1825_p4 + 8'd1);

assign ret_V_21_fu_934_p2 = ($signed(lhs_fu_930_p1) + $signed(rhs_cast_reg_2243));

assign ret_V_22_fu_1030_p3 = ((tmp_1_fu_949_p3[0:0] == 1'b1) ? select_ln850_fu_1022_p3 : ret_V_cast_fu_939_p4);

assign ret_V_23_fu_1083_p3 = ((p_Result_s_reg_2336[0:0] == 1'b1) ? select_ln850_1_fu_1077_p3 : ret_V_3_cast_reg_2329);

assign ret_V_24_fu_1221_p3 = ((p_Result_1_fu_1197_p3[0:0] == 1'b1) ? select_ln850_2_fu_1214_p3 : trunc_ln_reg_2413);

assign ret_V_26_fu_1727_p3 = ((p_Result_6_fu_1695_p3[0:0] == 1'b1) ? select_ln850_3_fu_1719_p3 : trunc_ln831_1_fu_1685_p4);

assign ret_V_28_fu_1797_p3 = ((p_Result_7_fu_1765_p3[0:0] == 1'b1) ? select_ln850_4_fu_1789_p3 : trunc_ln831_2_fu_1755_p4);

assign ret_V_30_fu_1867_p3 = ((p_Result_8_fu_1835_p3[0:0] == 1'b1) ? select_ln850_5_fu_1859_p3 : trunc_ln831_3_fu_1825_p4);

assign ret_V_6_fu_1209_p2 = (trunc_ln_reg_2413 + 17'd1);

assign ret_V_8_fu_1240_p2 = (trunc_ln703_2_reg_2425 - rhs_2_fu_1232_p3);

assign ret_V_cast_fu_939_p4 = {{ret_V_21_fu_934_p2[38:22]}};

assign ret_V_fu_1304_p2 = (empty_44_reg_2341 - rhs_1_fu_1297_p3);

assign ret_fu_1493_p2 = (zext_ln215_10_fu_1485_p1 - zext_ln215_11_fu_1489_p1);

assign rhs_1_fu_1297_p3 = {{trunc_ln728_reg_2376_pp1_iter6_reg}, {22'd0}};

assign rhs_2_fu_1232_p3 = {{trunc_ln728_1_fu_1228_p1}, {22'd0}};

assign rhs_cast_fu_816_p1 = rhs_fu_806_p4;

assign rhs_fu_806_p4 = {{grp_xfUDivResize_fu_563_ap_return[47:10]}};

assign scalex_V_fu_741_p1 = grp_xfUDivResize_fu_563_ap_return[47:0];

assign sel_tmp1_fu_1979_p3 = ((cmp89_reg_2297[0:0] == 1'b1) ? read_rows_count_1_fu_1973_p2 : p_read);

assign select_ln257_fu_1159_p2 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign select_ln257_fu_1159_p3 = ((icmp_ln1494_fu_1154_p2[0:0] == 1'b1) ? indexx_pre_V_1_reg_2258 : select_ln257_fu_1159_p2);

assign select_ln332_1_fu_692_p3 = ((icmp_ln337_fu_673_p2[0:0] == 1'b1) ? add_ln332_1_fu_686_p2 : ap_phi_mux_i_phi_fu_386_p4);

assign select_ln332_fu_678_p3 = ((icmp_ln337_fu_673_p2[0:0] == 1'b1) ? 32'd0 : j_reg_393);

assign select_ln509_fu_1929_p3 = ((or_ln509_fu_1917_p2[0:0] == 1'b1) ? add_ln511_fu_1923_p2 : output_rows_count_reg_427);

assign select_ln850_1_fu_1077_p3 = ((icmp_ln851_1_fu_1071_p2[0:0] == 1'b1) ? add_i_i_i_i_i199_i_reg_2352 : ret_V_3_cast_reg_2329);

assign select_ln850_2_fu_1214_p3 = ((icmp_ln851_2_fu_1204_p2[0:0] == 1'b1) ? trunc_ln_reg_2413 : ret_V_6_fu_1209_p2);

assign select_ln850_3_fu_1719_p3 = ((icmp_ln851_3_fu_1707_p2[0:0] == 1'b1) ? trunc_ln831_1_fu_1685_p4 : ret_V_11_fu_1713_p2);

assign select_ln850_4_fu_1789_p3 = ((icmp_ln851_4_fu_1777_p2[0:0] == 1'b1) ? trunc_ln831_2_fu_1755_p4 : ret_V_15_fu_1783_p2);

assign select_ln850_5_fu_1859_p3 = ((icmp_ln851_5_fu_1847_p2[0:0] == 1'b1) ? trunc_ln831_3_fu_1825_p4 : ret_V_19_fu_1853_p2);

assign select_ln850_fu_1022_p3 = ((icmp_ln851_fu_1017_p2[0:0] == 1'b1) ? add_i_i_i_i_i286_i_fu_969_p2 : ret_V_cast_fu_939_p4);

assign sext_ln1192_13_fu_1812_p1 = grp_fu_2086_p3;

assign sext_ln1192_3_fu_1672_p1 = grp_fu_2068_p3;

assign sext_ln1192_8_fu_1742_p1 = grp_fu_2077_p3;

assign sext_ln1495_fu_1142_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign sext_ln1495_fu_1142_p1 = sext_ln1495_fu_1142_p0;

assign sext_ln293_fu_753_p0 = p_read1;

assign sext_ln293_fu_753_p1 = sext_ln293_fu_753_p0;

assign sext_ln382_fu_865_p0 = p_read3;

assign sext_ln382_fu_865_p1 = sext_ln382_fu_865_p0;

assign shl_i_i_i216_i_fu_857_p3 = {{empty_42_fu_853_p1}, {22'd0}};

assign shl_i_i_i_i233_i_fu_825_p3 = {{i_op_assign_fu_820_p2}, {22'd0}};

assign shl_i_i_i_i_i_fu_833_p3 = {{tmp_V_fu_785_p2}, {22'd0}};

assign slt_fu_899_p2 = (($signed(sub272_reg_2229) < $signed(output_rows_count_reg_427)) ? 1'b1 : 1'b0);

assign smax_cast_fu_878_p1 = $signed(smax_fu_872_p3);

assign smax_fu_872_p1 = p_read1;

assign smax_fu_872_p2 = p_read3;

assign smax_fu_872_p3 = ((empty_43_fu_868_p2[0:0] == 1'b1) ? smax_fu_872_p1 : smax_fu_872_p2);

assign spec_select98_fu_980_p2 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign spec_select98_fu_980_p3 = ((cmp_i_i235_i_fu_975_p2[0:0] == 1'b1) ? shl_i_i_i216_i_reg_2263 : spec_select98_fu_980_p2);

assign sub272_fu_780_p2 = ($signed(p_read2) + $signed(32'd4294967295));

assign sub_ln851_fu_882_p2 = (22'd0 - conv_i_i_i322_i_cast_fu_796_p4);

assign tmp_1_fu_949_p3 = ret_V_21_fu_934_p2[32'd42];

assign tmp_2_fu_961_p1 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign tmp_2_fu_961_p3 = tmp_2_fu_961_p1[32'd41];

assign tmp_5_fu_1146_p1 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign tmp_5_fu_1146_p3 = tmp_5_fu_1146_p1[32'd41];

assign tmp_V_fu_785_p0 = p_read1;

assign tmp_V_fu_785_p2 = ($signed(tmp_V_fu_785_p0) + $signed(32'd4294967295));

assign tmp_fu_654_p1 = p_read1;

assign tmp_fu_654_p3 = {{tmp_fu_654_p1}, {1'd0}};

assign trunc_ln300_fu_715_p0 = p_read3;

assign trunc_ln300_fu_715_p1 = trunc_ln300_fu_715_p0[15:0];

assign trunc_ln301_fu_737_p1 = p_read2[15:0];

assign trunc_ln332_fu_700_p1 = select_ln332_1_fu_692_p3[0:0];

assign trunc_ln387_fu_904_p0 = grp_scaleCompute_17_42_20_48_16_1_s_fu_580_ap_return;

assign trunc_ln387_fu_904_p1 = trunc_ln387_fu_904_p0[21:0];

assign trunc_ln395_fu_1133_p1 = j_2_reg_451[19:0];

assign trunc_ln703_1_fu_756_p1 = grp_xfUDivResize_fu_563_ap_return[47:0];

assign trunc_ln703_2_fu_1188_p1 = indexx_pre_V_fu_1166_p3[23:0];

assign trunc_ln728_1_fu_1228_p1 = ret_V_24_fu_1221_p3[1:0];

assign trunc_ln728_fu_1089_p1 = ret_V_23_fu_1083_p3[1:0];

assign trunc_ln831_1_fu_1685_p4 = {{ret_V_10_fu_1679_p2[17:10]}};

assign trunc_ln831_2_fu_1755_p4 = {{ret_V_14_fu_1749_p2[17:10]}};

assign trunc_ln831_3_fu_1825_p4 = {{ret_V_18_fu_1819_p2[17:10]}};

assign trunc_ln851_1_fu_1184_p1 = indexx_pre_V_fu_1166_p3[21:0];

assign trunc_ln851_2_fu_1703_p1 = ret_V_10_fu_1679_p2[9:0];

assign trunc_ln851_3_fu_1773_p1 = ret_V_14_fu_1749_p2[9:0];

assign trunc_ln851_4_fu_1843_p1 = ret_V_18_fu_1819_p2[9:0];

assign trunc_ln851_fu_1068_p1 = indexy_pre_V_reg_2324[21:0];

assign xnew_fu_719_p1 = p_read1;

assign xnew_fu_719_p3 = {{xnew_fu_719_p1}, {32'd0}};

assign xor_ln882_fu_1051_p2 = (icmp_ln882_1_fu_1046_p2 ^ 1'd1);

assign ynew_fu_745_p3 = {{p_read}, {32'd0}};

assign zext_ln1118_1_fu_1616_p1 = Wx_V_reg_2465_pp1_iter8_reg;

assign zext_ln1118_fu_1414_p1 = Wy_V_reg_2501;

assign zext_ln1192_1_fu_1745_p1 = P4_V_1_fu_1735_p3;

assign zext_ln1192_2_fu_1815_p1 = P4_V_2_fu_1805_p3;

assign zext_ln1192_fu_1675_p1 = P4_V_fu_1665_p3;

assign zext_ln215_10_fu_1485_p1 = ret_21_fu_1465_p2;

assign zext_ln215_11_fu_1489_p1 = ret_22_fu_1479_p2;

assign zext_ln215_12_fu_1555_p1 = A0_V_2_fu_1515_p4;

assign zext_ln215_13_fu_1559_p1 = B1_V_2_fu_1545_p4;

assign zext_ln215_14_fu_1569_p1 = B0_V_2_fu_1525_p4;

assign zext_ln215_15_fu_1573_p1 = A1_V_2_fu_1535_p4;

assign zext_ln215_16_fu_1583_p1 = ret_23_fu_1563_p2;

assign zext_ln215_17_fu_1587_p1 = ret_24_fu_1577_p2;

assign zext_ln215_1_fu_1360_p1 = B1_V_fu_1352_p1;

assign zext_ln215_2_fu_1370_p1 = B0_V_fu_1344_p1;

assign zext_ln215_3_fu_1374_p1 = A1_V_fu_1348_p1;

assign zext_ln215_4_fu_1384_p1 = ret_19_fu_1364_p2;

assign zext_ln215_5_fu_1388_p1 = ret_20_fu_1378_p2;

assign zext_ln215_6_fu_1457_p1 = A0_V_1_fu_1417_p4;

assign zext_ln215_7_fu_1461_p1 = B1_V_1_fu_1447_p4;

assign zext_ln215_8_fu_1471_p1 = B0_V_1_fu_1427_p4;

assign zext_ln215_9_fu_1475_p1 = A1_V_1_fu_1437_p4;

assign zext_ln215_fu_1356_p1 = A0_V_fu_1340_p1;

assign zext_ln337_fu_710_p1 = select_ln332_reg_2150;

assign zext_ln395_fu_1137_p1 = trunc_ln395_fu_1133_p1;

assign zext_ln428_fu_1258_p1 = not_cmp_i_i173_fu_1253_p2;

assign zext_ln430_fu_1268_p1 = ret_V_24_fu_1221_p3;

assign zext_ln431_fu_1288_p1 = idx_nxt_reg_2430;

assign zext_ln708_1_fu_1634_p1 = Wxy_V_fu_1625_p4;

assign zext_ln870_1_fu_1103_p1 = ret_V_23_fu_1083_p3;

assign zext_ln870_fu_1898_p1 = ap_sig_allocacmp_indexy_V_2;

assign zext_ln882_1_fu_1043_p1 = ret_V_22_reg_2346;

assign zext_ln882_fu_1944_p1 = ap_sig_allocacmp_nextYScale_V_2;

always @ (posedge ap_clk) begin
    tmp_reg_2136[0] <= 1'b0;
    xnew_reg_2194[31:0] <= 32'b00000000000000000000000000000000;
    ynew_reg_2209[31:0] <= 32'b00000000000000000000000000000000;
    rhs_cast_reg_2243[42:38] <= 5'b00000;
    shl_i_i_i_i233_i_reg_2248[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i_i_i_reg_2253[21:0] <= 22'b0000000000000000000000;
    indexx_pre_V_1_reg_2258[21:0] <= 22'b0000000000000000000000;
    shl_i_i_i216_i_reg_2263[21:0] <= 22'b0000000000000000000000;
end

endmodule //resize_accel_resizeNNBilinear_9_2160_3840_1_2160_3840_1_9_s
