Simulator report for Lab2
Tue Sep 24 12:03:58 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 3.0 us       ;
; Simulation Netlist Size     ; 153 nodes    ;
; Simulation Coverage         ;      60.71 % ;
; Total Number of Transitions ; 5503         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; main.vwf   ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      60.71 % ;
; Total nodes checked                                 ; 153          ;
; Total output ports checked                          ; 168          ;
; Total output ports with complete 1/0-value coverage ; 102          ;
; Total output ports with no 1/0-value coverage       ; 63           ;
; Total output ports with no 1-value coverage         ; 65           ;
; Total output ports with no 0-value coverage         ; 64           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                      ; Output Port Name                                                                                                                  ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|CLK_IN                                                                                                                   ; |main|CLK_IN                                                                                                                      ; pin_out          ;
; |main|CLK                                                                                                                      ; |main|CLK                                                                                                                         ; out              ;
; |main|CLOCK_DIVIDED                                                                                                            ; |main|CLOCK_DIVIDED                                                                                                               ; pin_out          ;
; |main|OUTPUT_ARRAY[7]                                                                                                          ; |main|OUTPUT_ARRAY[7]                                                                                                             ; pin_out          ;
; |main|OUTPUT_ARRAY[5]                                                                                                          ; |main|OUTPUT_ARRAY[5]                                                                                                             ; pin_out          ;
; |main|OUTPUT_ARRAY[4]                                                                                                          ; |main|OUTPUT_ARRAY[4]                                                                                                             ; pin_out          ;
; |main|OUTPUT_ARRAY[3]                                                                                                          ; |main|OUTPUT_ARRAY[3]                                                                                                             ; pin_out          ;
; |main|OUTPUT_ARRAY[2]                                                                                                          ; |main|OUTPUT_ARRAY[2]                                                                                                             ; pin_out          ;
; |main|OUTPUT_ARRAY[1]                                                                                                          ; |main|OUTPUT_ARRAY[1]                                                                                                             ; pin_out          ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0   ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0      ; sumout           ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0   ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita0~COUT ; cout             ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1   ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1      ; sumout           ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1   ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita1~COUT ; cout             ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2   ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2      ; sumout           ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2   ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita2~COUT ; cout             ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3   ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_comb_bita3      ; sumout           ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[1] ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[1]               ; regout           ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[0] ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[0]               ; regout           ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[3]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[2]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode21w[1]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[3]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[2]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode31w[1]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[3]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[2]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode41w[1]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]         ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[2]            ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]         ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[1]            ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[2]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[1]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[3]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[2]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode61w[1]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[2]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[1]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[3]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[2]           ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode81w[1]           ; out0             ;
; |main|Block2:inst4|inst10                                                                                                      ; |main|Block2:inst4|inst10                                                                                                         ; out0             ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0            ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0               ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0            ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1            ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1               ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1            ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2            ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2               ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2            ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3            ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3               ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2]          ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]                        ; regout           ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1]          ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]                        ; regout           ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0]          ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]                        ; regout           ;
; |main|Block2:inst4|16dmux:inst4|31                                                                                             ; |main|Block2:inst4|16dmux:inst4|31                                                                                                ; out0             ;
; |main|Block2:inst4|16dmux:inst4|32                                                                                             ; |main|Block2:inst4|16dmux:inst4|32                                                                                                ; out0             ;
; |main|Block2:inst4|16dmux:inst4|33                                                                                             ; |main|Block2:inst4|16dmux:inst4|33                                                                                                ; out0             ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0           ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0              ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0           ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT         ; cout             ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1           ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1              ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1           ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT         ; cout             ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2           ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2              ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2           ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT         ; cout             ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3           ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3              ; sumout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2]         ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]                       ; regout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1]         ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]                       ; regout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0]         ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]                       ; regout           ;
; |main|Block2:inst4|16dmux:inst3|28                                                                                             ; |main|Block2:inst4|16dmux:inst3|28                                                                                                ; out0             ;
; |main|Block2:inst4|16dmux:inst3|31                                                                                             ; |main|Block2:inst4|16dmux:inst3|31                                                                                                ; out0             ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0             ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0                ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0             ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT           ; cout             ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1             ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1                ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1             ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT           ; cout             ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2             ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2                ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2             ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT           ; cout             ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3             ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3                ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2]           ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]                         ; regout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1]           ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]                         ; regout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0]           ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]                         ; regout           ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]             ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]                ; out0             ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0                  ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0                     ; out0             ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]                    ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]                       ; out0             ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2                  ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2                     ; out0             ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3                  ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3                     ; out0             ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]                    ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]                       ; out0             ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0            ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0               ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0            ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita0~COUT          ; cout             ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1            ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1               ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1            ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita1~COUT          ; cout             ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2            ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2               ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2            ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita2~COUT          ; cout             ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3            ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_comb_bita3               ; sumout           ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[2]          ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[2]                        ; regout           ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[1]          ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[1]                        ; regout           ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[0]          ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[0]                        ; regout           ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]             ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|aneb_result_wire[0]                ; out0             ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0                  ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~0                     ; out0             ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]                    ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]                       ; out0             ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2                  ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~2                     ; out0             ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3                  ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]~3                     ; out0             ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]                    ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[0]                       ; out0             ;
; |main|Block1:inst|jkffre:inst10|6                                                                                              ; |main|Block1:inst|jkffre:inst10|6                                                                                                 ; regout           ;
; |main|Block1:inst|jkffre:inst10|6~0                                                                                            ; |main|Block1:inst|jkffre:inst10|6~0                                                                                               ; out0             ;
; |main|Block1:inst|jkffre:inst10|6~1                                                                                            ; |main|Block1:inst|jkffre:inst10|6~1                                                                                               ; out0             ;
; |main|Block1:inst|jkffre:inst10|6~2                                                                                            ; |main|Block1:inst|jkffre:inst10|6~2                                                                                               ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                      ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|Down_lvl[3]                                                                                                              ; |main|Down_lvl[3]                                                                                                        ; out              ;
; |main|Down_lvl[2]                                                                                                              ; |main|Down_lvl[2]                                                                                                        ; out              ;
; |main|Down_lvl[1]                                                                                                              ; |main|Down_lvl[1]                                                                                                        ; out              ;
; |main|Down_lvl[0]                                                                                                              ; |main|Down_lvl[0]                                                                                                        ; out              ;
; |main|Up_lvl[3]                                                                                                                ; |main|Up_lvl[3]                                                                                                          ; out              ;
; |main|Up_lvl[2]                                                                                                                ; |main|Up_lvl[2]                                                                                                          ; out              ;
; |main|Up_lvl[1]                                                                                                                ; |main|Up_lvl[1]                                                                                                          ; out              ;
; |main|Up_lvl[0]                                                                                                                ; |main|Up_lvl[0]                                                                                                          ; out              ;
; |main|OUTPUT_ARRAY[15]                                                                                                         ; |main|OUTPUT_ARRAY[15]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[14]                                                                                                         ; |main|OUTPUT_ARRAY[14]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[13]                                                                                                         ; |main|OUTPUT_ARRAY[13]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[12]                                                                                                         ; |main|OUTPUT_ARRAY[12]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[11]                                                                                                         ; |main|OUTPUT_ARRAY[11]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[10]                                                                                                         ; |main|OUTPUT_ARRAY[10]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[9]                                                                                                          ; |main|OUTPUT_ARRAY[9]                                                                                                    ; pin_out          ;
; |main|OUTPUT_ARRAY[8]                                                                                                          ; |main|OUTPUT_ARRAY[8]                                                                                                    ; pin_out          ;
; |main|OUTPUT_ARRAY[6]                                                                                                          ; |main|OUTPUT_ARRAY[6]                                                                                                    ; pin_out          ;
; |main|OUTPUT_ARRAY[0]                                                                                                          ; |main|OUTPUT_ARRAY[0]                                                                                                    ; pin_out          ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3] ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; regout           ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]         ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode4w[3]   ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]  ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]  ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]  ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]  ; out0             ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]          ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]               ; regout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]         ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]              ; regout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]           ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]                ; regout           ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1                  ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1            ; out0             ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]          ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]               ; regout           ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1                  ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1            ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                      ; Output Port Name                                                                                                         ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+
; |main|Down_lvl[3]                                                                                                              ; |main|Down_lvl[3]                                                                                                        ; out              ;
; |main|Down_lvl[2]                                                                                                              ; |main|Down_lvl[2]                                                                                                        ; out              ;
; |main|Down_lvl[1]                                                                                                              ; |main|Down_lvl[1]                                                                                                        ; out              ;
; |main|Down_lvl[0]                                                                                                              ; |main|Down_lvl[0]                                                                                                        ; out              ;
; |main|Up_lvl[3]                                                                                                                ; |main|Up_lvl[3]                                                                                                          ; out              ;
; |main|Up_lvl[2]                                                                                                                ; |main|Up_lvl[2]                                                                                                          ; out              ;
; |main|Up_lvl[1]                                                                                                                ; |main|Up_lvl[1]                                                                                                          ; out              ;
; |main|Up_lvl[0]                                                                                                                ; |main|Up_lvl[0]                                                                                                          ; out              ;
; |main|OUTPUT_ARRAY[15]                                                                                                         ; |main|OUTPUT_ARRAY[15]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[14]                                                                                                         ; |main|OUTPUT_ARRAY[14]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[13]                                                                                                         ; |main|OUTPUT_ARRAY[13]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[12]                                                                                                         ; |main|OUTPUT_ARRAY[12]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[11]                                                                                                         ; |main|OUTPUT_ARRAY[11]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[10]                                                                                                         ; |main|OUTPUT_ARRAY[10]                                                                                                   ; pin_out          ;
; |main|OUTPUT_ARRAY[9]                                                                                                          ; |main|OUTPUT_ARRAY[9]                                                                                                    ; pin_out          ;
; |main|OUTPUT_ARRAY[8]                                                                                                          ; |main|OUTPUT_ARRAY[8]                                                                                                    ; pin_out          ;
; |main|OUTPUT_ARRAY[6]                                                                                                          ; |main|OUTPUT_ARRAY[6]                                                                                                    ; pin_out          ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[3] ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[3]      ; regout           ;
; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|counter_reg_bit1a[2] ; |main|Blcok3:inst3|lpm_counter_for_block_3:inst|lpm_counter:lpm_counter_component|cntr_qlh:auto_generated|safe_q[2]      ; regout           ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode102w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode122w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode132w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode142w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode152w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[3] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[2] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1]       ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode162w[1] ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode71w[3]  ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[3]  ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[2]  ; out0             ;
; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]        ; |main|Blcok3:inst3|lpm_decode_for_block_3:inst1|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode91w[1]  ; out0             ;
; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]          ; |main|Block2:inst4|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]               ; regout           ;
; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]         ; |main|Block2:inst4|lmp_counter_my:inst2|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]              ; regout           ;
; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]           ; |main|Block1:inst|lmp_counter_my:inst|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]                ; regout           ;
; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1                  ; |main|Block1:inst|lpm_compare0:inst2|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1            ; out0             ;
; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|counter_reg_bit1a[3]          ; |main|Block1:inst|lmp_counter_my:inst1|lpm_counter:lpm_counter_component|cntr_e4i:auto_generated|safe_q[3]               ; regout           ;
; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1                  ; |main|Block1:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_big:auto_generated|data_wire[1]~1            ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                       ; |main|Block1:inst|lpm_add_sub0:inst8|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~0                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~1                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~2                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~3                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~4                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~5                 ; out0             ;
; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                       ; |main|Block1:inst|lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_vph:auto_generated|op_1~6                 ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Sep 24 12:03:57 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Lab2 -c Lab2
Info: Using vector source file "D:/Study/MyLabs/structural_and_functional_organization_of_computers/Lab2/main.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of main.vwf called Lab2.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      60.71 %
Info: Number of transitions in simulation is 5503
Info: Vector file main.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue Sep 24 12:03:58 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


