#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Aug  1 13:45:03 2023
# Process ID: 28252
# Current directory: /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top.vdi
# Journal file: /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/vivado.jou
# Running On: UETLHR, OS: Linux, CPU Frequency: 999.932 MHz, CPU Physical cores: 32, Host memory: 201206 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2725.684 ; gain = 7.957 ; free physical = 146892 ; free virtual = 302510
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/uetlhr/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.4 . Memory (MB): peak = 2725.695 ; gain = 0.000 ; free physical = 146532 ; free virtual = 302163
INFO: [Netlist 29-17] Analyzing 2445 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_1/bd_4cab_psr0_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr0/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_2/bd_4cab_psr_aclk_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0_board.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_smartconnect_0_0/bd_0/ip/ip_3/bd_4cab_psr_aclk1_0.xdc] for cell 'nexys_shell_i/smartconnect_0/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'nexys_shell_i/mig_7series_0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_mig_7series_0_0/nexys_shell_mig_7series_0_0/user_design/constraints/nexys_shell_mig_7series_0_0.xdc] for cell 'nexys_shell_i/mig_7series_0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0_board.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/uetlhr/AXI_new.gen/sources_1/bd/nexys_shell/ip/nexys_shell_proc_sys_reset_0_0/nexys_shell_proc_sys_reset_0_0.xdc] for cell 'nexys_shell_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/1-clock.xdc]
Finished Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/1-clock.xdc]
Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/2-pins.xdc]
Finished Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/2-pins.xdc]
Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/3-bitstream.xdc]
Finished Parsing XDC File [/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/constrs/3-bitstream.xdc]
INFO: [Project 1-1714] 67 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3002.555 ; gain = 0.000 ; free physical = 145789 ; free virtual = 301432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 449 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 128 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 296 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3002.555 ; gain = 276.871 ; free physical = 145789 ; free virtual = 301432
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3066.586 ; gain = 64.031 ; free physical = 145741 ; free virtual = 301384

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1256e8e8a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3066.586 ; gain = 0.000 ; free physical = 145654 ; free virtual = 301297

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[0]_i_3, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/col_mux.col_rd_wr_r_i_1 into driver instance nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/i___24_i_1, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/periodic_rd_generation.read_this_rank_r_i_1 into driver instance nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/i___11_i_1, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/inhbt_act_faw.SRLC32E0_i_1 into driver instance nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/row_arb0/i___44_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/amo_module/csr_scause_ff[31]_i_2 into driver instance soc/core_top_module/pipeline_top_module/amo_module/csr_mstatus_ff[wpri0]_i_5, which resulted in an inversion of 46 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[12]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[12]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[12]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[11]_i_2, which resulted in an inversion of 14 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[12]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[10]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[12]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[9]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[16]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[16]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[16]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[15]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[16]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[14]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[16]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[13]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[20]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[20]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[20]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[19]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[20]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[18]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[20]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[17]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[24]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[24]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[24]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[23]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[24]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[22]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[24]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[21]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[28]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[28]_i_2, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[28]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[27]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[28]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[26]_i_2, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[28]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[25]_i_2, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[31]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[31]_i_2, which resulted in an inversion of 79 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[31]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[30]_i_2, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[31]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[29]_i_2, which resulted in an inversion of 22 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[4]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[0]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[4]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[4]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[4]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[3]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[4]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[2]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[4]_i_8 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[1]_i_2, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[8]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[8]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[8]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[7]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[8]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[6]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[8]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr1_ff[5]_i_2, which resulted in an inversion of 15 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[12]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[12]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[12]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[11]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[12]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[10]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[12]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[9]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[16]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[16]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[16]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[15]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[16]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[14]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[16]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[13]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[20]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[20]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[20]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[19]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[20]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[18]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[20]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[17]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[24]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[24]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[24]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[23]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[24]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[22]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[24]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[21]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[28]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[28]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[28]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[27]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[28]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[26]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[28]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[25]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[31]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[31]_i_4, which resulted in an inversion of 38 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[31]_i_8 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[30]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[31]_i_9 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[29]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[4]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[0]_i_2, which resulted in an inversion of 52 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[4]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[4]_i_2, which resulted in an inversion of 81 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[4]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[3]_i_2, which resulted in an inversion of 82 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[4]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[2]_i_2, which resulted in an inversion of 111 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[4]_i_8 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[1]_i_2, which resulted in an inversion of 99 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[8]_i_4 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[8]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[8]_i_5 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[7]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[8]_i_6 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[6]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[8]_i_7 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_opr2_ff[5]_i_2, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter soc/core_top_module/pipeline_top_module/muldiv_module/exe2lsu_ctrl_pipe_ff[rd_addr][4]_i_2 into driver instance soc/core_top_module/pipeline_top_module/muldiv_module/timer_irq_ff_i_3, which resulted in an inversion of 83 pins
INFO: [Opt 31-138] Pushed 24 inverter(s) to 120 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ba4984ca

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.711 ; gain = 1.004 ; free physical = 145426 ; free virtual = 301070
INFO: [Opt 31-389] Phase Retarget created 1 cells and removed 121 cells
INFO: [Opt 31-1021] In phase Retarget, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 111ebd8cd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3261.711 ; gain = 1.004 ; free physical = 145421 ; free virtual = 301064
INFO: [Opt 31-389] Phase Constant propagation created 22 cells and removed 90 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 108d5507c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.711 ; gain = 1.004 ; free physical = 145414 ; free virtual = 301058
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 213 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_200_BUFG_inst to drive 62 load(s) on clock net clk_200_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: b0e66d4a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.711 ; gain = 1.004 ; free physical = 145391 ; free virtual = 301034
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: b0e66d4a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.711 ; gain = 1.004 ; free physical = 145382 ; free virtual = 301026
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 993d2957

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3261.711 ; gain = 1.004 ; free physical = 145371 ; free virtual = 301015
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 40 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               1  |             121  |                                             59  |
|  Constant propagation         |              22  |              90  |                                             55  |
|  Sweep                        |               0  |             213  |                                             75  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             40  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3261.711 ; gain = 0.000 ; free physical = 145328 ; free virtual = 300972
Ending Logic Optimization Task | Checksum: 1486f6937

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3261.711 ; gain = 1.004 ; free physical = 145328 ; free virtual = 300972

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 1486f6937

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3689.246 ; gain = 0.000 ; free physical = 145025 ; free virtual = 300673
Ending Power Optimization Task | Checksum: 1486f6937

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 3689.246 ; gain = 427.535 ; free physical = 145042 ; free virtual = 300690

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1486f6937

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3689.246 ; gain = 0.000 ; free physical = 145042 ; free virtual = 300690

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3689.246 ; gain = 0.000 ; free physical = 145042 ; free virtual = 300690
Ending Netlist Obfuscation Task | Checksum: 1486f6937

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3689.246 ; gain = 0.000 ; free physical = 145042 ; free virtual = 300690
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3689.246 ; gain = 686.691 ; free physical = 145042 ; free virtual = 300690
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3689.246 ; gain = 0.000 ; free physical = 145004 ; free virtual = 300653
INFO: [Common 17-1381] The checkpoint '/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3689.246 ; gain = 0.000 ; free physical = 144941 ; free virtual = 300598
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145240 ; free virtual = 300898
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91c5d250

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145241 ; free virtual = 300898
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145231 ; free virtual = 300888

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b7eb0462

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145728 ; free virtual = 301389

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e6b4309e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145556 ; free virtual = 301298

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e6b4309e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145553 ; free virtual = 301295
Phase 1 Placer Initialization | Checksum: 1e6b4309e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145540 ; free virtual = 301282

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 23b2bd46d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145465 ; free virtual = 301151

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b75b3521

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145363 ; free virtual = 301116

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b75b3521

Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145350 ; free virtual = 301103

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 935 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 396 nets or LUTs. Breaked 0 LUT, combined 396 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141777 ; free virtual = 297530

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            396  |                   396  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            396  |                   396  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1eb195e14

Time (s): cpu = 00:01:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141486 ; free virtual = 297307
Phase 2.4 Global Placement Core | Checksum: 1b4153f1d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141405 ; free virtual = 297226
Phase 2 Global Placement | Checksum: 1b4153f1d

Time (s): cpu = 00:01:43 ; elapsed = 00:00:35 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141421 ; free virtual = 297242

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc8806cb

Time (s): cpu = 00:01:48 ; elapsed = 00:00:36 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141284 ; free virtual = 297105

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: efa5b864

Time (s): cpu = 00:01:57 ; elapsed = 00:00:40 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141214 ; free virtual = 297035

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11dba3386

Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141231 ; free virtual = 297053

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f456bf4b

Time (s): cpu = 00:01:58 ; elapsed = 00:00:40 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 141232 ; free virtual = 297053

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 196624d39

Time (s): cpu = 00:02:12 ; elapsed = 00:00:53 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140881 ; free virtual = 296825

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1daf1b8ca

Time (s): cpu = 00:02:13 ; elapsed = 00:00:54 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140861 ; free virtual = 296806

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23ed66c17

Time (s): cpu = 00:02:13 ; elapsed = 00:00:54 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140859 ; free virtual = 296804
Phase 3 Detail Placement | Checksum: 23ed66c17

Time (s): cpu = 00:02:14 ; elapsed = 00:00:54 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140863 ; free virtual = 296808

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1cc06afe5

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.317 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1b37d0816

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140737 ; free virtual = 296792
INFO: [Place 46-33] Processed net soc/core_top_module/pipeline_top_module/decode_module/rf_module/MY_RST_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net soc/uart_module/uart_rx_module/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1b6f7bf1c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140732 ; free virtual = 296787
Phase 4.1.1.1 BUFG Insertion | Checksum: 1cc06afe5

Time (s): cpu = 00:02:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140735 ; free virtual = 296791

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.317. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1d0e93929

Time (s): cpu = 00:02:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140735 ; free virtual = 296790

Time (s): cpu = 00:02:36 ; elapsed = 00:01:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140735 ; free virtual = 296790
Phase 4.1 Post Commit Optimization | Checksum: 1d0e93929

Time (s): cpu = 00:02:37 ; elapsed = 00:01:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140736 ; free virtual = 296791

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d0e93929

Time (s): cpu = 00:02:37 ; elapsed = 00:01:03 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140737 ; free virtual = 296792

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1d0e93929

Time (s): cpu = 00:02:37 ; elapsed = 00:01:03 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140737 ; free virtual = 296793
Phase 4.3 Placer Reporting | Checksum: 1d0e93929

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140727 ; free virtual = 296782

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140737 ; free virtual = 296792

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140737 ; free virtual = 296792
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b6c91e8a

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140735 ; free virtual = 296790
Ending Placer Task | Checksum: e62e0d96

Time (s): cpu = 00:02:38 ; elapsed = 00:01:03 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140734 ; free virtual = 296789
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:41 ; elapsed = 00:01:04 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140792 ; free virtual = 296847
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140729 ; free virtual = 296837
INFO: [Common 17-1381] The checkpoint '/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140779 ; free virtual = 296847
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140770 ; free virtual = 296838
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 140766 ; free virtual = 296835
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 144640 ; free virtual = 300762
INFO: [Common 17-1381] The checkpoint '/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cf333eb6 ConstDB: 0 ShapeSum: 16facee0 RouteDB: 0
Post Restoration Checksum: NetGraph: 75f67cba NumContArr: 289f99e0 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 9e96169a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145385 ; free virtual = 300830

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 9e96169a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145348 ; free virtual = 300793

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 9e96169a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 3745.270 ; gain = 0.000 ; free physical = 145349 ; free virtual = 300793
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13b443af3

Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 3765.488 ; gain = 20.219 ; free physical = 146648 ; free virtual = 302094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=-1.628 | THS=-4343.746|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: da26be9e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 3765.488 ; gain = 20.219 ; free physical = 146610 ; free virtual = 302055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: d013021d

Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 3781.488 ; gain = 36.219 ; free physical = 146601 ; free virtual = 302046

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000348174 %
  Global Horizontal Routing Utilization  = 0.000142086 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 29813
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 29811
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 1

Phase 2 Router Initialization | Checksum: 10b8aaf8c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:44 . Memory (MB): peak = 3781.488 ; gain = 36.219 ; free physical = 146592 ; free virtual = 302037

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10b8aaf8c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:44 . Memory (MB): peak = 3781.488 ; gain = 36.219 ; free physical = 146589 ; free virtual = 302035
Phase 3 Initial Routing | Checksum: 16c099fa5

Time (s): cpu = 00:03:45 ; elapsed = 00:01:39 . Memory (MB): peak = 4565.996 ; gain = 820.727 ; free physical = 145063 ; free virtual = 300519

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3504
 Number of Nodes with overlaps = 298
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 105c2d0dc

Time (s): cpu = 00:08:25 ; elapsed = 00:03:31 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144823 ; free virtual = 300304

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 23eb75cc6

Time (s): cpu = 00:08:29 ; elapsed = 00:03:34 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144794 ; free virtual = 300276
Phase 4 Rip-up And Reroute | Checksum: 23eb75cc6

Time (s): cpu = 00:08:29 ; elapsed = 00:03:35 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144794 ; free virtual = 300276

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f2322e6f

Time (s): cpu = 00:08:35 ; elapsed = 00:03:36 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144799 ; free virtual = 300281
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2515e128c

Time (s): cpu = 00:08:35 ; elapsed = 00:03:36 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144799 ; free virtual = 300280

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2515e128c

Time (s): cpu = 00:08:35 ; elapsed = 00:03:36 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144799 ; free virtual = 300280
Phase 5 Delay and Skew Optimization | Checksum: 2515e128c

Time (s): cpu = 00:08:36 ; elapsed = 00:03:36 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144799 ; free virtual = 300280

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 27e155bc0

Time (s): cpu = 00:08:42 ; elapsed = 00:03:39 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144783 ; free virtual = 300264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.119  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dbec604f

Time (s): cpu = 00:08:42 ; elapsed = 00:03:39 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144752 ; free virtual = 300233
Phase 6 Post Hold Fix | Checksum: 1dbec604f

Time (s): cpu = 00:08:43 ; elapsed = 00:03:39 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144735 ; free virtual = 300217

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.88179 %
  Global Horizontal Routing Utilization  = 7.83838 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d85f6a13

Time (s): cpu = 00:08:43 ; elapsed = 00:03:39 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144728 ; free virtual = 300209

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d85f6a13

Time (s): cpu = 00:08:43 ; elapsed = 00:03:39 . Memory (MB): peak = 4733.996 ; gain = 988.727 ; free physical = 144720 ; free virtual = 300202

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 135c9e8d9

Time (s): cpu = 00:08:46 ; elapsed = 00:03:42 . Memory (MB): peak = 4750.000 ; gain = 1004.730 ; free physical = 144701 ; free virtual = 300182

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.119  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 135c9e8d9

Time (s): cpu = 00:08:53 ; elapsed = 00:03:43 . Memory (MB): peak = 4750.000 ; gain = 1004.730 ; free physical = 144693 ; free virtual = 300174
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:08:53 ; elapsed = 00:03:43 . Memory (MB): peak = 4750.000 ; gain = 1004.730 ; free physical = 144804 ; free virtual = 300285

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
173 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:09 ; elapsed = 00:03:47 . Memory (MB): peak = 4750.000 ; gain = 1004.730 ; free physical = 144805 ; free virtual = 300286
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4750.004 ; gain = 0.004 ; free physical = 144765 ; free virtual = 300305
INFO: [Common 17-1381] The checkpoint '/home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4758.004 ; gain = 8.004 ; free physical = 144865 ; free virtual = 300361
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4766.016 ; gain = 8.012 ; free physical = 144825 ; free virtual = 300321
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/uetlhr/Documents/UETRV-PCore/fpga-nexys-a7/fpga-nexys-a7.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:07 . Memory (MB): peak = 4766.016 ; gain = 0.000 ; free physical = 144703 ; free virtual = 300200
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
185 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 4790.020 ; gain = 24.004 ; free physical = 144654 ; free virtual = 300163
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the nexys_shell_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 input soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 output soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 output soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 output soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 output soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 output soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 output soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 output soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0 multiplier stage soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0 multiplier stage soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1 multiplier stage soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2 multiplier stage soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next0__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3 multiplier stage soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0 multiplier stage soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1 multiplier stage soc/core_top_module/pipeline_top_module/muldiv_module/alu_m_result_next3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net soc/spi_top_module/spi_regs_module/reg_sck_mode_ff_reg[1]_0 is a gated clock net sourced by a combinational pin soc/spi_top_module/spi_regs_module/spi_clk_reg_LDC_i_1/O, cell soc/spi_top_module/spi_regs_module/spi_clk_reg_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/pll_clk3_out on the nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKOUT3 pin of nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1715] Input clock phase alignment: The PLLE2_ADV cell input clock signal nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/lopt on the nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i/CLKIN1 pin of nexys_shell_i/mig_7series_0/u_nexys_shell_mig_7series_0_0_mig/u_ddr2_infrastructure/plle2_i with COMPENSATION mode INTERNAL is driven from the PLLE2_BASE_inst/CLKOUT0 pin of another cell of the same type. The two cells are not phase aligned.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 33 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:27 . Memory (MB): peak = 4814.031 ; gain = 0.000 ; free physical = 144547 ; free virtual = 300074
INFO: [Common 17-206] Exiting Vivado at Tue Aug  1 13:52:11 2023...
