`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2022/04/27 15:08:39
// Design Name: 
// Module Name: Controller
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module control32(
    input[5:0] Opcode, // instruction[31..26], opcode
    input[5:0] Function_opcode, // instructions[5..0], funct
    input[4:0] RD_id, // instructions[15..11], rd_id
    output Jr, // 1 indicates the instruction is "jr", otherwise it's not "jr" output Jmp; // 1 indicate the instruction is "j", otherwise it's not
    output RegDST, // 1 indicate destination register is "rd"(R),otherwise it's "rt"(I)
    output ALUSrc, // 1 indicate the 2nd data is immidiate (except "beq","bne")
    output MemtoReg, // 1 indicate read data from memory and write it into register
    output RegWrite, // 1 indicate write register(R,I(lw)), otherwise it's not
    output MemWrite, // 1 indicate write data memory, otherwise it's not
    output Branch, // 1 indicate the instruction is "beq" , otherwise it's not
    output nBranch, // 1 indicate the instruction is "bne", otherwise it's not
    output Jmp, // ä¸?1è¡¨æ˜æ˜¯JæŒ‡ä»¤, ä¸?0æ—¶è¡¨ç¤ºä¸æ˜¯JæŒ‡ä»¤
    output Jal, // 1 indicate the instruction is "jal", otherwise it's not
    output I_format, // ä¸?1è¡¨æ˜è¯¥æŒ‡ä»¤æ˜¯é™¤beq, bne, LW, SWä¹‹å¤–çš„å…¶ä»–I-ç±»å‹æŒ‡ä»¤
    output Sftmd, // 1 indicate the instruction is shift 
    output[1:0] ALUOp // æ˜¯R-ç±»å‹æˆ–I_format=1æ—¶ä½1ï¼ˆé«˜bitä½ï¼‰ä¸?1,  beqã€bneæŒ‡ä»¤åˆ™ä½0ï¼ˆä½bitä½ï¼‰ä¸?1
    );

    assign Jr = (Function_opcode == 6'b001000 || (Function_opcode == 6'b001001 && RD_id == 5'b0)) & (Opcode == 0);
    assign RegDST = (Opcode == 0);
    assign ALUSrc = (Opcode[5:3] == 3'b001) | (Opcode == 6'b100011) | (Opcode == 6'b101011); // algorithm + lw, sw
    assign MemtoReg = Opcode == 6'b100011;
    assign RegWrite = (Opcode == 0 & Function_opcode != 6'b001000) | (Opcode == 6'b100011) | (Opcode[5:3] == 3'b001) | (Opcode == 6'b000011);
    assign MemWrite = Opcode == 6'b101011;
    assign Branch = (Opcode == 6'b000100);
    assign nBranch = (Opcode == 6'b000101);
    assign Jal = (Opcode == 6'b000011);
    assign Jmp = (Opcode == 6'b000010);
    assign I_format = (Opcode[5:3] == 3'b001);
    assign Sftmd = ((Function_opcode[5:3] == 3'b000) & (Opcode == 0));
    assign ALUOp = {((Opcode == 0) | I_format), ((Opcode == 6'b000100) | (Opcode == 6'b000101))};

endmodule
