# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "../../../../zedboard_16adc.srcs/sources_1/bd/design_1/ipshared/85a3" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../zedboard_16adc.srcs/sources_1/new/s2p.v" \
"../../../../zedboard_16adc.srcs/sim_1/new/s2p_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
