<profile>

<section name = "Vitis HLS Report for 'conv1_Pipeline_2'" level="0">
<item name = "Date">Thu Nov  2 21:48:34 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">259, 259, 2.590 us, 2.590 us, 259, 259, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">257, 257, 4, 1, 1, 255, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 91, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 123, 32, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="am_addmul_8ns_3ns_10ns_19_4_1_U16">am_addmul_8ns_3ns_10ns_19_4_1, (i0 + i1) * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="empty_243_fu_337_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_fu_262_p2">+, 0, 0, 15, 8, 1</column>
<column name="next_urem_fu_276_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="empty_241_fu_282_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="exitcond87_011_fu_256_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="idx_urem_fu_288_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_loop_index_i_0_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_phi_urem_load">9, 2, 8, 16</column>
<column name="i1_blk_n_R">9, 2, 1, 2</column>
<column name="loop_index_i_0_fu_92">9, 2, 8, 16</column>
<column name="phi_urem_fu_88">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="empty_244_reg_396">2, 0, 2, 0</column>
<column name="exitcond87_011_reg_392">1, 0, 1, 0</column>
<column name="exitcond87_011_reg_392_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i1_addr_read_reg_400">32, 0, 32, 0</column>
<column name="loop_index_i_0_fu_92">8, 0, 8, 0</column>
<column name="phi_urem_fu_88">8, 0, 8, 0</column>
<column name="empty_244_reg_396">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv1_Pipeline_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv1_Pipeline_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv1_Pipeline_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv1_Pipeline_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv1_Pipeline_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv1_Pipeline_2, return value</column>
<column name="m_axi_i1_AWVALID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWREADY">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWADDR">out, 64, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWLEN">out, 32, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWSIZE">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWBURST">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWLOCK">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWCACHE">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWPROT">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWQOS">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWREGION">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_AWUSER">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WVALID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WREADY">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WDATA">out, 32, m_axi, i1, pointer</column>
<column name="m_axi_i1_WSTRB">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_WLAST">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_WUSER">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARVALID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARREADY">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARADDR">out, 64, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARID">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARLEN">out, 32, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARSIZE">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARBURST">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARLOCK">out, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARCACHE">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARPROT">out, 3, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARQOS">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARREGION">out, 4, m_axi, i1, pointer</column>
<column name="m_axi_i1_ARUSER">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RVALID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RREADY">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RDATA">in, 32, m_axi, i1, pointer</column>
<column name="m_axi_i1_RLAST">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RFIFONUM">in, 13, m_axi, i1, pointer</column>
<column name="m_axi_i1_RUSER">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_RRESP">in, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_BVALID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_BREADY">out, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_BRESP">in, 2, m_axi, i1, pointer</column>
<column name="m_axi_i1_BID">in, 1, m_axi, i1, pointer</column>
<column name="m_axi_i1_BUSER">in, 1, m_axi, i1, pointer</column>
<column name="sext_ln108_2">in, 62, ap_none, sext_ln108_2, scalar</column>
<column name="mul_ln114">in, 10, ap_none, mul_ln114, scalar</column>
<column name="trunc_ln">in, 2, ap_none, trunc_ln, scalar</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_address0">out, 10, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_ce0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_we0">out, 1, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, array</column>
<column name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_d0">out, 32, ap_memory, p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, array</column>
</table>
</item>
</section>
</profile>
