Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 12 16:08:42 2021
| Host         : OliversXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file temp_top_timing_summary_routed.rpt -pb temp_top_timing_summary_routed.pb -rpx temp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : temp_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.679        0.000                      0                  102        0.196        0.000                      0                  102        4.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.679        0.000                      0                  102        0.196        0.000                      0                  102        4.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.716     8.915    FSM/one_Hz_hb/beat
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.443    14.784    FSM/one_Hz_hb/CLK
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[0]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.594    FSM/one_Hz_hb/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.716     8.915    FSM/one_Hz_hb/beat
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.443    14.784    FSM/one_Hz_hb/CLK
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[1]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.594    FSM/one_Hz_hb/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.716     8.915    FSM/one_Hz_hb/beat
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.443    14.784    FSM/one_Hz_hb/CLK
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[2]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.594    FSM/one_Hz_hb/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.679ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 0.828ns (21.590%)  route 3.007ns (78.410%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.716     8.915    FSM/one_Hz_hb/beat
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.443    14.784    FSM/one_Hz_hb/CLK
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[3]/C
                         clock pessimism              0.274    15.058    
                         clock uncertainty           -0.035    15.023    
    SLICE_X48Y17         FDRE (Setup_fdre_C_R)       -0.429    14.594    FSM/one_Hz_hb/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.679    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.880%)  route 2.956ns (78.120%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.665     8.864    FSM/one_Hz_hb/beat
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.439    14.780    FSM/one_Hz_hb/CLK
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[16]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.590    FSM/one_Hz_hb/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.880%)  route 2.956ns (78.120%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.665     8.864    FSM/one_Hz_hb/beat
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.439    14.780    FSM/one_Hz_hb/CLK
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[17]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.590    FSM/one_Hz_hb/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.880%)  route 2.956ns (78.120%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.665     8.864    FSM/one_Hz_hb/beat
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.439    14.780    FSM/one_Hz_hb/CLK
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[18]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.590    FSM/one_Hz_hb/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.828ns (21.880%)  route 2.956ns (78.120%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.559     5.080    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  FSM/one_Hz_hb/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.396    FSM/one_Hz_hb/count_reg[6]
    SLICE_X49Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.520 f  FSM/one_Hz_hb/count[0]_i_7/O
                         net (fo=2, routed)           0.791     7.311    FSM/one_Hz_hb/count[0]_i_7_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.435 f  FSM/one_Hz_hb/count[0]_i_3/O
                         net (fo=1, routed)           0.640     8.075    FSM/one_Hz_hb/count[0]_i_3_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.199 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.665     8.864    FSM/one_Hz_hb/beat
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.439    14.780    FSM/one_Hz_hb/CLK
    SLICE_X48Y21         FDRE                                         r  FSM/one_Hz_hb/count_reg[19]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.590    FSM/one_Hz_hb/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.903%)  route 2.952ns (78.097%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.561     5.082    FSM/one_Hz_hb/CLK
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  FSM/one_Hz_hb/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.362    FSM/one_Hz_hb/count_reg[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.486 f  FSM/one_Hz_hb/count[0]_i_8/O
                         net (fo=2, routed)           0.643     7.129    FSM/one_Hz_hb/count[0]_i_8_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  FSM/one_Hz_hb/count[0]_i_4/O
                         net (fo=2, routed)           0.819     8.072    FSM/one_Hz_hb/count[0]_i_4_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.667     8.863    FSM/one_Hz_hb/beat
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[4]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X48Y18         FDRE (Setup_fdre_C_R)       -0.429    14.592    FSM/one_Hz_hb/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.729ns  (required time - arrival time)
  Source:                 FSM/one_Hz_hb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/one_Hz_hb/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.828ns (21.903%)  route 2.952ns (78.097%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.561     5.082    FSM/one_Hz_hb/CLK
    SLICE_X48Y17         FDRE                                         r  FSM/one_Hz_hb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  FSM/one_Hz_hb/count_reg[3]/Q
                         net (fo=2, routed)           0.823     6.362    FSM/one_Hz_hb/count_reg[3]
    SLICE_X49Y19         LUT4 (Prop_lut4_I2_O)        0.124     6.486 f  FSM/one_Hz_hb/count[0]_i_8/O
                         net (fo=2, routed)           0.643     7.129    FSM/one_Hz_hb/count[0]_i_8_n_0
    SLICE_X49Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.253 f  FSM/one_Hz_hb/count[0]_i_4/O
                         net (fo=2, routed)           0.819     8.072    FSM/one_Hz_hb/count[0]_i_4_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I4_O)        0.124     8.196 r  FSM/one_Hz_hb/count[0]_i_1/O
                         net (fo=27, routed)          0.667     8.863    FSM/one_Hz_hb/beat
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.441    14.782    FSM/one_Hz_hb/CLK
    SLICE_X48Y18         FDRE                                         r  FSM/one_Hz_hb/count_reg[5]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X48Y18         FDRE (Setup_fdre_C_R)       -0.429    14.592    FSM/one_Hz_hb/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                          -8.863    
  -------------------------------------------------------------------
                         slack                                  5.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FSM/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    FSM/CLK
    SLICE_X50Y21         FDRE                                         r  FSM/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  FSM/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.071     1.658    FSM/FSM_onehot_state_reg_n_0_[3]
    SLICE_X50Y21         LUT4 (Prop_lut4_I0_O)        0.098     1.756 r  FSM/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.756    FSM/FSM_onehot_state[1]_i_1_n_0
    SLICE_X50Y21         FDRE                                         r  FSM/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.825     1.952    FSM/CLK
    SLICE_X50Y21         FDRE                                         r  FSM/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X50Y21         FDRE (Hold_fdre_C_D)         0.121     1.560    FSM/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 FSM/outsideTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/outsideTemp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.185%)  route 0.157ns (45.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    FSM/CLK
    SLICE_X49Y22         FDRE                                         r  FSM/outsideTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FSM/outsideTemp_reg[2]/Q
                         net (fo=7, routed)           0.157     1.737    FSM/one_Hz_hb/outsideTemp_reg[3][2]
    SLICE_X49Y22         LUT5 (Prop_lut5_I0_O)        0.045     1.782 r  FSM/one_Hz_hb/outsideTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.782    FSM/one_Hz_hb_n_2
    SLICE_X49Y22         FDRE                                         r  FSM/outsideTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.823     1.950    FSM/CLK
    SLICE_X49Y22         FDRE                                         r  FSM/outsideTemp_reg[2]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.092     1.531    FSM/outsideTemp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FSM/outsideTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM/outsideTemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.716%)  route 0.160ns (46.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    FSM/CLK
    SLICE_X49Y22         FDRE                                         r  FSM/outsideTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  FSM/outsideTemp_reg[2]/Q
                         net (fo=7, routed)           0.160     1.740    FSM/one_Hz_hb/outsideTemp_reg[3][2]
    SLICE_X49Y22         LUT6 (Prop_lut6_I5_O)        0.045     1.785 r  FSM/one_Hz_hb/outsideTemp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.785    FSM/one_Hz_hb_n_1
    SLICE_X49Y22         FDRE                                         r  FSM/outsideTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.823     1.950    FSM/CLK
    SLICE_X49Y22         FDRE                                         r  FSM/outsideTemp_reg[3]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X49Y22         FDRE (Hold_fdre_C_D)         0.092     1.531    FSM/outsideTemp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.557     1.440    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y20         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  displayCtrl/one_kHz_beat/count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.698    displayCtrl/one_kHz_beat/count_reg[11]
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  displayCtrl/one_kHz_beat/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    displayCtrl/one_kHz_beat/count_reg[8]_i_1__0_n_4
    SLICE_X51Y20         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.826     1.953    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y20         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[11]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    displayCtrl/one_kHz_beat/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y21         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  displayCtrl/one_kHz_beat/count_reg[15]/Q
                         net (fo=2, routed)           0.118     1.698    displayCtrl/one_kHz_beat/count_reg[15]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  displayCtrl/one_kHz_beat/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.806    displayCtrl/one_kHz_beat/count_reg[12]_i_1__0_n_4
    SLICE_X51Y21         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.825     1.952    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y21         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[15]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    displayCtrl/one_kHz_beat/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.558     1.441    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  displayCtrl/one_kHz_beat/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.701    displayCtrl/one_kHz_beat/count_reg[7]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  displayCtrl/one_kHz_beat/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.809    displayCtrl/one_kHz_beat/count_reg[4]_i_1__0_n_4
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.954    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[7]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    displayCtrl/one_kHz_beat/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.559     1.442    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y18         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y18         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  displayCtrl/one_kHz_beat/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.703    displayCtrl/one_kHz_beat/count_reg[3]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  displayCtrl/one_kHz_beat/count_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.811    displayCtrl/one_kHz_beat/count_reg[0]_i_2__0_n_4
    SLICE_X51Y18         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.828     1.955    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y18         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[3]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X51Y18         FDRE (Hold_fdre_C_D)         0.105     1.547    displayCtrl/one_kHz_beat/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.558     1.441    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  displayCtrl/one_kHz_beat/count_reg[6]/Q
                         net (fo=2, routed)           0.120     1.703    displayCtrl/one_kHz_beat/count_reg[6]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  displayCtrl/one_kHz_beat/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.814    displayCtrl/one_kHz_beat/count_reg[4]_i_1__0_n_5
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.954    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[6]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    displayCtrl/one_kHz_beat/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.558     1.441    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  displayCtrl/one_kHz_beat/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.699    displayCtrl/one_kHz_beat/count_reg[4]
    SLICE_X51Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  displayCtrl/one_kHz_beat/count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.814    displayCtrl/one_kHz_beat/count_reg[4]_i_1__0_n_7
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.827     1.954    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y19         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[4]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X51Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    displayCtrl/one_kHz_beat/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 displayCtrl/one_kHz_beat/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayCtrl/one_kHz_beat/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.556     1.439    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y22         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  displayCtrl/one_kHz_beat/count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.697    displayCtrl/one_kHz_beat/count_reg[16]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.812 r  displayCtrl/one_kHz_beat/count_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.812    displayCtrl/one_kHz_beat/count_reg[16]_i_1__0_n_7
    SLICE_X51Y22         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.824     1.951    displayCtrl/one_kHz_beat/CLK
    SLICE_X51Y22         FDRE                                         r  displayCtrl/one_kHz_beat/count_reg[16]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    displayCtrl/one_kHz_beat/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X49Y21   FSM/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   FSM/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   FSM/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y21   FSM/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y17   FSM/one_Hz_hb/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   FSM/one_Hz_hb/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y19   FSM/one_Hz_hb/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   FSM/one_Hz_hb/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y20   FSM/one_Hz_hb/count_reg[13]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   FSM/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   FSM/one_Hz_hb/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   FSM/one_Hz_hb/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   FSM/one_Hz_hb/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   FSM/one_Hz_hb/count_reg[19]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X49Y21   FSM/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   FSM/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   FSM/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   FSM/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y17   FSM/one_Hz_hb/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   FSM/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   FSM/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y21   FSM/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   FSM/one_Hz_hb/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y19   FSM/one_Hz_hb/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   FSM/one_Hz_hb/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   FSM/one_Hz_hb/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   FSM/one_Hz_hb/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y20   FSM/one_Hz_hb/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y18   FSM/one_Hz_hb/count_reg[4]/C



