/* osci.cfg -- Simulator configuration script file
   Copyright (C) 2008, Jeremy Bennett, jeremy@jeremybennett.com

   This file is part of OpenRISC 1000 Architectural Simulator.  It contains
   the default configuration and help about configuring the simulator.

   This program is free software; you can redistribute it and/or modify it
   under the terms of the GNU General Public License as published by the Free
   Software Foundation; either version 2 of the License, or (at your option)
   any later version.

   This program is distributed in the hope that it will be useful, but WITHOUT
   ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
   FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
   more details.

   You should have received a copy of the GNU General Public License along
   with this program; if not, write to the Free Software Foundation, Inc., 675
   Mass Ave, Cambridge, MA 02139, USA.

 */


/* INTRODUCTION

   This is an Or1ksim configuration file for use with the OSCI TLM 2.0
   port. It has no peripherals enabled, and the simplest possible memory
   structure.

   See sim.cfg for an explanation of all the fields

   $Id$

*/


section memory
  type     = unknown			/* Anything else will trash the prog */
  name     = "RAM"
  ce       =          0
  mc       =          0
  baseaddr = 0x00000000
  size     = 0x00400000
  delayr   =          1
  delayw   =          2
end

/* Generic external device */

section generic
  enabled      =          1
  byte_enabled =          1
  hw_enabled   =          1
  word_enabled =          1
  name         = "JPB dev"
  baseaddr     = 0x90000000
  size         = 0x8
end


/* No memory controller */

section mc
  enabled  = 0
  baseaddr = 0x93000000
  POC      = 0x00000008                 /* Power on configuration register */
  index    = 0
end


/* No IMMU */

section immu
  enabled   =    0
  nsets     =   64
  nways     =    1
  pagesize  = 8192
  hitdelay  =    0
  missdelay =    0
end


/* No DMMU */

section dmmu
  enabled   =    0
  nsets     =   64
  nways     =    1
  pagesize  = 8192
  hitdelay  =    0
  missdelay =    0
end


/* No Icache */

section ic
  enabled   =   0
  nsets     = 256
  nways     =   1
  blocksize =  16
  hitdelay  =   0
  missdelay =   0
end


/* No Dcache */

section dc
  enabled         =   0
  nsets           = 256
  nways           =   1
  blocksize       =  16
  load_hitdelay   =   0
  load_missdelay  =   0
  store_hitdelay  =   0
  store_missdelay =   0
end


/* Minimal simulator tracing etc */

section sim
  verbose        = 0
  debug          = 0
  profile        = 0
  prof_fn        = "sim.profile"

  history        =        1
  exe_log        =        0
  exe_log_type   = software
  exe_log_start  =        0
  exe_log_end    = 20000000
  exe_log_marker =    10000
  exe_log_fn     = "executed.log"

  clkcycle = 10ns
end


/* No Verification API */

section VAPI
  enabled     =    0
  server_port = 9998
  log_enabled =    0
  vapi_log_fn = "vapi.log"
end


/* Minimal CPU features. Note UPR set automatically */

section cpu
  ver         = 0x1200
  rev         = 0x0001
  superscalar = 0
  hazards     = 0
  dependstats = 0
  sbuf_len    = 0
end


/* No power management */

section pm
  enabled = 0
end


/* No branch prediction */


section bpb
  enabled     = 0
  btic        = 0
  sbp_bf_fwd  = 0
  sbp_bnf_fwd = 0
  hitdelay    = 0
  missdelay   = 0
end


/* No debug unit */

section debug
  enabled     =     0
  gdb_enabled =     0
  server_port = 49152
end


/* No UART */

section uart
  enabled  =          0
  baseaddr = 0x90000000
  irq      =          2
  channel  = "xterm:"
  jitter   =         -1                     /* async behaviour */
  16550    =          1
end


/* No DMA */

section dma
  enabled  =          0
  baseaddr = 0x9a000000
  irq      =         11
end


/* No Ethernet */

section ethernet
  enabled    = 0
  baseaddr   = 0x92000000
  dma        = 0
  irq        = 4
  rtx_type   = 1
  tx_channel = 0
  rx_channel = 1
  rxfile     = "eth0.rx"
  txfile     = "eth0.tx"
  sockif     = "eth0"
end


/* No GPIO */

section gpio
  enabled      =          0
  baseaddr     = 0x91000000
  irq          =          3
  base_vapi_id =     0x0200
end

/* No VGA */

section vga
  enabled      =          0
  baseaddr     = 0x97100000
  irq          =          8
  refresh_rate =     100000
  filename     = "primary"
end


/* No frame buffer */

section fb
  enabled      =          0
  baseaddr     = 0x97000000
  refresh_rate =    1000000
  filename     = "primary"
end


/* No PS2 */

section kbd
  enabled  =          0
  irq      =          5
  baseaddr = 0x94000000
  rxfile   = "kbd.rx"
end


/* No disc */

section ata
  enabled     =          0
  baseaddr    = 0x9e000000
  irq         =         15

  dev_type0   =          1
  dev_file0   = "/tmp/sim_atadev0"
  dev_size0   =          1
  dev_packet0 =          0

  dev_type1   =          0
  dev_file1   = ""
  dev_size1   =          0
  dev_packet1 =          0
end


/* No custom units */

section cuc
  memory_order       = weak
  calling_convention = 1
  enable_bursts      = 1
  no_multicycle      = 1
  timings_fn         = "virtex.tim"
end


