// Seed: 393314372
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri id_5,
    input supply0 id_6,
    output tri0 id_7
);
  always @(posedge module_0 - id_1, posedge id_3) begin
    {id_6 & 1, 1} = id_6;
  end
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1,
    input tri1  id_2,
    input wor   id_3
);
  tri0 id_5 = id_0;
  assign id_5 = id_1;
  module_0(
      id_5, id_3, id_5, id_3, id_3, id_5, id_0, id_5
  );
endmodule
