/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  reg [7:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_32z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  reg [4:0] celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [3:0] celloutsig_0_4z;
  wire [36:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [13:0] celloutsig_0_9z;
  reg [11:0] celloutsig_1_0z;
  reg [4:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_20z ? celloutsig_0_13z[11] : celloutsig_0_8z;
  assign celloutsig_1_1z = in_data[102] ? celloutsig_1_0z[8] : in_data[138];
  assign celloutsig_1_2z = in_data[125] ? celloutsig_1_1z : in_data[144];
  assign celloutsig_0_1z = celloutsig_0_0z[0] | in_data[27];
  assign celloutsig_0_16z = celloutsig_0_9z[1] | in_data[20];
  assign celloutsig_0_29z = in_data[12] | celloutsig_0_24z;
  assign celloutsig_0_6z = celloutsig_0_4z[1] ^ celloutsig_0_5z[35];
  assign celloutsig_1_19z = celloutsig_1_8z ^ celloutsig_1_16z;
  assign celloutsig_0_7z = celloutsig_0_6z ^ celloutsig_0_4z[3];
  assign celloutsig_0_11z = celloutsig_0_6z ^ celloutsig_0_7z;
  assign celloutsig_0_2z = in_data[62] ^ celloutsig_0_1z;
  assign celloutsig_0_24z = celloutsig_0_0z[4] ^ celloutsig_0_10z[6];
  assign celloutsig_0_26z = celloutsig_0_24z ^ celloutsig_0_15z[0];
  assign celloutsig_1_14z = ~(celloutsig_1_2z ^ celloutsig_1_9z[1]);
  assign celloutsig_0_8z = ~(in_data[69] ^ celloutsig_0_2z);
  assign celloutsig_0_0z = in_data[35:30] & in_data[92:87];
  assign celloutsig_1_9z = { in_data[150:149], celloutsig_1_4z } & celloutsig_1_5z[10:2];
  assign celloutsig_0_46z = { celloutsig_0_13z, celloutsig_0_26z } > { celloutsig_0_32z[6:5], celloutsig_0_22z, celloutsig_0_42z };
  assign celloutsig_0_47z = { celloutsig_0_17z, celloutsig_0_15z } > { celloutsig_0_15z, celloutsig_0_17z };
  assign celloutsig_1_7z = celloutsig_1_0z[2:0] > { celloutsig_1_4z[6:5], celloutsig_1_2z };
  assign celloutsig_1_13z = celloutsig_1_9z[5:3] > celloutsig_1_11z[2:0];
  assign celloutsig_1_15z = { celloutsig_1_3z[8], celloutsig_1_7z, celloutsig_1_8z } > celloutsig_1_10z[3:1];
  assign celloutsig_1_16z = { celloutsig_1_0z[10:8], celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_13z } > celloutsig_1_5z[6:0];
  assign celloutsig_0_12z = { celloutsig_0_5z[20], celloutsig_0_11z, celloutsig_0_8z } > celloutsig_0_0z[4:2];
  assign celloutsig_0_14z = { celloutsig_0_3z[7:0], celloutsig_0_3z } > { celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_9z[13:12], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_7z } > { celloutsig_0_15z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_16z } > celloutsig_0_5z[36:14];
  assign celloutsig_0_3z = { celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, in_data[43:34], in_data[0] };
  assign celloutsig_1_18z = { celloutsig_1_4z[3], celloutsig_1_7z, celloutsig_1_16z } % { 1'h1, in_data[164:163] };
  assign celloutsig_0_13z = in_data[61:48] % { 1'h1, celloutsig_0_5z[21:10], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_0z[3] ? { in_data[47:12], celloutsig_0_2z } : { in_data[75:52], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_7z ? { celloutsig_0_5z[12:11], celloutsig_0_8z, celloutsig_0_14z } : { in_data[81:80], celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_4z = - celloutsig_0_0z[4:1];
  assign celloutsig_1_5z = - { in_data[114:111], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_10z = - { celloutsig_0_5z[22:14], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_0_21z = - { celloutsig_0_10z[2:0], celloutsig_0_14z };
  assign celloutsig_1_3z = { celloutsig_1_0z[10:1], celloutsig_1_1z } >> { celloutsig_1_0z[9:2], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_11z = celloutsig_1_4z[4:1] >> { celloutsig_1_5z[5:3], 1'h0 };
  assign celloutsig_0_32z = { celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_2z, celloutsig_0_2z } >> { celloutsig_0_30z[6:1], celloutsig_0_20z, celloutsig_0_12z };
  assign celloutsig_1_4z = celloutsig_1_0z[8:2] ~^ celloutsig_1_3z[7:1];
  assign celloutsig_0_30z = { celloutsig_0_22z[6:2], celloutsig_0_11z, celloutsig_0_14z } ~^ celloutsig_0_5z[28:22];
  assign celloutsig_1_8z = ~((celloutsig_1_4z[1] & celloutsig_1_1z) | 1'h0);
  always_latch
    if (!clkin_data[64]) celloutsig_0_42z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_42z = { celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_26z, celloutsig_0_40z, celloutsig_0_29z };
  always_latch
    if (clkin_data[96]) celloutsig_1_0z = 12'h000;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[166:155];
  always_latch
    if (!clkin_data[128]) celloutsig_1_10z = 5'h00;
    else if (!clkin_data[0]) celloutsig_1_10z = { celloutsig_1_5z[8:5], celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_9z = 14'h0000;
    else if (celloutsig_1_19z) celloutsig_0_9z = { in_data[24:21], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 8'h00;
    else if (celloutsig_1_19z) celloutsig_0_22z = { celloutsig_0_10z[6:0], celloutsig_0_12z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
