#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561220ba2350 .scope module, "tb" "tb" 2 3;
 .timescale -9 -10;
P_0x561220baf840 .param/l "CONT_SET_ATT" 0 2 42, C4<00000110>;
P_0x561220baf880 .param/l "CONT_SET_CPMG" 0 2 41, C4<00000101>;
P_0x561220baf8c0 .param/l "CONT_SET_DELAY" 0 2 36, C4<00000000>;
P_0x561220baf900 .param/l "CONT_SET_NUTD" 0 2 44, C4<00001000>;
P_0x561220baf940 .param/l "CONT_SET_NUTW" 0 2 43, C4<00000111>;
P_0x561220baf980 .param/l "CONT_SET_PERIOD" 0 2 37, C4<00000001>;
P_0x561220baf9c0 .param/l "CONT_SET_PULSE1" 0 2 38, C4<00000010>;
P_0x561220bafa00 .param/l "CONT_SET_PULSE2" 0 2 39, C4<00000011>;
P_0x561220bafa40 .param/l "CONT_TOGGLE_PULSE1" 0 2 40, C4<00000100>;
v0x561220bd4c10_0 .net "P2", 0 0, L_0x561220bd5e90;  1 drivers
v0x561220bd4d20_0 .net "Pulse", 0 0, L_0x561220bd5e20;  1 drivers
v0x561220bd4e30_0 .var "RS232_Rx", 0 0;
v0x561220bd4ed0_0 .net "RS232_Tx", 0 0, L_0x561220bd5c00;  1 drivers
v0x561220bd4f70_0 .net "Sync", 0 0, L_0x561220bd5db0;  1 drivers
v0x561220bd50b0_0 .var "clk", 0 0;
v0x561220bd5150_0 .var "clk_pll", 0 0;
v0x561220bd5240_0 .var "resetn", 0 0;
S_0x561220ba1f70 .scope module, "test" "pulse_gen" 2 11, 3 2 0, S_0x561220ba2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_pll"
    .port_info 2 /INPUT 1 "RS232_Rx"
    .port_info 3 /INPUT 1 "resetn"
    .port_info 4 /OUTPUT 1 "RS232_Tx"
    .port_info 5 /OUTPUT 1 "Pulse"
    .port_info 6 /OUTPUT 1 "Sync"
    .port_info 7 /OUTPUT 1 "P2"
v0x561220bd38d0_0 .net "P2", 0 0, L_0x561220bd5e90;  alias, 1 drivers
v0x561220bd39c0_0 .net "Pulse", 0 0, L_0x561220bd5e20;  alias, 1 drivers
v0x561220bd3a90_0 .net "RS232_Rx", 0 0, v0x561220bd4e30_0;  1 drivers
v0x561220bd3b60_0 .net "RS232_Tx", 0 0, L_0x561220bd5c00;  alias, 1 drivers
v0x561220bd3c50_0 .net "Sync", 0 0, L_0x561220bd5db0;  alias, 1 drivers
v0x561220bd3d40_0 .net "block", 0 0, L_0x561220bd54a0;  1 drivers
v0x561220bd3e30_0 .net "clk", 0 0, v0x561220bd50b0_0;  1 drivers
v0x561220bd3f20_0 .net "clk_pll", 0 0, v0x561220bd5150_0;  1 drivers
v0x561220bd3fc0_0 .net "cpmg", 7 0, L_0x561220baeb00;  1 drivers
v0x561220bd4060_0 .net "delay", 15 0, L_0x561220b542e0;  1 drivers
v0x561220bd4150_0 .net "nut_del", 31 0, L_0x561220bd55e0;  1 drivers
v0x561220bd4240_0 .net "nut_wid", 31 0, L_0x561220bd5650;  1 drivers
v0x561220bd4330_0 .net "p1width", 15 0, L_0x561220b4bb20;  1 drivers
v0x561220bd4420_0 .net "p2width", 15 0, L_0x561220b4c080;  1 drivers
v0x561220bd4530_0 .net "period", 7 0, L_0x561220b4bc30;  1 drivers
v0x561220bd4640_0 .net "pulse_block", 7 0, L_0x561220bd5370;  1 drivers
v0x561220bd4750_0 .net "pulse_block_off", 15 0, L_0x561220bd53e0;  1 drivers
v0x561220bd4860_0 .net "pump", 0 0, L_0x561220b543f0;  1 drivers
v0x561220bd4950_0 .net "resetn", 0 0, v0x561220bd5240_0;  1 drivers
v0x561220bd49f0_0 .net "rx_done", 0 0, L_0x561220bd5510;  1 drivers
S_0x561220b90020 .scope module, "control" "pulse_control" 3 47, 4 2 0, S_0x561220ba1f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RS232_Rx"
    .port_info 2 /OUTPUT 1 "RS232_Tx"
    .port_info 3 /OUTPUT 1 "pu"
    .port_info 4 /OUTPUT 8 "per"
    .port_info 5 /OUTPUT 16 "p1wid"
    .port_info 6 /OUTPUT 16 "del"
    .port_info 7 /OUTPUT 16 "p2wid"
    .port_info 8 /OUTPUT 32 "nut_w"
    .port_info 9 /OUTPUT 32 "nut_d"
    .port_info 10 /OUTPUT 8 "cp"
    .port_info 11 /OUTPUT 8 "p_bl"
    .port_info 12 /OUTPUT 16 "p_bl_off"
    .port_info 13 /OUTPUT 1 "bl"
    .port_info 14 /OUTPUT 1 "rxd"
P_0x561220bafa90 .param/l "CONT_SET_ATT" 0 4 126, C4<00000110>;
P_0x561220bafad0 .param/l "CONT_SET_CPMG" 0 4 125, C4<00000101>;
P_0x561220bafb10 .param/l "CONT_SET_DELAY" 0 4 120, C4<00000000>;
P_0x561220bafb50 .param/l "CONT_SET_NUTD" 0 4 128, C4<00001000>;
P_0x561220bafb90 .param/l "CONT_SET_NUTW" 0 4 127, C4<00000111>;
P_0x561220bafbd0 .param/l "CONT_SET_PERIOD" 0 4 121, C4<00000001>;
P_0x561220bafc10 .param/l "CONT_SET_PULSE1" 0 4 122, C4<00000010>;
P_0x561220bafc50 .param/l "CONT_SET_PULSE2" 0 4 123, C4<00000011>;
P_0x561220bafc90 .param/l "CONT_TOGGLE_PULSE1" 0 4 124, C4<00000100>;
P_0x561220bafcd0 .param/l "STATE_CALCULATING" 0 4 116, C4<01>;
P_0x561220bafd10 .param/l "STATE_RECEIVING" 0 4 115, C4<00>;
P_0x561220bafd50 .param/l "STATE_SENDING" 0 4 117, C4<10>;
P_0x561220bafd90 .param/l "read_A" 0 4 105, C4<0>;
P_0x561220bafdd0 .param/l "read_wait" 0 4 106, C4<1>;
P_0x561220bafe10 .param/l "stblock" 0 4 31, +C4<00000000000000000000000001100100>;
P_0x561220bafe50 .param/l "stcpmg" 0 4 33, +C4<00000000000000000000000000000011>;
P_0x561220bafe90 .param/l "stdelay" 0 4 30, +C4<00000000000000000000000011001000>;
P_0x561220bafed0 .param/l "stnutdel" 0 4 34, +C4<00000000000000000000000100101100>;
P_0x561220baff10 .param/l "stnutwid" 0 4 35, +C4<00000000000000000000000100101100>;
P_0x561220baff50 .param/l "stp1width" 0 4 28, +C4<00000000000000000000000000011110>;
P_0x561220baff90 .param/l "stp2width" 0 4 29, +C4<00000000000000000000000000011110>;
P_0x561220baffd0 .param/l "stperiod" 0 4 27, +C4<00000000000000000000000000001111>;
P_0x561220bb0010 .param/l "stpump" 0 4 32, +C4<00000000000000000000000000000001>;
P_0x561220bb0050 .param/l "write_A" 0 4 107, C4<0>;
P_0x561220bb0090 .param/l "write_done" 0 4 108, C4<1>;
L_0x561220b4bc30 .functor BUFZ 8, v0x561220bceef0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561220b4bb20 .functor BUFZ 16, v0x561220bce9b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x561220b4c080 .functor BUFZ 16, v0x561220bceb70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x561220b542e0 .functor BUFZ 16, v0x561220bce310_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x561220b543f0 .functor BUFZ 1, v0x561220bcf250_0, C4<0>, C4<0>, C4<0>;
L_0x561220baeb00 .functor BUFZ 8, v0x561220bce150_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561220bd5370 .functor BUFZ 8, v0x561220bcf090_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561220bd53e0 .functor BUFZ 16, v0x561220bcf170_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x561220bd54a0 .functor BUFZ 1, v0x561220bcdf70_0, C4<0>, C4<0>, C4<0>;
L_0x561220bd5510 .functor BUFZ 1, v0x561220bcfa20_0, C4<0>, C4<0>, C4<0>;
L_0x561220bd55e0 .functor BUFZ 32, v0x561220bce630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561220bd5650 .functor BUFZ 32, v0x561220bce7f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561220bcdd10_0 .net "RS232_Rx", 0 0, v0x561220bd4e30_0;  alias, 1 drivers
v0x561220bcddd0_0 .net "RS232_Tx", 0 0, L_0x561220bd5c00;  alias, 1 drivers
v0x561220bcdea0_0 .net "bl", 0 0, L_0x561220bd54a0;  alias, 1 drivers
v0x561220bcdf70_0 .var "block", 0 0;
v0x561220bce010_0 .net "clk", 0 0, v0x561220bd50b0_0;  alias, 1 drivers
v0x561220bce0b0_0 .net "cp", 7 0, L_0x561220baeb00;  alias, 1 drivers
v0x561220bce150_0 .var "cpmg", 7 0;
v0x561220bce230_0 .net "del", 15 0, L_0x561220b542e0;  alias, 1 drivers
v0x561220bce310_0 .var "delay", 15 0;
v0x561220bce3f0_0 .net "is_receiving", 0 0, L_0x561220bd5a00;  1 drivers
v0x561220bce4c0_0 .net "is_transmitting", 0 0, L_0x561220bd5c70;  1 drivers
v0x561220bce590_0 .net "nut_d", 31 0, L_0x561220bd55e0;  alias, 1 drivers
v0x561220bce630_0 .var "nut_del", 31 0;
v0x561220bce710_0 .net "nut_w", 31 0, L_0x561220bd5650;  alias, 1 drivers
v0x561220bce7f0_0 .var "nut_wid", 31 0;
v0x561220bce8d0_0 .net "p1wid", 15 0, L_0x561220b4bb20;  alias, 1 drivers
v0x561220bce9b0_0 .var "p1width", 15 0;
v0x561220bcea90_0 .net "p2wid", 15 0, L_0x561220b4c080;  alias, 1 drivers
v0x561220bceb70_0 .var "p2width", 15 0;
v0x561220bcec50_0 .net "p_bl", 7 0, L_0x561220bd5370;  alias, 1 drivers
v0x561220bced30_0 .net "p_bl_off", 15 0, L_0x561220bd53e0;  alias, 1 drivers
v0x561220bcee10_0 .net "per", 7 0, L_0x561220b4bc30;  alias, 1 drivers
v0x561220bceef0_0 .var "period", 7 0;
v0x561220bcefd0_0 .net "pu", 0 0, L_0x561220b543f0;  alias, 1 drivers
v0x561220bcf090_0 .var "pulse_block", 7 0;
v0x561220bcf170_0 .var "pulse_block_off", 15 0;
v0x561220bcf250_0 .var "pump", 0 0;
v0x561220bcf310_0 .var "readcount", 5 0;
v0x561220bcf3f0_0 .var "readstate", 1 0;
v0x561220bcf4d0_0 .net "received", 0 0, L_0x561220bd5730;  1 drivers
v0x561220bcf5a0_0 .net "recv_error", 0 0, L_0x561220bd5870;  1 drivers
L_0x7f5cb8cd2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561220bcf670_0 .net "reset", 0 0, L_0x7f5cb8cd2018;  1 drivers
v0x561220bcf740_0 .net "rx_byte", 7 0, L_0x561220bd5b40;  1 drivers
v0x561220bcfa20_0 .var "rx_done", 0 0;
v0x561220bcfac0_0 .net "rxd", 0 0, L_0x561220bd5510;  alias, 1 drivers
v0x561220bcfb60_0 .var "state", 2 0;
v0x561220bcfc20_0 .var "transmit", 0 0;
v0x561220bcfcf0_0 .var "tx_byte", 7 0;
v0x561220bcfdc0_0 .var "vcontrol", 7 0;
v0x561220bcfe80_0 .var "vinput", 31 0;
v0x561220bcff60_0 .var "voutput", 7 0;
v0x561220bd0040_0 .var "writecount", 5 0;
v0x561220bd0120_0 .var "writestate", 0 0;
S_0x561220b8f980 .scope module, "uart0" "uart" 4 82, 5 50 0, S_0x561220b90020;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /OUTPUT 1 "tx"
    .port_info 4 /INPUT 1 "transmit"
    .port_info 5 /INPUT 8 "tx_byte"
    .port_info 6 /OUTPUT 1 "received"
    .port_info 7 /OUTPUT 8 "rx_byte"
    .port_info 8 /OUTPUT 1 "is_receiving"
    .port_info 9 /OUTPUT 1 "is_transmitting"
    .port_info 10 /OUTPUT 1 "recv_error"
    .port_info 11 /OUTPUT 4 "rx_samples"
    .port_info 12 /OUTPUT 4 "rx_sample_countdown"
P_0x561220bb00e0 .param/l "RX_CHECK_START" 1 5 81, C4<001>;
P_0x561220bb0120 .param/l "RX_CHECK_STOP" 1 5 84, C4<100>;
P_0x561220bb0160 .param/l "RX_DELAY_RESTART" 1 5 85, C4<101>;
P_0x561220bb01a0 .param/l "RX_ERROR" 1 5 86, C4<110>;
P_0x561220bb01e0 .param/l "RX_IDLE" 1 5 80, C4<000>;
P_0x561220bb0220 .param/l "RX_READ_BITS" 1 5 83, C4<011>;
P_0x561220bb0260 .param/l "RX_RECEIVED" 1 5 87, C4<111>;
P_0x561220bb02a0 .param/l "RX_SAMPLE_BITS" 1 5 82, C4<010>;
P_0x561220bb02e0 .param/l "TX_DELAY_RESTART" 1 5 92, C4<10>;
P_0x561220bb0320 .param/l "TX_IDLE" 1 5 90, C4<00>;
P_0x561220bb0360 .param/l "TX_RECOVER" 1 5 93, C4<11>;
P_0x561220bb03a0 .param/l "TX_SENDING" 1 5 91, C4<01>;
P_0x561220bb03e0 .param/l "baud_rate" 0 5 72, +C4<00000000000000000010010110000000>;
P_0x561220bb0420 .param/l "one_baud_cnt" 1 5 75, +C4<00000000000000000000010011100010>;
P_0x561220bb0460 .param/l "sys_clk_freq" 0 5 73, +C4<00000000101101110001101100000000>;
L_0x561220bd5b40 .functor BUFZ 8, v0x561220bcd230_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561220bd5c00 .functor BUFZ 1, v0x561220bcd9d0_0, C4<0>, C4<0>, C4<0>;
L_0x7f5cb8cd2060 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x561220bcc570_0 .net/2u *"_s0", 2 0, L_0x7f5cb8cd2060;  1 drivers
L_0x7f5cb8cd2138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561220bcc670_0 .net/2u *"_s16", 1 0, L_0x7f5cb8cd2138;  1 drivers
L_0x7f5cb8cd20a8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x561220bcc750_0 .net/2u *"_s4", 2 0, L_0x7f5cb8cd20a8;  1 drivers
L_0x7f5cb8cd20f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x561220bcc840_0 .net/2u *"_s8", 2 0, L_0x7f5cb8cd20f0;  1 drivers
v0x561220bcc920_0 .net "clk", 0 0, v0x561220bd50b0_0;  alias, 1 drivers
v0x561220bcca30_0 .net "is_receiving", 0 0, L_0x561220bd5a00;  alias, 1 drivers
v0x561220bccaf0_0 .net "is_transmitting", 0 0, L_0x561220bd5c70;  alias, 1 drivers
v0x561220bccbb0_0 .net "received", 0 0, L_0x561220bd5730;  alias, 1 drivers
v0x561220bccc70_0 .net "recv_error", 0 0, L_0x561220bd5870;  alias, 1 drivers
v0x561220bccd30_0 .var "recv_state", 2 0;
v0x561220bcce10_0 .net "rst", 0 0, L_0x7f5cb8cd2018;  alias, 1 drivers
v0x561220bcced0_0 .net "rx", 0 0, v0x561220bd4e30_0;  alias, 1 drivers
v0x561220bccf90_0 .var "rx_bits_remaining", 3 0;
v0x561220bcd070_0 .net "rx_byte", 7 0, L_0x561220bd5b40;  alias, 1 drivers
v0x561220bcd150_0 .var "rx_clk", 14 0;
v0x561220bcd230_0 .var "rx_data", 7 0;
v0x561220bcd310_0 .var "rx_sample_countdown", 3 0;
v0x561220bcd3f0_0 .var "rx_samples", 3 0;
v0x561220bcd4d0_0 .net "transmit", 0 0, v0x561220bcfc20_0;  1 drivers
v0x561220bcd590_0 .net "tx", 0 0, L_0x561220bd5c00;  alias, 1 drivers
v0x561220bcd650_0 .var "tx_bits_remaining", 3 0;
v0x561220bcd730_0 .net "tx_byte", 7 0, v0x561220bcfcf0_0;  1 drivers
v0x561220bcd810_0 .var "tx_clk", 10 0;
v0x561220bcd8f0_0 .var "tx_data", 7 0;
v0x561220bcd9d0_0 .var "tx_out", 0 0;
v0x561220bcda90_0 .var "tx_state", 1 0;
E_0x561220b536e0 .event posedge, v0x561220bcc920_0;
L_0x561220bd5730 .cmp/eq 3, v0x561220bccd30_0, L_0x7f5cb8cd2060;
L_0x561220bd5870 .cmp/eq 3, v0x561220bccd30_0, L_0x7f5cb8cd20a8;
L_0x561220bd5a00 .cmp/ne 3, v0x561220bccd30_0, L_0x7f5cb8cd20f0;
L_0x561220bd5c70 .cmp/ne 2, v0x561220bcda90_0, L_0x7f5cb8cd2138;
S_0x561220b8f680 .scope function, "log2" "log2" 5 124, 5 124 0, S_0x561220b8f980;
 .timescale -9 -12;
v0x561220ba1850_0 .var/i "M", 31 0;
v0x561220bcc3d0_0 .var/i "i", 31 0;
v0x561220bcc4b0_0 .var/i "log2", 31 0;
TD_tb.test.control.uart0.log2 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x561220bcc4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561220bcc3d0_0, 0, 32;
T_0.0 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x561220bcc3d0_0;
    %pow/s;
    %load/vec4 v0x561220ba1850_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x561220bcc3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561220bcc4b0_0, 0, 32;
    %load/vec4 v0x561220bcc3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561220bcc3d0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x561220bd03c0 .scope module, "pulses" "pulses" 3 68, 6 1 0, S_0x561220ba1f70;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk_pll"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "pu"
    .port_info 3 /INPUT 8 "per"
    .port_info 4 /INPUT 16 "p1wid"
    .port_info 5 /INPUT 16 "del"
    .port_info 6 /INPUT 16 "p2wid"
    .port_info 7 /INPUT 32 "nut_w"
    .port_info 8 /INPUT 32 "nut_d"
    .port_info 9 /INPUT 8 "cp"
    .port_info 10 /INPUT 8 "p_bl"
    .port_info 11 /INPUT 16 "p_bl_off"
    .port_info 12 /INPUT 1 "bl"
    .port_info 13 /INPUT 1 "rxd"
    .port_info 14 /OUTPUT 1 "sync_on"
    .port_info 15 /OUTPUT 1 "pulse_on"
    .port_info 16 /OUTPUT 1 "inhib"
P_0x561220bd0560 .param/l "stblock" 0 6 65, +C4<00000000000000000000000001100100>;
P_0x561220bd05a0 .param/l "stcpmg" 0 6 67, +C4<00000000000000000000000000000011>;
P_0x561220bd05e0 .param/l "stdelay" 0 6 64, +C4<00000000000000000000000011001000>;
P_0x561220bd0620 .param/l "stp1width" 0 6 62, +C4<00000000000000000000000000011110>;
P_0x561220bd0660 .param/l "stp2width" 0 6 63, +C4<00000000000000000000000000011110>;
P_0x561220bd06a0 .param/l "stperiod" 0 6 61, +C4<00000000000000000000000000000001>;
P_0x561220bd06e0 .param/l "stpump" 0 6 66, +C4<00000000000000000000000000000001>;
L_0x561220bd5db0 .functor BUFZ 1, v0x561220bd3390_0, C4<0>, C4<0>, C4<0>;
L_0x561220bd5e20 .functor BUFZ 1, v0x561220bd2be0_0, C4<0>, C4<0>, C4<0>;
L_0x561220bd5e90 .functor BUFZ 1, v0x561220bd1870_0, C4<0>, C4<0>, C4<0>;
v0x561220bd0c70_0 .net "bl", 0 0, L_0x561220bd54a0;  alias, 1 drivers
v0x561220bd0d60_0 .var "block", 0 0;
v0x561220bd0e00_0 .var "block_off", 15 0;
v0x561220bd0ef0_0 .var "cblock_delay", 31 0;
v0x561220bd0fd0_0 .var "cblock_on", 31 0;
v0x561220bd1100_0 .var "ccount", 7 0;
v0x561220bd11e0_0 .var "cdelay", 31 0;
v0x561220bd12c0_0 .net "clk_pll", 0 0, v0x561220bd5150_0;  alias, 1 drivers
v0x561220bd1380_0 .var "counter", 31 0;
v0x561220bd1460_0 .net "cp", 7 0, L_0x561220baeb00;  alias, 1 drivers
v0x561220bd1520_0 .var "cpmg", 7 0;
v0x561220bd15e0_0 .var "cpulse", 31 0;
v0x561220bd16c0_0 .net "del", 15 0, L_0x561220b542e0;  alias, 1 drivers
v0x561220bd17b0_0 .var "delay", 15 0;
v0x561220bd1870_0 .var "inh", 0 0;
v0x561220bd1930_0 .net "inhib", 0 0, L_0x561220bd5e90;  alias, 1 drivers
v0x561220bd19f0_0 .net "nut_d", 31 0, L_0x561220bd55e0;  alias, 1 drivers
v0x561220bd1ae0_0 .var "nut_pulse", 0 0;
v0x561220bd1b80_0 .net "nut_w", 31 0, L_0x561220bd5650;  alias, 1 drivers
v0x561220bd1c70_0 .var "nutation_pulse", 0 0;
v0x561220bd1d10_0 .var "nutation_pulse_delay", 31 0;
v0x561220bd1df0_0 .var "nutation_pulse_start", 31 0;
v0x561220bd1ed0_0 .var "nutation_pulse_stop", 31 0;
v0x561220bd1fb0_0 .var "nutation_pulse_width", 31 0;
v0x561220bd2090_0 .net "p1wid", 15 0, L_0x561220b4bb20;  alias, 1 drivers
v0x561220bd2180_0 .var "p1width", 15 0;
v0x561220bd2240_0 .var "p2start", 15 0;
v0x561220bd2320_0 .net "p2wid", 15 0, L_0x561220b4c080;  alias, 1 drivers
v0x561220bd2410_0 .var "p2width", 15 0;
v0x561220bd24d0_0 .net "p_bl", 7 0, L_0x561220bd5370;  alias, 1 drivers
v0x561220bd25c0_0 .net "p_bl_off", 15 0, L_0x561220bd53e0;  alias, 1 drivers
v0x561220bd2690_0 .net "per", 7 0, L_0x561220b4bc30;  alias, 1 drivers
v0x561220bd2760_0 .var "per_shift", 31 0;
v0x561220bd2a30_0 .var "period", 7 0;
v0x561220bd2b10_0 .net "pu", 0 0, L_0x561220b543f0;  alias, 1 drivers
v0x561220bd2be0_0 .var "pulse", 0 0;
v0x561220bd2c80_0 .var "pulse_block", 7 0;
v0x561220bd2d60_0 .var "pulse_block_off", 15 0;
v0x561220bd2e40_0 .net "pulse_on", 0 0, L_0x561220bd5e20;  alias, 1 drivers
v0x561220bd2f00_0 .var "pulses", 0 0;
v0x561220bd2fc0_0 .var "pump", 0 0;
v0x561220bd3080_0 .var "rec", 0 0;
v0x561220bd3140_0 .net "reset", 0 0, v0x561220bd5240_0;  alias, 1 drivers
v0x561220bd3200_0 .var "rx_done", 0 0;
v0x561220bd32c0_0 .net "rxd", 0 0, L_0x561220bd5510;  alias, 1 drivers
v0x561220bd3390_0 .var "sync", 0 0;
v0x561220bd3430_0 .var "sync_down", 15 0;
v0x561220bd3510_0 .net "sync_on", 0 0, L_0x561220bd5db0;  alias, 1 drivers
v0x561220bd35d0_0 .var "xfer_bits", 1 0;
E_0x561220b53c60 .event posedge, v0x561220bd12c0_0;
    .scope S_0x561220b8f980;
T_1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_0x561220b8f980;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bcd9d0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x561220b8f980;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561220bcda90_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0x561220b8f980;
T_4 ;
    %wait E_0x561220b536e0;
    %load/vec4 v0x561220bcce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561220bcda90_0, 0, 2;
T_4.0 ;
    %load/vec4 v0x561220bcd150_0;
    %cmpi/ne 0, 0, 15;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x561220bcd150_0;
    %subi 1, 0, 15;
    %store/vec4 v0x561220bcd150_0, 0, 15;
T_4.2 ;
    %load/vec4 v0x561220bcd810_0;
    %cmpi/ne 0, 0, 11;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x561220bcd810_0;
    %subi 1, 0, 11;
    %store/vec4 v0x561220bcd810_0, 0, 11;
T_4.4 ;
    %load/vec4 v0x561220bccd30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %jmp T_4.14;
T_4.6 ;
    %load/vec4 v0x561220bcced0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %pushi/vec4 625, 0, 15;
    %store/vec4 v0x561220bcd150_0, 0, 15;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
T_4.15 ;
    %jmp T_4.14;
T_4.7 ;
    %load/vec4 v0x561220bcd150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x561220bcced0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.19, 8;
    %pushi/vec4 1093, 0, 15;
    %store/vec4 v0x561220bcd150_0, 0, 15;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561220bccf90_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561220bcd3f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561220bcd310_0, 0, 4;
    %jmp T_4.20;
T_4.19 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
T_4.20 ;
T_4.17 ;
    %jmp T_4.14;
T_4.8 ;
    %load/vec4 v0x561220bcd150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    %load/vec4 v0x561220bcced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.23, 8;
    %load/vec4 v0x561220bcd3f0_0;
    %addi 1, 0, 4;
    %store/vec4 v0x561220bcd3f0_0, 0, 4;
T_4.23 ;
    %pushi/vec4 156, 0, 15;
    %store/vec4 v0x561220bcd150_0, 0, 15;
    %load/vec4 v0x561220bcd310_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561220bcd310_0, 0, 4;
    %load/vec4 v0x561220bcd310_0;
    %cmpi/ne 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.25, 8;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %pushi/vec4 3, 0, 3;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x561220bccd30_0, 0, 3;
T_4.21 ;
    %jmp T_4.14;
T_4.9 ;
    %load/vec4 v0x561220bcd150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.27, 8;
    %pushi/vec4 3, 0, 32;
    %load/vec4 v0x561220bcd3f0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz  T_4.29, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x561220bcd230_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561220bcd230_0, 0, 8;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561220bcd230_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561220bcd230_0, 0, 8;
T_4.30 ;
    %pushi/vec4 468, 0, 15;
    %store/vec4 v0x561220bcd150_0, 0, 15;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561220bcd3f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x561220bcd310_0, 0, 4;
    %load/vec4 v0x561220bccf90_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561220bccf90_0, 0, 4;
    %load/vec4 v0x561220bccf90_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %pushi/vec4 625, 0, 15;
    %store/vec4 v0x561220bcd150_0, 0, 15;
T_4.32 ;
T_4.27 ;
    %jmp T_4.14;
T_4.10 ;
    %load/vec4 v0x561220bcd150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.33, 8;
    %load/vec4 v0x561220bcced0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.35, 8;
    %pushi/vec4 7, 0, 3;
    %jmp/1 T_4.36, 8;
T_4.35 ; End of true expr.
    %pushi/vec4 6, 0, 3;
    %jmp/0 T_4.36, 8;
 ; End of false expr.
    %blend;
T_4.36;
    %store/vec4 v0x561220bccd30_0, 0, 3;
T_4.33 ;
    %jmp T_4.14;
T_4.11 ;
    %pushi/vec4 10000, 0, 15;
    %store/vec4 v0x561220bcd150_0, 0, 15;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %jmp T_4.14;
T_4.12 ;
    %load/vec4 v0x561220bcd150_0;
    %cmpi/ne 0, 0, 15;
    %flag_mov 8, 4;
    %jmp/0 T_4.37, 8;
    %pushi/vec4 5, 0, 3;
    %jmp/1 T_4.38, 8;
T_4.37 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_4.38, 8;
 ; End of false expr.
    %blend;
T_4.38;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561220bccd30_0, 0, 3;
    %jmp T_4.14;
T_4.14 ;
    %pop/vec4 1;
    %load/vec4 v0x561220bcda90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %jmp T_4.43;
T_4.39 ;
    %load/vec4 v0x561220bcd4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.44, 8;
    %load/vec4 v0x561220bcd730_0;
    %store/vec4 v0x561220bcd8f0_0, 0, 8;
    %pushi/vec4 1250, 0, 11;
    %store/vec4 v0x561220bcd810_0, 0, 11;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bcd9d0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x561220bcd650_0, 0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561220bcda90_0, 0, 2;
T_4.44 ;
    %jmp T_4.43;
T_4.40 ;
    %load/vec4 v0x561220bcd810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.46, 8;
    %load/vec4 v0x561220bcd650_0;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_4.48, 4;
    %load/vec4 v0x561220bcd650_0;
    %subi 1, 0, 4;
    %store/vec4 v0x561220bcd650_0, 0, 4;
    %load/vec4 v0x561220bcd8f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x561220bcd9d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x561220bcd8f0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x561220bcd8f0_0, 0, 8;
    %pushi/vec4 1250, 0, 11;
    %store/vec4 v0x561220bcd810_0, 0, 11;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561220bcda90_0, 0, 2;
    %jmp T_4.49;
T_4.48 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bcd9d0_0, 0, 1;
    %pushi/vec4 1568, 0, 11;
    %store/vec4 v0x561220bcd810_0, 0, 11;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x561220bcda90_0, 0, 2;
T_4.49 ;
T_4.46 ;
    %jmp T_4.43;
T_4.41 ;
    %load/vec4 v0x561220bcd810_0;
    %cmpi/ne 0, 0, 11;
    %flag_mov 8, 4;
    %jmp/0 T_4.50, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_4.51, 8;
T_4.50 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_4.51, 8;
 ; End of false expr.
    %blend;
T_4.51;
    %store/vec4 v0x561220bcda90_0, 0, 2;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v0x561220bcd4d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.52, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_4.53, 8;
T_4.52 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.53, 8;
 ; End of false expr.
    %blend;
T_4.53;
    %store/vec4 v0x561220bcda90_0, 0, 2;
    %jmp T_4.43;
T_4.43 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561220b90020;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bcf250_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x561220b90020;
T_6 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x561220bceef0_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x561220b90020;
T_7 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x561220bce9b0_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x561220b90020;
T_8 ;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x561220bce310_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x561220b90020;
T_9 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x561220bceb70_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x561220b90020;
T_10 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x561220bcf090_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0x561220b90020;
T_11 ;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x561220bcf170_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x561220b90020;
T_12 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561220bce150_0, 0, 8;
    %end;
    .thread T_12;
    .scope S_0x561220b90020;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bcdf70_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x561220b90020;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bcfa20_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x561220b90020;
T_15 ;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x561220bce630_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x561220b90020;
T_16 ;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x561220bce7f0_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0x561220b90020;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd0120_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x561220b90020;
T_18 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561220bd0040_0, 0, 6;
    %end;
    .thread T_18;
    .scope S_0x561220b90020;
T_19 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561220bcf3f0_0, 0, 2;
    %end;
    .thread T_19;
    .scope S_0x561220b90020;
T_20 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x561220bcf310_0, 0, 6;
    %end;
    .thread T_20;
    .scope S_0x561220b90020;
T_21 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561220bcfb60_0, 0, 3;
    %end;
    .thread T_21;
    .scope S_0x561220b90020;
T_22 ;
    %wait E_0x561220b536e0;
    %load/vec4 v0x561220bcfb60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561220bcfb60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561220bcf310_0, 0;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bcfc20_0, 0;
    %load/vec4 v0x561220bcf3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %jmp T_22.7;
T_22.5 ;
    %load/vec4 v0x561220bcf4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x561220bcf310_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_22.10, 4;
    %load/vec4 v0x561220bcf740_0;
    %assign/vec4 v0x561220bcfdc0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x561220bcfb60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x561220bcf310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561220bcf3f0_0, 0;
    %jmp T_22.11;
T_22.10 ;
    %load/vec4 v0x561220bcf740_0;
    %ix/getv 4, v0x561220bcf310_0;
    %store/vec4 v0x561220bcfe80_0, 4, 8;
    %load/vec4 v0x561220bcf310_0;
    %addi 8, 0, 6;
    %assign/vec4 v0x561220bcf310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x561220bcf3f0_0, 0;
T_22.11 ;
T_22.8 ;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x561220bcf4d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x561220bcf3f0_0, 0;
T_22.12 ;
    %jmp T_22.7;
T_22.7 ;
    %pop/vec4 1;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd0120_0, 0;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 16, 6;
    %add;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 8, 5;
    %add;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 0, 2;
    %add;
    %store/vec4 v0x561220bcff60_0, 0, 8;
    %load/vec4 v0x561220bcfdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %jmp T_22.22;
T_22.14 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x561220bce310_0, 0;
    %jmp T_22.22;
T_22.15 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561220bceef0_0, 0;
    %jmp T_22.22;
T_22.16 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x561220bce9b0_0, 0;
    %jmp T_22.22;
T_22.17 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x561220bceb70_0, 0;
    %jmp T_22.22;
T_22.18 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x561220bcf250_0, 0;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x561220bcdf70_0, 0;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x561220bcf090_0, 0;
    %jmp T_22.22;
T_22.19 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x561220bce150_0, 0;
    %jmp T_22.22;
T_22.20 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561220bce630_0, 0;
    %jmp T_22.22;
T_22.21 ;
    %load/vec4 v0x561220bcfe80_0;
    %parti/s 8, 0, 2;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561220bce7f0_0, 0;
    %jmp T_22.22;
T_22.22 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561220bcfb60_0, 0;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x561220bd0120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_22.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.24, 6;
    %jmp T_22.25;
T_22.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bcfa20_0, 0, 1;
    %load/vec4 v0x561220bce4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561220bcfc20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561220bd0120_0, 0;
    %load/vec4 v0x561220bcff60_0;
    %assign/vec4 v0x561220bcfcf0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x561220bcfb60_0, 0;
T_22.26 ;
    %jmp T_22.25;
T_22.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bcfa20_0, 0, 1;
    %load/vec4 v0x561220bce4c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.28, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd0120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x561220bcfb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bcfc20_0, 0;
T_22.28 ;
    %jmp T_22.25;
T_22.25 ;
    %pop/vec4 1;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x561220bd03c0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561220bd1380_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x561220bd03c0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd3080_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0x561220bd03c0;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bd2fc0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x561220bd03c0;
T_26 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x561220bd2a30_0, 0, 8;
    %end;
    .thread T_26;
    .scope S_0x561220bd03c0;
T_27 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x561220bd2180_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x561220bd03c0;
T_28 ;
    %pushi/vec4 200, 0, 16;
    %store/vec4 v0x561220bd17b0_0, 0, 16;
    %end;
    .thread T_28;
    .scope S_0x561220bd03c0;
T_29 ;
    %pushi/vec4 30, 0, 16;
    %store/vec4 v0x561220bd2410_0, 0, 16;
    %end;
    .thread T_29;
    .scope S_0x561220bd03c0;
T_30 ;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x561220bd2c80_0, 0, 8;
    %end;
    .thread T_30;
    .scope S_0x561220bd03c0;
T_31 ;
    %pushi/vec4 100, 0, 16;
    %store/vec4 v0x561220bd2d60_0, 0, 16;
    %end;
    .thread T_31;
    .scope S_0x561220bd03c0;
T_32 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x561220bd1520_0, 0, 8;
    %end;
    .thread T_32;
    .scope S_0x561220bd03c0;
T_33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bd0d60_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x561220bd03c0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd3200_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x561220bd03c0;
T_35 ;
    %pushi/vec4 230, 0, 16;
    %store/vec4 v0x561220bd2240_0, 0, 16;
    %end;
    .thread T_35;
    .scope S_0x561220bd03c0;
T_36 ;
    %pushi/vec4 260, 0, 16;
    %store/vec4 v0x561220bd3430_0, 0, 16;
    %end;
    .thread T_36;
    .scope S_0x561220bd03c0;
T_37 ;
    %pushi/vec4 410, 0, 16;
    %store/vec4 v0x561220bd0e00_0, 0, 16;
    %end;
    .thread T_37;
    .scope S_0x561220bd03c0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd1c70_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_0x561220bd03c0;
T_39 ;
    %pushi/vec4 50, 0, 32;
    %store/vec4 v0x561220bd1fb0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x561220bd03c0;
T_40 ;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x561220bd1d10_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0x561220bd03c0;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561220bd1100_0, 0, 8;
    %end;
    .thread T_41;
    .scope S_0x561220bd03c0;
T_42 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x561220bd35d0_0, 0, 2;
    %end;
    .thread T_42;
    .scope S_0x561220bd03c0;
T_43 ;
    %wait E_0x561220b53c60;
    %load/vec4 v0x561220bd3140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x561220bd35d0_0;
    %load/vec4 v0x561220bd32c0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 2;
    %assign/vec4 v0x561220bd35d0_0, 0;
    %assign/vec4 v0x561220bd3200_0, 0;
    %load/vec4 v0x561220bd3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x561220bd2b10_0;
    %assign/vec4 v0x561220bd2fc0_0, 0;
    %load/vec4 v0x561220bd2690_0;
    %assign/vec4 v0x561220bd2a30_0, 0;
    %load/vec4 v0x561220bd2090_0;
    %assign/vec4 v0x561220bd2180_0, 0;
    %load/vec4 v0x561220bd2320_0;
    %assign/vec4 v0x561220bd2410_0, 0;
    %load/vec4 v0x561220bd16c0_0;
    %assign/vec4 v0x561220bd17b0_0, 0;
    %load/vec4 v0x561220bd19f0_0;
    %assign/vec4 v0x561220bd1d10_0, 0;
    %load/vec4 v0x561220bd1b80_0;
    %assign/vec4 v0x561220bd1fb0_0, 0;
    %load/vec4 v0x561220bd24d0_0;
    %assign/vec4 v0x561220bd2c80_0, 0;
    %load/vec4 v0x561220bd25c0_0;
    %assign/vec4 v0x561220bd2d60_0, 0;
    %load/vec4 v0x561220bd1460_0;
    %assign/vec4 v0x561220bd1520_0, 0;
    %load/vec4 v0x561220bd0c70_0;
    %assign/vec4 v0x561220bd0d60_0, 0;
T_43.2 ;
    %load/vec4 v0x561220bd1520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %load/vec4 v0x561220bd1380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %load/vec4 v0x561220bd2180_0;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %load/vec4 v0x561220bd11e0_0;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %load/vec4 v0x561220bd15e0_0;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %load/vec4 v0x561220bd0ef0_0;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %load/vec4 v0x561220bd0fd0_0;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %jmp T_43.14;
T_43.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bd3390_0, 0, 1;
    %load/vec4 v0x561220bd2fc0_0;
    %store/vec4 v0x561220bd2be0_0, 0, 1;
    %load/vec4 v0x561220bd0d60_0;
    %store/vec4 v0x561220bd1870_0, 0, 1;
    %load/vec4 v0x561220bd2180_0;
    %pad/u 32;
    %load/vec4 v0x561220bd17b0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd11e0_0, 0, 32;
    %load/vec4 v0x561220bd11e0_0;
    %load/vec4 v0x561220bd2410_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd15e0_0, 0, 32;
    %load/vec4 v0x561220bd15e0_0;
    %load/vec4 v0x561220bd2c80_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd0ef0_0, 0, 32;
    %load/vec4 v0x561220bd0ef0_0;
    %load/vec4 v0x561220bd2d60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd0fd0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561220bd1100_0, 0, 8;
    %jmp T_43.14;
T_43.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd2be0_0, 0, 1;
    %jmp T_43.14;
T_43.10 ;
    %load/vec4 v0x561220bd1100_0;
    %load/vec4 v0x561220bd1520_0;
    %cmp/u;
    %jmp/0xz  T_43.15, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bd2be0_0, 0, 1;
T_43.15 ;
    %jmp T_43.14;
T_43.11 ;
    %load/vec4 v0x561220bd1100_0;
    %load/vec4 v0x561220bd1520_0;
    %cmp/u;
    %jmp/0xz  T_43.17, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd2be0_0, 0, 1;
    %load/vec4 v0x561220bd15e0_0;
    %load/vec4 v0x561220bd17b0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd11e0_0, 0, 32;
    %load/vec4 v0x561220bd11e0_0;
    %load/vec4 v0x561220bd2410_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd15e0_0, 0, 32;
T_43.17 ;
    %jmp T_43.14;
T_43.12 ;
    %load/vec4 v0x561220bd1100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd3390_0, 0, 1;
T_43.19 ;
    %load/vec4 v0x561220bd1100_0;
    %load/vec4 v0x561220bd1520_0;
    %cmp/u;
    %jmp/0xz  T_43.21, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd1870_0, 0, 1;
T_43.21 ;
    %jmp T_43.14;
T_43.13 ;
    %load/vec4 v0x561220bd1100_0;
    %load/vec4 v0x561220bd1520_0;
    %cmp/u;
    %jmp/0xz  T_43.23, 5;
    %load/vec4 v0x561220bd0d60_0;
    %store/vec4 v0x561220bd1870_0, 0, 1;
    %load/vec4 v0x561220bd15e0_0;
    %load/vec4 v0x561220bd2c80_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd0ef0_0, 0, 32;
    %load/vec4 v0x561220bd0ef0_0;
    %load/vec4 v0x561220bd2d60_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x561220bd0fd0_0, 0, 32;
    %load/vec4 v0x561220bd1100_0;
    %addi 1, 0, 8;
    %store/vec4 v0x561220bd1100_0, 0, 8;
T_43.23 ;
    %jmp T_43.14;
T_43.14 ;
    %pop/vec4 1;
    %jmp T_43.7;
T_43.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561220bd2be0_0, 0;
    %jmp T_43.7;
T_43.5 ;
    %load/vec4 v0x561220bd2180_0;
    %load/vec4 v0x561220bd17b0_0;
    %add;
    %assign/vec4 v0x561220bd2240_0, 0;
    %load/vec4 v0x561220bd2240_0;
    %load/vec4 v0x561220bd2410_0;
    %add;
    %assign/vec4 v0x561220bd3430_0, 0;
    %load/vec4 v0x561220bd3430_0;
    %load/vec4 v0x561220bd17b0_0;
    %add;
    %load/vec4 v0x561220bd2c80_0;
    %pad/u 16;
    %sub;
    %assign/vec4 v0x561220bd0e00_0, 0;
    %load/vec4 v0x561220bd2a30_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x561220bd2760_0, 0;
    %load/vec4 v0x561220bd2760_0;
    %load/vec4 v0x561220bd1d10_0;
    %sub;
    %load/vec4 v0x561220bd1fb0_0;
    %sub;
    %assign/vec4 v0x561220bd1df0_0, 0;
    %load/vec4 v0x561220bd2760_0;
    %load/vec4 v0x561220bd1d10_0;
    %sub;
    %assign/vec4 v0x561220bd1ed0_0, 0;
    %load/vec4 v0x561220bd1380_0;
    %load/vec4 v0x561220bd2180_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.25, 8;
    %load/vec4 v0x561220bd2fc0_0;
    %pad/u 2;
    %jmp/1 T_43.26, 8;
T_43.25 ; End of true expr.
    %load/vec4 v0x561220bd1380_0;
    %load/vec4 v0x561220bd2240_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_43.27, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_43.28, 9;
T_43.27 ; End of true expr.
    %load/vec4 v0x561220bd1380_0;
    %load/vec4 v0x561220bd3430_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 10, 5;
    %jmp/0 T_43.29, 10;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_43.30, 10;
T_43.29 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_43.30, 10;
 ; End of false expr.
    %blend;
T_43.30;
    %jmp/0 T_43.28, 9;
 ; End of false expr.
    %blend;
T_43.28;
    %jmp/0 T_43.26, 8;
 ; End of false expr.
    %blend;
T_43.26;
    %pad/u 1;
    %assign/vec4 v0x561220bd2f00_0, 0;
    %load/vec4 v0x561220bd1380_0;
    %load/vec4 v0x561220bd1df0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.31, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_43.32, 8;
T_43.31 ; End of true expr.
    %load/vec4 v0x561220bd1380_0;
    %load/vec4 v0x561220bd1ed0_0;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_43.33, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_43.34, 9;
T_43.33 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_43.34, 9;
 ; End of false expr.
    %blend;
T_43.34;
    %jmp/0 T_43.32, 8;
 ; End of false expr.
    %blend;
T_43.32;
    %pad/s 1;
    %assign/vec4 v0x561220bd1ae0_0, 0;
    %load/vec4 v0x561220bd2f00_0;
    %load/vec4 v0x561220bd1ae0_0;
    %or;
    %assign/vec4 v0x561220bd2be0_0, 0;
    %load/vec4 v0x561220bd1380_0;
    %load/vec4 v0x561220bd0e00_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.35, 8;
    %load/vec4 v0x561220bd0d60_0;
    %jmp/1 T_43.36, 8;
T_43.35 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_43.36, 8;
 ; End of false expr.
    %blend;
T_43.36;
    %assign/vec4 v0x561220bd1870_0, 0;
    %load/vec4 v0x561220bd1380_0;
    %load/vec4 v0x561220bd3430_0;
    %pad/u 32;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_43.38, 8;
T_43.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_43.38, 8;
 ; End of false expr.
    %blend;
T_43.38;
    %pad/s 1;
    %assign/vec4 v0x561220bd3390_0, 0;
    %jmp T_43.7;
T_43.7 ;
    %pop/vec4 1;
    %load/vec4 v0x561220bd1380_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561220bd2a30_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_43.39, 8;
    %load/vec4 v0x561220bd1380_0;
    %addi 1, 0, 32;
    %jmp/1 T_43.40, 8;
T_43.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_43.40, 8;
 ; End of false expr.
    %blend;
T_43.40;
    %assign/vec4 v0x561220bd1380_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561220bd1380_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x561220ba2350;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd5240_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x561220ba2350;
T_45 ;
    %vpi_call 2 47 "$dumpfile", "Sim/pulse_gen_sim_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561220ba1f70 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd50b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bd5150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd5240_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561220bd5240_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x561220ba2350;
T_46 ;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561220bd5240_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x561220ba2350;
T_47 ;
    %delay 10000000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561220bd4e30_0, 0;
    %end;
    .thread T_47;
    .scope S_0x561220ba2350;
T_48 ;
    %delay 3000000000, 0;
    %vpi_call 2 94 "$finish" {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x561220ba2350;
T_49 ;
    %delay 2500, 0;
    %load/vec4 v0x561220bd5150_0;
    %inv;
    %assign/vec4 v0x561220bd5150_0, 0;
    %jmp T_49;
    .thread T_49;
    .scope S_0x561220ba2350;
T_50 ;
    %delay 10000, 0;
    %load/vec4 v0x561220bd50b0_0;
    %inv;
    %assign/vec4 v0x561220bd50b0_0, 0;
    %jmp T_50;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "Sim/pulse_gen_sim_tb.v";
    "Sim/pulse_gen_sim.v";
    "pulse_control.v";
    "uart.v";
    "pulses.v";
