{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 10:53:23 2018 " "Info: Processing started: Sat Mar 10 10:53:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ch11_adc_to_dac_3.vhd 2 1 " "Warning: Using design file ch11_adc_to_dac_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CH11_ADC_to_DAC_3-Albert " "Info: Found design unit 1: CH11_ADC_to_DAC_3-Albert" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CH11_ADC_to_DAC_3 " "Info: Found entity 1: CH11_ADC_to_DAC_3" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CH11_ADC_to_DAC_3 " "Info: Elaborating entity \"CH11_ADC_to_DAC_3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MCP3202_try_N ch11_adc_to_dac_3.vhd(46) " "Warning (10540): VHDL Signal Declaration warning at ch11_adc_to_dac_3.vhd(46): used explicit default value for signal \"MCP3202_try_N\" because signal was never assigned a value" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MCP3202_SGL_DIFF ch11_adc_to_dac_3.vhd(48) " "Warning (10540): VHDL Signal Declaration warning at ch11_adc_to_dac_3.vhd(48): used explicit default value for signal \"MCP3202_SGL_DIFF\" because signal was never assigned a value" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 48 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DBo ch11_adc_to_dac_3.vhd(83) " "Warning (10036): Verilog HDL or VHDL warning at ch11_adc_to_dac_3.vhd(83): object \"DBo\" assigned a value but never read" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCM_S ch11_adc_to_dac_3.vhd(84) " "Warning (10036): Verilog HDL or VHDL warning at ch11_adc_to_dac_3.vhd(84): object \"LCM_S\" assigned a value but never read" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCM_1 ch11_adc_to_dac_3.vhd(103) " "Warning (10540): VHDL Signal Declaration warning at ch11_adc_to_dac_3.vhd(103): used explicit default value for signal \"LCM_1\" because signal was never assigned a value" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LCM_2 ch11_adc_to_dac_3.vhd(115) " "Warning (10540): VHDL Signal Declaration warning at ch11_adc_to_dac_3.vhd(115): used explicit default value for signal \"LCM_2\" because signal was never assigned a value" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 115 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch11_adc_to_dac_3.vhd(156) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(156): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FS ch11_adc_to_dac_3.vhd(167) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(167): signal \"FS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP3202_CH1_0 ch11_adc_to_dac_3.vhd(154) " "Warning (10631): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(154): inferring latch(es) for signal or variable \"MCP3202_CH1_0\", which holds its previous value in one or more paths through the process" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP4822_CHB_A ch11_adc_to_dac_3.vhd(154) " "Warning (10631): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(154): inferring latch(es) for signal or variable \"MCP4822_CHB_A\", which holds its previous value in one or more paths through the process" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP4822_GA_BA ch11_adc_to_dac_3.vhd(154) " "Warning (10631): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(154): inferring latch(es) for signal or variable \"MCP4822_GA_BA\", which holds its previous value in one or more paths through the process" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP4822_SHDN_BA ch11_adc_to_dac_3.vhd(154) " "Warning (10631): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(154): inferring latch(es) for signal or variable \"MCP4822_SHDN_BA\", which holds its previous value in one or more paths through the process" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM ch11_adc_to_dac_3.vhd(214) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(214): signal \"LCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCMx ch11_adc_to_dac_3.vhd(214) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(214): signal \"LCMx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCMP_RESET ch11_adc_to_dac_3.vhd(214) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(214): signal \"LCMP_RESET\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM ch11_adc_to_dac_3.vhd(215) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(215): signal \"LCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM ch11_adc_to_dac_3.vhd(219) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(219): signal \"LCM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM_1 ch11_adc_to_dac_3.vhd(223) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(223): signal \"LCM_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM_12 ch11_adc_to_dac_3.vhd(224) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(224): signal \"LCM_12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LCM_2 ch11_adc_to_dac_3.vhd(227) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(227): signal \"LCM_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCMx ch11_adc_to_dac_3.vhd(211) " "Warning (10631): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(211): inferring latch(es) for signal or variable \"LCMx\", which holds its previous value in one or more paths through the process" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LCM_com_data2 ch11_adc_to_dac_3.vhd(211) " "Warning (10631): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(211): inferring latch(es) for signal or variable \"LCM_com_data2\", which holds its previous value in one or more paths through the process" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rstP99 ch11_adc_to_dac_3.vhd(264) " "Warning (10492): VHDL Process Statement warning at ch11_adc_to_dac_3.vhd(264): signal \"rstP99\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[20\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[20\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[19\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[19\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[18\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[18\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[17\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[17\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[16\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[16\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[15\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[15\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[14\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[14\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[13\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[13\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[12\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[12\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[11\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[11\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[10\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[10\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[9\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[9\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[8\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[8\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[7\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[7\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[6\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[6\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[5\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[5\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[4\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[4\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[3\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[3\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[2\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[2\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[1\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[1\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[3\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[3\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[4\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[4\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[5\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[5\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[6\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[6\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCM_com_data2\[0\]\[7\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCM_com_data2\[0\]\[7\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCMx\[0\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCMx\[0\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCMx\[1\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCMx\[1\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LCMx\[2\] ch11_adc_to_dac_3.vhd(211) " "Info (10041): Inferred latch for \"LCMx\[2\]\" at ch11_adc_to_dac_3.vhd(211)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822_SHDN_BA\[0\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP4822_SHDN_BA\[0\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822_SHDN_BA\[1\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP4822_SHDN_BA\[1\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822_GA_BA\[0\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP4822_GA_BA\[0\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822_GA_BA\[1\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP4822_GA_BA\[1\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822_CHB_A\[0\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP4822_CHB_A\[0\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822_CHB_A\[1\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP4822_CHB_A\[1\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202_CH1_0\[0\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP3202_CH1_0\[0\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202_CH1_0\[1\] ch11_adc_to_dac_3.vhd(154) " "Info (10041): Inferred latch for \"MCP3202_CH1_0\[1\]\" at ch11_adc_to_dac_3.vhd(154)" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 154 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mcp4822_driver.vhd 2 1 " "Warning: Using design file mcp4822_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCP4822_Driver-Albert " "Info: Found design unit 1: MCP4822_Driver-Albert" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MCP4822_Driver " "Info: Found entity 1: MCP4822_Driver" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCP4822_Driver MCP4822_Driver:U1 " "Info: Elaborating entity \"MCP4822_Driver\" for hierarchy \"MCP4822_Driver:U1\"" {  } { { "ch11_adc_to_dac_3.vhd" "U1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 128 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_GA_BA mcp4822_driver.vhd(36) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(36): signal \"MCP4822_GA_BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_SHDN_BA mcp4822_driver.vhd(36) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(36): signal \"MCP4822_SHDN_BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_DAB mcp4822_driver.vhd(36) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(36): signal \"MCP4822_DAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_CHB_A mcp4822_driver.vhd(37) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(37): signal \"MCP4822_CHB_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_GA_BA mcp4822_driver.vhd(38) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(38): signal \"MCP4822_GA_BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_SHDN_BA mcp4822_driver.vhd(38) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(38): signal \"MCP4822_SHDN_BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_DAA mcp4822_driver.vhd(38) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(38): signal \"MCP4822_DAA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822DAB mcp4822_driver.vhd(40) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(40): signal \"MCP4822DAB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP4822_CHB_A mcp4822_driver.vhd(42) " "Warning (10492): VHDL Process Statement warning at mcp4822_driver.vhd(42): signal \"MCP4822_CHB_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP4822DAB mcp4822_driver.vhd(31) " "Warning (10631): VHDL Process Statement warning at mcp4822_driver.vhd(31): inferring latch(es) for signal or variable \"MCP4822DAB\", which holds its previous value in one or more paths through the process" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP4822_Chs mcp4822_driver.vhd(31) " "Warning (10631): VHDL Process Statement warning at mcp4822_driver.vhd(31): inferring latch(es) for signal or variable \"MCP4822_Chs\", which holds its previous value in one or more paths through the process" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822_Chs\[1\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822_Chs\[1\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[0\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[0\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[1\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[1\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[2\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[2\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[3\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[3\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[4\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[4\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[5\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[5\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[6\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[6\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[7\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[7\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[8\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[8\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[9\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[9\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[10\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[10\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[11\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[11\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[12\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[12\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[13\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[13\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP4822DAB\[14\] mcp4822_driver.vhd(31) " "Info (10041): Inferred latch for \"MCP4822DAB\[14\]\" at mcp4822_driver.vhd(31)" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mcp3202_driver.vhd 2 1 " "Warning: Using design file mcp3202_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MCP3202_Driver-Albert " "Info: Found design unit 1: MCP3202_Driver-Albert" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MCP3202_Driver " "Info: Found entity 1: MCP3202_Driver" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCP3202_Driver MCP3202_Driver:U2 " "Info: Elaborating entity \"MCP3202_Driver\" for hierarchy \"MCP3202_Driver:U2\"" {  } { { "ch11_adc_to_dac_3.vhd" "U2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 137 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_try_N mcp3202_driver.vhd(38) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(38): signal \"MCP3202_try_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_CH1_0 mcp3202_driver.vhd(39) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(39): signal \"MCP3202_CH1_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_CH1_0 mcp3202_driver.vhd(42) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(42): signal \"MCP3202_CH1_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MCP3202_SGL_DIFF mcp3202_driver.vhd(42) " "Warning (10492): VHDL Process Statement warning at mcp3202_driver.vhd(42): signal \"MCP3202_SGL_DIFF\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP3202_Chs mcp3202_driver.vhd(34) " "Warning (10631): VHDL Process Statement warning at mcp3202_driver.vhd(34): inferring latch(es) for signal or variable \"MCP3202_Chs\", which holds its previous value in one or more paths through the process" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MCP3202Dis mcp3202_driver.vhd(34) " "Warning (10631): VHDL Process Statement warning at mcp3202_driver.vhd(34): inferring latch(es) for signal or variable \"MCP3202Dis\", which holds its previous value in one or more paths through the process" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202Dis\[0\] mcp3202_driver.vhd(34) " "Info (10041): Inferred latch for \"MCP3202Dis\[0\]\" at mcp3202_driver.vhd(34)" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202Dis\[2\] mcp3202_driver.vhd(34) " "Info (10041): Inferred latch for \"MCP3202Dis\[2\]\" at mcp3202_driver.vhd(34)" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MCP3202_Chs\[1\] mcp3202_driver.vhd(34) " "Info (10041): Inferred latch for \"MCP3202_Chs\[1\]\" at mcp3202_driver.vhd(34)" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lcm_4bit_driver.vhd 2 1 " "Warning: Using design file lcm_4bit_driver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCM_4bit_driver-Albert " "Info: Found design unit 1: LCM_4bit_driver-Albert" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCM_4bit_driver " "Info: Found entity 1: LCM_4bit_driver" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCM_4bit_driver LCM_4bit_driver:LCMset " "Info: Elaborating entity \"LCM_4bit_driver\" for hierarchy \"LCM_4bit_driver:LCMset\"" {  } { { "ch11_adc_to_dac_3.vhd" "LCMset" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 148 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DBi lcm_4bit_driver.vhd(38) " "Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(38): signal \"DBi\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RS lcm_4bit_driver.vhd(39) " "Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(39): signal \"RS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RW lcm_4bit_driver.vhd(41) " "Warning (10492): VHDL Process Statement warning at lcm_4bit_driver.vhd(41): signal \"RW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Warning: Found clock multiplexer Mux0" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 167 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Info: Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "ch11_adc_to_dac_3.vhd" "Div2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 200 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "ch11_adc_to_dac_3.vhd" "Mod0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 197 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "ch11_adc_to_dac_3.vhd" "Div1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 199 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "ch11_adc_to_dac_3.vhd" "Mod2" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 199 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "ch11_adc_to_dac_3.vhd" "Div0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 198 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "ch11_adc_to_dac_3.vhd" "Mod1" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 198 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "ch11_adc_to_dac_3.vhd" "Div5" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 205 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "ch11_adc_to_dac_3.vhd" "Div4" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 204 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "ch11_adc_to_dac_3.vhd" "Mod5" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 204 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "ch11_adc_to_dac_3.vhd" "Div3" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 203 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "ch11_adc_to_dac_3.vhd" "Mod4" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 203 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "ch11_adc_to_dac_3.vhd" "Mod3" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 202 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 200 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Info: Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 200 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Info: Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Info: Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_h8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_h8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_h8f " "Info: Found entity 1: alt_u_div_h8f" {  } { { "db/alt_u_div_h8f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_h8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 197 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 12 " "Info: Parameter \"LPM_WIDTHD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 197 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7bm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7bm " "Info: Found entity 1: lpm_divide_7bm" {  } { { "db/lpm_divide_7bm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/lpm_divide_7bm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Info: Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_l8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l8f " "Info: Found entity 1: alt_u_div_l8f" {  } { { "db/alt_u_div_l8f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 199 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Info: Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 199 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ohm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ohm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ohm " "Info: Found entity 1: lpm_divide_ohm" {  } { { "db/lpm_divide_ohm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/lpm_divide_ohm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_t5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_t5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_t5f " "Info: Found entity 1: alt_u_div_t5f" {  } { { "db/alt_u_div_t5f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_t5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 198 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Info: Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 198 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_lhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lhm " "Info: Found entity 1: lpm_divide_lhm" {  } { { "db/lpm_divide_lhm.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/lpm_divide_lhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Info: Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_n5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_n5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_n5f " "Info: Found entity 1: alt_u_div_n5f" {  } { { "db/alt_u_div_n5f.tdf" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_n5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[16\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[16\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[15\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[15\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[15\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[15\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[15\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[15\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[14\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[14\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[14\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[14\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[13\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[13\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[13\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[13\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[13\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[13\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[12\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[12\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[11\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[11\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[6\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[6\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[5\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[5\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[5\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[5\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[4\]\[3\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[4\]\[3\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[4\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[4\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[3\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[3\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[3\]\[1\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[3\]\[1\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[3\]\[6\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[3\]\[6\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[2\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[2\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[2\]\[7\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[2\]\[7\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[0\]\[0\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[0\]\[0\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[0\]\[2\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[0\]\[2\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[0\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[0\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[20\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[20\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[20\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[20\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[19\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[19\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[19\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[19\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[18\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[18\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[18\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[18\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[17\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[17\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[17\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[17\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[10\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[10\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[10\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[10\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[9\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[9\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[9\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[9\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[8\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[8\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[8\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[8\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[7\]\[4\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[7\]\[4\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data2\[7\]\[5\] LCM_com_data2\[1\]\[0\] " "Info: Duplicate LATCH primitive \"LCM_com_data2\[7\]\[5\]\" merged with LATCH primitive \"LCM_com_data2\[1\]\[0\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCMx\[0\] " "Warning: Latch LCMx\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCM\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCM\[0\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCMx\[1\] " "Warning: Latch LCMx\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCM\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCM\[1\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCM_com_data2\[1\]\[0\] " "Warning: Latch LCM_com_data2\[1\]\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCM\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCM\[0\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 20 -1 0 } } { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 18 -1 0 } } { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 19 -1 0 } } { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 36 -1 0 } } { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 23 -1 0 } } { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|RSo LCM_4bit_driver:LCMset\|RSo~_emulated LCM_4bit_driver:LCMset\|RSo~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|RSo\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|RSo~_emulated\" and latch \"LCM_4bit_driver:LCMset\|RSo~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[9\] MCP4822_Driver:U1\|MCP4822DAx\[9\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[9\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[9\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[9\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[9\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[10\] MCP4822_Driver:U1\|MCP4822DAx\[10\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[10\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[10\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[10\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[10\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[8\] MCP4822_Driver:U1\|MCP4822DAx\[8\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[8\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[8\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[8\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[8\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[11\] MCP4822_Driver:U1\|MCP4822DAx\[11\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[11\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[11\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[11\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[11\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[6\] MCP4822_Driver:U1\|MCP4822DAx\[6\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[6\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[6\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[6\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[6\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[5\] MCP4822_Driver:U1\|MCP4822DAx\[5\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[5\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[5\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[5\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[5\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[4\] MCP4822_Driver:U1\|MCP4822DAx\[4\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[4\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[4\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[4\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[4\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[7\] MCP4822_Driver:U1\|MCP4822DAx\[7\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[7\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[7\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[7\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[7\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[1\] MCP4822_Driver:U1\|MCP4822DAx\[1\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[1\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[1\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[1\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[1\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[2\] MCP4822_Driver:U1\|MCP4822DAx\[2\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[2\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[2\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[2\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[2\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[0\] MCP4822_Driver:U1\|MCP4822DAx\[0\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[0\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[0\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[0\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[0\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[3\] MCP4822_Driver:U1\|MCP4822DAx\[3\]~_emulated MCP4822_Driver:U1\|MCP4822DAx\[3\]~latch " "Warning (13310): Register \"MCP4822_Driver:U1\|MCP4822DAx\[3\]\" is converted into an equivalent circuit using register \"MCP4822_Driver:U1\|MCP4822DAx\[3\]~_emulated\" and latch \"MCP4822_Driver:U1\|MCP4822DAx\[3\]~latch\"" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[0\]\[3\] LCM_com_data\[0\]\[3\]~_emulated LCM_com_data\[0\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[0\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[0\]\[3\]~_emulated\" and latch \"LCM_com_data\[0\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[1\]\[0\] LCM_com_data\[1\]\[0\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[1\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[1\]\[0\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[0\] LCM_4bit_driver:LCMset\|DBii\[0\]~_emulated LCM_4bit_driver:LCMset\|DBii\[0\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[0\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[0\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[0\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[1\] LCM_4bit_driver:LCMset\|DBii\[1\]~_emulated LCM_4bit_driver:LCMset\|DBii\[1\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[1\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[1\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[1\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[2\] LCM_4bit_driver:LCMset\|DBii\[2\]~_emulated LCM_4bit_driver:LCMset\|DBii\[2\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[2\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[2\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[2\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_4bit_driver:LCMset\|DBii\[3\] LCM_4bit_driver:LCMset\|DBii\[3\]~_emulated LCM_4bit_driver:LCMset\|DBii\[3\]~latch " "Warning (13310): Register \"LCM_4bit_driver:LCMset\|DBii\[3\]\" is converted into an equivalent circuit using register \"LCM_4bit_driver:LCMset\|DBii\[3\]~_emulated\" and latch \"LCM_4bit_driver:LCMset\|DBii\[3\]~latch\"" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LN LN~_emulated LN~latch " "Warning (13310): Register \"LN\" is converted into an equivalent circuit using register \"LN~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[15\]\[3\] LCM_com_data\[15\]\[3\]~_emulated LCM_com_data\[15\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[15\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[15\]\[3\]~_emulated\" and latch \"LCM_com_data\[15\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[4\]\[2\] LCM_com_data\[4\]\[2\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[4\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[4\]\[2\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[12\]\[2\] LCM_com_data\[12\]\[2\]~_emulated LCM_com_data\[12\]\[2\]~latch " "Warning (13310): Register \"LCM_com_data\[12\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[12\]\[2\]~_emulated\" and latch \"LCM_com_data\[12\]\[2\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[13\]\[6\] LCM_com_data\[13\]\[6\]~_emulated LCM_com_data\[12\]\[2\]~latch " "Warning (13310): Register \"LCM_com_data\[13\]\[6\]\" is converted into an equivalent circuit using register \"LCM_com_data\[13\]\[6\]~_emulated\" and latch \"LCM_com_data\[12\]\[2\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[14\]\[6\] LCM_com_data\[14\]\[6\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[14\]\[6\]\" is converted into an equivalent circuit using register \"LCM_com_data\[14\]\[6\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[2\]\[0\] LCM_com_data\[2\]\[0\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[2\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[2\]\[0\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[6\]\[5\] LCM_com_data\[6\]\[5\]~_emulated LCM_com_data\[15\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[6\]\[5\]\" is converted into an equivalent circuit using register \"LCM_com_data\[6\]\[5\]~_emulated\" and latch \"LCM_com_data\[15\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[12\]\[5\] LCM_com_data\[12\]\[5\]~_emulated LCM_com_data\[12\]\[5\]~latch " "Warning (13310): Register \"LCM_com_data\[12\]\[5\]\" is converted into an equivalent circuit using register \"LCM_com_data\[12\]\[5\]~_emulated\" and latch \"LCM_com_data\[12\]\[5\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[13\]\[5\] LCM_com_data\[13\]\[5\]~_emulated LCM_com_data\[12\]\[5\]~latch " "Warning (13310): Register \"LCM_com_data\[13\]\[5\]\" is converted into an equivalent circuit using register \"LCM_com_data\[13\]\[5\]~_emulated\" and latch \"LCM_com_data\[12\]\[5\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[3\] LCM_com_data\[10\]\[3\]~_emulated LCM_com_data\[15\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[3\]~_emulated\" and latch \"LCM_com_data\[15\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[9\]\[3\] LCM_com_data\[9\]\[3\]~_emulated LCM_com_data\[12\]\[2\]~latch " "Warning (13310): Register \"LCM_com_data\[9\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[9\]\[3\]~_emulated\" and latch \"LCM_com_data\[12\]\[2\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[3\] LCM_com_data\[18\]\[3\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[3\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[3\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[2\] LCM_com_data\[10\]\[2\]~_emulated LCM_com_data\[0\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[2\]~_emulated\" and latch \"LCM_com_data\[0\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[17\]\[2\] LCM_com_data\[17\]\[2\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[17\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[17\]\[2\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[2\] LCM_com_data\[18\]\[2\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[2\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[2\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[7\]\[1\] LCM_com_data\[7\]\[1\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[7\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[7\]\[1\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[1\] LCM_com_data\[10\]\[1\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[1\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[13\]\[1\] LCM_com_data\[13\]\[1\]~_emulated LCM_com_data\[0\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[13\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[13\]\[1\]~_emulated\" and latch \"LCM_com_data\[0\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[9\]\[1\] LCM_com_data\[9\]\[1\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[9\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[9\]\[1\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[1\] LCM_com_data\[18\]\[1\]~_emulated LCM_com_data\[15\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[1\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[1\]~_emulated\" and latch \"LCM_com_data\[15\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[7\]\[0\] LCM_com_data\[7\]\[0\]~_emulated LCM_com_data\[12\]\[5\]~latch " "Warning (13310): Register \"LCM_com_data\[7\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[7\]\[0\]~_emulated\" and latch \"LCM_com_data\[12\]\[5\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[10\]\[0\] LCM_com_data\[10\]\[0\]~_emulated LCM_com_data\[0\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[10\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[10\]\[0\]~_emulated\" and latch \"LCM_com_data\[0\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[8\]\[0\] LCM_com_data\[8\]\[0\]~_emulated LCM_com_data\[0\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[8\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[8\]\[0\]~_emulated\" and latch \"LCM_com_data\[0\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[9\]\[0\] LCM_com_data\[9\]\[0\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[9\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[9\]\[0\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[17\]\[0\] LCM_com_data\[17\]\[0\]~_emulated LCM_com_data\[1\]\[0\]~latch " "Warning (13310): Register \"LCM_com_data\[17\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[17\]\[0\]~_emulated\" and latch \"LCM_com_data\[1\]\[0\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[18\]\[0\] LCM_com_data\[18\]\[0\]~_emulated LN~latch " "Warning (13310): Register \"LCM_com_data\[18\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[18\]\[0\]~_emulated\" and latch \"LN~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[19\]\[0\] LCM_com_data\[19\]\[0\]~_emulated LCM_com_data\[15\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[19\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[19\]\[0\]~_emulated\" and latch \"LCM_com_data\[15\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "LCM_com_data\[20\]\[0\] LCM_com_data\[20\]\[0\]~_emulated LCM_com_data\[15\]\[3\]~latch " "Warning (13310): Register \"LCM_com_data\[20\]\[0\]\" is converted into an equivalent circuit using register \"LCM_com_data\[20\]\[0\]~_emulated\" and latch \"LCM_com_data\[15\]\[3\]~latch\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "LCM_com_data\[15\]\[3\]~latch LCMx\[1\] " "Info: Duplicate LATCH primitive \"LCM_com_data\[15\]\[3\]~latch\" merged with LATCH primitive \"LCMx\[1\]\"" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MCP3202_Driver:U2\|MCP3202_tryN\[0\] High " "Critical Warning (18010): Register MCP3202_Driver:U2\|MCP3202_tryN\[0\] will power up to High" {  } { { "mcp3202_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp3202_driver.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MCP4822_Driver:U1\|i\[3\] High " "Critical Warning (18010): Register MCP4822_Driver:U1\|i\[3\] will power up to High" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MCP4822_Driver:U1\|i\[2\] High " "Critical Warning (18010): Register MCP4822_Driver:U1\|i\[2\] will power up to High" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "MCP4822_Driver:U1\|i\[1\] High " "Critical Warning (18010): Register MCP4822_Driver:U1\|i\[1\] will power up to High" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "LCM_INI\[1\] High " "Critical Warning (18010): Register LCM_INI\[1\] will power up to High" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[18\] " "Info: Register \"FD\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[19\] " "Info: Register \"FD\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[20\] " "Info: Register \"FD\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[21\] " "Info: Register \"FD\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[22\] " "Info: Register \"FD\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[23\] " "Info: Register \"FD\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FD\[24\] " "Info: Register \"FD\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_7_result_int\[0\]~16 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_7_result_int\[0\]~16" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 71 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_8_result_int\[0\]~18 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_8_result_int\[0\]~18" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 76 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod1\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24 " "Info (17048): Logic cell \"lpm_divide:Mod2\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[0\]~24" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~0 " "Info (17048): Logic cell \"lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_11_result_int\[0\]~0\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_11_result_int\[0\]~0" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20 " "Info (17048): Logic cell \"lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_9_result_int\[0\]~20" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 81 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lpm_divide:Mod5\|lpm_divide_7bm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_l8f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_l8f.tdf" "add_sub_10_result_int\[0\]~22" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/db/alt_u_div_l8f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1902 " "Info: Implemented 1902 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1885 " "Info: Implemented 1885 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 10:53:28 2018 " "Info: Processing ended: Sat Mar 10 10:53:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 10:53:29 2018 " "Info: Processing started: Sat Mar 10 10:53:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "CH11_ADC_to_DAC_3 EP3C16Q240C8 " "Info: Selected device EP3C16Q240C8 for design \"CH11_ADC_to_DAC_3\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25Q240C8 " "Info: Device EP3C25Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40Q240C8 " "Info: Device EP3C40Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 12 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 12" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 14 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 23 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 23" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 24 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 162 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 162" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3966 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LCMx\[0\]\|combout " "Warning: Node \"LCMx\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMx\[1\]\|combout " "Warning: Node \"LCMx\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LN~latch\|combout " "Warning: Node \"LN~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[1\]\[0\]~latch\|combout " "Warning: Node \"LCM_com_data\[1\]\[0\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[0\]\[3\]~latch\|combout " "Warning: Node \"LCM_com_data\[0\]\[3\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[1\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[1\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[12\]\[2\]~latch\|combout " "Warning: Node \"LCM_com_data\[12\]\[2\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[12\]\[5\]~latch\|combout " "Warning: Node \"LCM_com_data\[12\]\[5\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[7\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[7\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[7\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[7\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[7\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[7\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[0\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[0\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[1\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[1\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[2\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[2\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[3\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[3\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[9\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[9\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[11\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[11\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[10\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[10\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[8\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[8\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[6\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[6\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[7\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[7\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[1\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[1\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[3\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[3\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[9\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[9\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[11\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[11\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[5\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[5\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[4\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[4\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[2\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[2\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[0\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[0\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[10\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[10\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[8\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[8\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[6\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[6\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[7\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[7\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[1\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[1\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[3\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[3\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[5\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[5\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[4\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[4\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[2\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[2\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[0\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[0\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|RSo~latch\|combout " "Warning: Node \"LCMset\|RSo~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH11_ADC_to_DAC_3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH11_ADC_to_DAC_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0  from: datac  to: combout " "Info: Cell: Mux0  from: datac  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node gckP31~input (placed in PIN 31 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[1\] " "Info: Destination node FD\[1\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[16\] " "Info: Destination node FD\[16\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[17\] " "Info: Destination node FD\[17\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { gckP31~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3955 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[0\]  " "Info: Automatically promoted node FD\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[1\]~17 " "Info: Destination node FD\[1\]~17" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[1]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1712 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mux0~0 " "Info: Destination node Mux0~0" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1659 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[0\]~51 " "Info: Destination node FD\[0\]~51" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[0]~51 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3932 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[4\]  " "Info: Automatically promoted node FD\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[4\]~23 " "Info: Destination node FD\[4\]~23" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[4]~23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1718 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCM_com_data2\[16\]\[1\]~0  " "Info: Automatically promoted node LCM_com_data2\[16\]\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data2[16][1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1917 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MCP4822_RESET  " "Info: Automatically promoted node MCP4822_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_RESET " "Info: Destination node MCP4822_RESET" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822_SDI~0 " "Info: Destination node MCP4822_Driver:U1\|MCP4822_SDI~0" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822_SDI~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1681 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM\[0\]~0 " "Info: Destination node LCM\[0\]~0" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1724 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[9\]~head_lut " "Info: Destination node MCP4822_Driver:U1\|MCP4822DAx\[9\]~head_lut" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822DAx[9]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1504 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[10\]~head_lut " "Info: Destination node MCP4822_Driver:U1\|MCP4822DAx\[10\]~head_lut" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822DAx[10]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1508 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[8\]~head_lut " "Info: Destination node MCP4822_Driver:U1\|MCP4822DAx\[8\]~head_lut" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822DAx[8]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1512 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[11\]~head_lut " "Info: Destination node MCP4822_Driver:U1\|MCP4822DAx\[11\]~head_lut" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822DAx[11]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1516 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[6\]~head_lut " "Info: Destination node MCP4822_Driver:U1\|MCP4822DAx\[6\]~head_lut" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822DAx[6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1520 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[5\]~head_lut " "Info: Destination node MCP4822_Driver:U1\|MCP4822DAx\[5\]~head_lut" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822DAx[5]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1524 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCP4822_Driver:U1\|MCP4822DAx\[4\]~head_lut " "Info: Destination node MCP4822_Driver:U1\|MCP4822DAx\[4\]~head_lut" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_Driver:U1|MCP4822DAx[4]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1528 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 63 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCP4822_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FD\[7\]  " "Info: Automatically promoted node FD\[7\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FD\[7\]~29 " "Info: Destination node FD\[7\]~29" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[7]~29 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1743 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 264 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux0  " "Info: Automatically promoted node Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM\[0\] " "Info: Destination node LCM\[0\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM\[1\] " "Info: Destination node LCM\[1\]" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 167 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCM_P~6  " "Info: Automatically promoted node LCM_P~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[0\]\[3\]~head_lut " "Info: Destination node LCM_com_data\[0\]\[3\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[0][3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1552 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[1\]\[0\]~head_lut " "Info: Destination node LCM_com_data\[1\]\[0\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[1][0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1555 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LN~head_lut " "Info: Destination node LN~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 122 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LN~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1575 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data2\[16\]\[1\]~0 " "Info: Destination node LCM_com_data2\[16\]\[1\]~0" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data2[16][1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1917 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[15\]\[3\]~head_lut " "Info: Destination node LCM_com_data\[15\]\[3\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[15][3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1578 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[4\]\[2\]~head_lut " "Info: Destination node LCM_com_data\[4\]\[2\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[4][2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1580 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[2\]\[0\]~head_lut " "Info: Destination node LCM_com_data\[2\]\[0\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[2][0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1591 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[13\]\[6\]~head_lut " "Info: Destination node LCM_com_data\[13\]\[6\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[13][6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1585 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[12\]\[2\]~head_lut " "Info: Destination node LCM_com_data\[12\]\[2\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[12][2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1583 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[14\]\[6\]~head_lut " "Info: Destination node LCM_com_data\[14\]\[6\]~head_lut" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[14][6]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1588 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_P~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1766 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCM_RESET  " "Info: Automatically promoted node LCM_RESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|RSo~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|RSo~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|RSo~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1501 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_RESET~0 " "Info: Destination node LCM_RESET~0" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_RESET~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1685 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_com_data\[17\]\[4\]~5 " "Info: Destination node LCM_com_data\[17\]\[4\]~5" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_com_data[17][4]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1694 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[0\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[0\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[0]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1559 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[1\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[1\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[1]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1563 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[2\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[2\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[2]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1567 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_4bit_driver:LCMset\|DBii\[3\]~head_lut " "Info: Destination node LCM_4bit_driver:LCMset\|DBii\[3\]~head_lut" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_4bit_driver:LCMset|DBii[3]~head_lut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1571 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS~4 " "Info: Destination node RS~4" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3672 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RS~5 " "Info: Destination node RS~5" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3674 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCM_INI\[1\]~4 " "Info: Destination node LCM_INI\[1\]~4" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_INI[1]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3675 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 82 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCM_RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4)) " "Info: Automatically promoted node rstP99~input (placed in PIN 99 (DIFFIO_B21n, DQS4B/CQ5B,DPCLK4))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "times\[10\]~13 " "Info: Destination node times\[10\]~13" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { times[10]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 1784 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rstP99~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/" 0 { } { { 0 { 0 ""} 0 3956 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y20 X30_Y29 " "Info: Peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 71 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Info: Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 10:53:36 2018 " "Info: Processing ended: Sat Mar 10 10:53:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 10:53:37 2018 " "Info: Processing started: Sat Mar 10 10:53:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 10 10:53:37 2018 " "Info: Processing started: Sat Mar 10 10:53:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3 " "Info: Command: quartus_sta CH11_ADC_to_DAC_3 -c CH11_ADC_to_DAC_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "LN~latch\|combout " "Warning: Node \"LN~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 122 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMx\[1\]\|combout " "Warning: Node \"LCMx\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMx\[0\]\|combout " "Warning: Node \"LCMx\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[1\]\[0\]~latch\|combout " "Warning: Node \"LCM_com_data\[1\]\[0\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[0\]\[3\]~latch\|combout " "Warning: Node \"LCM_com_data\[0\]\[3\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[1\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[1\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[12\]\[2\]~latch\|combout " "Warning: Node \"LCM_com_data\[12\]\[2\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data\[12\]\[5\]~latch\|combout " "Warning: Node \"LCM_com_data\[12\]\[5\]~latch\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 214 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[7\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[7\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[20\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[20\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[19\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[19\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[17\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[17\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[7\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[7\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[18\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[18\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[2\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[2\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[10\]\[3\]\|combout " "Warning: Node \"LCM_com_data2\[10\]\[3\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[8\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[8\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[9\]\[0\]\|combout " "Warning: Node \"LCM_com_data2\[9\]\[0\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCM_com_data2\[7\]\[1\]\|combout " "Warning: Node \"LCM_com_data2\[7\]\[1\]\|combout\" is a latch" {  } { { "ch11_adc_to_dac_3.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/ch11_adc_to_dac_3.vhd" 211 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[0\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[0\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[1\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[1\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[2\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[2\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|DBii\[3\]~latch\|combout " "Warning: Node \"LCMset\|DBii\[3\]~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[9\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[9\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[11\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[11\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[7\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[7\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[6\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[6\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[1\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[1\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[3\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[3\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[8\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[8\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[10\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[10\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[5\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[5\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[4\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[4\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[2\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[2\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAx\[0\]~latch\|combout " "Warning: Node \"U1\|MCP4822DAx\[0\]~latch\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[9\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[9\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[11\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[11\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[7\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[7\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[6\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[6\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[1\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[1\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[3\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[3\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[8\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[8\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[10\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[10\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[5\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[5\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[4\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[4\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[2\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[2\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U1\|MCP4822DAB\[0\]\|combout " "Warning: Node \"U1\|MCP4822DAB\[0\]\|combout\" is a latch" {  } { { "mcp4822_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/mcp4822_driver.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LCMset\|RSo~latch\|combout " "Warning: Node \"LCMset\|RSo~latch\|combout\" is a latch" {  } { { "lcm_4bit_driver.vhd" "" { Text "D:/KTM-626®ÑÄy/½d¨Ò/CH11/CH11_ADC_to_DAC_3/lcm_4bit_driver.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CH11_ADC_to_DAC_3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'CH11_ADC_to_DAC_3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[4\] FD\[4\] " "Info: create_clock -period 1.000 -name FD\[4\] FD\[4\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gckP31 gckP31 " "Info: create_clock -period 1.000 -name gckP31 gckP31" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[0\] FD\[0\] " "Info: create_clock -period 1.000 -name FD\[0\] FD\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FD\[7\] FD\[7\] " "Info: create_clock -period 1.000 -name FD\[7\] FD\[7\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCMP_RESET LCMP_RESET " "Info: create_clock -period 1.000 -name LCMP_RESET LCMP_RESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LCM_RESET LCM_RESET " "Info: create_clock -period 1.000 -name LCM_RESET LCM_RESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MCP4822_RESET MCP4822_RESET " "Info: create_clock -period 1.000 -name MCP4822_RESET MCP4822_RESET" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0  from: datad  to: combout " "Info: Cell: Mux0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.646 " "Info: Worst-case setup slack is -29.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.646      -619.907 LCMP_RESET  " "Info:   -29.646      -619.907 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.672      -581.334 FD\[0\]  " "Info:    -7.672      -581.334 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.857      -194.917 FD\[4\]  " "Info:    -4.857      -194.917 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.388       -40.893 FD\[7\]  " "Info:    -3.388       -40.893 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.346       -18.786 MCP4822_RESET  " "Info:    -2.346       -18.786 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.965       -25.442 gckP31  " "Info:    -1.965       -25.442 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.928        -9.616 LCM_RESET  " "Info:    -1.928        -9.616 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.707 " "Info: Worst-case hold slack is -1.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.707        -7.836 FD\[0\]  " "Info:    -1.707        -7.836 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.332       -11.453 gckP31  " "Info:    -1.332       -11.453 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.009         0.000 MCP4822_RESET  " "Info:     0.009         0.000 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053         0.000 LCMP_RESET  " "Info:     0.053         0.000 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108         0.000 FD\[7\]  " "Info:     0.108         0.000 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435         0.000 FD\[4\]  " "Info:     0.435         0.000 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370         0.000 LCM_RESET  " "Info:     1.370         0.000 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.275 " "Info: Worst-case recovery slack is -4.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.275      -206.493 FD\[0\]  " "Info:    -4.275      -206.493 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632       -15.350 FD\[4\]  " "Info:    -2.632       -15.350 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.028         0.000 FD\[7\]  " "Info:     1.028         0.000 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.620 " "Info: Worst-case removal slack is -1.620" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.620       -34.684 FD\[7\]  " "Info:    -1.620       -34.684 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931       -33.102 FD\[0\]  " "Info:    -0.931       -33.102 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.645         0.000 FD\[4\]  " "Info:     2.645         0.000 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.766 gckP31  " "Info:    -3.000       -29.766 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -153.161 FD\[0\]  " "Info:    -1.487      -153.161 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -72.863 FD\[4\]  " "Info:    -1.487       -72.863 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -32.714 FD\[7\]  " "Info:    -1.487       -32.714 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225         0.000 LCMP_RESET  " "Info:     0.225         0.000 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314         0.000 MCP4822_RESET  " "Info:     0.314         0.000 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 LCM_RESET  " "Info:     0.467         0.000 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 10:53:38 2018 " "Info: Processing ended: Sat Mar 10 10:53:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0  from: datad  to: combout " "Info: Cell: Mux0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.410 " "Info: Worst-case setup slack is -27.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.410      -570.800 LCMP_RESET  " "Info:   -27.410      -570.800 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.043      -544.305 FD\[0\]  " "Info:    -7.043      -544.305 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.574      -182.200 FD\[4\]  " "Info:    -4.574      -182.200 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.092       -37.227 FD\[7\]  " "Info:    -3.092       -37.227 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093       -14.769 MCP4822_RESET  " "Info:    -2.093       -14.769 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702        -8.483 LCM_RESET  " "Info:    -1.702        -8.483 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.661       -21.339 gckP31  " "Info:    -1.661       -21.339 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.487 " "Info: Worst-case hold slack is -1.487" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -5.963 FD\[0\]  " "Info:    -1.487        -5.963 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187       -10.015 gckP31  " "Info:    -1.187       -10.015 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024        -0.076 MCP4822_RESET  " "Info:    -0.024        -0.076 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.009        -0.012 FD\[7\]  " "Info:    -0.009        -0.012 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171         0.000 LCMP_RESET  " "Info:     0.171         0.000 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 FD\[4\]  " "Info:     0.383         0.000 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.280         0.000 LCM_RESET  " "Info:     1.280         0.000 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.883 " "Info: Worst-case recovery slack is -3.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.883      -187.008 FD\[0\]  " "Info:    -3.883      -187.008 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.409       -13.930 FD\[4\]  " "Info:    -2.409       -13.930 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.158         0.000 FD\[7\]  " "Info:     1.158         0.000 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.567 " "Info: Worst-case removal slack is -1.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.567       -33.578 FD\[7\]  " "Info:    -1.567       -33.578 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.876       -33.458 FD\[0\]  " "Info:    -0.876       -33.458 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.476         0.000 FD\[4\]  " "Info:     2.476         0.000 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -29.766 gckP31  " "Info:    -3.000       -29.766 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487      -153.975 FD\[0\]  " "Info:    -1.487      -153.975 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -72.863 FD\[4\]  " "Info:    -1.487       -72.863 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -34.110 FD\[7\]  " "Info:    -1.487       -34.110 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.102         0.000 LCMP_RESET  " "Info:     0.102         0.000 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185         0.000 MCP4822_RESET  " "Info:     0.185         0.000 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 LCM_RESET  " "Info:     0.377         0.000 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0  from: datad  to: combout " "Info: Cell: Mux0  from: datad  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{MCP4822_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCMP_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LCM_RESET\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{gckP31\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[7\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[4\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{MCP4822_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCMP_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{LCM_RESET\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{gckP31\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[7\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[4\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -rise_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{FD\[0\]\}\] -fall_to \[get_clocks \{FD\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.025 " "Info: Worst-case setup slack is -12.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.025      -241.904 LCMP_RESET  " "Info:   -12.025      -241.904 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.937      -204.384 FD\[0\]  " "Info:    -2.937      -204.384 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.576       -55.519 FD\[4\]  " "Info:    -1.576       -55.519 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.861        -5.183 FD\[7\]  " "Info:    -0.861        -5.183 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.485        -0.485 MCP4822_RESET  " "Info:    -0.485        -0.485 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346        -2.526 gckP31  " "Info:    -0.346        -2.526 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300        -1.493 LCM_RESET  " "Info:    -0.300        -1.493 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.905 " "Info: Worst-case hold slack is -0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.905        -9.456 FD\[0\]  " "Info:    -0.905        -9.456 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.810        -8.169 gckP31  " "Info:    -0.810        -8.169 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.341        -0.920 LCMP_RESET  " "Info:    -0.341        -0.920 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030         0.000 MCP4822_RESET  " "Info:     0.030         0.000 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078         0.000 FD\[7\]  " "Info:     0.078         0.000 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166         0.000 FD\[4\]  " "Info:     0.166         0.000 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589         0.000 LCM_RESET  " "Info:     0.589         0.000 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.500 " "Info: Worst-case recovery slack is -1.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500       -70.348 FD\[0\]  " "Info:    -1.500       -70.348 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561        -3.156 FD\[4\]  " "Info:    -0.561        -3.156 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547         0.000 FD\[7\]  " "Info:     0.547         0.000 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.675 " "Info: Worst-case removal slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675       -14.475 FD\[7\]  " "Info:    -0.675       -14.475 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.475       -13.716 FD\[0\]  " "Info:    -0.475       -13.716 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.077         0.000 FD\[4\]  " "Info:     1.077         0.000 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -21.840 gckP31  " "Info:    -3.000       -21.840 gckP31 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000      -103.000 FD\[0\]  " "Info:    -1.000      -103.000 FD\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -49.000 FD\[4\]  " "Info:    -1.000       -49.000 FD\[4\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -22.000 FD\[7\]  " "Info:    -1.000       -22.000 FD\[7\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367         0.000 LCMP_RESET  " "Info:     0.367         0.000 LCMP_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383         0.000 MCP4822_RESET  " "Info:     0.383         0.000 MCP4822_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388         0.000 LCM_RESET  " "Info:     0.388         0.000 LCM_RESET " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 72 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Info: Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 10 10:53:42 2018 " "Info: Processing ended: Sat Mar 10 10:53:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 253 s " "Info: Quartus II Full Compilation was successful. 0 errors, 253 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
