
743-11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5e0  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  0800a880  0800a880  0001a880  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800a974  0800a974  0001a974  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800a978  0800a978  0001a978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001c8  24000000  0800a97c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000e78  240001c8  0800ab44  000201c8  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24001040  0800ab44  00021040  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  000201c8  2**0
                  CONTENTS, READONLY
  9 .debug_info   0002c8f0  00000000  00000000  000201f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00005385  00000000  00000000  0004cae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001258  00000000  00000000  00051e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001088  00000000  00000000  000530c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000073e1  00000000  00000000  00054150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00019d9f  00000000  00000000  0005b531  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015b8d1  00000000  00000000  000752d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000053  00000000  00000000  001d0ba1  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004cbc  00000000  00000000  001d0bf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001c8 	.word	0x240001c8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0800a868 	.word	0x0800a868

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001cc 	.word	0x240001cc
 80002dc:	0800a868 	.word	0x0800a868

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b08c      	sub	sp, #48	; 0x30
 8000384:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000386:	f107 031c 	add.w	r3, r7, #28
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
 8000394:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000396:	4b3f      	ldr	r3, [pc, #252]	; (8000494 <MX_GPIO_Init+0x114>)
 8000398:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800039c:	4a3d      	ldr	r2, [pc, #244]	; (8000494 <MX_GPIO_Init+0x114>)
 800039e:	f043 0310 	orr.w	r3, r3, #16
 80003a2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003a6:	4b3b      	ldr	r3, [pc, #236]	; (8000494 <MX_GPIO_Init+0x114>)
 80003a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ac:	f003 0310 	and.w	r3, r3, #16
 80003b0:	61bb      	str	r3, [r7, #24]
 80003b2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003b4:	4b37      	ldr	r3, [pc, #220]	; (8000494 <MX_GPIO_Init+0x114>)
 80003b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ba:	4a36      	ldr	r2, [pc, #216]	; (8000494 <MX_GPIO_Init+0x114>)
 80003bc:	f043 0304 	orr.w	r3, r3, #4
 80003c0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003c4:	4b33      	ldr	r3, [pc, #204]	; (8000494 <MX_GPIO_Init+0x114>)
 80003c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003ca:	f003 0304 	and.w	r3, r3, #4
 80003ce:	617b      	str	r3, [r7, #20]
 80003d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80003d2:	4b30      	ldr	r3, [pc, #192]	; (8000494 <MX_GPIO_Init+0x114>)
 80003d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003d8:	4a2e      	ldr	r2, [pc, #184]	; (8000494 <MX_GPIO_Init+0x114>)
 80003da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80003de:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80003e2:	4b2c      	ldr	r3, [pc, #176]	; (8000494 <MX_GPIO_Init+0x114>)
 80003e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80003ec:	613b      	str	r3, [r7, #16]
 80003ee:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003f0:	4b28      	ldr	r3, [pc, #160]	; (8000494 <MX_GPIO_Init+0x114>)
 80003f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80003f6:	4a27      	ldr	r2, [pc, #156]	; (8000494 <MX_GPIO_Init+0x114>)
 80003f8:	f043 0302 	orr.w	r3, r3, #2
 80003fc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000400:	4b24      	ldr	r3, [pc, #144]	; (8000494 <MX_GPIO_Init+0x114>)
 8000402:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000406:	f003 0302 	and.w	r3, r3, #2
 800040a:	60fb      	str	r3, [r7, #12]
 800040c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800040e:	4b21      	ldr	r3, [pc, #132]	; (8000494 <MX_GPIO_Init+0x114>)
 8000410:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000414:	4a1f      	ldr	r2, [pc, #124]	; (8000494 <MX_GPIO_Init+0x114>)
 8000416:	f043 0308 	orr.w	r3, r3, #8
 800041a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800041e:	4b1d      	ldr	r3, [pc, #116]	; (8000494 <MX_GPIO_Init+0x114>)
 8000420:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000424:	f003 0308 	and.w	r3, r3, #8
 8000428:	60bb      	str	r3, [r7, #8]
 800042a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042c:	4b19      	ldr	r3, [pc, #100]	; (8000494 <MX_GPIO_Init+0x114>)
 800042e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000432:	4a18      	ldr	r2, [pc, #96]	; (8000494 <MX_GPIO_Init+0x114>)
 8000434:	f043 0301 	orr.w	r3, r3, #1
 8000438:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800043c:	4b15      	ldr	r3, [pc, #84]	; (8000494 <MX_GPIO_Init+0x114>)
 800043e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000442:	f003 0301 	and.w	r3, r3, #1
 8000446:	607b      	str	r3, [r7, #4]
 8000448:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);
 800044a:	2201      	movs	r2, #1
 800044c:	2108      	movs	r1, #8
 800044e:	4812      	ldr	r0, [pc, #72]	; (8000498 <MX_GPIO_Init+0x118>)
 8000450:	f002 f82c 	bl	80024ac <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PE3_Pin;
 8000454:	2308      	movs	r3, #8
 8000456:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000458:	2301      	movs	r3, #1
 800045a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045c:	2300      	movs	r3, #0
 800045e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000460:	2300      	movs	r3, #0
 8000462:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(PE3_GPIO_Port, &GPIO_InitStruct);
 8000464:	f107 031c 	add.w	r3, r7, #28
 8000468:	4619      	mov	r1, r3
 800046a:	480b      	ldr	r0, [pc, #44]	; (8000498 <MX_GPIO_Init+0x118>)
 800046c:	f001 fd4c 	bl	8001f08 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = K1_Pin;
 8000470:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000474:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000476:	2300      	movs	r3, #0
 8000478:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800047a:	2302      	movs	r3, #2
 800047c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(K1_GPIO_Port, &GPIO_InitStruct);
 800047e:	f107 031c 	add.w	r3, r7, #28
 8000482:	4619      	mov	r1, r3
 8000484:	4805      	ldr	r0, [pc, #20]	; (800049c <MX_GPIO_Init+0x11c>)
 8000486:	f001 fd3f 	bl	8001f08 <HAL_GPIO_Init>

}
 800048a:	bf00      	nop
 800048c:	3730      	adds	r7, #48	; 0x30
 800048e:	46bd      	mov	sp, r7
 8000490:	bd80      	pop	{r7, pc}
 8000492:	bf00      	nop
 8000494:	58024400 	.word	0x58024400
 8000498:	58021000 	.word	0x58021000
 800049c:	58020800 	.word	0x58020800

080004a0 <hid_bootloader_Run>:

static void write_flash_sector(uint32_t currentPage);
static uint32_t erase_app_flash(void);

void hid_bootloader_Run(void)
{
 80004a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004a2:	b083      	sub	sp, #12
 80004a4:	af02      	add	r7, sp, #8
	static volatile uint32_t current_Page = (USER_CODE_OFFSET / 1024);
  static volatile uint16_t currentPageOffset = 0;
	
	if (new_data_is_received == 1) {
 80004a6:	4b57      	ldr	r3, [pc, #348]	; (8000604 <hid_bootloader_Run+0x164>)
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	2b01      	cmp	r3, #1
 80004ac:	f040 80a6 	bne.w	80005fc <hid_bootloader_Run+0x15c>
		new_data_is_received = 0;
 80004b0:	4b54      	ldr	r3, [pc, #336]	; (8000604 <hid_bootloader_Run+0x164>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	701a      	strb	r2, [r3, #0]
		if (memcmp(USB_RX_Buffer, CMD_SIGNATURE, sizeof (CMD_SIGNATURE)) == 0) 
 80004b6:	2206      	movs	r2, #6
 80004b8:	4953      	ldr	r1, [pc, #332]	; (8000608 <hid_bootloader_Run+0x168>)
 80004ba:	4854      	ldr	r0, [pc, #336]	; (800060c <hid_bootloader_Run+0x16c>)
 80004bc:	f009 fd90 	bl	8009fe0 <memcmp>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d153      	bne.n	800056e <hid_bootloader_Run+0xce>
		{
			switch(USB_RX_Buffer[6])
 80004c6:	4b51      	ldr	r3, [pc, #324]	; (800060c <hid_bootloader_Run+0x16c>)
 80004c8:	799b      	ldrb	r3, [r3, #6]
 80004ca:	2b04      	cmp	r3, #4
 80004cc:	f200 8096 	bhi.w	80005fc <hid_bootloader_Run+0x15c>
 80004d0:	a201      	add	r2, pc, #4	; (adr r2, 80004d8 <hid_bootloader_Run+0x38>)
 80004d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004d6:	bf00      	nop
 80004d8:	080004ed 	.word	0x080004ed
 80004dc:	08000501 	.word	0x08000501
 80004e0:	08000519 	.word	0x08000519
 80004e4:	080005fd 	.word	0x080005fd
 80004e8:	08000547 	.word	0x08000547
			{
				case CMD_ResetPage:

				/*------------ Reset pages */
				current_Page = 0;
 80004ec:	4b48      	ldr	r3, [pc, #288]	; (8000610 <hid_bootloader_Run+0x170>)
 80004ee:	2200      	movs	r2, #0
 80004f0:	601a      	str	r2, [r3, #0]
				currentPageOffset = 0;
 80004f2:	4b48      	ldr	r3, [pc, #288]	; (8000614 <hid_bootloader_Run+0x174>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	801a      	strh	r2, [r3, #0]
				erase_page = 0;
 80004f8:	4b47      	ldr	r3, [pc, #284]	; (8000618 <hid_bootloader_Run+0x178>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	801a      	strh	r2, [r3, #0]
				break;
 80004fe:	e07d      	b.n	80005fc <hid_bootloader_Run+0x15c>

				case CMD_Reboot:
				HAL_Delay(10);
 8000500:	200a      	movs	r0, #10
 8000502:	f001 fb67 	bl	8001bd4 <HAL_Delay>
				USBD_DeInit(&hUsbDeviceFS);
 8000506:	4845      	ldr	r0, [pc, #276]	; (800061c <hid_bootloader_Run+0x17c>)
 8000508:	f007 fed7 	bl	80082ba <USBD_DeInit>
				HAL_Delay(10);
 800050c:	200a      	movs	r0, #10
 800050e:	f001 fb61 	bl	8001bd4 <HAL_Delay>
				HAL_NVIC_SystemReset();
 8000512:	f001 fce8 	bl	8001ee6 <HAL_NVIC_SystemReset>
				break;
 8000516:	e071      	b.n	80005fc <hid_bootloader_Run+0x15c>
				
				case CMD_FW_Ver:
					memcpy(USB_TX_Buffer,CMD_SIGNATURE,sizeof(CMD_SIGNATURE));
 8000518:	4b41      	ldr	r3, [pc, #260]	; (8000620 <hid_bootloader_Run+0x180>)
 800051a:	4a3b      	ldr	r2, [pc, #236]	; (8000608 <hid_bootloader_Run+0x168>)
 800051c:	6810      	ldr	r0, [r2, #0]
 800051e:	6018      	str	r0, [r3, #0]
 8000520:	8892      	ldrh	r2, [r2, #4]
 8000522:	809a      	strh	r2, [r3, #4]
        sprintf((char *)&USB_TX_Buffer[sizeof(CMD_SIGNATURE)],"%s 0x%X QSPIFlash: 0x%X APP Start: 0x90000000",FW_Version,HAL_GetDEVID(),w25qxx_ID);
 8000524:	f001 fb86 	bl	8001c34 <HAL_GetDEVID>
 8000528:	4603      	mov	r3, r0
 800052a:	4a3e      	ldr	r2, [pc, #248]	; (8000624 <hid_bootloader_Run+0x184>)
 800052c:	8812      	ldrh	r2, [r2, #0]
 800052e:	9200      	str	r2, [sp, #0]
 8000530:	4a3d      	ldr	r2, [pc, #244]	; (8000628 <hid_bootloader_Run+0x188>)
 8000532:	493e      	ldr	r1, [pc, #248]	; (800062c <hid_bootloader_Run+0x18c>)
 8000534:	483e      	ldr	r0, [pc, #248]	; (8000630 <hid_bootloader_Run+0x190>)
 8000536:	f009 fd69 	bl	800a00c <siprintf>
					USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_TX_Buffer, sizeof(USB_TX_Buffer));
 800053a:	2240      	movs	r2, #64	; 0x40
 800053c:	4938      	ldr	r1, [pc, #224]	; (8000620 <hid_bootloader_Run+0x180>)
 800053e:	4837      	ldr	r0, [pc, #220]	; (800061c <hid_bootloader_Run+0x17c>)
 8000540:	f007 fd96 	bl	8008070 <USBD_CUSTOM_HID_SendReport>
				break;
 8000544:	e05a      	b.n	80005fc <hid_bootloader_Run+0x15c>
				case CMD_Erase:
					memcpy(USB_TX_Buffer,CMD_SIGNATURE,sizeof(CMD_SIGNATURE));
 8000546:	4b36      	ldr	r3, [pc, #216]	; (8000620 <hid_bootloader_Run+0x180>)
 8000548:	4a2f      	ldr	r2, [pc, #188]	; (8000608 <hid_bootloader_Run+0x168>)
 800054a:	6810      	ldr	r0, [r2, #0]
 800054c:	6018      	str	r0, [r3, #0]
 800054e:	8892      	ldrh	r2, [r2, #4]
 8000550:	809a      	strh	r2, [r3, #4]
					sprintf((char *)&USB_TX_Buffer[sizeof(CMD_SIGNATURE)],"%dKB",erase_app_flash());
 8000552:	f000 f8a7 	bl	80006a4 <erase_app_flash>
 8000556:	4603      	mov	r3, r0
 8000558:	461a      	mov	r2, r3
 800055a:	4936      	ldr	r1, [pc, #216]	; (8000634 <hid_bootloader_Run+0x194>)
 800055c:	4834      	ldr	r0, [pc, #208]	; (8000630 <hid_bootloader_Run+0x190>)
 800055e:	f009 fd55 	bl	800a00c <siprintf>
					USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_TX_Buffer, sizeof(USB_TX_Buffer));
 8000562:	2240      	movs	r2, #64	; 0x40
 8000564:	492e      	ldr	r1, [pc, #184]	; (8000620 <hid_bootloader_Run+0x180>)
 8000566:	482d      	ldr	r0, [pc, #180]	; (800061c <hid_bootloader_Run+0x17c>)
 8000568:	f007 fd82 	bl	8008070 <USBD_CUSTOM_HID_SendReport>
				break;
 800056c:	e046      	b.n	80005fc <hid_bootloader_Run+0x15c>
			}
		}
		else 
		{
			memcpy(pageData + currentPageOffset, USB_RX_Buffer, HID_RX_SIZE);
 800056e:	4b29      	ldr	r3, [pc, #164]	; (8000614 <hid_bootloader_Run+0x174>)
 8000570:	881b      	ldrh	r3, [r3, #0]
 8000572:	b29b      	uxth	r3, r3
 8000574:	461a      	mov	r2, r3
 8000576:	4b30      	ldr	r3, [pc, #192]	; (8000638 <hid_bootloader_Run+0x198>)
 8000578:	441a      	add	r2, r3
 800057a:	4b24      	ldr	r3, [pc, #144]	; (800060c <hid_bootloader_Run+0x16c>)
 800057c:	4610      	mov	r0, r2
 800057e:	f103 0440 	add.w	r4, r3, #64	; 0x40
 8000582:	4602      	mov	r2, r0
 8000584:	4619      	mov	r1, r3
 8000586:	f8d1 c000 	ldr.w	ip, [r1]
 800058a:	684e      	ldr	r6, [r1, #4]
 800058c:	688d      	ldr	r5, [r1, #8]
 800058e:	68c9      	ldr	r1, [r1, #12]
 8000590:	f8c2 c000 	str.w	ip, [r2]
 8000594:	6056      	str	r6, [r2, #4]
 8000596:	6095      	str	r5, [r2, #8]
 8000598:	60d1      	str	r1, [r2, #12]
 800059a:	3310      	adds	r3, #16
 800059c:	3010      	adds	r0, #16
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d1ef      	bne.n	8000582 <hid_bootloader_Run+0xe2>
			currentPageOffset += HID_RX_SIZE;
 80005a2:	4b1c      	ldr	r3, [pc, #112]	; (8000614 <hid_bootloader_Run+0x174>)
 80005a4:	881b      	ldrh	r3, [r3, #0]
 80005a6:	b29b      	uxth	r3, r3
 80005a8:	3340      	adds	r3, #64	; 0x40
 80005aa:	b29a      	uxth	r2, r3
 80005ac:	4b19      	ldr	r3, [pc, #100]	; (8000614 <hid_bootloader_Run+0x174>)
 80005ae:	801a      	strh	r2, [r3, #0]
			if (currentPageOffset == SECTOR_SIZE) 
 80005b0:	4b18      	ldr	r3, [pc, #96]	; (8000614 <hid_bootloader_Run+0x174>)
 80005b2:	881b      	ldrh	r3, [r3, #0]
 80005b4:	b29b      	uxth	r3, r3
 80005b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80005ba:	d11f      	bne.n	80005fc <hid_bootloader_Run+0x15c>
			{
				write_flash_sector(current_Page);
 80005bc:	4b14      	ldr	r3, [pc, #80]	; (8000610 <hid_bootloader_Run+0x170>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4618      	mov	r0, r3
 80005c2:	f000 f83d 	bl	8000640 <write_flash_sector>
				current_Page++;
 80005c6:	4b12      	ldr	r3, [pc, #72]	; (8000610 <hid_bootloader_Run+0x170>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	3301      	adds	r3, #1
 80005cc:	4a10      	ldr	r2, [pc, #64]	; (8000610 <hid_bootloader_Run+0x170>)
 80005ce:	6013      	str	r3, [r2, #0]
				currentPageOffset = 0;
 80005d0:	4b10      	ldr	r3, [pc, #64]	; (8000614 <hid_bootloader_Run+0x174>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	801a      	strh	r2, [r3, #0]
				
				memset(USB_TX_Buffer, 0, sizeof(USB_TX_Buffer)); 
 80005d6:	2240      	movs	r2, #64	; 0x40
 80005d8:	2100      	movs	r1, #0
 80005da:	4811      	ldr	r0, [pc, #68]	; (8000620 <hid_bootloader_Run+0x180>)
 80005dc:	f009 fd0e 	bl	8009ffc <memset>
				USB_TX_Buffer[sprintf((char *)&USB_TX_Buffer,"WeAct:")] = CMD_Ack;
 80005e0:	4916      	ldr	r1, [pc, #88]	; (800063c <hid_bootloader_Run+0x19c>)
 80005e2:	480f      	ldr	r0, [pc, #60]	; (8000620 <hid_bootloader_Run+0x180>)
 80005e4:	f009 fd12 	bl	800a00c <siprintf>
 80005e8:	4603      	mov	r3, r0
 80005ea:	4a0d      	ldr	r2, [pc, #52]	; (8000620 <hid_bootloader_Run+0x180>)
 80005ec:	2103      	movs	r1, #3
 80005ee:	54d1      	strb	r1, [r2, r3]
				//ST usb库存在异常
				USBD_CUSTOM_HID_SendReport(&hUsbDeviceFS, USB_TX_Buffer, sizeof(USB_TX_Buffer)); // 使用AC6编译正常 AC5进硬件错误
 80005f0:	2240      	movs	r2, #64	; 0x40
 80005f2:	490b      	ldr	r1, [pc, #44]	; (8000620 <hid_bootloader_Run+0x180>)
 80005f4:	4809      	ldr	r0, [pc, #36]	; (800061c <hid_bootloader_Run+0x17c>)
 80005f6:	f007 fd3b 	bl	8008070 <USBD_CUSTOM_HID_SendReport>
			}
		}
	}
}
 80005fa:	e7ff      	b.n	80005fc <hid_bootloader_Run+0x15c>
 80005fc:	bf00      	nop
 80005fe:	3704      	adds	r7, #4
 8000600:	46bd      	mov	sp, r7
 8000602:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000604:	240001e4 	.word	0x240001e4
 8000608:	24000000 	.word	0x24000000
 800060c:	2400065c 	.word	0x2400065c
 8000610:	240005e8 	.word	0x240005e8
 8000614:	240005ec 	.word	0x240005ec
 8000618:	240001e6 	.word	0x240001e6
 800061c:	24000758 	.word	0x24000758
 8000620:	2400069c 	.word	0x2400069c
 8000624:	2400074c 	.word	0x2400074c
 8000628:	0800a880 	.word	0x0800a880
 800062c:	0800a888 	.word	0x0800a888
 8000630:	240006a2 	.word	0x240006a2
 8000634:	0800a8b8 	.word	0x0800a8b8
 8000638:	240001e8 	.word	0x240001e8
 800063c:	0800a8c0 	.word	0x0800a8c0

08000640 <write_flash_sector>:

static void write_flash_sector(uint32_t currentPage) 
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uint32_t pageAddress = 0 + (currentPage * SECTOR_SIZE);
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	029b      	lsls	r3, r3, #10
 800064c:	60fb      	str	r3, [r7, #12]

  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_RESET);	
 800064e:	2200      	movs	r2, #0
 8000650:	2108      	movs	r1, #8
 8000652:	4811      	ldr	r0, [pc, #68]	; (8000698 <write_flash_sector+0x58>)
 8000654:	f001 ff2a 	bl	80024ac <HAL_GPIO_WritePin>
  
  if(currentPage % 4 == 0)
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	f003 0303 	and.w	r3, r3, #3
 800065e:	2b00      	cmp	r3, #0
 8000660:	d10b      	bne.n	800067a <write_flash_sector+0x3a>
  {
    W25qxx_EraseSector(erase_page*4096);
 8000662:	4b0e      	ldr	r3, [pc, #56]	; (800069c <write_flash_sector+0x5c>)
 8000664:	881b      	ldrh	r3, [r3, #0]
 8000666:	031b      	lsls	r3, r3, #12
 8000668:	4618      	mov	r0, r3
 800066a:	f000 ff2f 	bl	80014cc <W25qxx_EraseSector>
    erase_page ++;
 800066e:	4b0b      	ldr	r3, [pc, #44]	; (800069c <write_flash_sector+0x5c>)
 8000670:	881b      	ldrh	r3, [r3, #0]
 8000672:	3301      	adds	r3, #1
 8000674:	b29a      	uxth	r2, r3
 8000676:	4b09      	ldr	r3, [pc, #36]	; (800069c <write_flash_sector+0x5c>)
 8000678:	801a      	strh	r2, [r3, #0]
  }
  
  W25qxx_WriteNoCheck(pageData,pageAddress,SECTOR_SIZE);
 800067a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800067e:	68f9      	ldr	r1, [r7, #12]
 8000680:	4807      	ldr	r0, [pc, #28]	; (80006a0 <write_flash_sector+0x60>)
 8000682:	f001 f811 	bl	80016a8 <W25qxx_WriteNoCheck>
  
  HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);  
 8000686:	2201      	movs	r2, #1
 8000688:	2108      	movs	r1, #8
 800068a:	4803      	ldr	r0, [pc, #12]	; (8000698 <write_flash_sector+0x58>)
 800068c:	f001 ff0e 	bl	80024ac <HAL_GPIO_WritePin>
}
 8000690:	bf00      	nop
 8000692:	3710      	adds	r7, #16
 8000694:	46bd      	mov	sp, r7
 8000696:	bd80      	pop	{r7, pc}
 8000698:	58021000 	.word	0x58021000
 800069c:	240001e6 	.word	0x240001e6
 80006a0:	240001e8 	.word	0x240001e8

080006a4 <erase_app_flash>:

// return	擦除扇区大小 单位 KB
static uint32_t erase_app_flash(void) 
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
	uint32_t data;
	uint16_t erase_app_page = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	81fb      	strh	r3, [r7, #14]
	uint16_t erase_app_sector = 0;
 80006ae:	2300      	movs	r3, #0
 80006b0:	81bb      	strh	r3, [r7, #12]
	uint16_t flash_size;
	
	
  if(w25qxx_ID == 0xEF16)
 80006b2:	4b24      	ldr	r3, [pc, #144]	; (8000744 <erase_app_flash+0xa0>)
 80006b4:	881b      	ldrh	r3, [r3, #0]
 80006b6:	f64e 7216 	movw	r2, #61206	; 0xef16
 80006ba:	4293      	cmp	r3, r2
 80006bc:	d103      	bne.n	80006c6 <erase_app_flash+0x22>
    flash_size = 8192;
 80006be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006c2:	817b      	strh	r3, [r7, #10]
 80006c4:	e008      	b.n	80006d8 <erase_app_flash+0x34>
	else if(w25qxx_ID == 0xEF17)
 80006c6:	4b1f      	ldr	r3, [pc, #124]	; (8000744 <erase_app_flash+0xa0>)
 80006c8:	881b      	ldrh	r3, [r3, #0]
 80006ca:	f64e 7217 	movw	r2, #61207	; 0xef17
 80006ce:	4293      	cmp	r3, r2
 80006d0:	d102      	bne.n	80006d8 <erase_app_flash+0x34>
    flash_size = 16384;
 80006d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80006d6:	817b      	strh	r3, [r7, #10]
  
  W25qxx_Read((uint8_t *)&data,0,sizeof(data));
 80006d8:	1d3b      	adds	r3, r7, #4
 80006da:	2204      	movs	r2, #4
 80006dc:	2100      	movs	r1, #0
 80006de:	4618      	mov	r0, r3
 80006e0:	f000 ff8c 	bl	80015fc <W25qxx_Read>
  
	/* Starts from 0x0 */
	for(erase_app_page=0;erase_app_page<flash_size;)
 80006e4:	2300      	movs	r3, #0
 80006e6:	81fb      	strh	r3, [r7, #14]
 80006e8:	e021      	b.n	800072e <erase_app_flash+0x8a>
	{
		if((data != 0xFFFFFFFF))
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006f0:	d022      	beq.n	8000738 <erase_app_flash+0x94>
		{
			HAL_GPIO_WritePin(PE3_GPIO_Port, PE3_Pin, GPIO_PIN_SET);	
 80006f2:	2201      	movs	r2, #1
 80006f4:	2108      	movs	r1, #8
 80006f6:	4814      	ldr	r0, [pc, #80]	; (8000748 <erase_app_flash+0xa4>)
 80006f8:	f001 fed8 	bl	80024ac <HAL_GPIO_WritePin>
      
			W25qxx_EraseSector(erase_app_sector*4096);
 80006fc:	89bb      	ldrh	r3, [r7, #12]
 80006fe:	031b      	lsls	r3, r3, #12
 8000700:	4618      	mov	r0, r3
 8000702:	f000 fee3 	bl	80014cc <W25qxx_EraseSector>
			
			if(erase_app_page % 4 == 0)
 8000706:	89fb      	ldrh	r3, [r7, #14]
 8000708:	f003 0303 	and.w	r3, r3, #3
 800070c:	b29b      	uxth	r3, r3
 800070e:	2b00      	cmp	r3, #0
 8000710:	d102      	bne.n	8000718 <erase_app_flash+0x74>
				erase_app_page += 4;
 8000712:	89fb      	ldrh	r3, [r7, #14]
 8000714:	3304      	adds	r3, #4
 8000716:	81fb      	strh	r3, [r7, #14]
			
      W25qxx_Read((uint8_t *)&data,erase_app_page * 1024,sizeof(data));
 8000718:	89fb      	ldrh	r3, [r7, #14]
 800071a:	029b      	lsls	r3, r3, #10
 800071c:	4619      	mov	r1, r3
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	2204      	movs	r2, #4
 8000722:	4618      	mov	r0, r3
 8000724:	f000 ff6a 	bl	80015fc <W25qxx_Read>
			erase_app_sector++;
 8000728:	89bb      	ldrh	r3, [r7, #12]
 800072a:	3301      	adds	r3, #1
 800072c:	81bb      	strh	r3, [r7, #12]
	for(erase_app_page=0;erase_app_page<flash_size;)
 800072e:	89fa      	ldrh	r2, [r7, #14]
 8000730:	897b      	ldrh	r3, [r7, #10]
 8000732:	429a      	cmp	r2, r3
 8000734:	d3d9      	bcc.n	80006ea <erase_app_flash+0x46>
 8000736:	e000      	b.n	800073a <erase_app_flash+0x96>
      
		}
		else
		{
			break;
 8000738:	bf00      	nop
		}
	}

	return (erase_app_page);
 800073a:	89fb      	ldrh	r3, [r7, #14]
}
 800073c:	4618      	mov	r0, r3
 800073e:	3710      	adds	r7, #16
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	2400074c 	.word	0x2400074c
 8000748:	58021000 	.word	0x58021000

0800074c <app_IsReady>:
uint8_t read[4096];
uint8_t write[4096];
#endif

uint8_t app_IsReady(uint32_t addr)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  uint32_t data;
  
  W25qxx_Read((uint8_t *)&data,addr - QSPI_BASE,sizeof(data));
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	f103 41e0 	add.w	r1, r3, #1879048192	; 0x70000000
 800075a:	f107 030c 	add.w	r3, r7, #12
 800075e:	2204      	movs	r2, #4
 8000760:	4618      	mov	r0, r3
 8000762:	f000 ff4b 	bl	80015fc <W25qxx_Read>
  
	if((data & 0x2FF80000 ) == 0x24000000)
 8000766:	68fa      	ldr	r2, [r7, #12]
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <app_IsReady+0x64>)
 800076a:	4013      	ands	r3, r2
 800076c:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 8000770:	d101      	bne.n	8000776 <app_IsReady+0x2a>
		return SUCCESS;
 8000772:	2300      	movs	r3, #0
 8000774:	e017      	b.n	80007a6 <app_IsReady+0x5a>
	else if((data & 0x2FF80000 ) == 0x20000000)
 8000776:	68fa      	ldr	r2, [r7, #12]
 8000778:	4b0d      	ldr	r3, [pc, #52]	; (80007b0 <app_IsReady+0x64>)
 800077a:	4013      	ands	r3, r2
 800077c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000780:	d101      	bne.n	8000786 <app_IsReady+0x3a>
		return SUCCESS;
 8000782:	2300      	movs	r3, #0
 8000784:	e00f      	b.n	80007a6 <app_IsReady+0x5a>
  else if((data & 0x3FF80000 ) == 0x30000000)
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	4b0a      	ldr	r3, [pc, #40]	; (80007b4 <app_IsReady+0x68>)
 800078a:	4013      	ands	r3, r2
 800078c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8000790:	d101      	bne.n	8000796 <app_IsReady+0x4a>
		return SUCCESS;
 8000792:	2300      	movs	r3, #0
 8000794:	e007      	b.n	80007a6 <app_IsReady+0x5a>
 	else if((data & 0x3FF80000 ) == 0x00000000)
 8000796:	68fa      	ldr	r2, [r7, #12]
 8000798:	4b06      	ldr	r3, [pc, #24]	; (80007b4 <app_IsReady+0x68>)
 800079a:	4013      	ands	r3, r2
 800079c:	2b00      	cmp	r3, #0
 800079e:	d101      	bne.n	80007a4 <app_IsReady+0x58>
		return SUCCESS; 
 80007a0:	2300      	movs	r3, #0
 80007a2:	e000      	b.n	80007a6 <app_IsReady+0x5a>
	else
		return ERROR;
 80007a4:	2301      	movs	r3, #1
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3710      	adds	r7, #16
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	2ff80000 	.word	0x2ff80000
 80007b4:	3ff80000 	.word	0x3ff80000

080007b8 <app_Jump>:

void app_Jump(uint32_t addr)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b086      	sub	sp, #24
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
	pFunction JumpToApplication;
	uint32_t JumpAddress;
	
	/* Jump to user application */
	JumpAddress = *(__IO uint32_t*) (addr + 4);
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	3304      	adds	r3, #4
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	617b      	str	r3, [r7, #20]
	JumpToApplication = (pFunction) JumpAddress;
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	613b      	str	r3, [r7, #16]

	/* Initialize user application's Stack Pointer */
	__set_MSP(*(__IO uint32_t*) addr);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	f383 8808 	msr	MSP, r3
}
 80007d8:	bf00      	nop
	JumpToApplication();			
 80007da:	693b      	ldr	r3, [r7, #16]
 80007dc:	4798      	blx	r3
}
 80007de:	bf00      	nop
 80007e0:	3718      	adds	r7, #24
 80007e2:	46bd      	mov	sp, r7
 80007e4:	bd80      	pop	{r7, pc}
	...

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b086      	sub	sp, #24
 80007ec:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80007ee:	4ba5      	ldr	r3, [pc, #660]	; (8000a84 <main+0x29c>)
 80007f0:	695b      	ldr	r3, [r3, #20]
 80007f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d11b      	bne.n	8000832 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80007fa:	f3bf 8f4f 	dsb	sy
}
 80007fe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000800:	f3bf 8f6f 	isb	sy
}
 8000804:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000806:	4b9f      	ldr	r3, [pc, #636]	; (8000a84 <main+0x29c>)
 8000808:	2200      	movs	r2, #0
 800080a:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800080e:	f3bf 8f4f 	dsb	sy
}
 8000812:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000814:	f3bf 8f6f 	isb	sy
}
 8000818:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800081a:	4b9a      	ldr	r3, [pc, #616]	; (8000a84 <main+0x29c>)
 800081c:	695b      	ldr	r3, [r3, #20]
 800081e:	4a99      	ldr	r2, [pc, #612]	; (8000a84 <main+0x29c>)
 8000820:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000824:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000826:	f3bf 8f4f 	dsb	sy
}
 800082a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800082c:	f3bf 8f6f 	isb	sy
}
 8000830:	e000      	b.n	8000834 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000832:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000834:	4b93      	ldr	r3, [pc, #588]	; (8000a84 <main+0x29c>)
 8000836:	695b      	ldr	r3, [r3, #20]
 8000838:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800083c:	2b00      	cmp	r3, #0
 800083e:	d138      	bne.n	80008b2 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000840:	4b90      	ldr	r3, [pc, #576]	; (8000a84 <main+0x29c>)
 8000842:	2200      	movs	r2, #0
 8000844:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000848:	f3bf 8f4f 	dsb	sy
}
 800084c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800084e:	4b8d      	ldr	r3, [pc, #564]	; (8000a84 <main+0x29c>)
 8000850:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000854:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000856:	68fb      	ldr	r3, [r7, #12]
 8000858:	0b5b      	lsrs	r3, r3, #13
 800085a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800085e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	08db      	lsrs	r3, r3, #3
 8000864:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000868:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800086a:	68bb      	ldr	r3, [r7, #8]
 800086c:	015a      	lsls	r2, r3, #5
 800086e:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000872:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000874:	687a      	ldr	r2, [r7, #4]
 8000876:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000878:	4982      	ldr	r1, [pc, #520]	; (8000a84 <main+0x29c>)
 800087a:	4313      	orrs	r3, r2
 800087c:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	1e5a      	subs	r2, r3, #1
 8000884:	607a      	str	r2, [r7, #4]
 8000886:	2b00      	cmp	r3, #0
 8000888:	d1ef      	bne.n	800086a <main+0x82>
    } while(sets-- != 0U);
 800088a:	68bb      	ldr	r3, [r7, #8]
 800088c:	1e5a      	subs	r2, r3, #1
 800088e:	60ba      	str	r2, [r7, #8]
 8000890:	2b00      	cmp	r3, #0
 8000892:	d1e5      	bne.n	8000860 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000894:	f3bf 8f4f 	dsb	sy
}
 8000898:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 800089a:	4b7a      	ldr	r3, [pc, #488]	; (8000a84 <main+0x29c>)
 800089c:	695b      	ldr	r3, [r3, #20]
 800089e:	4a79      	ldr	r2, [pc, #484]	; (8000a84 <main+0x29c>)
 80008a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80008a4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80008a6:	f3bf 8f4f 	dsb	sy
}
 80008aa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80008ac:	f3bf 8f6f 	isb	sy
}
 80008b0:	e000      	b.n	80008b4 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80008b2:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008b4:	f001 f8fc 	bl	8001ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b8:	f000 f900 	bl	8000abc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008bc:	f7ff fd60 	bl	8000380 <MX_GPIO_Init>
  MX_RTC_Init();
 80008c0:	f000 fb0c 	bl	8000edc <MX_RTC_Init>
	/* QPIMode && NormalMode : 120Mhz Clk can not run to App, UnNormal */
	/* QPIMode && DTRMode    : 120Mhz Clk can not run to App, need lower Clk, Recommend 60Mhz */
	/* SPIMode && NormalMode : 120Mhz Clk can run to App, Normal */
	/* SPIMode && DTRMode    : 120Mhz Clk can not run to App, need lower Clk, Recommend 60Mhz*/
	
	w25qxx_Init();
 80008c4:	f000 fc76 	bl	80011b4 <w25qxx_Init>
	w25qxx_EnterQPI();
 80008c8:	f000 fdca 	bl	8001460 <w25qxx_EnterQPI>
#endif
	
	
#if W25Qxx_TEST == (0)
  /* Reset MCU && Long Press K1 to Enter ISP Mode */
	if(HAL_GPIO_ReadPin(K1_GPIO_Port,K1_Pin) == GPIO_PIN_SET)
 80008cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d0:	486d      	ldr	r0, [pc, #436]	; (8000a88 <main+0x2a0>)
 80008d2:	f001 fdd3 	bl	800247c <HAL_GPIO_ReadPin>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b01      	cmp	r3, #1
 80008da:	f040 80a9 	bne.w	8000a30 <main+0x248>
	{
		HAL_Delay(50);
 80008de:	2032      	movs	r0, #50	; 0x32
 80008e0:	f001 f978 	bl	8001bd4 <HAL_Delay>
    uint32_t time_count;
    time_count = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	617b      	str	r3, [r7, #20]
		while(HAL_GPIO_ReadPin(K1_GPIO_Port,K1_Pin) == GPIO_PIN_SET)
 80008e8:	e040      	b.n	800096c <main+0x184>
		{
			HAL_GPIO_TogglePin(PE3_GPIO_Port,PE3_Pin);
 80008ea:	2108      	movs	r1, #8
 80008ec:	4867      	ldr	r0, [pc, #412]	; (8000a8c <main+0x2a4>)
 80008ee:	f001 fdf6 	bl	80024de <HAL_GPIO_TogglePin>
			HAL_Delay(100);
 80008f2:	2064      	movs	r0, #100	; 0x64
 80008f4:	f001 f96e 	bl	8001bd4 <HAL_Delay>
      
      time_count ++;
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	3301      	adds	r3, #1
 80008fc:	617b      	str	r3, [r7, #20]
      if(time_count == 20)
 80008fe:	697b      	ldr	r3, [r7, #20]
 8000900:	2b14      	cmp	r3, #20
 8000902:	d133      	bne.n	800096c <main+0x184>
      {
        while(HAL_GPIO_ReadPin(K1_GPIO_Port,K1_Pin) == GPIO_PIN_SET)
 8000904:	e006      	b.n	8000914 <main+0x12c>
        {
          HAL_GPIO_TogglePin(PE3_GPIO_Port,PE3_Pin);
 8000906:	2108      	movs	r1, #8
 8000908:	4860      	ldr	r0, [pc, #384]	; (8000a8c <main+0x2a4>)
 800090a:	f001 fde8 	bl	80024de <HAL_GPIO_TogglePin>
          HAL_Delay(40);
 800090e:	2028      	movs	r0, #40	; 0x28
 8000910:	f001 f960 	bl	8001bd4 <HAL_Delay>
        while(HAL_GPIO_ReadPin(K1_GPIO_Port,K1_Pin) == GPIO_PIN_SET)
 8000914:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000918:	485b      	ldr	r0, [pc, #364]	; (8000a88 <main+0x2a0>)
 800091a:	f001 fdaf 	bl	800247c <HAL_GPIO_ReadPin>
 800091e:	4603      	mov	r3, r0
 8000920:	2b01      	cmp	r3, #1
 8000922:	d0f0      	beq.n	8000906 <main+0x11e>
        }
        HAL_QSPI_DeInit(&hqspi);
 8000924:	485a      	ldr	r0, [pc, #360]	; (8000a90 <main+0x2a8>)
 8000926:	f003 f8e1 	bl	8003aec <HAL_QSPI_DeInit>
        HAL_GPIO_DeInit(GPIOA,GPIO_PIN_All);
 800092a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800092e:	4859      	ldr	r0, [pc, #356]	; (8000a94 <main+0x2ac>)
 8000930:	f001 fc9a 	bl	8002268 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(GPIOB,GPIO_PIN_All);
 8000934:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000938:	4857      	ldr	r0, [pc, #348]	; (8000a98 <main+0x2b0>)
 800093a:	f001 fc95 	bl	8002268 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(GPIOC,GPIO_PIN_All);
 800093e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000942:	4851      	ldr	r0, [pc, #324]	; (8000a88 <main+0x2a0>)
 8000944:	f001 fc90 	bl	8002268 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(GPIOD,GPIO_PIN_All);
 8000948:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800094c:	4853      	ldr	r0, [pc, #332]	; (8000a9c <main+0x2b4>)
 800094e:	f001 fc8b 	bl	8002268 <HAL_GPIO_DeInit>
        HAL_GPIO_DeInit(GPIOE,GPIO_PIN_All);
 8000952:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8000956:	484d      	ldr	r0, [pc, #308]	; (8000a8c <main+0x2a4>)
 8000958:	f001 fc86 	bl	8002268 <HAL_GPIO_DeInit>
        
        /* Disable CPU L1 cache before jumping to the QSPI code execution */
        CPU_CACHE_Disable();
 800095c:	f000 f93a 	bl	8000bd4 <CPU_CACHE_Disable>
        /* Disable Systick interrupt */
        SysTick->CTRL = 0;
 8000960:	4b4f      	ldr	r3, [pc, #316]	; (8000aa0 <main+0x2b8>)
 8000962:	2200      	movs	r2, #0
 8000964:	601a      	str	r2, [r3, #0]
        
        /* Initialize ISP application's Stack Pointer & Jump to ISP application */
        app_Jump(ISP_ADDRESS);        
 8000966:	484f      	ldr	r0, [pc, #316]	; (8000aa4 <main+0x2bc>)
 8000968:	f7ff ff26 	bl	80007b8 <app_Jump>
		while(HAL_GPIO_ReadPin(K1_GPIO_Port,K1_Pin) == GPIO_PIN_SET)
 800096c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000970:	4845      	ldr	r0, [pc, #276]	; (8000a88 <main+0x2a0>)
 8000972:	f001 fd83 	bl	800247c <HAL_GPIO_ReadPin>
 8000976:	4603      	mov	r3, r0
 8000978:	2b01      	cmp	r3, #1
 800097a:	d0b6      	beq.n	80008ea <main+0x102>
      }
		}
    USB_HID_Download:
 800097c:	bf00      	nop
 800097e:	e000      	b.n	8000982 <main+0x19a>
		/* Initialize user application's Stack Pointer & Jump to user application */
		app_Jump(APPLICATION_ADDRESS);
	}
  else 
  {
    goto USB_HID_Download;
 8000980:	bf00      	nop
    MX_USB_DEVICE_Init();
 8000982:	f008 fe07 	bl	8009594 <MX_USB_DEVICE_Init>
      hid_bootloader_Run();
 8000986:	f7ff fd8b 	bl	80004a0 <hid_bootloader_Run>
      if((HAL_GetTick() - tick >= 1 ))
 800098a:	f001 f917 	bl	8001bbc <HAL_GetTick>
 800098e:	4602      	mov	r2, r0
 8000990:	693b      	ldr	r3, [r7, #16]
 8000992:	4293      	cmp	r3, r2
 8000994:	d0f7      	beq.n	8000986 <main+0x19e>
         tick = HAL_GetTick();
 8000996:	f001 f911 	bl	8001bbc <HAL_GetTick>
 800099a:	6138      	str	r0, [r7, #16]
        if(timeflag == 0)
 800099c:	4b42      	ldr	r3, [pc, #264]	; (8000aa8 <main+0x2c0>)
 800099e:	781b      	ldrb	r3, [r3, #0]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d10e      	bne.n	80009c2 <main+0x1da>
          time ++;
 80009a4:	4b41      	ldr	r3, [pc, #260]	; (8000aac <main+0x2c4>)
 80009a6:	881b      	ldrh	r3, [r3, #0]
 80009a8:	3301      	adds	r3, #1
 80009aa:	b29a      	uxth	r2, r3
 80009ac:	4b3f      	ldr	r3, [pc, #252]	; (8000aac <main+0x2c4>)
 80009ae:	801a      	strh	r2, [r3, #0]
          if(time >= 1200) timeflag = 1;
 80009b0:	4b3e      	ldr	r3, [pc, #248]	; (8000aac <main+0x2c4>)
 80009b2:	881b      	ldrh	r3, [r3, #0]
 80009b4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 80009b8:	d310      	bcc.n	80009dc <main+0x1f4>
 80009ba:	4b3b      	ldr	r3, [pc, #236]	; (8000aa8 <main+0x2c0>)
 80009bc:	2201      	movs	r2, #1
 80009be:	701a      	strb	r2, [r3, #0]
 80009c0:	e00c      	b.n	80009dc <main+0x1f4>
          time --;
 80009c2:	4b3a      	ldr	r3, [pc, #232]	; (8000aac <main+0x2c4>)
 80009c4:	881b      	ldrh	r3, [r3, #0]
 80009c6:	3b01      	subs	r3, #1
 80009c8:	b29a      	uxth	r2, r3
 80009ca:	4b38      	ldr	r3, [pc, #224]	; (8000aac <main+0x2c4>)
 80009cc:	801a      	strh	r2, [r3, #0]
          if(time <= 110) timeflag = 0;
 80009ce:	4b37      	ldr	r3, [pc, #220]	; (8000aac <main+0x2c4>)
 80009d0:	881b      	ldrh	r3, [r3, #0]
 80009d2:	2b6e      	cmp	r3, #110	; 0x6e
 80009d4:	d802      	bhi.n	80009dc <main+0x1f4>
 80009d6:	4b34      	ldr	r3, [pc, #208]	; (8000aa8 <main+0x2c0>)
 80009d8:	2200      	movs	r2, #0
 80009da:	701a      	strb	r2, [r3, #0]
        pwmset = time/120;
 80009dc:	4b33      	ldr	r3, [pc, #204]	; (8000aac <main+0x2c4>)
 80009de:	881b      	ldrh	r3, [r3, #0]
 80009e0:	4a33      	ldr	r2, [pc, #204]	; (8000ab0 <main+0x2c8>)
 80009e2:	fba2 2303 	umull	r2, r3, r2, r3
 80009e6:	099b      	lsrs	r3, r3, #6
 80009e8:	b29b      	uxth	r3, r3
 80009ea:	b2da      	uxtb	r2, r3
 80009ec:	4b31      	ldr	r3, [pc, #196]	; (8000ab4 <main+0x2cc>)
 80009ee:	701a      	strb	r2, [r3, #0]
        if(timecount > 20) timecount = 0;
 80009f0:	4b31      	ldr	r3, [pc, #196]	; (8000ab8 <main+0x2d0>)
 80009f2:	781b      	ldrb	r3, [r3, #0]
 80009f4:	2b14      	cmp	r3, #20
 80009f6:	d903      	bls.n	8000a00 <main+0x218>
 80009f8:	4b2f      	ldr	r3, [pc, #188]	; (8000ab8 <main+0x2d0>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
 80009fe:	e005      	b.n	8000a0c <main+0x224>
        else timecount ++;
 8000a00:	4b2d      	ldr	r3, [pc, #180]	; (8000ab8 <main+0x2d0>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	3301      	adds	r3, #1
 8000a06:	b2da      	uxtb	r2, r3
 8000a08:	4b2b      	ldr	r3, [pc, #172]	; (8000ab8 <main+0x2d0>)
 8000a0a:	701a      	strb	r2, [r3, #0]
        if(timecount >= pwmset ) HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_RESET);
 8000a0c:	4b2a      	ldr	r3, [pc, #168]	; (8000ab8 <main+0x2d0>)
 8000a0e:	781a      	ldrb	r2, [r3, #0]
 8000a10:	4b28      	ldr	r3, [pc, #160]	; (8000ab4 <main+0x2cc>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	429a      	cmp	r2, r3
 8000a16:	d305      	bcc.n	8000a24 <main+0x23c>
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2108      	movs	r1, #8
 8000a1c:	481b      	ldr	r0, [pc, #108]	; (8000a8c <main+0x2a4>)
 8000a1e:	f001 fd45 	bl	80024ac <HAL_GPIO_WritePin>
 8000a22:	e7b0      	b.n	8000986 <main+0x19e>
        else HAL_GPIO_WritePin(PE3_GPIO_Port,PE3_Pin,GPIO_PIN_SET);
 8000a24:	2201      	movs	r2, #1
 8000a26:	2108      	movs	r1, #8
 8000a28:	4818      	ldr	r0, [pc, #96]	; (8000a8c <main+0x2a4>)
 8000a2a:	f001 fd3f 	bl	80024ac <HAL_GPIO_WritePin>
    {
 8000a2e:	e7aa      	b.n	8000986 <main+0x19e>
  if(app_IsReady(APPLICATION_ADDRESS) == SUCCESS)
 8000a30:	f04f 4010 	mov.w	r0, #2415919104	; 0x90000000
 8000a34:	f7ff fe8a 	bl	800074c <app_IsReady>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d1a0      	bne.n	8000980 <main+0x198>
    w25qxx_Startup(w25qxx_DTRMode);
 8000a3e:	2006      	movs	r0, #6
 8000a40:	f000 fd22 	bl	8001488 <w25qxx_Startup>
		CPU_CACHE_Disable();
 8000a44:	f000 f8c6 	bl	8000bd4 <CPU_CACHE_Disable>
		SysTick->CTRL = 0;
 8000a48:	4b15      	ldr	r3, [pc, #84]	; (8000aa0 <main+0x2b8>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
		app_Jump(APPLICATION_ADDRESS);
 8000a4e:	f04f 4010 	mov.w	r0, #2415919104	; 0x90000000
 8000a52:	f7ff feb1 	bl	80007b8 <app_Jump>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		HAL_GPIO_TogglePin(PE3_GPIO_Port,PE3_Pin);
 8000a56:	2108      	movs	r1, #8
 8000a58:	480c      	ldr	r0, [pc, #48]	; (8000a8c <main+0x2a4>)
 8000a5a:	f001 fd40 	bl	80024de <HAL_GPIO_TogglePin>
    HAL_Delay(50);
 8000a5e:	2032      	movs	r0, #50	; 0x32
 8000a60:	f001 f8b8 	bl	8001bd4 <HAL_Delay>
    HAL_GPIO_TogglePin(PE3_GPIO_Port,PE3_Pin);
 8000a64:	2108      	movs	r1, #8
 8000a66:	4809      	ldr	r0, [pc, #36]	; (8000a8c <main+0x2a4>)
 8000a68:	f001 fd39 	bl	80024de <HAL_GPIO_TogglePin>
    HAL_Delay(50);
 8000a6c:	2032      	movs	r0, #50	; 0x32
 8000a6e:	f001 f8b1 	bl	8001bd4 <HAL_Delay>
    HAL_GPIO_TogglePin(PE3_GPIO_Port,PE3_Pin);
 8000a72:	2108      	movs	r1, #8
 8000a74:	4805      	ldr	r0, [pc, #20]	; (8000a8c <main+0x2a4>)
 8000a76:	f001 fd32 	bl	80024de <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 8000a7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000a7e:	f001 f8a9 	bl	8001bd4 <HAL_Delay>
		HAL_GPIO_TogglePin(PE3_GPIO_Port,PE3_Pin);
 8000a82:	e7e8      	b.n	8000a56 <main+0x26e>
 8000a84:	e000ed00 	.word	0xe000ed00
 8000a88:	58020800 	.word	0x58020800
 8000a8c:	58021000 	.word	0x58021000
 8000a90:	240006dc 	.word	0x240006dc
 8000a94:	58020000 	.word	0x58020000
 8000a98:	58020400 	.word	0x58020400
 8000a9c:	58020c00 	.word	0x58020c00
 8000aa0:	e000e010 	.word	0xe000e010
 8000aa4:	1ff09800 	.word	0x1ff09800
 8000aa8:	240005ee 	.word	0x240005ee
 8000aac:	240005f0 	.word	0x240005f0
 8000ab0:	88888889 	.word	0x88888889
 8000ab4:	240005f2 	.word	0x240005f2
 8000ab8:	240005f3 	.word	0x240005f3

08000abc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b09c      	sub	sp, #112	; 0x70
 8000ac0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ac2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ac6:	224c      	movs	r2, #76	; 0x4c
 8000ac8:	2100      	movs	r1, #0
 8000aca:	4618      	mov	r0, r3
 8000acc:	f009 fa96 	bl	8009ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	2220      	movs	r2, #32
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f009 fa90 	bl	8009ffc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000adc:	2002      	movs	r0, #2
 8000ade:	f002 ff47 	bl	8003970 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	603b      	str	r3, [r7, #0]
 8000ae6:	4b38      	ldr	r3, [pc, #224]	; (8000bc8 <SystemClock_Config+0x10c>)
 8000ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aea:	4a37      	ldr	r2, [pc, #220]	; (8000bc8 <SystemClock_Config+0x10c>)
 8000aec:	f023 0301 	bic.w	r3, r3, #1
 8000af0:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000af2:	4b35      	ldr	r3, [pc, #212]	; (8000bc8 <SystemClock_Config+0x10c>)
 8000af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	603b      	str	r3, [r7, #0]
 8000afc:	4b33      	ldr	r3, [pc, #204]	; (8000bcc <SystemClock_Config+0x110>)
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b04:	4a31      	ldr	r2, [pc, #196]	; (8000bcc <SystemClock_Config+0x110>)
 8000b06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b0a:	6193      	str	r3, [r2, #24]
 8000b0c:	4b2f      	ldr	r3, [pc, #188]	; (8000bcc <SystemClock_Config+0x110>)
 8000b0e:	699b      	ldr	r3, [r3, #24]
 8000b10:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b14:	603b      	str	r3, [r7, #0]
 8000b16:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000b18:	bf00      	nop
 8000b1a:	4b2c      	ldr	r3, [pc, #176]	; (8000bcc <SystemClock_Config+0x110>)
 8000b1c:	699b      	ldr	r3, [r3, #24]
 8000b1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000b22:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000b26:	d1f8      	bne.n	8000b1a <SystemClock_Config+0x5e>
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000b28:	f002 ff12 	bl	8003950 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000b2c:	f001 f876 	bl	8001c1c <HAL_GetREVID>
 8000b30:	4b27      	ldr	r3, [pc, #156]	; (8000bd0 <SystemClock_Config+0x114>)
 8000b32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000b34:	4a26      	ldr	r2, [pc, #152]	; (8000bd0 <SystemClock_Config+0x114>)
 8000b36:	f023 0318 	bic.w	r3, r3, #24
 8000b3a:	6713      	str	r3, [r2, #112]	; 0x70
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8000b3c:	2325      	movs	r3, #37	; 0x25
 8000b3e:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b44:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000b46:	2301      	movs	r3, #1
 8000b48:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b4e:	2302      	movs	r3, #2
 8000b50:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b52:	2302      	movs	r3, #2
 8000b54:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000b56:	2305      	movs	r3, #5
 8000b58:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000b5a:	2360      	movs	r3, #96	; 0x60
 8000b5c:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 1;
 8000b62:	2301      	movs	r3, #1
 8000b64:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000b66:	2302      	movs	r3, #2
 8000b68:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000b6a:	2308      	movs	r3, #8
 8000b6c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000b72:	2300      	movs	r3, #0
 8000b74:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f003 fc08 	bl	8004390 <HAL_RCC_OscConfig>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000b86:	f000 f881 	bl	8000c8c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8a:	233f      	movs	r3, #63	; 0x3f
 8000b8c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000b96:	2308      	movs	r3, #8
 8000b98:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000b9a:	2340      	movs	r3, #64	; 0x40
 8000b9c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000b9e:	2340      	movs	r3, #64	; 0x40
 8000ba0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ba2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000ba6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000ba8:	2340      	movs	r3, #64	; 0x40
 8000baa:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	2102      	movs	r1, #2
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	f003 fffd 	bl	8004bb0 <HAL_RCC_ClockConfig>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <SystemClock_Config+0x104>
  {
    Error_Handler();
 8000bbc:	f000 f866 	bl	8000c8c <Error_Handler>
  }
}
 8000bc0:	bf00      	nop
 8000bc2:	3770      	adds	r7, #112	; 0x70
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	bd80      	pop	{r7, pc}
 8000bc8:	58000400 	.word	0x58000400
 8000bcc:	58024800 	.word	0x58024800
 8000bd0:	58024400 	.word	0x58024400

08000bd4 <CPU_CACHE_Disable>:
  * @brief  CPU L1-Cache disable.
  * @param  None
  * @retval None
  */
static void CPU_CACHE_Disable(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8000bda:	f3bf 8f4f 	dsb	sy
}
 8000bde:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000be0:	f3bf 8f6f 	isb	sy
}
 8000be4:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 8000be6:	4b28      	ldr	r3, [pc, #160]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000be8:	695b      	ldr	r3, [r3, #20]
 8000bea:	4a27      	ldr	r2, [pc, #156]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000bec:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000bf0:	6153      	str	r3, [r2, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000bf2:	4b25      	ldr	r3, [pc, #148]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000bfa:	f3bf 8f4f 	dsb	sy
}
 8000bfe:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c00:	f3bf 8f6f 	isb	sy
}
 8000c04:	bf00      	nop
}
 8000c06:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000c08:	4b1f      	ldr	r3, [pc, #124]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000c10:	f3bf 8f4f 	dsb	sy
}
 8000c14:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 8000c16:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	4a1b      	ldr	r2, [pc, #108]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000c1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c20:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000c22:	f3bf 8f4f 	dsb	sy
}
 8000c26:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000c28:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000c2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000c2e:	60fb      	str	r3, [r7, #12]

                                            /* clean & invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	0b5b      	lsrs	r3, r3, #13
 8000c34:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000c38:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000c3a:	68fb      	ldr	r3, [r7, #12]
 8000c3c:	08db      	lsrs	r3, r3, #3
 8000c3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000c42:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8000c44:	68bb      	ldr	r3, [r7, #8]
 8000c46:	015a      	lsls	r2, r3, #5
 8000c48:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000c4c:	4013      	ands	r3, r2
                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 8000c4e:	687a      	ldr	r2, [r7, #4]
 8000c50:	0792      	lsls	r2, r2, #30
        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 8000c52:	490d      	ldr	r1, [pc, #52]	; (8000c88 <CPU_CACHE_Disable+0xb4>)
 8000c54:	4313      	orrs	r3, r2
 8000c56:	f8c1 3274 	str.w	r3, [r1, #628]	; 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	1e5a      	subs	r2, r3, #1
 8000c5e:	607a      	str	r2, [r7, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d1ef      	bne.n	8000c44 <CPU_CACHE_Disable+0x70>
    } while(sets-- != 0U);
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	1e5a      	subs	r2, r3, #1
 8000c68:	60ba      	str	r2, [r7, #8]
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d1e5      	bne.n	8000c3a <CPU_CACHE_Disable+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8000c6e:	f3bf 8f4f 	dsb	sy
}
 8000c72:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000c74:	f3bf 8f6f 	isb	sy
}
 8000c78:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000c7a:	bf00      	nop
  /* Disable I-Cache */
  SCB_DisableICache();

  /* Disable D-Cache */
  SCB_DisableDCache();
}
 8000c7c:	bf00      	nop
 8000c7e:	3714      	adds	r7, #20
 8000c80:	46bd      	mov	sp, r7
 8000c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c86:	4770      	bx	lr
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c90:	bf00      	nop
 8000c92:	46bd      	mov	sp, r7
 8000c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c98:	4770      	bx	lr
	...

08000c9c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000ca0:	4b12      	ldr	r3, [pc, #72]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000ca2:	4a13      	ldr	r2, [pc, #76]	; (8000cf0 <MX_QUADSPI_Init+0x54>)
 8000ca4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2-1;
 8000ca6:	4b11      	ldr	r3, [pc, #68]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000ca8:	2201      	movs	r2, #1
 8000caa:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 32;
 8000cac:	4b0f      	ldr	r3, [pc, #60]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cae:	2220      	movs	r2, #32
 8000cb0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000cb2:	4b0e      	ldr	r3, [pc, #56]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cb4:	2210      	movs	r2, #16
 8000cb6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23-1;
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cba:	2216      	movs	r2, #22
 8000cbc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_8_CYCLE;
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cc0:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000cc4:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
 8000cc6:	4b09      	ldr	r3, [pc, #36]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cc8:	2201      	movs	r2, #1
 8000cca:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000ccc:	4b07      	ldr	r3, [pc, #28]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000cd2:	4b06      	ldr	r3, [pc, #24]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000cd8:	4804      	ldr	r0, [pc, #16]	; (8000cec <MX_QUADSPI_Init+0x50>)
 8000cda:	f002 fe93 	bl	8003a04 <HAL_QSPI_Init>
 8000cde:	4603      	mov	r3, r0
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d001      	beq.n	8000ce8 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000ce4:	f7ff ffd2 	bl	8000c8c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000ce8:	bf00      	nop
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	240006dc 	.word	0x240006dc
 8000cf0:	52005000 	.word	0x52005000

08000cf4 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b0ba      	sub	sp, #232	; 0xe8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfc:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000d00:	2200      	movs	r2, #0
 8000d02:	601a      	str	r2, [r3, #0]
 8000d04:	605a      	str	r2, [r3, #4]
 8000d06:	609a      	str	r2, [r3, #8]
 8000d08:	60da      	str	r2, [r3, #12]
 8000d0a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d0c:	f107 0318 	add.w	r3, r7, #24
 8000d10:	22bc      	movs	r2, #188	; 0xbc
 8000d12:	2100      	movs	r1, #0
 8000d14:	4618      	mov	r0, r3
 8000d16:	f009 f971 	bl	8009ffc <memset>
  if(qspiHandle->Instance==QUADSPI)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	4a54      	ldr	r2, [pc, #336]	; (8000e70 <HAL_QSPI_MspInit+0x17c>)
 8000d20:	4293      	cmp	r3, r2
 8000d22:	f040 80a0 	bne.w	8000e66 <HAL_QSPI_MspInit+0x172>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000d26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d2a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d30:	f107 0318 	add.w	r3, r7, #24
 8000d34:	4618      	mov	r0, r3
 8000d36:	f004 fa9b 	bl	8005270 <HAL_RCCEx_PeriphCLKConfig>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d001      	beq.n	8000d44 <HAL_QSPI_MspInit+0x50>
    {
      Error_Handler();
 8000d40:	f7ff ffa4 	bl	8000c8c <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000d44:	4b4b      	ldr	r3, [pc, #300]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d46:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000d4a:	4a4a      	ldr	r2, [pc, #296]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d50:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8000d54:	4b47      	ldr	r3, [pc, #284]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d56:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000d5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5e:	617b      	str	r3, [r7, #20]
 8000d60:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d62:	4b44      	ldr	r3, [pc, #272]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d68:	4a42      	ldr	r2, [pc, #264]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d6a:	f043 0310 	orr.w	r3, r3, #16
 8000d6e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d72:	4b40      	ldr	r3, [pc, #256]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d78:	f003 0310 	and.w	r3, r3, #16
 8000d7c:	613b      	str	r3, [r7, #16]
 8000d7e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d80:	4b3c      	ldr	r3, [pc, #240]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d86:	4a3b      	ldr	r2, [pc, #236]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d88:	f043 0302 	orr.w	r3, r3, #2
 8000d8c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000d90:	4b38      	ldr	r3, [pc, #224]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000d96:	f003 0302 	and.w	r3, r3, #2
 8000d9a:	60fb      	str	r3, [r7, #12]
 8000d9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d9e:	4b35      	ldr	r3, [pc, #212]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000da0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000da4:	4a33      	ldr	r2, [pc, #204]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000da6:	f043 0308 	orr.w	r3, r3, #8
 8000daa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000dae:	4b31      	ldr	r3, [pc, #196]	; (8000e74 <HAL_QSPI_MspInit+0x180>)
 8000db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000db4:	f003 0308 	and.w	r3, r3, #8
 8000db8:	60bb      	str	r3, [r7, #8]
 8000dba:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dbc:	2304      	movs	r3, #4
 8000dbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dc2:	2302      	movs	r3, #2
 8000dc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000dd4:	2309      	movs	r3, #9
 8000dd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dda:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000dde:	4619      	mov	r1, r3
 8000de0:	4825      	ldr	r0, [pc, #148]	; (8000e78 <HAL_QSPI_MspInit+0x184>)
 8000de2:	f001 f891 	bl	8001f08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000de6:	2304      	movs	r3, #4
 8000de8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dec:	2302      	movs	r3, #2
 8000dee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df2:	2300      	movs	r3, #0
 8000df4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000df8:	2303      	movs	r3, #3
 8000dfa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000dfe:	2309      	movs	r3, #9
 8000e00:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e04:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000e08:	4619      	mov	r1, r3
 8000e0a:	481c      	ldr	r0, [pc, #112]	; (8000e7c <HAL_QSPI_MspInit+0x188>)
 8000e0c:	f001 f87c 	bl	8001f08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000e10:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8000e14:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e24:	2303      	movs	r3, #3
 8000e26:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000e2a:	2309      	movs	r3, #9
 8000e2c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e30:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000e34:	4619      	mov	r1, r3
 8000e36:	4812      	ldr	r0, [pc, #72]	; (8000e80 <HAL_QSPI_MspInit+0x18c>)
 8000e38:	f001 f866 	bl	8001f08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000e3c:	2340      	movs	r3, #64	; 0x40
 8000e3e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e42:	2302      	movs	r3, #2
 8000e44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e48:	2300      	movs	r3, #0
 8000e4a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000e54:	230a      	movs	r3, #10
 8000e56:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e5a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4806      	ldr	r0, [pc, #24]	; (8000e7c <HAL_QSPI_MspInit+0x188>)
 8000e62:	f001 f851 	bl	8001f08 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000e66:	bf00      	nop
 8000e68:	37e8      	adds	r7, #232	; 0xe8
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	bd80      	pop	{r7, pc}
 8000e6e:	bf00      	nop
 8000e70:	52005000 	.word	0x52005000
 8000e74:	58024400 	.word	0x58024400
 8000e78:	58021000 	.word	0x58021000
 8000e7c:	58020400 	.word	0x58020400
 8000e80:	58020c00 	.word	0x58020c00

08000e84 <HAL_QSPI_MspDeInit>:

void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* qspiHandle)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]

  if(qspiHandle->Instance==QUADSPI)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a0d      	ldr	r2, [pc, #52]	; (8000ec8 <HAL_QSPI_MspDeInit+0x44>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d114      	bne.n	8000ec0 <HAL_QSPI_MspDeInit+0x3c>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 8000e96:	4b0d      	ldr	r3, [pc, #52]	; (8000ecc <HAL_QSPI_MspDeInit+0x48>)
 8000e98:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000e9c:	4a0b      	ldr	r2, [pc, #44]	; (8000ecc <HAL_QSPI_MspDeInit+0x48>)
 8000e9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000ea2:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_2);
 8000ea6:	2104      	movs	r1, #4
 8000ea8:	4809      	ldr	r0, [pc, #36]	; (8000ed0 <HAL_QSPI_MspDeInit+0x4c>)
 8000eaa:	f001 f9dd 	bl	8002268 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_2|GPIO_PIN_6);
 8000eae:	2144      	movs	r1, #68	; 0x44
 8000eb0:	4808      	ldr	r0, [pc, #32]	; (8000ed4 <HAL_QSPI_MspDeInit+0x50>)
 8000eb2:	f001 f9d9 	bl	8002268 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOD, GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13);
 8000eb6:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8000eba:	4807      	ldr	r0, [pc, #28]	; (8000ed8 <HAL_QSPI_MspDeInit+0x54>)
 8000ebc:	f001 f9d4 	bl	8002268 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }
}
 8000ec0:	bf00      	nop
 8000ec2:	3708      	adds	r7, #8
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	52005000 	.word	0x52005000
 8000ecc:	58024400 	.word	0x58024400
 8000ed0:	58021000 	.word	0x58021000
 8000ed4:	58020400 	.word	0x58020400
 8000ed8:	58020c00 	.word	0x58020c00

08000edc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000ee0:	4b10      	ldr	r3, [pc, #64]	; (8000f24 <MX_RTC_Init+0x48>)
 8000ee2:	4a11      	ldr	r2, [pc, #68]	; (8000f28 <MX_RTC_Init+0x4c>)
 8000ee4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000ee6:	4b0f      	ldr	r3, [pc, #60]	; (8000f24 <MX_RTC_Init+0x48>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000eec:	4b0d      	ldr	r3, [pc, #52]	; (8000f24 <MX_RTC_Init+0x48>)
 8000eee:	227f      	movs	r2, #127	; 0x7f
 8000ef0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000ef2:	4b0c      	ldr	r3, [pc, #48]	; (8000f24 <MX_RTC_Init+0x48>)
 8000ef4:	22ff      	movs	r2, #255	; 0xff
 8000ef6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ef8:	4b0a      	ldr	r3, [pc, #40]	; (8000f24 <MX_RTC_Init+0x48>)
 8000efa:	2200      	movs	r2, #0
 8000efc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000efe:	4b09      	ldr	r3, [pc, #36]	; (8000f24 <MX_RTC_Init+0x48>)
 8000f00:	2200      	movs	r2, #0
 8000f02:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000f04:	4b07      	ldr	r3, [pc, #28]	; (8000f24 <MX_RTC_Init+0x48>)
 8000f06:	2200      	movs	r2, #0
 8000f08:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000f0a:	4b06      	ldr	r3, [pc, #24]	; (8000f24 <MX_RTC_Init+0x48>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000f10:	4804      	ldr	r0, [pc, #16]	; (8000f24 <MX_RTC_Init+0x48>)
 8000f12:	f005 fa51 	bl	80063b8 <HAL_RTC_Init>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d001      	beq.n	8000f20 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 8000f1c:	f7ff feb6 	bl	8000c8c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000f20:	bf00      	nop
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	24000728 	.word	0x24000728
 8000f28:	58004000 	.word	0x58004000

08000f2c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b0b2      	sub	sp, #200	; 0xc8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	22bc      	movs	r2, #188	; 0xbc
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f009 f85d 	bl	8009ffc <memset>
  if(rtcHandle->Instance==RTC)
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a0f      	ldr	r2, [pc, #60]	; (8000f84 <HAL_RTC_MspInit+0x58>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d116      	bne.n	8000f7a <HAL_RTC_MspInit+0x4e>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000f4c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f50:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000f52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f56:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f5a:	f107 030c 	add.w	r3, r7, #12
 8000f5e:	4618      	mov	r0, r3
 8000f60:	f004 f986 	bl	8005270 <HAL_RCCEx_PeriphCLKConfig>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000f6a:	f7ff fe8f 	bl	8000c8c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000f6e:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_RTC_MspInit+0x5c>)
 8000f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000f72:	4a05      	ldr	r2, [pc, #20]	; (8000f88 <HAL_RTC_MspInit+0x5c>)
 8000f74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f78:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000f7a:	bf00      	nop
 8000f7c:	37c8      	adds	r7, #200	; 0xc8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	58004000 	.word	0x58004000
 8000f88:	58024400 	.word	0x58024400

08000f8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b083      	sub	sp, #12
 8000f90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f92:	4b0a      	ldr	r3, [pc, #40]	; (8000fbc <HAL_MspInit+0x30>)
 8000f94:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000f98:	4a08      	ldr	r2, [pc, #32]	; (8000fbc <HAL_MspInit+0x30>)
 8000f9a:	f043 0302 	orr.w	r3, r3, #2
 8000f9e:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8000fa2:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <HAL_MspInit+0x30>)
 8000fa4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000fa8:	f003 0302 	and.w	r3, r3, #2
 8000fac:	607b      	str	r3, [r7, #4]
 8000fae:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	370c      	adds	r7, #12
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	58024400 	.word	0x58024400

08000fc0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000fc4:	bf00      	nop
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fcc:	4770      	bx	lr

08000fce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd2:	e7fe      	b.n	8000fd2 <HardFault_Handler+0x4>

08000fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd8:	e7fe      	b.n	8000fd8 <MemManage_Handler+0x4>

08000fda <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fde:	e7fe      	b.n	8000fde <BusFault_Handler+0x4>

08000fe0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe4:	e7fe      	b.n	8000fe4 <UsageFault_Handler+0x4>

08000fe6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fe6:	b480      	push	{r7}
 8000fe8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	46bd      	mov	sp, r7
 8000fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff2:	4770      	bx	lr

08000ff4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ff8:	bf00      	nop
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001002:	b480      	push	{r7}
 8001004:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001014:	f000 fdbe 	bl	8001b94 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}

0800101c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001020:	4802      	ldr	r0, [pc, #8]	; (800102c <OTG_FS_IRQHandler+0x10>)
 8001022:	f001 fc29 	bl	8002878 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	24000c28 	.word	0x24000c28

08001030 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001038:	4a14      	ldr	r2, [pc, #80]	; (800108c <_sbrk+0x5c>)
 800103a:	4b15      	ldr	r3, [pc, #84]	; (8001090 <_sbrk+0x60>)
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001044:	4b13      	ldr	r3, [pc, #76]	; (8001094 <_sbrk+0x64>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	d102      	bne.n	8001052 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800104c:	4b11      	ldr	r3, [pc, #68]	; (8001094 <_sbrk+0x64>)
 800104e:	4a12      	ldr	r2, [pc, #72]	; (8001098 <_sbrk+0x68>)
 8001050:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001052:	4b10      	ldr	r3, [pc, #64]	; (8001094 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	429a      	cmp	r2, r3
 800105e:	d207      	bcs.n	8001070 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001060:	f008 ff94 	bl	8009f8c <__errno>
 8001064:	4603      	mov	r3, r0
 8001066:	220c      	movs	r2, #12
 8001068:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800106a:	f04f 33ff 	mov.w	r3, #4294967295
 800106e:	e009      	b.n	8001084 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001070:	4b08      	ldr	r3, [pc, #32]	; (8001094 <_sbrk+0x64>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001076:	4b07      	ldr	r3, [pc, #28]	; (8001094 <_sbrk+0x64>)
 8001078:	681a      	ldr	r2, [r3, #0]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4413      	add	r3, r2
 800107e:	4a05      	ldr	r2, [pc, #20]	; (8001094 <_sbrk+0x64>)
 8001080:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001082:	68fb      	ldr	r3, [r7, #12]
}
 8001084:	4618      	mov	r0, r3
 8001086:	3718      	adds	r7, #24
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	24080000 	.word	0x24080000
 8001090:	00000400 	.word	0x00000400
 8001094:	240005f4 	.word	0x240005f4
 8001098:	24001040 	.word	0x24001040

0800109c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80010a0:	4b29      	ldr	r3, [pc, #164]	; (8001148 <SystemInit+0xac>)
 80010a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010a6:	4a28      	ldr	r2, [pc, #160]	; (8001148 <SystemInit+0xac>)
 80010a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80010b0:	4b26      	ldr	r3, [pc, #152]	; (800114c <SystemInit+0xb0>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a25      	ldr	r2, [pc, #148]	; (800114c <SystemInit+0xb0>)
 80010b6:	f043 0301 	orr.w	r3, r3, #1
 80010ba:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80010bc:	4b23      	ldr	r3, [pc, #140]	; (800114c <SystemInit+0xb0>)
 80010be:	2200      	movs	r2, #0
 80010c0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80010c2:	4b22      	ldr	r3, [pc, #136]	; (800114c <SystemInit+0xb0>)
 80010c4:	681a      	ldr	r2, [r3, #0]
 80010c6:	4921      	ldr	r1, [pc, #132]	; (800114c <SystemInit+0xb0>)
 80010c8:	4b21      	ldr	r3, [pc, #132]	; (8001150 <SystemInit+0xb4>)
 80010ca:	4013      	ands	r3, r2
 80010cc:	600b      	str	r3, [r1, #0]

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010ce:	4b1f      	ldr	r3, [pc, #124]	; (800114c <SystemInit+0xb0>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010d4:	4b1d      	ldr	r3, [pc, #116]	; (800114c <SystemInit+0xb0>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010da:	4b1c      	ldr	r3, [pc, #112]	; (800114c <SystemInit+0xb0>)
 80010dc:	2200      	movs	r2, #0
 80010de:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x00000000;
 80010e0:	4b1a      	ldr	r3, [pc, #104]	; (800114c <SystemInit+0xb0>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00000000;
 80010e6:	4b19      	ldr	r3, [pc, #100]	; (800114c <SystemInit+0xb0>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x00000000;
 80010ec:	4b17      	ldr	r3, [pc, #92]	; (800114c <SystemInit+0xb0>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010f2:	4b16      	ldr	r3, [pc, #88]	; (800114c <SystemInit+0xb0>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x00000000;
 80010f8:	4b14      	ldr	r3, [pc, #80]	; (800114c <SystemInit+0xb0>)
 80010fa:	2200      	movs	r2, #0
 80010fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010fe:	4b13      	ldr	r3, [pc, #76]	; (800114c <SystemInit+0xb0>)
 8001100:	2200      	movs	r2, #0
 8001102:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x00000000;
 8001104:	4b11      	ldr	r3, [pc, #68]	; (800114c <SystemInit+0xb0>)
 8001106:	2200      	movs	r2, #0
 8001108:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800110a:	4b10      	ldr	r3, [pc, #64]	; (800114c <SystemInit+0xb0>)
 800110c:	2200      	movs	r2, #0
 800110e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001110:	4b0e      	ldr	r3, [pc, #56]	; (800114c <SystemInit+0xb0>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a0d      	ldr	r2, [pc, #52]	; (800114c <SystemInit+0xb0>)
 8001116:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800111a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800111c:	4b0b      	ldr	r3, [pc, #44]	; (800114c <SystemInit+0xb0>)
 800111e:	2200      	movs	r2, #0
 8001120:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8001122:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <SystemInit+0xb8>)
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	4b0c      	ldr	r3, [pc, #48]	; (8001158 <SystemInit+0xbc>)
 8001128:	4013      	ands	r3, r2
 800112a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800112e:	d202      	bcs.n	8001136 <SystemInit+0x9a>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <SystemInit+0xc0>)
 8001132:	2201      	movs	r2, #1
 8001134:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001136:	4b04      	ldr	r3, [pc, #16]	; (8001148 <SystemInit+0xac>)
 8001138:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800113c:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800113e:	bf00      	nop
 8001140:	46bd      	mov	sp, r7
 8001142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001146:	4770      	bx	lr
 8001148:	e000ed00 	.word	0xe000ed00
 800114c:	58024400 	.word	0x58024400
 8001150:	eaf6ed7f 	.word	0xeaf6ed7f
 8001154:	5c001000 	.word	0x5c001000
 8001158:	ffff0000 	.word	0xffff0000
 800115c:	51008108 	.word	0x51008108

08001160 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001160:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001198 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001164:	f7ff ff9a 	bl	800109c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001168:	480c      	ldr	r0, [pc, #48]	; (800119c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800116a:	490d      	ldr	r1, [pc, #52]	; (80011a0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800116c:	4a0d      	ldr	r2, [pc, #52]	; (80011a4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800116e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001170:	e002      	b.n	8001178 <LoopCopyDataInit>

08001172 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001172:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001174:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001176:	3304      	adds	r3, #4

08001178 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001178:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800117a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800117c:	d3f9      	bcc.n	8001172 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800117e:	4a0a      	ldr	r2, [pc, #40]	; (80011a8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001180:	4c0a      	ldr	r4, [pc, #40]	; (80011ac <LoopFillZerobss+0x22>)
  movs r3, #0
 8001182:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001184:	e001      	b.n	800118a <LoopFillZerobss>

08001186 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001186:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001188:	3204      	adds	r2, #4

0800118a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800118a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800118c:	d3fb      	bcc.n	8001186 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800118e:	f008 ff03 	bl	8009f98 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001192:	f7ff fb29 	bl	80007e8 <main>
  bx  lr
 8001196:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001198:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800119c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011a0:	240001c8 	.word	0x240001c8
  ldr r2, =_sidata
 80011a4:	0800a97c 	.word	0x0800a97c
  ldr r2, =_sbss
 80011a8:	240001c8 	.word	0x240001c8
  ldr r4, =_ebss
 80011ac:	24001040 	.word	0x24001040

080011b0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011b0:	e7fe      	b.n	80011b0 <ADC3_IRQHandler>
	...

080011b4 <w25qxx_Init>:
w25qxx_StatusTypeDef w25qxx_Mode = w25qxx_SPIMode;
uint8_t w25qxx_StatusReg[3];
uint16_t w25qxx_ID;

void w25qxx_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
	HAL_Delay(5);
 80011b8:	2005      	movs	r0, #5
 80011ba:	f000 fd0b 	bl	8001bd4 <HAL_Delay>
	MX_QUADSPI_Init();
 80011be:	f7ff fd6d 	bl	8000c9c <MX_QUADSPI_Init>
	QSPI_ResetDevice(&hqspi);
 80011c2:	4808      	ldr	r0, [pc, #32]	; (80011e4 <w25qxx_Init+0x30>)
 80011c4:	f000 fb02 	bl	80017cc <QSPI_ResetDevice>
	HAL_Delay(0); // 1ms wait device stable
 80011c8:	2000      	movs	r0, #0
 80011ca:	f000 fd03 	bl	8001bd4 <HAL_Delay>
	w25qxx_ID = w25qxx_GetID();
 80011ce:	f000 f80d 	bl	80011ec <w25qxx_GetID>
 80011d2:	4603      	mov	r3, r0
 80011d4:	461a      	mov	r2, r3
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <w25qxx_Init+0x34>)
 80011d8:	801a      	strh	r2, [r3, #0]
	w25qxx_ReadAllStatusReg();
 80011da:	f000 f8d9 	bl	8001390 <w25qxx_ReadAllStatusReg>
}
 80011de:	bf00      	nop
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	240006dc 	.word	0x240006dc
 80011e8:	2400074c 	.word	0x2400074c

080011ec <w25qxx_GetID>:

uint16_t w25qxx_GetID(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af06      	add	r7, sp, #24
	uint8_t ID[6];
	uint16_t deviceID;
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80011f2:	4b23      	ldr	r3, [pc, #140]	; (8001280 <w25qxx_GetID+0x94>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b05      	cmp	r3, #5
 80011f8:	d114      	bne.n	8001224 <w25qxx_GetID+0x38>
		QSPI_Send_CMD(&hqspi,W25X_QUAD_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,6,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 80011fa:	2306      	movs	r3, #6
 80011fc:	9304      	str	r3, [sp, #16]
 80011fe:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001202:	9303      	str	r3, [sp, #12]
 8001204:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001208:	9302      	str	r3, [sp, #8]
 800120a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800120e:	9301      	str	r3, [sp, #4]
 8001210:	2306      	movs	r3, #6
 8001212:	9300      	str	r3, [sp, #0]
 8001214:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001218:	2200      	movs	r2, #0
 800121a:	2194      	movs	r1, #148	; 0x94
 800121c:	4819      	ldr	r0, [pc, #100]	; (8001284 <w25qxx_GetID+0x98>)
 800121e:	f000 fb2e 	bl	800187e <QSPI_Send_CMD>
 8001222:	e013      	b.n	800124c <w25qxx_GetID+0x60>
	else
		QSPI_Send_CMD(&hqspi,W25X_ManufactDeviceID,0x00,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES, QSPI_DATA_4_LINES, sizeof(ID));
 8001224:	2306      	movs	r3, #6
 8001226:	9304      	str	r3, [sp, #16]
 8001228:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800122c:	9303      	str	r3, [sp, #12]
 800122e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001232:	9302      	str	r3, [sp, #8]
 8001234:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001238:	9301      	str	r3, [sp, #4]
 800123a:	2300      	movs	r3, #0
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001242:	2200      	movs	r2, #0
 8001244:	2190      	movs	r1, #144	; 0x90
 8001246:	480f      	ldr	r0, [pc, #60]	; (8001284 <w25qxx_GetID+0x98>)
 8001248:	f000 fb19 	bl	800187e <QSPI_Send_CMD>

	/* Reception of the data */
  if (HAL_QSPI_Receive(&hqspi, ID, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800124c:	463b      	mov	r3, r7
 800124e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001252:	4619      	mov	r1, r3
 8001254:	480b      	ldr	r0, [pc, #44]	; (8001284 <w25qxx_GetID+0x98>)
 8001256:	f002 fd59 	bl	8003d0c <HAL_QSPI_Receive>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <w25qxx_GetID+0x78>
  {
    return w25qxx_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e008      	b.n	8001276 <w25qxx_GetID+0x8a>
  }
	deviceID = (ID[0] << 8) | ID[1];
 8001264:	783b      	ldrb	r3, [r7, #0]
 8001266:	021b      	lsls	r3, r3, #8
 8001268:	b21a      	sxth	r2, r3
 800126a:	787b      	ldrb	r3, [r7, #1]
 800126c:	b21b      	sxth	r3, r3
 800126e:	4313      	orrs	r3, r2
 8001270:	b21b      	sxth	r3, r3
 8001272:	80fb      	strh	r3, [r7, #6]

	return deviceID;
 8001274:	88fb      	ldrh	r3, [r7, #6]
}
 8001276:	4618      	mov	r0, r3
 8001278:	3708      	adds	r7, #8
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	24000010 	.word	0x24000010
 8001284:	240006dc 	.word	0x240006dc

08001288 <w25qxx_ReadSR>:

uint8_t w25qxx_ReadSR(uint8_t SR)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b08a      	sub	sp, #40	; 0x28
 800128c:	af06      	add	r7, sp, #24
 800128e:	4603      	mov	r3, r0
 8001290:	71fb      	strb	r3, [r7, #7]
	uint8_t byte=0;
 8001292:	2300      	movs	r3, #0
 8001294:	73fb      	strb	r3, [r7, #15]
	if(w25qxx_Mode == w25qxx_SPIMode)
 8001296:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <w25qxx_ReadSR+0x7c>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b05      	cmp	r3, #5
 800129c:	d112      	bne.n	80012c4 <w25qxx_ReadSR+0x3c>
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE, QSPI_DATA_1_LINE, 1);
 800129e:	79f9      	ldrb	r1, [r7, #7]
 80012a0:	2301      	movs	r3, #1
 80012a2:	9304      	str	r3, [sp, #16]
 80012a4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80012a8:	9303      	str	r3, [sp, #12]
 80012aa:	2300      	movs	r3, #0
 80012ac:	9302      	str	r3, [sp, #8]
 80012ae:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012b2:	9301      	str	r3, [sp, #4]
 80012b4:	2300      	movs	r3, #0
 80012b6:	9300      	str	r3, [sp, #0]
 80012b8:	2300      	movs	r3, #0
 80012ba:	2200      	movs	r2, #0
 80012bc:	4812      	ldr	r0, [pc, #72]	; (8001308 <w25qxx_ReadSR+0x80>)
 80012be:	f000 fade 	bl	800187e <QSPI_Send_CMD>
 80012c2:	e011      	b.n	80012e8 <w25qxx_ReadSR+0x60>
	else
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 80012c4:	79f9      	ldrb	r1, [r7, #7]
 80012c6:	2301      	movs	r3, #1
 80012c8:	9304      	str	r3, [sp, #16]
 80012ca:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80012ce:	9303      	str	r3, [sp, #12]
 80012d0:	2300      	movs	r3, #0
 80012d2:	9302      	str	r3, [sp, #8]
 80012d4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80012d8:	9301      	str	r3, [sp, #4]
 80012da:	2300      	movs	r3, #0
 80012dc:	9300      	str	r3, [sp, #0]
 80012de:	2300      	movs	r3, #0
 80012e0:	2200      	movs	r2, #0
 80012e2:	4809      	ldr	r0, [pc, #36]	; (8001308 <w25qxx_ReadSR+0x80>)
 80012e4:	f000 facb 	bl	800187e <QSPI_Send_CMD>
	
	if (HAL_QSPI_Receive(&hqspi,&byte,HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012e8:	f107 030f 	add.w	r3, r7, #15
 80012ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f0:	4619      	mov	r1, r3
 80012f2:	4805      	ldr	r0, [pc, #20]	; (8001308 <w25qxx_ReadSR+0x80>)
 80012f4:	f002 fd0a 	bl	8003d0c <HAL_QSPI_Receive>
	{
		
	}
  return byte;
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	24000010 	.word	0x24000010
 8001308:	240006dc 	.word	0x240006dc

0800130c <w25qxx_WriteSR>:

uint8_t w25qxx_WriteSR(uint8_t SR,uint8_t data)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b088      	sub	sp, #32
 8001310:	af06      	add	r7, sp, #24
 8001312:	4603      	mov	r3, r0
 8001314:	460a      	mov	r2, r1
 8001316:	71fb      	strb	r3, [r7, #7]
 8001318:	4613      	mov	r3, r2
 800131a:	71bb      	strb	r3, [r7, #6]
	if(w25qxx_Mode == w25qxx_SPIMode)
 800131c:	4b1a      	ldr	r3, [pc, #104]	; (8001388 <w25qxx_WriteSR+0x7c>)
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	2b05      	cmp	r3, #5
 8001322:	d112      	bne.n	800134a <w25qxx_WriteSR+0x3e>
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE, QSPI_DATA_1_LINE, 1);
 8001324:	79f9      	ldrb	r1, [r7, #7]
 8001326:	2301      	movs	r3, #1
 8001328:	9304      	str	r3, [sp, #16]
 800132a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800132e:	9303      	str	r3, [sp, #12]
 8001330:	2300      	movs	r3, #0
 8001332:	9302      	str	r3, [sp, #8]
 8001334:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001338:	9301      	str	r3, [sp, #4]
 800133a:	2300      	movs	r3, #0
 800133c:	9300      	str	r3, [sp, #0]
 800133e:	2300      	movs	r3, #0
 8001340:	2200      	movs	r2, #0
 8001342:	4812      	ldr	r0, [pc, #72]	; (800138c <w25qxx_WriteSR+0x80>)
 8001344:	f000 fa9b 	bl	800187e <QSPI_Send_CMD>
 8001348:	e011      	b.n	800136e <w25qxx_WriteSR+0x62>
	else
		QSPI_Send_CMD(&hqspi,SR,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 800134a:	79f9      	ldrb	r1, [r7, #7]
 800134c:	2301      	movs	r3, #1
 800134e:	9304      	str	r3, [sp, #16]
 8001350:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001354:	9303      	str	r3, [sp, #12]
 8001356:	2300      	movs	r3, #0
 8001358:	9302      	str	r3, [sp, #8]
 800135a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800135e:	9301      	str	r3, [sp, #4]
 8001360:	2300      	movs	r3, #0
 8001362:	9300      	str	r3, [sp, #0]
 8001364:	2300      	movs	r3, #0
 8001366:	2200      	movs	r2, #0
 8001368:	4808      	ldr	r0, [pc, #32]	; (800138c <w25qxx_WriteSR+0x80>)
 800136a:	f000 fa88 	bl	800187e <QSPI_Send_CMD>

  return HAL_QSPI_Transmit(&hqspi,&data,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 800136e:	1dbb      	adds	r3, r7, #6
 8001370:	f241 3288 	movw	r2, #5000	; 0x1388
 8001374:	4619      	mov	r1, r3
 8001376:	4805      	ldr	r0, [pc, #20]	; (800138c <w25qxx_WriteSR+0x80>)
 8001378:	f002 fc36 	bl	8003be8 <HAL_QSPI_Transmit>
 800137c:	4603      	mov	r3, r0
}
 800137e:	4618      	mov	r0, r3
 8001380:	3708      	adds	r7, #8
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	24000010 	.word	0x24000010
 800138c:	240006dc 	.word	0x240006dc

08001390 <w25qxx_ReadAllStatusReg>:

uint8_t w25qxx_ReadAllStatusReg(void)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	af00      	add	r7, sp, #0
	
	w25qxx_StatusReg[0] = w25qxx_ReadSR(W25X_ReadStatusReg1);
 8001394:	2005      	movs	r0, #5
 8001396:	f7ff ff77 	bl	8001288 <w25qxx_ReadSR>
 800139a:	4603      	mov	r3, r0
 800139c:	461a      	mov	r2, r3
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <w25qxx_ReadAllStatusReg+0x34>)
 80013a0:	701a      	strb	r2, [r3, #0]
	w25qxx_StatusReg[1] = w25qxx_ReadSR(W25X_ReadStatusReg2);
 80013a2:	2035      	movs	r0, #53	; 0x35
 80013a4:	f7ff ff70 	bl	8001288 <w25qxx_ReadSR>
 80013a8:	4603      	mov	r3, r0
 80013aa:	461a      	mov	r2, r3
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <w25qxx_ReadAllStatusReg+0x34>)
 80013ae:	705a      	strb	r2, [r3, #1]
	w25qxx_StatusReg[2] = w25qxx_ReadSR(W25X_ReadStatusReg3);
 80013b0:	2015      	movs	r0, #21
 80013b2:	f7ff ff69 	bl	8001288 <w25qxx_ReadSR>
 80013b6:	4603      	mov	r3, r0
 80013b8:	461a      	mov	r2, r3
 80013ba:	4b02      	ldr	r3, [pc, #8]	; (80013c4 <w25qxx_ReadAllStatusReg+0x34>)
 80013bc:	709a      	strb	r2, [r3, #2]
	return w25qxx_OK;
 80013be:	2300      	movs	r3, #0
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	24000750 	.word	0x24000750

080013c8 <W25QXX_Wait_Busy>:

//等待空闲
void W25QXX_Wait_Busy(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
	while((w25qxx_ReadSR(W25X_ReadStatusReg1) & 0x01) == 0x01);
 80013cc:	bf00      	nop
 80013ce:	2005      	movs	r0, #5
 80013d0:	f7ff ff5a 	bl	8001288 <w25qxx_ReadSR>
 80013d4:	4603      	mov	r3, r0
 80013d6:	f003 0301 	and.w	r3, r3, #1
 80013da:	2b01      	cmp	r3, #1
 80013dc:	d0f7      	beq.n	80013ce <W25QXX_Wait_Busy+0x6>
}
 80013de:	bf00      	nop
 80013e0:	bf00      	nop
 80013e2:	bd80      	pop	{r7, pc}

080013e4 <w25qxx_SetReadParameters>:

// Only use in QPI mode
uint8_t w25qxx_SetReadParameters(uint8_t DummyClock,uint8_t WrapLenth)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	; 0x28
 80013e8:	af06      	add	r7, sp, #24
 80013ea:	4603      	mov	r3, r0
 80013ec:	460a      	mov	r2, r1
 80013ee:	71fb      	strb	r3, [r7, #7]
 80013f0:	4613      	mov	r3, r2
 80013f2:	71bb      	strb	r3, [r7, #6]
	uint8_t send;
	send = (DummyClock/2 -1)<<4 | ((WrapLenth/8 - 1)&0x03);
 80013f4:	79fb      	ldrb	r3, [r7, #7]
 80013f6:	085b      	lsrs	r3, r3, #1
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	3b01      	subs	r3, #1
 80013fc:	011b      	lsls	r3, r3, #4
 80013fe:	b25a      	sxtb	r2, r3
 8001400:	79bb      	ldrb	r3, [r7, #6]
 8001402:	08db      	lsrs	r3, r3, #3
 8001404:	b2db      	uxtb	r3, r3
 8001406:	3b01      	subs	r3, #1
 8001408:	b2db      	uxtb	r3, r3
 800140a:	b25b      	sxtb	r3, r3
 800140c:	f003 0303 	and.w	r3, r3, #3
 8001410:	b25b      	sxtb	r3, r3
 8001412:	4313      	orrs	r3, r2
 8001414:	b25b      	sxtb	r3, r3
 8001416:	b2db      	uxtb	r3, r3
 8001418:	73fb      	strb	r3, [r7, #15]
	
	W25qxx_WriteEnable();
 800141a:	f000 f84b 	bl	80014b4 <W25qxx_WriteEnable>
	
	QSPI_Send_CMD(&hqspi,W25X_SetReadParam,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_NONE, QSPI_DATA_4_LINES, 1);
 800141e:	2301      	movs	r3, #1
 8001420:	9304      	str	r3, [sp, #16]
 8001422:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001426:	9303      	str	r3, [sp, #12]
 8001428:	2300      	movs	r3, #0
 800142a:	9302      	str	r3, [sp, #8]
 800142c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001430:	9301      	str	r3, [sp, #4]
 8001432:	2300      	movs	r3, #0
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	2300      	movs	r3, #0
 8001438:	2200      	movs	r2, #0
 800143a:	21c0      	movs	r1, #192	; 0xc0
 800143c:	4807      	ldr	r0, [pc, #28]	; (800145c <w25qxx_SetReadParameters+0x78>)
 800143e:	f000 fa1e 	bl	800187e <QSPI_Send_CMD>
	
	return HAL_QSPI_Transmit(&hqspi,&send,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001442:	f107 030f 	add.w	r3, r7, #15
 8001446:	f241 3288 	movw	r2, #5000	; 0x1388
 800144a:	4619      	mov	r1, r3
 800144c:	4803      	ldr	r0, [pc, #12]	; (800145c <w25qxx_SetReadParameters+0x78>)
 800144e:	f002 fbcb 	bl	8003be8 <HAL_QSPI_Transmit>
 8001452:	4603      	mov	r3, r0
}
 8001454:	4618      	mov	r0, r3
 8001456:	3710      	adds	r7, #16
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	240006dc 	.word	0x240006dc

08001460 <w25qxx_EnterQPI>:

uint8_t w25qxx_EnterQPI(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	/* Enter QSPI memory in QSPI mode */
  if(QSPI_EnterQPI(&hqspi) != w25qxx_OK)
 8001464:	4807      	ldr	r0, [pc, #28]	; (8001484 <w25qxx_EnterQPI+0x24>)
 8001466:	f000 fae5 	bl	8001a34 <QSPI_EnterQPI>
 800146a:	4603      	mov	r3, r0
 800146c:	2b00      	cmp	r3, #0
 800146e:	d001      	beq.n	8001474 <w25qxx_EnterQPI+0x14>
  {
    return w25qxx_ERROR;
 8001470:	2301      	movs	r3, #1
 8001472:	e004      	b.n	800147e <w25qxx_EnterQPI+0x1e>
  }
	
	return w25qxx_SetReadParameters(8,8);
 8001474:	2108      	movs	r1, #8
 8001476:	2008      	movs	r0, #8
 8001478:	f7ff ffb4 	bl	80013e4 <w25qxx_SetReadParameters>
 800147c:	4603      	mov	r3, r0
}
 800147e:	4618      	mov	r0, r3
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	240006dc 	.word	0x240006dc

08001488 <w25qxx_Startup>:
/**
  * @brief  Initializes and configure the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t w25qxx_Startup(uint8_t DTRMode)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b082      	sub	sp, #8
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  /* Enable MemoryMapped mode */
  if( QSPI_EnableMemoryMappedMode(&hqspi,DTRMode) != w25qxx_OK )
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	4619      	mov	r1, r3
 8001496:	4806      	ldr	r0, [pc, #24]	; (80014b0 <w25qxx_Startup+0x28>)
 8001498:	f000 f940 	bl	800171c <QSPI_EnableMemoryMappedMode>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <w25qxx_Startup+0x1e>
  {
    return w25qxx_ERROR;
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <w25qxx_Startup+0x20>
  }
  return w25qxx_OK;
 80014a6:	2300      	movs	r3, #0
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	3708      	adds	r7, #8
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	240006dc 	.word	0x240006dc

080014b4 <W25qxx_WriteEnable>:

uint8_t W25qxx_WriteEnable(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
	return QSPI_WriteEnable(&hqspi);
 80014b8:	4803      	ldr	r0, [pc, #12]	; (80014c8 <W25qxx_WriteEnable+0x14>)
 80014ba:	f000 fa15 	bl	80018e8 <QSPI_WriteEnable>
 80014be:	4603      	mov	r3, r0
 80014c0:	b2db      	uxtb	r3, r3
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	240006dc 	.word	0x240006dc

080014cc <W25qxx_EraseSector>:
  * @brief  Erase 4KB Sector of the OSPI memory.
	* @param  SectorAddress: Sector address to erase
  * @retval QSPI memory status
  */
uint8_t W25qxx_EraseSector(uint32_t SectorAddress)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af06      	add	r7, sp, #24
 80014d2:	6078      	str	r0, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 80014d4:	f7ff ffee 	bl	80014b4 <W25qxx_WriteEnable>
	W25QXX_Wait_Busy();
 80014d8:	f7ff ff76 	bl	80013c8 <W25QXX_Wait_Busy>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80014dc:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <W25qxx_EraseSector+0x84>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b05      	cmp	r3, #5
 80014e2:	d115      	bne.n	8001510 <W25qxx_EraseSector+0x44>
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_NONE,0);
 80014e4:	2300      	movs	r3, #0
 80014e6:	9304      	str	r3, [sp, #16]
 80014e8:	2300      	movs	r3, #0
 80014ea:	9303      	str	r3, [sp, #12]
 80014ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80014f0:	9302      	str	r3, [sp, #8]
 80014f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014f6:	9301      	str	r3, [sp, #4]
 80014f8:	2300      	movs	r3, #0
 80014fa:	9300      	str	r3, [sp, #0]
 80014fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	2120      	movs	r1, #32
 8001504:	4813      	ldr	r0, [pc, #76]	; (8001554 <W25qxx_EraseSector+0x88>)
 8001506:	f000 f9ba 	bl	800187e <QSPI_Send_CMD>
 800150a:	4603      	mov	r3, r0
 800150c:	73fb      	strb	r3, [r7, #15]
 800150e:	e014      	b.n	800153a <W25qxx_EraseSector+0x6e>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_SectorErase,SectorAddress,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_NONE,0);
 8001510:	2300      	movs	r3, #0
 8001512:	9304      	str	r3, [sp, #16]
 8001514:	2300      	movs	r3, #0
 8001516:	9303      	str	r3, [sp, #12]
 8001518:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800151c:	9302      	str	r3, [sp, #8]
 800151e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001522:	9301      	str	r3, [sp, #4]
 8001524:	2300      	movs	r3, #0
 8001526:	9300      	str	r3, [sp, #0]
 8001528:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	2120      	movs	r1, #32
 8001530:	4808      	ldr	r0, [pc, #32]	; (8001554 <W25qxx_EraseSector+0x88>)
 8001532:	f000 f9a4 	bl	800187e <QSPI_Send_CMD>
 8001536:	4603      	mov	r3, r0
 8001538:	73fb      	strb	r3, [r7, #15]
	
	/* 等待擦除完成 */
	if(result == w25qxx_OK)
 800153a:	7bfb      	ldrb	r3, [r7, #15]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d101      	bne.n	8001544 <W25qxx_EraseSector+0x78>
		W25QXX_Wait_Busy();
 8001540:	f7ff ff42 	bl	80013c8 <W25QXX_Wait_Busy>

	return result;
 8001544:	7bfb      	ldrb	r3, [r7, #15]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3710      	adds	r7, #16
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	24000010 	.word	0x24000010
 8001554:	240006dc 	.word	0x240006dc

08001558 <W25qxx_PageProgram>:
  * @param  WriteAddr Write start address
  * @param  Size Size of data to write. Range 1 ~ W25qxx page size
  * @retval QSPI memory status
  */
uint8_t W25qxx_PageProgram(uint8_t *pData, uint32_t WriteAddr, uint32_t Size)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b08c      	sub	sp, #48	; 0x30
 800155c:	af06      	add	r7, sp, #24
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
	uint8_t result;
	
	W25qxx_WriteEnable();
 8001564:	f7ff ffa6 	bl	80014b4 <W25qxx_WriteEnable>
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 8001568:	4b22      	ldr	r3, [pc, #136]	; (80015f4 <W25qxx_PageProgram+0x9c>)
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	2b05      	cmp	r3, #5
 800156e:	d116      	bne.n	800159e <W25qxx_PageProgram+0x46>
		result = QSPI_Send_CMD(&hqspi,W25X_QUAD_INPUT_PAGE_PROG_CMD,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_1_LINE,QSPI_DATA_4_LINES,Size);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	9304      	str	r3, [sp, #16]
 8001574:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001578:	9303      	str	r3, [sp, #12]
 800157a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800157e:	9302      	str	r3, [sp, #8]
 8001580:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001584:	9301      	str	r3, [sp, #4]
 8001586:	2300      	movs	r3, #0
 8001588:	9300      	str	r3, [sp, #0]
 800158a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	2132      	movs	r1, #50	; 0x32
 8001592:	4819      	ldr	r0, [pc, #100]	; (80015f8 <W25qxx_PageProgram+0xa0>)
 8001594:	f000 f973 	bl	800187e <QSPI_Send_CMD>
 8001598:	4603      	mov	r3, r0
 800159a:	75fb      	strb	r3, [r7, #23]
 800159c:	e015      	b.n	80015ca <W25qxx_PageProgram+0x72>
  else
		result = QSPI_Send_CMD(&hqspi,W25X_PageProgram,WriteAddr,QSPI_ADDRESS_24_BITS,0,QSPI_INSTRUCTION_4_LINES,QSPI_ADDRESS_4_LINES,QSPI_DATA_4_LINES,Size);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	9304      	str	r3, [sp, #16]
 80015a2:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80015a6:	9303      	str	r3, [sp, #12]
 80015a8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80015ac:	9302      	str	r3, [sp, #8]
 80015ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015b2:	9301      	str	r3, [sp, #4]
 80015b4:	2300      	movs	r3, #0
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015bc:	68ba      	ldr	r2, [r7, #8]
 80015be:	2102      	movs	r1, #2
 80015c0:	480d      	ldr	r0, [pc, #52]	; (80015f8 <W25qxx_PageProgram+0xa0>)
 80015c2:	f000 f95c 	bl	800187e <QSPI_Send_CMD>
 80015c6:	4603      	mov	r3, r0
 80015c8:	75fb      	strb	r3, [r7, #23]
	
	if(result == w25qxx_OK)
 80015ca:	7dfb      	ldrb	r3, [r7, #23]
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d107      	bne.n	80015e0 <W25qxx_PageProgram+0x88>
		result = HAL_QSPI_Transmit(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 80015d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d4:	68f9      	ldr	r1, [r7, #12]
 80015d6:	4808      	ldr	r0, [pc, #32]	; (80015f8 <W25qxx_PageProgram+0xa0>)
 80015d8:	f002 fb06 	bl	8003be8 <HAL_QSPI_Transmit>
 80015dc:	4603      	mov	r3, r0
 80015de:	75fb      	strb	r3, [r7, #23]
	
	/* 等待写入完成 */
	if(result == w25qxx_OK)
 80015e0:	7dfb      	ldrb	r3, [r7, #23]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d101      	bne.n	80015ea <W25qxx_PageProgram+0x92>
		W25QXX_Wait_Busy();
 80015e6:	f7ff feef 	bl	80013c8 <W25QXX_Wait_Busy>
	
  return result;
 80015ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3718      	adds	r7, #24
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	24000010 	.word	0x24000010
 80015f8:	240006dc 	.word	0x240006dc

080015fc <W25qxx_Read>:
//在指定地址开始读取指定长度的数据
//pBuffer:数据存储区
//ReadAddr:开始读取的地址(最大32bit)
//NumByteToRead:要读取的字节数(最大65535)
uint8_t W25qxx_Read(uint8_t *pData, uint32_t ReadAddr, uint32_t Size)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b094      	sub	sp, #80	; 0x50
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
	
	QSPI_CommandTypeDef      s_command;

	/* Configure the command for the read instruction */
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 8001608:	4b25      	ldr	r3, [pc, #148]	; (80016a0 <W25qxx_Read+0xa4>)
 800160a:	781b      	ldrb	r3, [r3, #0]
 800160c:	2b04      	cmp	r3, #4
 800160e:	d107      	bne.n	8001620 <W25qxx_Read+0x24>
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 8001610:	23eb      	movs	r3, #235	; 0xeb
 8001612:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 8001614:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001618:	62fb      	str	r3, [r7, #44]	; 0x2c
	  s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD;
 800161a:	2306      	movs	r3, #6
 800161c:	62bb      	str	r3, [r7, #40]	; 0x28
 800161e:	e006      	b.n	800162e <W25qxx_Read+0x32>
	}
	else 
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 8001620:	23eb      	movs	r3, #235	; 0xeb
 8001622:	617b      	str	r3, [r7, #20]
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001624:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001628:	62fb      	str	r3, [r7, #44]	; 0x2c
		s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD-2;
 800162a:	2304      	movs	r3, #4
 800162c:	62bb      	str	r3, [r7, #40]	; 0x28
  }
	
	s_command.Address           = ReadAddr;
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	61bb      	str	r3, [r7, #24]
	s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001632:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001636:	633b      	str	r3, [r7, #48]	; 0x30
	s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800163c:	623b      	str	r3, [r7, #32]

	s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_4_LINES;
 800163e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001642:	637b      	str	r3, [r7, #52]	; 0x34
	s_command.AlternateBytes    = 0xFF;
 8001644:	23ff      	movs	r3, #255	; 0xff
 8001646:	61fb      	str	r3, [r7, #28]
	s_command.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8001648:	2300      	movs	r3, #0
 800164a:	627b      	str	r3, [r7, #36]	; 0x24

	s_command.DataMode          = QSPI_DATA_4_LINES;	
 800164c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001650:	63bb      	str	r3, [r7, #56]	; 0x38
	s_command.NbData            = Size;
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	63fb      	str	r3, [r7, #60]	; 0x3c
		
	s_command.DdrMode         = QSPI_DDR_MODE_DISABLE;
 8001656:	2300      	movs	r3, #0
 8001658:	643b      	str	r3, [r7, #64]	; 0x40

	s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800165a:	2300      	movs	r3, #0
 800165c:	647b      	str	r3, [r7, #68]	; 0x44
	s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800165e:	2300      	movs	r3, #0
 8001660:	64bb      	str	r3, [r7, #72]	; 0x48
	
	result = HAL_QSPI_Command(&hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	f241 3288 	movw	r2, #5000	; 0x1388
 800166a:	4619      	mov	r1, r3
 800166c:	480d      	ldr	r0, [pc, #52]	; (80016a4 <W25qxx_Read+0xa8>)
 800166e:	f002 fa5d 	bl	8003b2c <HAL_QSPI_Command>
 8001672:	4603      	mov	r3, r0
 8001674:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	if(result == w25qxx_OK)
 8001678:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800167c:	2b00      	cmp	r3, #0
 800167e:	d108      	bne.n	8001692 <W25qxx_Read+0x96>
		result = HAL_QSPI_Receive(&hqspi,pData,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001680:	f241 3288 	movw	r2, #5000	; 0x1388
 8001684:	68f9      	ldr	r1, [r7, #12]
 8001686:	4807      	ldr	r0, [pc, #28]	; (80016a4 <W25qxx_Read+0xa8>)
 8001688:	f002 fb40 	bl	8003d0c <HAL_QSPI_Receive>
 800168c:	4603      	mov	r3, r0
 800168e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	
	return result;
 8001692:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8001696:	4618      	mov	r0, r3
 8001698:	3750      	adds	r7, #80	; 0x50
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	24000010 	.word	0x24000010
 80016a4:	240006dc 	.word	0x240006dc

080016a8 <W25qxx_WriteNoCheck>:
//pBuffer:数据存储区
//WriteAddr:开始写入的地址(最大32bit)
//NumByteToWrite:要写入的字节数(最大65535)
//CHECK OK
void W25qxx_WriteNoCheck(uint8_t *pBuffer,uint32_t WriteAddr,uint32_t NumByteToWrite)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	60f8      	str	r0, [r7, #12]
 80016b0:	60b9      	str	r1, [r7, #8]
 80016b2:	607a      	str	r2, [r7, #4]
	uint16_t pageremain;	   
	pageremain = 256 - WriteAddr % 256; //单页剩余的字节数
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	b29b      	uxth	r3, r3
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	b29b      	uxth	r3, r3
 80016bc:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80016c0:	82fb      	strh	r3, [r7, #22]
	if (NumByteToWrite <= pageremain)
 80016c2:	8afb      	ldrh	r3, [r7, #22]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	429a      	cmp	r2, r3
 80016c8:	d801      	bhi.n	80016ce <W25qxx_WriteNoCheck+0x26>
	{
		pageremain = NumByteToWrite; //不大于256个字节
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	82fb      	strh	r3, [r7, #22]
	}
	while(1)
	{
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 80016ce:	8afb      	ldrh	r3, [r7, #22]
 80016d0:	461a      	mov	r2, r3
 80016d2:	68b9      	ldr	r1, [r7, #8]
 80016d4:	68f8      	ldr	r0, [r7, #12]
 80016d6:	f7ff ff3f 	bl	8001558 <W25qxx_PageProgram>
		if (NumByteToWrite == pageremain)
 80016da:	8afb      	ldrh	r3, [r7, #22]
 80016dc:	687a      	ldr	r2, [r7, #4]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d016      	beq.n	8001710 <W25qxx_WriteNoCheck+0x68>
		{
			break; //写入结束了
		}
	 	else //NumByteToWrite>pageremain
		{
			pBuffer += pageremain;
 80016e2:	8afb      	ldrh	r3, [r7, #22]
 80016e4:	68fa      	ldr	r2, [r7, #12]
 80016e6:	4413      	add	r3, r2
 80016e8:	60fb      	str	r3, [r7, #12]
			WriteAddr += pageremain;
 80016ea:	8afb      	ldrh	r3, [r7, #22]
 80016ec:	68ba      	ldr	r2, [r7, #8]
 80016ee:	4413      	add	r3, r2
 80016f0:	60bb      	str	r3, [r7, #8]

			NumByteToWrite -= pageremain; //减去已经写入了的字节数
 80016f2:	8afb      	ldrh	r3, [r7, #22]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	607b      	str	r3, [r7, #4]
			if (NumByteToWrite > 256)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001700:	d903      	bls.n	800170a <W25qxx_WriteNoCheck+0x62>
				pageremain = 256; //一次可以写入256个字节
 8001702:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001706:	82fb      	strh	r3, [r7, #22]
 8001708:	e7e1      	b.n	80016ce <W25qxx_WriteNoCheck+0x26>
			else
				pageremain = NumByteToWrite; //不够256个字节了
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	82fb      	strh	r3, [r7, #22]
		W25qxx_PageProgram(pBuffer, WriteAddr, pageremain);
 800170e:	e7de      	b.n	80016ce <W25qxx_WriteNoCheck+0x26>
			break; //写入结束了
 8001710:	bf00      	nop
		}
	}
}
 8001712:	bf00      	nop
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
	...

0800171c <QSPI_EnableMemoryMappedMode>:
	* @param  hqspi: QSPI handle
  * @param  DTRMode: w25qxx_DTRMode DTR mode ,w25qxx_NormalMode Normal mode
  * @retval QSPI memory status
  */
static uint32_t QSPI_EnableMemoryMappedMode(QSPI_HandleTypeDef *hqspi,uint8_t DTRMode)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b092      	sub	sp, #72	; 0x48
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	460b      	mov	r3, r1
 8001726:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef      s_command;
  QSPI_MemoryMappedTypeDef s_mem_mapped_cfg;

  /* Configure the command for the read instruction */
	if(w25qxx_Mode == w25qxx_QPIMode)
 8001728:	4b27      	ldr	r3, [pc, #156]	; (80017c8 <QSPI_EnableMemoryMappedMode+0xac>)
 800172a:	781b      	ldrb	r3, [r3, #0]
 800172c:	2b04      	cmp	r3, #4
 800172e:	d103      	bne.n	8001738 <QSPI_EnableMemoryMappedMode+0x1c>
		s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001730:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001734:	62bb      	str	r3, [r7, #40]	; 0x28
 8001736:	e002      	b.n	800173e <QSPI_EnableMemoryMappedMode+0x22>
	else 
		s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001738:	f44f 7380 	mov.w	r3, #256	; 0x100
 800173c:	62bb      	str	r3, [r7, #40]	; 0x28
	
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 800173e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001742:	62fb      	str	r3, [r7, #44]	; 0x2c
	s_command.Address           = 0;
 8001744:	2300      	movs	r3, #0
 8001746:	617b      	str	r3, [r7, #20]
  s_command.AddressSize       = QSPI_ADDRESS_24_BITS;
 8001748:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800174c:	61fb      	str	r3, [r7, #28]
	
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_4_LINES;
 800174e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001752:	633b      	str	r3, [r7, #48]	; 0x30
	s_command.AlternateBytes    = 0xEF;
 8001754:	23ef      	movs	r3, #239	; 0xef
 8001756:	61bb      	str	r3, [r7, #24]
	s_command.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 8001758:	2300      	movs	r3, #0
 800175a:	623b      	str	r3, [r7, #32]

  s_command.DataMode          = QSPI_DATA_4_LINES;	
 800175c:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001760:	637b      	str	r3, [r7, #52]	; 0x34
	
	if(DTRMode == w25qxx_DTRMode)
 8001762:	78fb      	ldrb	r3, [r7, #3]
 8001764:	2b06      	cmp	r3, #6
 8001766:	d107      	bne.n	8001778 <QSPI_EnableMemoryMappedMode+0x5c>
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_DTR_CMD; 
 8001768:	23ed      	movs	r3, #237	; 0xed
 800176a:	613b      	str	r3, [r7, #16]
		s_command.DummyCycles     = W25X_DUMMY_CYCLES_READ_QUAD_DTR;
 800176c:	2304      	movs	r3, #4
 800176e:	627b      	str	r3, [r7, #36]	; 0x24
		s_command.DdrMode         = QSPI_DDR_MODE_ENABLE;
 8001770:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8001774:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001776:	e00c      	b.n	8001792 <QSPI_EnableMemoryMappedMode+0x76>
	}
	else
	{
		s_command.Instruction     = W25X_QUAD_INOUT_FAST_READ_CMD;
 8001778:	23eb      	movs	r3, #235	; 0xeb
 800177a:	613b      	str	r3, [r7, #16]
		
		if(w25qxx_Mode == w25qxx_QPIMode)
 800177c:	4b12      	ldr	r3, [pc, #72]	; (80017c8 <QSPI_EnableMemoryMappedMode+0xac>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	2b04      	cmp	r3, #4
 8001782:	d102      	bne.n	800178a <QSPI_EnableMemoryMappedMode+0x6e>
			s_command.DummyCycles   = W25X_DUMMY_CYCLES_READ_QUAD;
 8001784:	2306      	movs	r3, #6
 8001786:	627b      	str	r3, [r7, #36]	; 0x24
 8001788:	e001      	b.n	800178e <QSPI_EnableMemoryMappedMode+0x72>
		else
			s_command.DummyCycles   = W25X_DUMMY_CYCLES_READ_QUAD-2;
 800178a:	2304      	movs	r3, #4
 800178c:	627b      	str	r3, [r7, #36]	; 0x24
		
		s_command.DdrMode         = QSPI_DDR_MODE_DISABLE;
 800178e:	2300      	movs	r3, #0
 8001790:	63fb      	str	r3, [r7, #60]	; 0x3c
	}
	
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001792:	2300      	movs	r3, #0
 8001794:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_ONLY_FIRST_CMD;
 8001796:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800179a:	647b      	str	r3, [r7, #68]	; 0x44

  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 800179c:	2300      	movs	r3, #0
 800179e:	60fb      	str	r3, [r7, #12]
  s_mem_mapped_cfg.TimeOutPeriod     = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	60bb      	str	r3, [r7, #8]

  if (HAL_QSPI_MemoryMapped(hqspi, &s_command, &s_mem_mapped_cfg) != HAL_OK)
 80017a4:	f107 0208 	add.w	r2, r7, #8
 80017a8:	f107 0310 	add.w	r3, r7, #16
 80017ac:	4619      	mov	r1, r3
 80017ae:	6878      	ldr	r0, [r7, #4]
 80017b0:	f002 fbc0 	bl	8003f34 <HAL_QSPI_MemoryMapped>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <QSPI_EnableMemoryMappedMode+0xa2>
  {
    return w25qxx_ERROR;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e000      	b.n	80017c0 <QSPI_EnableMemoryMappedMode+0xa4>
  }

  return w25qxx_OK;
 80017be:	2300      	movs	r3, #0
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	3748      	adds	r7, #72	; 0x48
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	24000010 	.word	0x24000010

080017cc <QSPI_ResetDevice>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_ResetDevice(QSPI_HandleTypeDef *hqspi)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b090      	sub	sp, #64	; 0x40
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80017d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017d8:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 80017da:	2366      	movs	r3, #102	; 0x66
 80017dc:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80017de:	2300      	movs	r3, #0
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80017e2:	2300      	movs	r3, #0
 80017e4:	62bb      	str	r3, [r7, #40]	; 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.DummyCycles       = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80017ee:	2300      	movs	r3, #0
 80017f0:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80017f2:	2300      	movs	r3, #0
 80017f4:	63bb      	str	r3, [r7, #56]	; 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80017f6:	2300      	movs	r3, #0
 80017f8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80017fa:	f107 0308 	add.w	r3, r7, #8
 80017fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001802:	4619      	mov	r1, r3
 8001804:	6878      	ldr	r0, [r7, #4]
 8001806:	f002 f991 	bl	8003b2c <HAL_QSPI_Command>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <QSPI_ResetDevice+0x48>
  {
    return w25qxx_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e030      	b.n	8001876 <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset device command */
  s_command.Instruction = W25X_ResetDevice;
 8001814:	2399      	movs	r3, #153	; 0x99
 8001816:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001818:	f107 0308 	add.w	r3, r7, #8
 800181c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001820:	4619      	mov	r1, r3
 8001822:	6878      	ldr	r0, [r7, #4]
 8001824:	f002 f982 	bl	8003b2c <HAL_QSPI_Command>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <QSPI_ResetDevice+0x66>
  {
    return w25qxx_ERROR;
 800182e:	2301      	movs	r3, #1
 8001830:	e021      	b.n	8001876 <QSPI_ResetDevice+0xaa>
  }

  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001832:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001836:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = W25X_EnableReset;
 8001838:	2366      	movs	r3, #102	; 0x66
 800183a:	60bb      	str	r3, [r7, #8]
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800183c:	f107 0308 	add.w	r3, r7, #8
 8001840:	f241 3288 	movw	r2, #5000	; 0x1388
 8001844:	4619      	mov	r1, r3
 8001846:	6878      	ldr	r0, [r7, #4]
 8001848:	f002 f970 	bl	8003b2c <HAL_QSPI_Command>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <QSPI_ResetDevice+0x8a>
  {
    return w25qxx_ERROR;
 8001852:	2301      	movs	r3, #1
 8001854:	e00f      	b.n	8001876 <QSPI_ResetDevice+0xaa>
  }

  /* Send the reset memory command */
  s_command.Instruction = W25X_ResetDevice;
 8001856:	2399      	movs	r3, #153	; 0x99
 8001858:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800185a:	f107 0308 	add.w	r3, r7, #8
 800185e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001862:	4619      	mov	r1, r3
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f002 f961 	bl	8003b2c <HAL_QSPI_Command>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <QSPI_ResetDevice+0xa8>
  {
    return w25qxx_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <QSPI_ResetDevice+0xaa>
  }
	
  return w25qxx_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3740      	adds	r7, #64	; 0x40
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <QSPI_Send_CMD>:
 * @return  uint8_t			w25qxx_OK:正常
 *                      w25qxx_ERROR:错误
 */
static uint8_t QSPI_Send_CMD(QSPI_HandleTypeDef *hqspi,uint32_t instruction, uint32_t address,uint32_t addressSize,uint32_t dummyCycles, 
                    uint32_t instructionMode,uint32_t addressMode, uint32_t dataMode, uint32_t dataSize)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	b092      	sub	sp, #72	; 0x48
 8001882:	af00      	add	r7, sp, #0
 8001884:	60f8      	str	r0, [r7, #12]
 8001886:	60b9      	str	r1, [r7, #8]
 8001888:	607a      	str	r2, [r7, #4]
 800188a:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef Cmdhandler;

    Cmdhandler.Instruction        = instruction;   
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	613b      	str	r3, [r7, #16]
	  Cmdhandler.InstructionMode    = instructionMode;  
 8001890:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001892:	62bb      	str	r3, [r7, #40]	; 0x28
	
    Cmdhandler.Address            = address;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	617b      	str	r3, [r7, #20]
    Cmdhandler.AddressSize        = addressSize;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	61fb      	str	r3, [r7, #28]
	  Cmdhandler.AddressMode        = addressMode;
 800189c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800189e:	62fb      	str	r3, [r7, #44]	; 0x2c
	  
	  Cmdhandler.AlternateBytes     = 0x00;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61bb      	str	r3, [r7, #24]
    Cmdhandler.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 80018a4:	2300      	movs	r3, #0
 80018a6:	623b      	str	r3, [r7, #32]
	  Cmdhandler.AlternateByteMode  = QSPI_ALTERNATE_BYTES_NONE;                              
 80018a8:	2300      	movs	r3, #0
 80018aa:	633b      	str	r3, [r7, #48]	; 0x30
    Cmdhandler.DummyCycles        = dummyCycles;                   
 80018ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24
       					      				
    Cmdhandler.DataMode           = dataMode;
 80018b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018b2:	637b      	str	r3, [r7, #52]	; 0x34
    Cmdhandler.NbData             = dataSize; 
 80018b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80018b6:	63bb      	str	r3, [r7, #56]	; 0x38
	
    Cmdhandler.DdrMode            = QSPI_DDR_MODE_DISABLE;           	
 80018b8:	2300      	movs	r3, #0
 80018ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    Cmdhandler.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 80018bc:	2300      	movs	r3, #0
 80018be:	643b      	str	r3, [r7, #64]	; 0x40
    Cmdhandler.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 80018c0:	2300      	movs	r3, #0
 80018c2:	647b      	str	r3, [r7, #68]	; 0x44

    if(HAL_QSPI_Command(hqspi, &Cmdhandler, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80018cc:	4619      	mov	r1, r3
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f002 f92c 	bl	8003b2c <HAL_QSPI_Command>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d001      	beq.n	80018de <QSPI_Send_CMD+0x60>
      return w25qxx_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e000      	b.n	80018e0 <QSPI_Send_CMD+0x62>

    return w25qxx_OK;
 80018de:	2300      	movs	r3, #0
}
 80018e0:	4618      	mov	r0, r3
 80018e2:	3748      	adds	r7, #72	; 0x48
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint32_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b096      	sub	sp, #88	; 0x58
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
	if(w25qxx_Mode == w25qxx_QPIMode)
 80018f0:	4b2a      	ldr	r3, [pc, #168]	; (800199c <QSPI_WriteEnable+0xb4>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d103      	bne.n	8001900 <QSPI_WriteEnable+0x18>
		s_command.InstructionMode = QSPI_INSTRUCTION_4_LINES;
 80018f8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018fc:	63bb      	str	r3, [r7, #56]	; 0x38
 80018fe:	e002      	b.n	8001906 <QSPI_WriteEnable+0x1e>
	else 
		s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 8001900:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001904:	63bb      	str	r3, [r7, #56]	; 0x38

  s_command.Instruction       = W25X_WriteEnable;
 8001906:	2306      	movs	r3, #6
 8001908:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 800190a:	2300      	movs	r3, #0
 800190c:	63fb      	str	r3, [r7, #60]	; 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800190e:	2300      	movs	r3, #0
 8001910:	643b      	str	r3, [r7, #64]	; 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 8001912:	2300      	movs	r3, #0
 8001914:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 8001916:	2300      	movs	r3, #0
 8001918:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800191a:	2300      	movs	r3, #0
 800191c:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800191e:	2300      	movs	r3, #0
 8001920:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001922:	2300      	movs	r3, #0
 8001924:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001926:	f107 0320 	add.w	r3, r7, #32
 800192a:	f241 3288 	movw	r2, #5000	; 0x1388
 800192e:	4619      	mov	r1, r3
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	f002 f8fb 	bl	8003b2c <HAL_QSPI_Command>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <QSPI_WriteEnable+0x58>
  {
    return w25qxx_ERROR;
 800193c:	2301      	movs	r3, #1
 800193e:	e028      	b.n	8001992 <QSPI_WriteEnable+0xaa>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = W25X_SR_WREN;
 8001940:	2302      	movs	r3, #2
 8001942:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = W25X_SR_WREN;
 8001944:	2302      	movs	r3, #2
 8001946:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8001948:	2300      	movs	r3, #0
 800194a:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 800194c:	2301      	movs	r3, #1
 800194e:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8001950:	2310      	movs	r3, #16
 8001952:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001954:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001958:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = W25X_ReadStatusReg1;
 800195a:	2305      	movs	r3, #5
 800195c:	623b      	str	r3, [r7, #32]
	
	if(w25qxx_Mode == w25qxx_QPIMode)
 800195e:	4b0f      	ldr	r3, [pc, #60]	; (800199c <QSPI_WriteEnable+0xb4>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	2b04      	cmp	r3, #4
 8001964:	d103      	bne.n	800196e <QSPI_WriteEnable+0x86>
		s_command.DataMode     = QSPI_DATA_4_LINES;
 8001966:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 800196a:	647b      	str	r3, [r7, #68]	; 0x44
 800196c:	e002      	b.n	8001974 <QSPI_WriteEnable+0x8c>
  else 
		s_command.DataMode     = QSPI_DATA_1_LINE;
 800196e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001972:	647b      	str	r3, [r7, #68]	; 0x44
	
  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001974:	f107 0208 	add.w	r2, r7, #8
 8001978:	f107 0120 	add.w	r1, r7, #32
 800197c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001980:	6878      	ldr	r0, [r7, #4]
 8001982:	f002 fa60 	bl	8003e46 <HAL_QSPI_AutoPolling>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <QSPI_WriteEnable+0xa8>
  {
    return w25qxx_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e000      	b.n	8001992 <QSPI_WriteEnable+0xaa>
  }

  return w25qxx_OK;
 8001990:	2300      	movs	r3, #0
}
 8001992:	4618      	mov	r0, r3
 8001994:	3758      	adds	r7, #88	; 0x58
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	24000010 	.word	0x24000010

080019a0 <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout
  * @retval None
  */
static uint32_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b096      	sub	sp, #88	; 0x58
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Configure automatic polling mode to wait for memory ready */
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80019aa:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <QSPI_AutoPollingMemReady+0x90>)
 80019ac:	781b      	ldrb	r3, [r3, #0]
 80019ae:	2b05      	cmp	r3, #5
 80019b0:	d103      	bne.n	80019ba <QSPI_AutoPollingMemReady+0x1a>
		s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80019b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019b6:	63bb      	str	r3, [r7, #56]	; 0x38
 80019b8:	e002      	b.n	80019c0 <QSPI_AutoPollingMemReady+0x20>
	else
		s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80019ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80019be:	63bb      	str	r3, [r7, #56]	; 0x38
	
  s_command.Instruction       = W25X_ReadStatusReg1;
 80019c0:	2305      	movs	r3, #5
 80019c2:	623b      	str	r3, [r7, #32]
	
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80019c4:	2300      	movs	r3, #0
 80019c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	s_command.Address           = 0x00;
 80019c8:	2300      	movs	r3, #0
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
	s_command.AddressSize       = QSPI_ADDRESS_8_BITS;
 80019cc:	2300      	movs	r3, #0
 80019ce:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80019d0:	2300      	movs	r3, #0
 80019d2:	643b      	str	r3, [r7, #64]	; 0x40
	
	if(w25qxx_Mode == w25qxx_SPIMode)
 80019d4:	4b16      	ldr	r3, [pc, #88]	; (8001a30 <QSPI_AutoPollingMemReady+0x90>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	2b05      	cmp	r3, #5
 80019da:	d103      	bne.n	80019e4 <QSPI_AutoPollingMemReady+0x44>
		s_command.DataMode        = QSPI_DATA_1_LINE;
 80019dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80019e0:	647b      	str	r3, [r7, #68]	; 0x44
 80019e2:	e002      	b.n	80019ea <QSPI_AutoPollingMemReady+0x4a>
  else
		s_command.DataMode        = QSPI_DATA_4_LINES;
 80019e4:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 80019e8:	647b      	str	r3, [r7, #68]	; 0x44
  s_command.DummyCycles       = 0;
 80019ea:	2300      	movs	r3, #0
 80019ec:	637b      	str	r3, [r7, #52]	; 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	64fb      	str	r3, [r7, #76]	; 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80019f2:	2300      	movs	r3, #0
 80019f4:	653b      	str	r3, [r7, #80]	; 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80019f6:	2300      	movs	r3, #0
 80019f8:	657b      	str	r3, [r7, #84]	; 0x54

  s_config.Match           = 0;
 80019fa:	2300      	movs	r3, #0
 80019fc:	60bb      	str	r3, [r7, #8]
	s_config.Mask            = W25X_SR_WIP;
 80019fe:	2301      	movs	r3, #1
 8001a00:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61bb      	str	r3, [r7, #24]
  s_config.Interval        = 0x10;
 8001a06:	2310      	movs	r3, #16
 8001a08:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001a0a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a0e:	61fb      	str	r3, [r7, #28]
  s_config.StatusBytesSize = 1;
 8001a10:	2301      	movs	r3, #1
 8001a12:	617b      	str	r3, [r7, #20]
  
  return HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, Timeout);
 8001a14:	f107 0208 	add.w	r2, r7, #8
 8001a18:	f107 0120 	add.w	r1, r7, #32
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	6878      	ldr	r0, [r7, #4]
 8001a20:	f002 fa11 	bl	8003e46 <HAL_QSPI_AutoPolling>
 8001a24:	4603      	mov	r3, r0

}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3758      	adds	r7, #88	; 0x58
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	24000010 	.word	0x24000010

08001a34 <QSPI_EnterQPI>:
  * @brief  This function enter the QSPI memory in QPI mode
  * @param  hqspi QSPI handle 
  * @retval QSPI status
  */
static uint8_t QSPI_EnterQPI(QSPI_HandleTypeDef *hqspi)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b08a      	sub	sp, #40	; 0x28
 8001a38:	af06      	add	r7, sp, #24
 8001a3a:	6078      	str	r0, [r7, #4]
	uint8_t stareg2;
	stareg2 = w25qxx_ReadSR(W25X_ReadStatusReg2);
 8001a3c:	2035      	movs	r0, #53	; 0x35
 8001a3e:	f7ff fc23 	bl	8001288 <w25qxx_ReadSR>
 8001a42:	4603      	mov	r3, r0
 8001a44:	73fb      	strb	r3, [r7, #15]
	if((stareg2 & 0X02) == 0) //QE位未使能
 8001a46:	7bfb      	ldrb	r3, [r7, #15]
 8001a48:	f003 0302 	and.w	r3, r3, #2
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d10a      	bne.n	8001a66 <QSPI_EnterQPI+0x32>
	{
		W25qxx_WriteEnable();
 8001a50:	f7ff fd30 	bl	80014b4 <W25qxx_WriteEnable>
		stareg2 |= 1<<1; //使能QE位
 8001a54:	7bfb      	ldrb	r3, [r7, #15]
 8001a56:	f043 0302 	orr.w	r3, r3, #2
 8001a5a:	73fb      	strb	r3, [r7, #15]
		w25qxx_WriteSR(W25X_WriteStatusReg2,stareg2);
 8001a5c:	7bfb      	ldrb	r3, [r7, #15]
 8001a5e:	4619      	mov	r1, r3
 8001a60:	2031      	movs	r0, #49	; 0x31
 8001a62:	f7ff fc53 	bl	800130c <w25qxx_WriteSR>
	}
	QSPI_Send_CMD(hqspi,W25X_EnterQSPIMode,0x00,QSPI_ADDRESS_8_BITS,0,QSPI_INSTRUCTION_1_LINE,QSPI_ADDRESS_NONE,QSPI_DATA_NONE,0);
 8001a66:	2300      	movs	r3, #0
 8001a68:	9304      	str	r3, [sp, #16]
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	9303      	str	r3, [sp, #12]
 8001a6e:	2300      	movs	r3, #0
 8001a70:	9302      	str	r3, [sp, #8]
 8001a72:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	2300      	movs	r3, #0
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2138      	movs	r1, #56	; 0x38
 8001a82:	6878      	ldr	r0, [r7, #4]
 8001a84:	f7ff fefb 	bl	800187e <QSPI_Send_CMD>
  
	/* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != w25qxx_OK)
 8001a88:	f241 3188 	movw	r1, #5000	; 0x1388
 8001a8c:	6878      	ldr	r0, [r7, #4]
 8001a8e:	f7ff ff87 	bl	80019a0 <QSPI_AutoPollingMemReady>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <QSPI_EnterQPI+0x68>
  {
    return w25qxx_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e003      	b.n	8001aa4 <QSPI_EnterQPI+0x70>
  }
	
  w25qxx_Mode = w25qxx_QPIMode;
 8001a9c:	4b03      	ldr	r3, [pc, #12]	; (8001aac <QSPI_EnterQPI+0x78>)
 8001a9e:	2204      	movs	r2, #4
 8001aa0:	701a      	strb	r2, [r3, #0]
	
  return w25qxx_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3710      	adds	r7, #16
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	24000010 	.word	0x24000010

08001ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ab6:	2003      	movs	r0, #3
 8001ab8:	f000 f9d4 	bl	8001e64 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001abc:	f003 fa2e 	bl	8004f1c <HAL_RCC_GetSysClockFreq>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	4b15      	ldr	r3, [pc, #84]	; (8001b18 <HAL_Init+0x68>)
 8001ac4:	699b      	ldr	r3, [r3, #24]
 8001ac6:	0a1b      	lsrs	r3, r3, #8
 8001ac8:	f003 030f 	and.w	r3, r3, #15
 8001acc:	4913      	ldr	r1, [pc, #76]	; (8001b1c <HAL_Init+0x6c>)
 8001ace:	5ccb      	ldrb	r3, [r1, r3]
 8001ad0:	f003 031f 	and.w	r3, r3, #31
 8001ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001ada:	4b0f      	ldr	r3, [pc, #60]	; (8001b18 <HAL_Init+0x68>)
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	4a0e      	ldr	r2, [pc, #56]	; (8001b1c <HAL_Init+0x6c>)
 8001ae4:	5cd3      	ldrb	r3, [r2, r3]
 8001ae6:	f003 031f 	and.w	r3, r3, #31
 8001aea:	687a      	ldr	r2, [r7, #4]
 8001aec:	fa22 f303 	lsr.w	r3, r2, r3
 8001af0:	4a0b      	ldr	r2, [pc, #44]	; (8001b20 <HAL_Init+0x70>)
 8001af2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001af4:	4a0b      	ldr	r2, [pc, #44]	; (8001b24 <HAL_Init+0x74>)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001afa:	2000      	movs	r0, #0
 8001afc:	f000 f814 	bl	8001b28 <HAL_InitTick>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e002      	b.n	8001b10 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001b0a:	f7ff fa3f 	bl	8000f8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	58024400 	.word	0x58024400
 8001b1c:	0800a930 	.word	0x0800a930
 8001b20:	2400000c 	.word	0x2400000c
 8001b24:	24000008 	.word	0x24000008

08001b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b082      	sub	sp, #8
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001b30:	4b15      	ldr	r3, [pc, #84]	; (8001b88 <HAL_InitTick+0x60>)
 8001b32:	781b      	ldrb	r3, [r3, #0]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d101      	bne.n	8001b3c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001b38:	2301      	movs	r3, #1
 8001b3a:	e021      	b.n	8001b80 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001b3c:	4b13      	ldr	r3, [pc, #76]	; (8001b8c <HAL_InitTick+0x64>)
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <HAL_InitTick+0x60>)
 8001b42:	781b      	ldrb	r3, [r3, #0]
 8001b44:	4619      	mov	r1, r3
 8001b46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b4a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b52:	4618      	mov	r0, r3
 8001b54:	f000 f9cb 	bl	8001eee <HAL_SYSTICK_Config>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d001      	beq.n	8001b62 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e00e      	b.n	8001b80 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2b0f      	cmp	r3, #15
 8001b66:	d80a      	bhi.n	8001b7e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b70:	f000 f983 	bl	8001e7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b74:	4a06      	ldr	r2, [pc, #24]	; (8001b90 <HAL_InitTick+0x68>)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e000      	b.n	8001b80 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	24000018 	.word	0x24000018
 8001b8c:	24000008 	.word	0x24000008
 8001b90:	24000014 	.word	0x24000014

08001b94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b98:	4b06      	ldr	r3, [pc, #24]	; (8001bb4 <HAL_IncTick+0x20>)
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	461a      	mov	r2, r3
 8001b9e:	4b06      	ldr	r3, [pc, #24]	; (8001bb8 <HAL_IncTick+0x24>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	4a04      	ldr	r2, [pc, #16]	; (8001bb8 <HAL_IncTick+0x24>)
 8001ba6:	6013      	str	r3, [r2, #0]
}
 8001ba8:	bf00      	nop
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr
 8001bb2:	bf00      	nop
 8001bb4:	24000018 	.word	0x24000018
 8001bb8:	24000754 	.word	0x24000754

08001bbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001bc0:	4b03      	ldr	r3, [pc, #12]	; (8001bd0 <HAL_GetTick+0x14>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
 8001bce:	bf00      	nop
 8001bd0:	24000754 	.word	0x24000754

08001bd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bdc:	f7ff ffee 	bl	8001bbc <HAL_GetTick>
 8001be0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bec:	d005      	beq.n	8001bfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bee:	4b0a      	ldr	r3, [pc, #40]	; (8001c18 <HAL_Delay+0x44>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001bfa:	bf00      	nop
 8001bfc:	f7ff ffde 	bl	8001bbc <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	68fa      	ldr	r2, [r7, #12]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d8f7      	bhi.n	8001bfc <HAL_Delay+0x28>
  {
  }
}
 8001c0c:	bf00      	nop
 8001c0e:	bf00      	nop
 8001c10:	3710      	adds	r7, #16
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	24000018 	.word	0x24000018

08001c1c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001c20:	4b03      	ldr	r3, [pc, #12]	; (8001c30 <HAL_GetREVID+0x14>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	0c1b      	lsrs	r3, r3, #16
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2e:	4770      	bx	lr
 8001c30:	5c001000 	.word	0x5c001000

08001c34 <HAL_GetDEVID>:
/**
  * @brief  Returns the device identifier.
  * @retval Device identifier
  */
uint32_t HAL_GetDEVID(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
 8001c38:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <HAL_GetDEVID+0x18>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 8001c40:	4618      	mov	r0, r3
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	5c001000 	.word	0x5c001000

08001c50 <__NVIC_SetPriorityGrouping>:
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f003 0307 	and.w	r3, r3, #7
 8001c5e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c60:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <__NVIC_SetPriorityGrouping+0x40>)
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c66:	68ba      	ldr	r2, [r7, #8]
 8001c68:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <__NVIC_SetPriorityGrouping+0x44>)
 8001c7a:	4313      	orrs	r3, r2
 8001c7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c7e:	4a04      	ldr	r2, [pc, #16]	; (8001c90 <__NVIC_SetPriorityGrouping+0x40>)
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	60d3      	str	r3, [r2, #12]
}
 8001c84:	bf00      	nop
 8001c86:	3714      	adds	r7, #20
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr
 8001c90:	e000ed00 	.word	0xe000ed00
 8001c94:	05fa0000 	.word	0x05fa0000

08001c98 <__NVIC_GetPriorityGrouping>:
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c9c:	4b04      	ldr	r3, [pc, #16]	; (8001cb0 <__NVIC_GetPriorityGrouping+0x18>)
 8001c9e:	68db      	ldr	r3, [r3, #12]
 8001ca0:	0a1b      	lsrs	r3, r3, #8
 8001ca2:	f003 0307 	and.w	r3, r3, #7
}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	e000ed00 	.word	0xe000ed00

08001cb4 <__NVIC_EnableIRQ>:
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	4603      	mov	r3, r0
 8001cbc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001cbe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	db0b      	blt.n	8001cde <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cc6:	88fb      	ldrh	r3, [r7, #6]
 8001cc8:	f003 021f 	and.w	r2, r3, #31
 8001ccc:	4907      	ldr	r1, [pc, #28]	; (8001cec <__NVIC_EnableIRQ+0x38>)
 8001cce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cd2:	095b      	lsrs	r3, r3, #5
 8001cd4:	2001      	movs	r0, #1
 8001cd6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001cde:	bf00      	nop
 8001ce0:	370c      	adds	r7, #12
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	e000e100 	.word	0xe000e100

08001cf0 <__NVIC_DisableIRQ>:
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b083      	sub	sp, #12
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001cfa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	db12      	blt.n	8001d28 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	f003 021f 	and.w	r2, r3, #31
 8001d08:	490a      	ldr	r1, [pc, #40]	; (8001d34 <__NVIC_DisableIRQ+0x44>)
 8001d0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d0e:	095b      	lsrs	r3, r3, #5
 8001d10:	2001      	movs	r0, #1
 8001d12:	fa00 f202 	lsl.w	r2, r0, r2
 8001d16:	3320      	adds	r3, #32
 8001d18:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8001d1c:	f3bf 8f4f 	dsb	sy
}
 8001d20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001d22:	f3bf 8f6f 	isb	sy
}
 8001d26:	bf00      	nop
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr
 8001d34:	e000e100 	.word	0xe000e100

08001d38 <__NVIC_SetPriority>:
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001d44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	db0a      	blt.n	8001d62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	b2da      	uxtb	r2, r3
 8001d50:	490c      	ldr	r1, [pc, #48]	; (8001d84 <__NVIC_SetPriority+0x4c>)
 8001d52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001d56:	0112      	lsls	r2, r2, #4
 8001d58:	b2d2      	uxtb	r2, r2
 8001d5a:	440b      	add	r3, r1
 8001d5c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d60:	e00a      	b.n	8001d78 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	4908      	ldr	r1, [pc, #32]	; (8001d88 <__NVIC_SetPriority+0x50>)
 8001d68:	88fb      	ldrh	r3, [r7, #6]
 8001d6a:	f003 030f 	and.w	r3, r3, #15
 8001d6e:	3b04      	subs	r3, #4
 8001d70:	0112      	lsls	r2, r2, #4
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	440b      	add	r3, r1
 8001d76:	761a      	strb	r2, [r3, #24]
}
 8001d78:	bf00      	nop
 8001d7a:	370c      	adds	r7, #12
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d82:	4770      	bx	lr
 8001d84:	e000e100 	.word	0xe000e100
 8001d88:	e000ed00 	.word	0xe000ed00

08001d8c <NVIC_EncodePriority>:
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b089      	sub	sp, #36	; 0x24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da0:	69fb      	ldr	r3, [r7, #28]
 8001da2:	f1c3 0307 	rsb	r3, r3, #7
 8001da6:	2b04      	cmp	r3, #4
 8001da8:	bf28      	it	cs
 8001daa:	2304      	movcs	r3, #4
 8001dac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	3304      	adds	r3, #4
 8001db2:	2b06      	cmp	r3, #6
 8001db4:	d902      	bls.n	8001dbc <NVIC_EncodePriority+0x30>
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	3b03      	subs	r3, #3
 8001dba:	e000      	b.n	8001dbe <NVIC_EncodePriority+0x32>
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc0:	f04f 32ff 	mov.w	r2, #4294967295
 8001dc4:	69bb      	ldr	r3, [r7, #24]
 8001dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dca:	43da      	mvns	r2, r3
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	401a      	ands	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	fa01 f303 	lsl.w	r3, r1, r3
 8001dde:	43d9      	mvns	r1, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de4:	4313      	orrs	r3, r2
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3724      	adds	r7, #36	; 0x24
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <__NVIC_SystemReset>:
{
 8001df4:	b480      	push	{r7}
 8001df6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001df8:	f3bf 8f4f 	dsb	sy
}
 8001dfc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001dfe:	4b06      	ldr	r3, [pc, #24]	; (8001e18 <__NVIC_SystemReset+0x24>)
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001e06:	4904      	ldr	r1, [pc, #16]	; (8001e18 <__NVIC_SystemReset+0x24>)
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <__NVIC_SystemReset+0x28>)
 8001e0a:	4313      	orrs	r3, r2
 8001e0c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001e0e:	f3bf 8f4f 	dsb	sy
}
 8001e12:	bf00      	nop
    __NOP();
 8001e14:	bf00      	nop
 8001e16:	e7fd      	b.n	8001e14 <__NVIC_SystemReset+0x20>
 8001e18:	e000ed00 	.word	0xe000ed00
 8001e1c:	05fa0004 	.word	0x05fa0004

08001e20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b082      	sub	sp, #8
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	3b01      	subs	r3, #1
 8001e2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e30:	d301      	bcc.n	8001e36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e32:	2301      	movs	r3, #1
 8001e34:	e00f      	b.n	8001e56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <SysTick_Config+0x40>)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	3b01      	subs	r3, #1
 8001e3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e3e:	210f      	movs	r1, #15
 8001e40:	f04f 30ff 	mov.w	r0, #4294967295
 8001e44:	f7ff ff78 	bl	8001d38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e48:	4b05      	ldr	r3, [pc, #20]	; (8001e60 <SysTick_Config+0x40>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e4e:	4b04      	ldr	r3, [pc, #16]	; (8001e60 <SysTick_Config+0x40>)
 8001e50:	2207      	movs	r2, #7
 8001e52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3708      	adds	r7, #8
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}
 8001e5e:	bf00      	nop
 8001e60:	e000e010 	.word	0xe000e010

08001e64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e6c:	6878      	ldr	r0, [r7, #4]
 8001e6e:	f7ff feef 	bl	8001c50 <__NVIC_SetPriorityGrouping>
}
 8001e72:	bf00      	nop
 8001e74:	3708      	adds	r7, #8
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b086      	sub	sp, #24
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	4603      	mov	r3, r0
 8001e82:	60b9      	str	r1, [r7, #8]
 8001e84:	607a      	str	r2, [r7, #4]
 8001e86:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e88:	f7ff ff06 	bl	8001c98 <__NVIC_GetPriorityGrouping>
 8001e8c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	68b9      	ldr	r1, [r7, #8]
 8001e92:	6978      	ldr	r0, [r7, #20]
 8001e94:	f7ff ff7a 	bl	8001d8c <NVIC_EncodePriority>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff ff49 	bl	8001d38 <__NVIC_SetPriority>
}
 8001ea6:	bf00      	nop
 8001ea8:	3718      	adds	r7, #24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}

08001eae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eae:	b580      	push	{r7, lr}
 8001eb0:	b082      	sub	sp, #8
 8001eb2:	af00      	add	r7, sp, #0
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eb8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fef9 	bl	8001cb4 <__NVIC_EnableIRQ>
}
 8001ec2:	bf00      	nop
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001eca:	b580      	push	{r7, lr}
 8001ecc:	b082      	sub	sp, #8
 8001ece:	af00      	add	r7, sp, #0
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff ff09 	bl	8001cf0 <__NVIC_DisableIRQ>
}
 8001ede:	bf00      	nop
 8001ee0:	3708      	adds	r7, #8
 8001ee2:	46bd      	mov	sp, r7
 8001ee4:	bd80      	pop	{r7, pc}

08001ee6 <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001ee6:	b580      	push	{r7, lr}
 8001ee8:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001eea:	f7ff ff83 	bl	8001df4 <__NVIC_SystemReset>

08001eee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b082      	sub	sp, #8
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff ff92 	bl	8001e20 <SysTick_Config>
 8001efc:	4603      	mov	r3, r0
}
 8001efe:	4618      	mov	r0, r3
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}
	...

08001f08 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b089      	sub	sp, #36	; 0x24
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001f16:	4b89      	ldr	r3, [pc, #548]	; (800213c <HAL_GPIO_Init+0x234>)
 8001f18:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001f1a:	e194      	b.n	8002246 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	2101      	movs	r1, #1
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	fa01 f303 	lsl.w	r3, r1, r3
 8001f28:	4013      	ands	r3, r2
 8001f2a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f000 8186 	beq.w	8002240 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d00b      	beq.n	8001f54 <HAL_GPIO_Init+0x4c>
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	685b      	ldr	r3, [r3, #4]
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d007      	beq.n	8001f54 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f48:	2b11      	cmp	r3, #17
 8001f4a:	d003      	beq.n	8001f54 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	2b12      	cmp	r3, #18
 8001f52:	d130      	bne.n	8001fb6 <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f5a:	69fb      	ldr	r3, [r7, #28]
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	2203      	movs	r2, #3
 8001f60:	fa02 f303 	lsl.w	r3, r2, r3
 8001f64:	43db      	mvns	r3, r3
 8001f66:	69ba      	ldr	r2, [r7, #24]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f6c:	683b      	ldr	r3, [r7, #0]
 8001f6e:	68da      	ldr	r2, [r3, #12]
 8001f70:	69fb      	ldr	r3, [r7, #28]
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f92:	43db      	mvns	r3, r3
 8001f94:	69ba      	ldr	r2, [r7, #24]
 8001f96:	4013      	ands	r3, r2
 8001f98:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	091b      	lsrs	r3, r3, #4
 8001fa0:	f003 0201 	and.w	r2, r3, #1
 8001fa4:	69fb      	ldr	r3, [r7, #28]
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	69ba      	ldr	r2, [r7, #24]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	2203      	movs	r2, #3
 8001fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc6:	43db      	mvns	r3, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	005b      	lsls	r3, r3, #1
 8001fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	69ba      	ldr	r2, [r7, #24]
 8001fe4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d003      	beq.n	8001ff6 <HAL_GPIO_Init+0xee>
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b12      	cmp	r3, #18
 8001ff4:	d123      	bne.n	800203e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ff6:	69fb      	ldr	r3, [r7, #28]
 8001ff8:	08da      	lsrs	r2, r3, #3
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	3208      	adds	r2, #8
 8001ffe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002002:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	f003 0307 	and.w	r3, r3, #7
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	220f      	movs	r2, #15
 800200e:	fa02 f303 	lsl.w	r3, r2, r3
 8002012:	43db      	mvns	r3, r3
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	4013      	ands	r3, r2
 8002018:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	691a      	ldr	r2, [r3, #16]
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	f003 0307 	and.w	r3, r3, #7
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	fa02 f303 	lsl.w	r3, r2, r3
 800202a:	69ba      	ldr	r2, [r7, #24]
 800202c:	4313      	orrs	r3, r2
 800202e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002030:	69fb      	ldr	r3, [r7, #28]
 8002032:	08da      	lsrs	r2, r3, #3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	3208      	adds	r2, #8
 8002038:	69b9      	ldr	r1, [r7, #24]
 800203a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	005b      	lsls	r3, r3, #1
 8002048:	2203      	movs	r2, #3
 800204a:	fa02 f303 	lsl.w	r3, r2, r3
 800204e:	43db      	mvns	r3, r3
 8002050:	69ba      	ldr	r2, [r7, #24]
 8002052:	4013      	ands	r3, r2
 8002054:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0203 	and.w	r2, r3, #3
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	005b      	lsls	r3, r3, #1
 8002062:	fa02 f303 	lsl.w	r3, r2, r3
 8002066:	69ba      	ldr	r2, [r7, #24]
 8002068:	4313      	orrs	r3, r2
 800206a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	69ba      	ldr	r2, [r7, #24]
 8002070:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800207a:	2b00      	cmp	r3, #0
 800207c:	f000 80e0 	beq.w	8002240 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002080:	4b2f      	ldr	r3, [pc, #188]	; (8002140 <HAL_GPIO_Init+0x238>)
 8002082:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002086:	4a2e      	ldr	r2, [pc, #184]	; (8002140 <HAL_GPIO_Init+0x238>)
 8002088:	f043 0302 	orr.w	r3, r3, #2
 800208c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8002090:	4b2b      	ldr	r3, [pc, #172]	; (8002140 <HAL_GPIO_Init+0x238>)
 8002092:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002096:	f003 0302 	and.w	r3, r3, #2
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800209e:	4a29      	ldr	r2, [pc, #164]	; (8002144 <HAL_GPIO_Init+0x23c>)
 80020a0:	69fb      	ldr	r3, [r7, #28]
 80020a2:	089b      	lsrs	r3, r3, #2
 80020a4:	3302      	adds	r3, #2
 80020a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	f003 0303 	and.w	r3, r3, #3
 80020b2:	009b      	lsls	r3, r3, #2
 80020b4:	220f      	movs	r2, #15
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	43db      	mvns	r3, r3
 80020bc:	69ba      	ldr	r2, [r7, #24]
 80020be:	4013      	ands	r3, r2
 80020c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a20      	ldr	r2, [pc, #128]	; (8002148 <HAL_GPIO_Init+0x240>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d052      	beq.n	8002170 <HAL_GPIO_Init+0x268>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a1f      	ldr	r2, [pc, #124]	; (800214c <HAL_GPIO_Init+0x244>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d031      	beq.n	8002136 <HAL_GPIO_Init+0x22e>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a1e      	ldr	r2, [pc, #120]	; (8002150 <HAL_GPIO_Init+0x248>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d02b      	beq.n	8002132 <HAL_GPIO_Init+0x22a>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a1d      	ldr	r2, [pc, #116]	; (8002154 <HAL_GPIO_Init+0x24c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d025      	beq.n	800212e <HAL_GPIO_Init+0x226>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	4a1c      	ldr	r2, [pc, #112]	; (8002158 <HAL_GPIO_Init+0x250>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d01f      	beq.n	800212a <HAL_GPIO_Init+0x222>
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a1b      	ldr	r2, [pc, #108]	; (800215c <HAL_GPIO_Init+0x254>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d019      	beq.n	8002126 <HAL_GPIO_Init+0x21e>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a1a      	ldr	r2, [pc, #104]	; (8002160 <HAL_GPIO_Init+0x258>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d013      	beq.n	8002122 <HAL_GPIO_Init+0x21a>
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	4a19      	ldr	r2, [pc, #100]	; (8002164 <HAL_GPIO_Init+0x25c>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d00d      	beq.n	800211e <HAL_GPIO_Init+0x216>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a18      	ldr	r2, [pc, #96]	; (8002168 <HAL_GPIO_Init+0x260>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d007      	beq.n	800211a <HAL_GPIO_Init+0x212>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a17      	ldr	r2, [pc, #92]	; (800216c <HAL_GPIO_Init+0x264>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d101      	bne.n	8002116 <HAL_GPIO_Init+0x20e>
 8002112:	2309      	movs	r3, #9
 8002114:	e02d      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 8002116:	230a      	movs	r3, #10
 8002118:	e02b      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 800211a:	2308      	movs	r3, #8
 800211c:	e029      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 800211e:	2307      	movs	r3, #7
 8002120:	e027      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 8002122:	2306      	movs	r3, #6
 8002124:	e025      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 8002126:	2305      	movs	r3, #5
 8002128:	e023      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 800212a:	2304      	movs	r3, #4
 800212c:	e021      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 800212e:	2303      	movs	r3, #3
 8002130:	e01f      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 8002132:	2302      	movs	r3, #2
 8002134:	e01d      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 8002136:	2301      	movs	r3, #1
 8002138:	e01b      	b.n	8002172 <HAL_GPIO_Init+0x26a>
 800213a:	bf00      	nop
 800213c:	58000080 	.word	0x58000080
 8002140:	58024400 	.word	0x58024400
 8002144:	58000400 	.word	0x58000400
 8002148:	58020000 	.word	0x58020000
 800214c:	58020400 	.word	0x58020400
 8002150:	58020800 	.word	0x58020800
 8002154:	58020c00 	.word	0x58020c00
 8002158:	58021000 	.word	0x58021000
 800215c:	58021400 	.word	0x58021400
 8002160:	58021800 	.word	0x58021800
 8002164:	58021c00 	.word	0x58021c00
 8002168:	58022000 	.word	0x58022000
 800216c:	58022400 	.word	0x58022400
 8002170:	2300      	movs	r3, #0
 8002172:	69fa      	ldr	r2, [r7, #28]
 8002174:	f002 0203 	and.w	r2, r2, #3
 8002178:	0092      	lsls	r2, r2, #2
 800217a:	4093      	lsls	r3, r2
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002182:	4938      	ldr	r1, [pc, #224]	; (8002264 <HAL_GPIO_Init+0x35c>)
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	089b      	lsrs	r3, r3, #2
 8002188:	3302      	adds	r3, #2
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002196:	693b      	ldr	r3, [r7, #16]
 8002198:	43db      	mvns	r3, r3
 800219a:	69ba      	ldr	r2, [r7, #24]
 800219c:	4013      	ands	r3, r2
 800219e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d003      	beq.n	80021b4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	4313      	orrs	r3, r2
 80021b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80021b4:	697b      	ldr	r3, [r7, #20]
 80021b6:	69ba      	ldr	r2, [r7, #24]
 80021b8:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	43db      	mvns	r3, r3
 80021c4:	69ba      	ldr	r2, [r7, #24]
 80021c6:	4013      	ands	r3, r2
 80021c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d003      	beq.n	80021de <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80021d6:	69ba      	ldr	r2, [r7, #24]
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	4313      	orrs	r3, r2
 80021dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	69ba      	ldr	r2, [r7, #24]
 80021e2:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80021e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	43db      	mvns	r3, r3
 80021f0:	69ba      	ldr	r2, [r7, #24]
 80021f2:	4013      	ands	r3, r2
 80021f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d003      	beq.n	800220a <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	4313      	orrs	r3, r2
 8002208:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800220a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8002212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	43db      	mvns	r3, r3
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4013      	ands	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d003      	beq.n	8002238 <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	4313      	orrs	r3, r2
 8002236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8002238:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	3301      	adds	r3, #1
 8002244:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	681a      	ldr	r2, [r3, #0]
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	fa22 f303 	lsr.w	r3, r2, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	f47f ae63 	bne.w	8001f1c <HAL_GPIO_Init+0x14>
  }
}
 8002256:	bf00      	nop
 8002258:	bf00      	nop
 800225a:	3724      	adds	r7, #36	; 0x24
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	58000400 	.word	0x58000400

08002268 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002268:	b480      	push	{r7}
 800226a:	b087      	sub	sp, #28
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002272:	2300      	movs	r3, #0
 8002274:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002276:	4b75      	ldr	r3, [pc, #468]	; (800244c <HAL_GPIO_DeInit+0x1e4>)
 8002278:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800227a:	e0d9      	b.n	8002430 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800227c:	2201      	movs	r2, #1
 800227e:	697b      	ldr	r3, [r7, #20]
 8002280:	fa02 f303 	lsl.w	r3, r2, r3
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	4013      	ands	r3, r2
 8002288:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2b00      	cmp	r3, #0
 800228e:	f000 80cc 	beq.w	800242a <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002292:	4a6f      	ldr	r2, [pc, #444]	; (8002450 <HAL_GPIO_DeInit+0x1e8>)
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	089b      	lsrs	r3, r3, #2
 8002298:	3302      	adds	r3, #2
 800229a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229e:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	f003 0303 	and.w	r3, r3, #3
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	68ba      	ldr	r2, [r7, #8]
 80022b0:	4013      	ands	r3, r2
 80022b2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a67      	ldr	r2, [pc, #412]	; (8002454 <HAL_GPIO_DeInit+0x1ec>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d037      	beq.n	800232c <HAL_GPIO_DeInit+0xc4>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4a66      	ldr	r2, [pc, #408]	; (8002458 <HAL_GPIO_DeInit+0x1f0>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d031      	beq.n	8002328 <HAL_GPIO_DeInit+0xc0>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a65      	ldr	r2, [pc, #404]	; (800245c <HAL_GPIO_DeInit+0x1f4>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d02b      	beq.n	8002324 <HAL_GPIO_DeInit+0xbc>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a64      	ldr	r2, [pc, #400]	; (8002460 <HAL_GPIO_DeInit+0x1f8>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d025      	beq.n	8002320 <HAL_GPIO_DeInit+0xb8>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a63      	ldr	r2, [pc, #396]	; (8002464 <HAL_GPIO_DeInit+0x1fc>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d01f      	beq.n	800231c <HAL_GPIO_DeInit+0xb4>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a62      	ldr	r2, [pc, #392]	; (8002468 <HAL_GPIO_DeInit+0x200>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d019      	beq.n	8002318 <HAL_GPIO_DeInit+0xb0>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a61      	ldr	r2, [pc, #388]	; (800246c <HAL_GPIO_DeInit+0x204>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d013      	beq.n	8002314 <HAL_GPIO_DeInit+0xac>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a60      	ldr	r2, [pc, #384]	; (8002470 <HAL_GPIO_DeInit+0x208>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d00d      	beq.n	8002310 <HAL_GPIO_DeInit+0xa8>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a5f      	ldr	r2, [pc, #380]	; (8002474 <HAL_GPIO_DeInit+0x20c>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d007      	beq.n	800230c <HAL_GPIO_DeInit+0xa4>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	4a5e      	ldr	r2, [pc, #376]	; (8002478 <HAL_GPIO_DeInit+0x210>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d101      	bne.n	8002308 <HAL_GPIO_DeInit+0xa0>
 8002304:	2309      	movs	r3, #9
 8002306:	e012      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 8002308:	230a      	movs	r3, #10
 800230a:	e010      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 800230c:	2308      	movs	r3, #8
 800230e:	e00e      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 8002310:	2307      	movs	r3, #7
 8002312:	e00c      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 8002314:	2306      	movs	r3, #6
 8002316:	e00a      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 8002318:	2305      	movs	r3, #5
 800231a:	e008      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 800231c:	2304      	movs	r3, #4
 800231e:	e006      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 8002320:	2303      	movs	r3, #3
 8002322:	e004      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 8002324:	2302      	movs	r3, #2
 8002326:	e002      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 8002328:	2301      	movs	r3, #1
 800232a:	e000      	b.n	800232e <HAL_GPIO_DeInit+0xc6>
 800232c:	2300      	movs	r3, #0
 800232e:	697a      	ldr	r2, [r7, #20]
 8002330:	f002 0203 	and.w	r2, r2, #3
 8002334:	0092      	lsls	r2, r2, #2
 8002336:	4093      	lsls	r3, r2
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	429a      	cmp	r2, r3
 800233c:	d136      	bne.n	80023ac <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	43db      	mvns	r3, r3
 8002346:	401a      	ands	r2, r3
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	685a      	ldr	r2, [r3, #4]
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	43db      	mvns	r3, r3
 8002354:	401a      	ands	r2, r3
 8002356:	693b      	ldr	r3, [r7, #16]
 8002358:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800235a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	43db      	mvns	r3, r3
 8002364:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002368:	4013      	ands	r3, r2
 800236a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800236c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002370:	685a      	ldr	r2, [r3, #4]
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	43db      	mvns	r3, r3
 8002376:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800237a:	4013      	ands	r3, r2
 800237c:	604b      	str	r3, [r1, #4]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	f003 0303 	and.w	r3, r3, #3
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	220f      	movs	r2, #15
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800238e:	4a30      	ldr	r2, [pc, #192]	; (8002450 <HAL_GPIO_DeInit+0x1e8>)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	089b      	lsrs	r3, r3, #2
 8002394:	3302      	adds	r3, #2
 8002396:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	43da      	mvns	r2, r3
 800239e:	482c      	ldr	r0, [pc, #176]	; (8002450 <HAL_GPIO_DeInit+0x1e8>)
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	089b      	lsrs	r3, r3, #2
 80023a4:	400a      	ands	r2, r1
 80023a6:	3302      	adds	r3, #2
 80023a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	697b      	ldr	r3, [r7, #20]
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	2103      	movs	r1, #3
 80023b6:	fa01 f303 	lsl.w	r3, r1, r3
 80023ba:	431a      	orrs	r2, r3
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	08da      	lsrs	r2, r3, #3
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3208      	adds	r2, #8
 80023c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	220f      	movs	r2, #15
 80023d6:	fa02 f303 	lsl.w	r3, r2, r3
 80023da:	43db      	mvns	r3, r3
 80023dc:	697a      	ldr	r2, [r7, #20]
 80023de:	08d2      	lsrs	r2, r2, #3
 80023e0:	4019      	ands	r1, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3208      	adds	r2, #8
 80023e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	68da      	ldr	r2, [r3, #12]
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	2103      	movs	r1, #3
 80023f4:	fa01 f303 	lsl.w	r3, r1, r3
 80023f8:	43db      	mvns	r3, r3
 80023fa:	401a      	ands	r2, r3
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	685a      	ldr	r2, [r3, #4]
 8002404:	2101      	movs	r1, #1
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	fa01 f303 	lsl.w	r3, r1, r3
 800240c:	43db      	mvns	r3, r3
 800240e:	401a      	ands	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689a      	ldr	r2, [r3, #8]
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	2103      	movs	r1, #3
 800241e:	fa01 f303 	lsl.w	r3, r1, r3
 8002422:	43db      	mvns	r3, r3
 8002424:	401a      	ands	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	609a      	str	r2, [r3, #8]
    }

    position++;
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	3301      	adds	r3, #1
 800242e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 8002430:	683a      	ldr	r2, [r7, #0]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	fa22 f303 	lsr.w	r3, r2, r3
 8002438:	2b00      	cmp	r3, #0
 800243a:	f47f af1f 	bne.w	800227c <HAL_GPIO_DeInit+0x14>
  }
}
 800243e:	bf00      	nop
 8002440:	bf00      	nop
 8002442:	371c      	adds	r7, #28
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr
 800244c:	58000080 	.word	0x58000080
 8002450:	58000400 	.word	0x58000400
 8002454:	58020000 	.word	0x58020000
 8002458:	58020400 	.word	0x58020400
 800245c:	58020800 	.word	0x58020800
 8002460:	58020c00 	.word	0x58020c00
 8002464:	58021000 	.word	0x58021000
 8002468:	58021400 	.word	0x58021400
 800246c:	58021800 	.word	0x58021800
 8002470:	58021c00 	.word	0x58021c00
 8002474:	58022000 	.word	0x58022000
 8002478:	58022400 	.word	0x58022400

0800247c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800247c:	b480      	push	{r7}
 800247e:	b085      	sub	sp, #20
 8002480:	af00      	add	r7, sp, #0
 8002482:	6078      	str	r0, [r7, #4]
 8002484:	460b      	mov	r3, r1
 8002486:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691a      	ldr	r2, [r3, #16]
 800248c:	887b      	ldrh	r3, [r7, #2]
 800248e:	4013      	ands	r3, r2
 8002490:	2b00      	cmp	r3, #0
 8002492:	d002      	beq.n	800249a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002494:	2301      	movs	r3, #1
 8002496:	73fb      	strb	r3, [r7, #15]
 8002498:	e001      	b.n	800249e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800249a:	2300      	movs	r3, #0
 800249c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800249e:	7bfb      	ldrb	r3, [r7, #15]
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3714      	adds	r7, #20
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	460b      	mov	r3, r1
 80024b6:	807b      	strh	r3, [r7, #2]
 80024b8:	4613      	mov	r3, r2
 80024ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024bc:	787b      	ldrb	r3, [r7, #1]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024c2:	887a      	ldrh	r2, [r7, #2]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80024c8:	e003      	b.n	80024d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80024ca:	887b      	ldrh	r3, [r7, #2]
 80024cc:	041a      	lsls	r2, r3, #16
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	619a      	str	r2, [r3, #24]
}
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80024de:	b480      	push	{r7}
 80024e0:	b085      	sub	sp, #20
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	460b      	mov	r3, r1
 80024e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	695b      	ldr	r3, [r3, #20]
 80024ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024f0:	887a      	ldrh	r2, [r7, #2]
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4013      	ands	r3, r2
 80024f6:	041a      	lsls	r2, r3, #16
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	43d9      	mvns	r1, r3
 80024fc:	887b      	ldrh	r3, [r7, #2]
 80024fe:	400b      	ands	r3, r1
 8002500:	431a      	orrs	r2, r3
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	619a      	str	r2, [r3, #24]
}
 8002506:	bf00      	nop
 8002508:	3714      	adds	r7, #20
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr

08002512 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002512:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002514:	b08f      	sub	sp, #60	; 0x3c
 8002516:	af0a      	add	r7, sp, #40	; 0x28
 8002518:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	e116      	b.n	8002752 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8002530:	b2db      	uxtb	r3, r3
 8002532:	2b00      	cmp	r3, #0
 8002534:	d106      	bne.n	8002544 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	f007 f9a6 	bl	8009890 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2203      	movs	r2, #3
 8002548:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002550:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002554:	2b00      	cmp	r3, #0
 8002556:	d102      	bne.n	800255e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	2200      	movs	r2, #0
 800255c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f004 f955 	bl	8006812 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	603b      	str	r3, [r7, #0]
 800256e:	687e      	ldr	r6, [r7, #4]
 8002570:	466d      	mov	r5, sp
 8002572:	f106 0410 	add.w	r4, r6, #16
 8002576:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002578:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800257a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800257c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800257e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002582:	e885 0003 	stmia.w	r5, {r0, r1}
 8002586:	1d33      	adds	r3, r6, #4
 8002588:	cb0e      	ldmia	r3, {r1, r2, r3}
 800258a:	6838      	ldr	r0, [r7, #0]
 800258c:	f004 f820 	bl	80065d0 <USB_CoreInit>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d005      	beq.n	80025a2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2202      	movs	r2, #2
 800259a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e0d7      	b.n	8002752 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	2100      	movs	r1, #0
 80025a8:	4618      	mov	r0, r3
 80025aa:	f004 f943 	bl	8006834 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025ae:	2300      	movs	r3, #0
 80025b0:	73fb      	strb	r3, [r7, #15]
 80025b2:	e04a      	b.n	800264a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80025b4:	7bfa      	ldrb	r2, [r7, #15]
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4613      	mov	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	009b      	lsls	r3, r3, #2
 80025c0:	440b      	add	r3, r1
 80025c2:	333d      	adds	r3, #61	; 0x3d
 80025c4:	2201      	movs	r2, #1
 80025c6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80025c8:	7bfa      	ldrb	r2, [r7, #15]
 80025ca:	6879      	ldr	r1, [r7, #4]
 80025cc:	4613      	mov	r3, r2
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	1a9b      	subs	r3, r3, r2
 80025d2:	009b      	lsls	r3, r3, #2
 80025d4:	440b      	add	r3, r1
 80025d6:	333c      	adds	r3, #60	; 0x3c
 80025d8:	7bfa      	ldrb	r2, [r7, #15]
 80025da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80025dc:	7bfa      	ldrb	r2, [r7, #15]
 80025de:	7bfb      	ldrb	r3, [r7, #15]
 80025e0:	b298      	uxth	r0, r3
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	4613      	mov	r3, r2
 80025e6:	00db      	lsls	r3, r3, #3
 80025e8:	1a9b      	subs	r3, r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	440b      	add	r3, r1
 80025ee:	3342      	adds	r3, #66	; 0x42
 80025f0:	4602      	mov	r2, r0
 80025f2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80025f4:	7bfa      	ldrb	r2, [r7, #15]
 80025f6:	6879      	ldr	r1, [r7, #4]
 80025f8:	4613      	mov	r3, r2
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	1a9b      	subs	r3, r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	440b      	add	r3, r1
 8002602:	333f      	adds	r3, #63	; 0x3f
 8002604:	2200      	movs	r2, #0
 8002606:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002608:	7bfa      	ldrb	r2, [r7, #15]
 800260a:	6879      	ldr	r1, [r7, #4]
 800260c:	4613      	mov	r3, r2
 800260e:	00db      	lsls	r3, r3, #3
 8002610:	1a9b      	subs	r3, r3, r2
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	440b      	add	r3, r1
 8002616:	3344      	adds	r3, #68	; 0x44
 8002618:	2200      	movs	r2, #0
 800261a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800261c:	7bfa      	ldrb	r2, [r7, #15]
 800261e:	6879      	ldr	r1, [r7, #4]
 8002620:	4613      	mov	r3, r2
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	1a9b      	subs	r3, r3, r2
 8002626:	009b      	lsls	r3, r3, #2
 8002628:	440b      	add	r3, r1
 800262a:	3348      	adds	r3, #72	; 0x48
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002630:	7bfa      	ldrb	r2, [r7, #15]
 8002632:	6879      	ldr	r1, [r7, #4]
 8002634:	4613      	mov	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	1a9b      	subs	r3, r3, r2
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	440b      	add	r3, r1
 800263e:	3350      	adds	r3, #80	; 0x50
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002644:	7bfb      	ldrb	r3, [r7, #15]
 8002646:	3301      	adds	r3, #1
 8002648:	73fb      	strb	r3, [r7, #15]
 800264a:	7bfa      	ldrb	r2, [r7, #15]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	429a      	cmp	r2, r3
 8002652:	d3af      	bcc.n	80025b4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002654:	2300      	movs	r3, #0
 8002656:	73fb      	strb	r3, [r7, #15]
 8002658:	e044      	b.n	80026e4 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800265a:	7bfa      	ldrb	r2, [r7, #15]
 800265c:	6879      	ldr	r1, [r7, #4]
 800265e:	4613      	mov	r3, r2
 8002660:	00db      	lsls	r3, r3, #3
 8002662:	1a9b      	subs	r3, r3, r2
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	440b      	add	r3, r1
 8002668:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800266c:	2200      	movs	r2, #0
 800266e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002670:	7bfa      	ldrb	r2, [r7, #15]
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	4613      	mov	r3, r2
 8002676:	00db      	lsls	r3, r3, #3
 8002678:	1a9b      	subs	r3, r3, r2
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	440b      	add	r3, r1
 800267e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8002682:	7bfa      	ldrb	r2, [r7, #15]
 8002684:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002686:	7bfa      	ldrb	r2, [r7, #15]
 8002688:	6879      	ldr	r1, [r7, #4]
 800268a:	4613      	mov	r3, r2
 800268c:	00db      	lsls	r3, r3, #3
 800268e:	1a9b      	subs	r3, r3, r2
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	440b      	add	r3, r1
 8002694:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002698:	2200      	movs	r2, #0
 800269a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800269c:	7bfa      	ldrb	r2, [r7, #15]
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4613      	mov	r3, r2
 80026a2:	00db      	lsls	r3, r3, #3
 80026a4:	1a9b      	subs	r3, r3, r2
 80026a6:	009b      	lsls	r3, r3, #2
 80026a8:	440b      	add	r3, r1
 80026aa:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80026b2:	7bfa      	ldrb	r2, [r7, #15]
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	4613      	mov	r3, r2
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	1a9b      	subs	r3, r3, r2
 80026bc:	009b      	lsls	r3, r3, #2
 80026be:	440b      	add	r3, r1
 80026c0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80026c8:	7bfa      	ldrb	r2, [r7, #15]
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	4613      	mov	r3, r2
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	1a9b      	subs	r3, r3, r2
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	440b      	add	r3, r1
 80026d6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80026de:	7bfb      	ldrb	r3, [r7, #15]
 80026e0:	3301      	adds	r3, #1
 80026e2:	73fb      	strb	r3, [r7, #15]
 80026e4:	7bfa      	ldrb	r2, [r7, #15]
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	429a      	cmp	r2, r3
 80026ec:	d3b5      	bcc.n	800265a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	603b      	str	r3, [r7, #0]
 80026f4:	687e      	ldr	r6, [r7, #4]
 80026f6:	466d      	mov	r5, sp
 80026f8:	f106 0410 	add.w	r4, r6, #16
 80026fc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80026fe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002700:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002702:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002704:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002708:	e885 0003 	stmia.w	r5, {r0, r1}
 800270c:	1d33      	adds	r3, r6, #4
 800270e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002710:	6838      	ldr	r0, [r7, #0]
 8002712:	f004 f8b9 	bl	8006888 <USB_DevInit>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d005      	beq.n	8002728 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2202      	movs	r2, #2
 8002720:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e014      	b.n	8002752 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	2b01      	cmp	r3, #1
 800273e:	d102      	bne.n	8002746 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f001 f8d5 	bl	80038f0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f005 f988 	bl	8007a60 <USB_DevDisconnect>

  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	3714      	adds	r7, #20
 8002756:	46bd      	mov	sp, r7
 8002758:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800275a <HAL_PCD_DeInit>:
  * @brief  DeInitializes the PCD peripheral.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_DeInit(PCD_HandleTypeDef *hpcd)
{
 800275a:	b580      	push	{r7, lr}
 800275c:	b082      	sub	sp, #8
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_PCD_DeInit+0x12>
  {
    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e015      	b.n	8002798 <HAL_PCD_DeInit+0x3e>
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2203      	movs	r2, #3
 8002770:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Stop Device */
  if (USB_StopDevice(hpcd->Instance) != HAL_OK)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4618      	mov	r0, r3
 800277a:	f005 f8db 	bl	8007934 <USB_StopDevice>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <HAL_PCD_DeInit+0x2e>
  {
    return HAL_ERROR;
 8002784:	2301      	movs	r3, #1
 8002786:	e007      	b.n	8002798 <HAL_PCD_DeInit+0x3e>

  /* DeInit the low level hardware */
  hpcd->MspDeInitCallback(hpcd);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_PCD_MspDeInit(hpcd);
 8002788:	6878      	ldr	r0, [r7, #4]
 800278a:	f007 f8f3 	bl	8009974 <HAL_PCD_MspDeInit>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  hpcd->State = HAL_PCD_STATE_RESET;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  return HAL_OK;
 8002796:	2300      	movs	r3, #0
}
 8002798:	4618      	mov	r0, r3
 800279a:	3708      	adds	r7, #8
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b084      	sub	sp, #16
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d101      	bne.n	80027bc <HAL_PCD_Start+0x1c>
 80027b8:	2302      	movs	r3, #2
 80027ba:	e020      	b.n	80027fe <HAL_PCD_Start+0x5e>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2201      	movs	r2, #1
 80027c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c8:	2b01      	cmp	r3, #1
 80027ca:	d109      	bne.n	80027e0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d005      	beq.n	80027e0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027d8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f004 f803 	bl	80067f0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	4618      	mov	r0, r3
 80027f0:	f005 f915 	bl	8007a1e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2200      	movs	r2, #0
 80027f8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80027fc:	2300      	movs	r3, #0
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3710      	adds	r7, #16
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}

08002806 <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 8002806:	b580      	push	{r7, lr}
 8002808:	b084      	sub	sp, #16
 800280a:	af00      	add	r7, sp, #0
 800280c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800281a:	2b01      	cmp	r3, #1
 800281c:	d101      	bne.n	8002822 <HAL_PCD_Stop+0x1c>
 800281e:	2302      	movs	r3, #2
 8002820:	e026      	b.n	8002870 <HAL_PCD_Stop+0x6a>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2201      	movs	r2, #1
 8002826:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_DISABLE(hpcd);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4618      	mov	r0, r3
 8002830:	f003 ffef 	bl	8006812 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f005 f911 	bl	8007a60 <USB_DevDisconnect>

  (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	2110      	movs	r1, #16
 8002844:	4618      	mov	r0, r3
 8002846:	f004 f97d 	bl	8006b44 <USB_FlushTxFifo>

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800284e:	2b01      	cmp	r3, #1
 8002850:	d109      	bne.n	8002866 <HAL_PCD_Stop+0x60>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002856:	2b01      	cmp	r3, #1
 8002858:	d005      	beq.n	8002866 <HAL_PCD_Stop+0x60>
  {
    /* Disable USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800285e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_UNLOCK(hpcd);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2200      	movs	r2, #0
 800286a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3710      	adds	r7, #16
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002878:	b590      	push	{r4, r7, lr}
 800287a:	b08d      	sub	sp, #52	; 0x34
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002886:	6a3b      	ldr	r3, [r7, #32]
 8002888:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	4618      	mov	r0, r3
 8002890:	f005 f99a 	bl	8007bc8 <USB_GetMode>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	f040 83ca 	bne.w	8003030 <HAL_PCD_IRQHandler+0x7b8>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4618      	mov	r0, r3
 80028a2:	f005 f8fe 	bl	8007aa2 <USB_ReadInterrupts>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	f000 83c0 	beq.w	800302e <HAL_PCD_IRQHandler+0x7b6>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	4618      	mov	r0, r3
 80028b4:	f005 f8f5 	bl	8007aa2 <USB_ReadInterrupts>
 80028b8:	4603      	mov	r3, r0
 80028ba:	f003 0302 	and.w	r3, r3, #2
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d107      	bne.n	80028d2 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	695a      	ldr	r2, [r3, #20]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f002 0202 	and.w	r2, r2, #2
 80028d0:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f005 f8e3 	bl	8007aa2 <USB_ReadInterrupts>
 80028dc:	4603      	mov	r3, r0
 80028de:	f003 0310 	and.w	r3, r3, #16
 80028e2:	2b10      	cmp	r3, #16
 80028e4:	d161      	bne.n	80029aa <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	699a      	ldr	r2, [r3, #24]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 0210 	bic.w	r2, r2, #16
 80028f4:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80028f6:	6a3b      	ldr	r3, [r7, #32]
 80028f8:	6a1b      	ldr	r3, [r3, #32]
 80028fa:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80028fc:	69bb      	ldr	r3, [r7, #24]
 80028fe:	f003 020f 	and.w	r2, r3, #15
 8002902:	4613      	mov	r3, r2
 8002904:	00db      	lsls	r3, r3, #3
 8002906:	1a9b      	subs	r3, r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	4413      	add	r3, r2
 8002912:	3304      	adds	r3, #4
 8002914:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	0c5b      	lsrs	r3, r3, #17
 800291a:	f003 030f 	and.w	r3, r3, #15
 800291e:	2b02      	cmp	r3, #2
 8002920:	d124      	bne.n	800296c <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002928:	4013      	ands	r3, r2
 800292a:	2b00      	cmp	r3, #0
 800292c:	d035      	beq.n	800299a <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002932:	69bb      	ldr	r3, [r7, #24]
 8002934:	091b      	lsrs	r3, r3, #4
 8002936:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002938:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800293c:	b29b      	uxth	r3, r3
 800293e:	461a      	mov	r2, r3
 8002940:	6a38      	ldr	r0, [r7, #32]
 8002942:	f004 fecb 	bl	80076dc <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	68da      	ldr	r2, [r3, #12]
 800294a:	69bb      	ldr	r3, [r7, #24]
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002952:	441a      	add	r2, r3
 8002954:	697b      	ldr	r3, [r7, #20]
 8002956:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	699a      	ldr	r2, [r3, #24]
 800295c:	69bb      	ldr	r3, [r7, #24]
 800295e:	091b      	lsrs	r3, r3, #4
 8002960:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002964:	441a      	add	r2, r3
 8002966:	697b      	ldr	r3, [r7, #20]
 8002968:	619a      	str	r2, [r3, #24]
 800296a:	e016      	b.n	800299a <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	0c5b      	lsrs	r3, r3, #17
 8002970:	f003 030f 	and.w	r3, r3, #15
 8002974:	2b06      	cmp	r3, #6
 8002976:	d110      	bne.n	800299a <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800297e:	2208      	movs	r2, #8
 8002980:	4619      	mov	r1, r3
 8002982:	6a38      	ldr	r0, [r7, #32]
 8002984:	f004 feaa 	bl	80076dc <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	699a      	ldr	r2, [r3, #24]
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	091b      	lsrs	r3, r3, #4
 8002990:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002994:	441a      	add	r2, r3
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	699a      	ldr	r2, [r3, #24]
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f042 0210 	orr.w	r2, r2, #16
 80029a8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f005 f877 	bl	8007aa2 <USB_ReadInterrupts>
 80029b4:	4603      	mov	r3, r0
 80029b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80029ba:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80029be:	d16e      	bne.n	8002a9e <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 80029c0:	2300      	movs	r3, #0
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	4618      	mov	r0, r3
 80029ca:	f005 f87d 	bl	8007ac8 <USB_ReadDevAllOutEpInterrupt>
 80029ce:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80029d0:	e062      	b.n	8002a98 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80029d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d4:	f003 0301 	and.w	r3, r3, #1
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d057      	beq.n	8002a8c <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80029e2:	b2d2      	uxtb	r2, r2
 80029e4:	4611      	mov	r1, r2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f005 f8a2 	bl	8007b30 <USB_ReadDevOutEPInterrupt>
 80029ec:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	f003 0301 	and.w	r3, r3, #1
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d00c      	beq.n	8002a12 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	015a      	lsls	r2, r3, #5
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	4413      	add	r3, r2
 8002a00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a04:	461a      	mov	r2, r3
 8002a06:	2301      	movs	r3, #1
 8002a08:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002a0a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f000 fdc5 	bl	800359c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d00c      	beq.n	8002a36 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	015a      	lsls	r2, r3, #5
 8002a20:	69fb      	ldr	r3, [r7, #28]
 8002a22:	4413      	add	r3, r2
 8002a24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a28:	461a      	mov	r2, r3
 8002a2a:	2308      	movs	r3, #8
 8002a2c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002a2e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f000 febf 	bl	80037b4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a42:	015a      	lsls	r2, r3, #5
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	4413      	add	r3, r2
 8002a48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a4c:	461a      	mov	r2, r3
 8002a4e:	2310      	movs	r3, #16
 8002a50:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	f003 0320 	and.w	r3, r3, #32
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d008      	beq.n	8002a6e <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a5e:	015a      	lsls	r2, r3, #5
 8002a60:	69fb      	ldr	r3, [r7, #28]
 8002a62:	4413      	add	r3, r2
 8002a64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a68:	461a      	mov	r2, r3
 8002a6a:	2320      	movs	r3, #32
 8002a6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002a6e:	693b      	ldr	r3, [r7, #16]
 8002a70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d009      	beq.n	8002a8c <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7a:	015a      	lsls	r2, r3, #5
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	4413      	add	r3, r2
 8002a80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002a84:	461a      	mov	r2, r3
 8002a86:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a8a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8e:	3301      	adds	r3, #1
 8002a90:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002a92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a94:	085b      	lsrs	r3, r3, #1
 8002a96:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d199      	bne.n	80029d2 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	f004 fffd 	bl	8007aa2 <USB_ReadInterrupts>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002aae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002ab2:	f040 80c0 	bne.w	8002c36 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f005 f81e 	bl	8007afc <USB_ReadDevAllInEpInterrupt>
 8002ac0:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002ac6:	e0b2      	b.n	8002c2e <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f000 80a7 	beq.w	8002c22 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ada:	b2d2      	uxtb	r2, r2
 8002adc:	4611      	mov	r1, r2
 8002ade:	4618      	mov	r0, r3
 8002ae0:	f005 f844 	bl	8007b6c <USB_ReadDevInEPInterrupt>
 8002ae4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002ae6:	693b      	ldr	r3, [r7, #16]
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d057      	beq.n	8002ba0 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af2:	f003 030f 	and.w	r3, r3, #15
 8002af6:	2201      	movs	r2, #1
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002b04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	43db      	mvns	r3, r3
 8002b0a:	69f9      	ldr	r1, [r7, #28]
 8002b0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002b10:	4013      	ands	r3, r2
 8002b12:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b16:	015a      	lsls	r2, r3, #5
 8002b18:	69fb      	ldr	r3, [r7, #28]
 8002b1a:	4413      	add	r3, r2
 8002b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002b20:	461a      	mov	r2, r3
 8002b22:	2301      	movs	r3, #1
 8002b24:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	691b      	ldr	r3, [r3, #16]
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d132      	bne.n	8002b94 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8002b2e:	6879      	ldr	r1, [r7, #4]
 8002b30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b32:	4613      	mov	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	1a9b      	subs	r3, r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	440b      	add	r3, r1
 8002b3c:	3348      	adds	r3, #72	; 0x48
 8002b3e:	6819      	ldr	r1, [r3, #0]
 8002b40:	6878      	ldr	r0, [r7, #4]
 8002b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b44:	4613      	mov	r3, r2
 8002b46:	00db      	lsls	r3, r3, #3
 8002b48:	1a9b      	subs	r3, r3, r2
 8002b4a:	009b      	lsls	r3, r3, #2
 8002b4c:	4403      	add	r3, r0
 8002b4e:	3344      	adds	r3, #68	; 0x44
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4419      	add	r1, r3
 8002b54:	6878      	ldr	r0, [r7, #4]
 8002b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b58:	4613      	mov	r3, r2
 8002b5a:	00db      	lsls	r3, r3, #3
 8002b5c:	1a9b      	subs	r3, r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	4403      	add	r3, r0
 8002b62:	3348      	adds	r3, #72	; 0x48
 8002b64:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d113      	bne.n	8002b94 <HAL_PCD_IRQHandler+0x31c>
 8002b6c:	6879      	ldr	r1, [r7, #4]
 8002b6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b70:	4613      	mov	r3, r2
 8002b72:	00db      	lsls	r3, r3, #3
 8002b74:	1a9b      	subs	r3, r3, r2
 8002b76:	009b      	lsls	r3, r3, #2
 8002b78:	440b      	add	r3, r1
 8002b7a:	3350      	adds	r3, #80	; 0x50
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d108      	bne.n	8002b94 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6818      	ldr	r0, [r3, #0]
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002b8c:	461a      	mov	r2, r3
 8002b8e:	2101      	movs	r1, #1
 8002b90:	f005 f84c 	bl	8007c2c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b96:	b2db      	uxtb	r3, r3
 8002b98:	4619      	mov	r1, r3
 8002b9a:	6878      	ldr	r0, [r7, #4]
 8002b9c:	f006 ff3b 	bl	8009a16 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f003 0308 	and.w	r3, r3, #8
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d008      	beq.n	8002bbc <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bac:	015a      	lsls	r2, r3, #5
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	4413      	add	r3, r2
 8002bb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	2308      	movs	r3, #8
 8002bba:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	f003 0310 	and.w	r3, r3, #16
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d008      	beq.n	8002bd8 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	015a      	lsls	r2, r3, #5
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	4413      	add	r3, r2
 8002bce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d008      	beq.n	8002bf4 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be4:	015a      	lsls	r2, r3, #5
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	4413      	add	r3, r2
 8002bea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002bee:	461a      	mov	r2, r3
 8002bf0:	2340      	movs	r3, #64	; 0x40
 8002bf2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8002bf4:	693b      	ldr	r3, [r7, #16]
 8002bf6:	f003 0302 	and.w	r3, r3, #2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d008      	beq.n	8002c10 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c00:	015a      	lsls	r2, r3, #5
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	4413      	add	r3, r2
 8002c06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	2302      	movs	r3, #2
 8002c0e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002c1a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002c1c:	6878      	ldr	r0, [r7, #4]
 8002c1e:	f000 fc30 	bl	8003482 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002c22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c24:	3301      	adds	r3, #1
 8002c26:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002c28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c2a:	085b      	lsrs	r3, r3, #1
 8002c2c:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	f47f af49 	bne.w	8002ac8 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f004 ff31 	bl	8007aa2 <USB_ReadInterrupts>
 8002c40:	4603      	mov	r3, r0
 8002c42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002c46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c4a:	d122      	bne.n	8002c92 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	69fa      	ldr	r2, [r7, #28]
 8002c56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002c5a:	f023 0301 	bic.w	r3, r3, #1
 8002c5e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d108      	bne.n	8002c7c <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002c72:	2100      	movs	r1, #0
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f000 fe5f 	bl	8003938 <HAL_PCDEx_LPM_Callback>
 8002c7a:	e002      	b.n	8002c82 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f006 ff41 	bl	8009b04 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	695a      	ldr	r2, [r3, #20]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002c90:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f004 ff03 	bl	8007aa2 <USB_ReadInterrupts>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ca2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002ca6:	d112      	bne.n	8002cce <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d102      	bne.n	8002cbe <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f006 fefd 	bl	8009ab8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	695a      	ldr	r2, [r3, #20]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002ccc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f004 fee5 	bl	8007aa2 <USB_ReadInterrupts>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002cde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002ce2:	d121      	bne.n	8002d28 <HAL_PCD_IRQHandler+0x4b0>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	695a      	ldr	r2, [r3, #20]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002cf2:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d111      	bne.n	8002d22 <HAL_PCD_IRQHandler+0x4aa>
      {
        hpcd->LPM_State = LPM_L1;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d0c:	089b      	lsrs	r3, r3, #2
 8002d0e:	f003 020f 	and.w	r2, r3, #15
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002d18:	2101      	movs	r1, #1
 8002d1a:	6878      	ldr	r0, [r7, #4]
 8002d1c:	f000 fe0c 	bl	8003938 <HAL_PCDEx_LPM_Callback>
 8002d20:	e002      	b.n	8002d28 <HAL_PCD_IRQHandler+0x4b0>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f006 fec8 	bl	8009ab8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	f004 feb8 	bl	8007aa2 <USB_ReadInterrupts>
 8002d32:	4603      	mov	r3, r0
 8002d34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d3c:	f040 80c7 	bne.w	8002ece <HAL_PCD_IRQHandler+0x656>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	69fa      	ldr	r2, [r7, #28]
 8002d4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002d4e:	f023 0301 	bic.w	r3, r3, #1
 8002d52:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	2110      	movs	r1, #16
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f003 fef2 	bl	8006b44 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d60:	2300      	movs	r3, #0
 8002d62:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d64:	e056      	b.n	8002e14 <HAL_PCD_IRQHandler+0x59c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d68:	015a      	lsls	r2, r3, #5
 8002d6a:	69fb      	ldr	r3, [r7, #28]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d72:	461a      	mov	r2, r3
 8002d74:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002d78:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d7c:	015a      	lsls	r2, r3, #5
 8002d7e:	69fb      	ldr	r3, [r7, #28]
 8002d80:	4413      	add	r3, r2
 8002d82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002d8a:	0151      	lsls	r1, r2, #5
 8002d8c:	69fa      	ldr	r2, [r7, #28]
 8002d8e:	440a      	add	r2, r1
 8002d90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002d94:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002d98:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8002d9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d9c:	015a      	lsls	r2, r3, #5
 8002d9e:	69fb      	ldr	r3, [r7, #28]
 8002da0:	4413      	add	r3, r2
 8002da2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002daa:	0151      	lsls	r1, r2, #5
 8002dac:	69fa      	ldr	r2, [r7, #28]
 8002dae:	440a      	add	r2, r1
 8002db0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8002db4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002db8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002dba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dbc:	015a      	lsls	r2, r3, #5
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002dc6:	461a      	mov	r2, r3
 8002dc8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002dcc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002dce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd0:	015a      	lsls	r2, r3, #5
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dde:	0151      	lsls	r1, r2, #5
 8002de0:	69fa      	ldr	r2, [r7, #28]
 8002de2:	440a      	add	r2, r1
 8002de4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002de8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002dec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df0:	015a      	lsls	r2, r3, #5
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	4413      	add	r3, r2
 8002df6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dfe:	0151      	lsls	r1, r2, #5
 8002e00:	69fa      	ldr	r2, [r7, #28]
 8002e02:	440a      	add	r2, r1
 8002e04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8002e08:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002e0c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e10:	3301      	adds	r3, #1
 8002e12:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d3a3      	bcc.n	8002d66 <HAL_PCD_IRQHandler+0x4ee>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e24:	69db      	ldr	r3, [r3, #28]
 8002e26:	69fa      	ldr	r2, [r7, #28]
 8002e28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e2c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8002e30:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d016      	beq.n	8002e68 <HAL_PCD_IRQHandler+0x5f0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002e3a:	69fb      	ldr	r3, [r7, #28]
 8002e3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e40:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e44:	69fa      	ldr	r2, [r7, #28]
 8002e46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e4a:	f043 030b 	orr.w	r3, r3, #11
 8002e4e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e60:	f043 030b 	orr.w	r3, r3, #11
 8002e64:	6453      	str	r3, [r2, #68]	; 0x44
 8002e66:	e015      	b.n	8002e94 <HAL_PCD_IRQHandler+0x61c>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002e68:	69fb      	ldr	r3, [r7, #28]
 8002e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e6e:	695a      	ldr	r2, [r3, #20]
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e76:	4619      	mov	r1, r3
 8002e78:	f242 032b 	movw	r3, #8235	; 0x202b
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	69fa      	ldr	r2, [r7, #28]
 8002e8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002e8e:	f043 030b 	orr.w	r3, r3, #11
 8002e92:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	69fa      	ldr	r2, [r7, #28]
 8002e9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002ea2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8002ea6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6818      	ldr	r0, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	691b      	ldr	r3, [r3, #16]
 8002eb0:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002eb8:	461a      	mov	r2, r3
 8002eba:	f004 feb7 	bl	8007c2c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8002ecc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f004 fde5 	bl	8007aa2 <USB_ReadInterrupts>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ede:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ee2:	d124      	bne.n	8002f2e <HAL_PCD_IRQHandler+0x6b6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f004 fe7b 	bl	8007be4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f003 fe87 	bl	8006c06 <USB_GetDevSpeed>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	461a      	mov	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681c      	ldr	r4, [r3, #0]
 8002f04:	f002 f984 	bl	8005210 <HAL_RCC_GetHCLKFreq>
 8002f08:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	461a      	mov	r2, r3
 8002f12:	4620      	mov	r0, r4
 8002f14:	f003 fbca 	bl	80066ac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f006 fda4 	bl	8009a66 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	695a      	ldr	r2, [r3, #20]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8002f2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4618      	mov	r0, r3
 8002f34:	f004 fdb5 	bl	8007aa2 <USB_ReadInterrupts>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b08      	cmp	r3, #8
 8002f40:	d10a      	bne.n	8002f58 <HAL_PCD_IRQHandler+0x6e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f006 fd81 	bl	8009a4a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	695a      	ldr	r2, [r3, #20]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f002 0208 	and.w	r2, r2, #8
 8002f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	f004 fda0 	bl	8007aa2 <USB_ReadInterrupts>
 8002f62:	4603      	mov	r3, r0
 8002f64:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f6c:	d10f      	bne.n	8002f8e <HAL_PCD_IRQHandler+0x716>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f74:	b2db      	uxtb	r3, r3
 8002f76:	4619      	mov	r1, r3
 8002f78:	6878      	ldr	r0, [r7, #4]
 8002f7a:	f006 fde3 	bl	8009b44 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	695a      	ldr	r2, [r3, #20]
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8002f8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4618      	mov	r0, r3
 8002f94:	f004 fd85 	bl	8007aa2 <USB_ReadInterrupts>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f9e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002fa2:	d10f      	bne.n	8002fc4 <HAL_PCD_IRQHandler+0x74c>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002faa:	b2db      	uxtb	r3, r3
 8002fac:	4619      	mov	r1, r3
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f006 fdb6 	bl	8009b20 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	695a      	ldr	r2, [r3, #20]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002fc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f004 fd6a 	bl	8007aa2 <USB_ReadInterrupts>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002fd8:	d10a      	bne.n	8002ff0 <HAL_PCD_IRQHandler+0x778>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f006 fdc4 	bl	8009b68 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695a      	ldr	r2, [r3, #20]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002fee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f004 fd54 	bl	8007aa2 <USB_ReadInterrupts>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b04      	cmp	r3, #4
 8003002:	d115      	bne.n	8003030 <HAL_PCD_IRQHandler+0x7b8>
    {
      temp = hpcd->Instance->GOTGINT;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	f003 0304 	and.w	r3, r3, #4
 8003012:	2b00      	cmp	r3, #0
 8003014:	d002      	beq.n	800301c <HAL_PCD_IRQHandler+0x7a4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f006 fdb4 	bl	8009b84 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	6859      	ldr	r1, [r3, #4]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	430a      	orrs	r2, r1
 800302a:	605a      	str	r2, [r3, #4]
 800302c:	e000      	b.n	8003030 <HAL_PCD_IRQHandler+0x7b8>
      return;
 800302e:	bf00      	nop
    }
  }
}
 8003030:	3734      	adds	r7, #52	; 0x34
 8003032:	46bd      	mov	sp, r7
 8003034:	bd90      	pop	{r4, r7, pc}

08003036 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
 800303e:	460b      	mov	r3, r1
 8003040:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003048:	2b01      	cmp	r3, #1
 800304a:	d101      	bne.n	8003050 <HAL_PCD_SetAddress+0x1a>
 800304c:	2302      	movs	r3, #2
 800304e:	e013      	b.n	8003078 <HAL_PCD_SetAddress+0x42>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2201      	movs	r2, #1
 8003054:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	78fa      	ldrb	r2, [r7, #3]
 8003066:	4611      	mov	r1, r2
 8003068:	4618      	mov	r0, r3
 800306a:	f004 fcb2 	bl	80079d2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003076:	2300      	movs	r3, #0
}
 8003078:	4618      	mov	r0, r3
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}

08003080 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	b084      	sub	sp, #16
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	4608      	mov	r0, r1
 800308a:	4611      	mov	r1, r2
 800308c:	461a      	mov	r2, r3
 800308e:	4603      	mov	r3, r0
 8003090:	70fb      	strb	r3, [r7, #3]
 8003092:	460b      	mov	r3, r1
 8003094:	803b      	strh	r3, [r7, #0]
 8003096:	4613      	mov	r3, r2
 8003098:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800309a:	2300      	movs	r3, #0
 800309c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800309e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	da0f      	bge.n	80030c6 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80030a6:	78fb      	ldrb	r3, [r7, #3]
 80030a8:	f003 020f 	and.w	r2, r3, #15
 80030ac:	4613      	mov	r3, r2
 80030ae:	00db      	lsls	r3, r3, #3
 80030b0:	1a9b      	subs	r3, r3, r2
 80030b2:	009b      	lsls	r3, r3, #2
 80030b4:	3338      	adds	r3, #56	; 0x38
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	4413      	add	r3, r2
 80030ba:	3304      	adds	r3, #4
 80030bc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2201      	movs	r2, #1
 80030c2:	705a      	strb	r2, [r3, #1]
 80030c4:	e00f      	b.n	80030e6 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030c6:	78fb      	ldrb	r3, [r7, #3]
 80030c8:	f003 020f 	and.w	r2, r3, #15
 80030cc:	4613      	mov	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	1a9b      	subs	r3, r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	4413      	add	r3, r2
 80030dc:	3304      	adds	r3, #4
 80030de:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80030e6:	78fb      	ldrb	r3, [r7, #3]
 80030e8:	f003 030f 	and.w	r3, r3, #15
 80030ec:	b2da      	uxtb	r2, r3
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80030f2:	883a      	ldrh	r2, [r7, #0]
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	78ba      	ldrb	r2, [r7, #2]
 80030fc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	785b      	ldrb	r3, [r3, #1]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d004      	beq.n	8003110 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	b29a      	uxth	r2, r3
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003110:	78bb      	ldrb	r3, [r7, #2]
 8003112:	2b02      	cmp	r3, #2
 8003114:	d102      	bne.n	800311c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	2200      	movs	r2, #0
 800311a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_PCD_EP_Open+0xaa>
 8003126:	2302      	movs	r3, #2
 8003128:	e00e      	b.n	8003148 <HAL_PCD_EP_Open+0xc8>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	68f9      	ldr	r1, [r7, #12]
 8003138:	4618      	mov	r0, r3
 800313a:	f003 fd89 	bl	8006c50 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	2200      	movs	r2, #0
 8003142:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8003146:	7afb      	ldrb	r3, [r7, #11]
}
 8003148:	4618      	mov	r0, r3
 800314a:	3710      	adds	r7, #16
 800314c:	46bd      	mov	sp, r7
 800314e:	bd80      	pop	{r7, pc}

08003150 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b084      	sub	sp, #16
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
 8003158:	460b      	mov	r3, r1
 800315a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800315c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003160:	2b00      	cmp	r3, #0
 8003162:	da0f      	bge.n	8003184 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003164:	78fb      	ldrb	r3, [r7, #3]
 8003166:	f003 020f 	and.w	r2, r3, #15
 800316a:	4613      	mov	r3, r2
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	1a9b      	subs	r3, r3, r2
 8003170:	009b      	lsls	r3, r3, #2
 8003172:	3338      	adds	r3, #56	; 0x38
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	4413      	add	r3, r2
 8003178:	3304      	adds	r3, #4
 800317a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2201      	movs	r2, #1
 8003180:	705a      	strb	r2, [r3, #1]
 8003182:	e00f      	b.n	80031a4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003184:	78fb      	ldrb	r3, [r7, #3]
 8003186:	f003 020f 	and.w	r2, r3, #15
 800318a:	4613      	mov	r3, r2
 800318c:	00db      	lsls	r3, r3, #3
 800318e:	1a9b      	subs	r3, r3, r2
 8003190:	009b      	lsls	r3, r3, #2
 8003192:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003196:	687a      	ldr	r2, [r7, #4]
 8003198:	4413      	add	r3, r2
 800319a:	3304      	adds	r3, #4
 800319c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	2200      	movs	r2, #0
 80031a2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80031a4:	78fb      	ldrb	r3, [r7, #3]
 80031a6:	f003 030f 	and.w	r3, r3, #15
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80031b6:	2b01      	cmp	r3, #1
 80031b8:	d101      	bne.n	80031be <HAL_PCD_EP_Close+0x6e>
 80031ba:	2302      	movs	r3, #2
 80031bc:	e00e      	b.n	80031dc <HAL_PCD_EP_Close+0x8c>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2201      	movs	r2, #1
 80031c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68f9      	ldr	r1, [r7, #12]
 80031cc:	4618      	mov	r0, r3
 80031ce:	f003 fdc7 	bl	8006d60 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80031da:	2300      	movs	r3, #0
}
 80031dc:	4618      	mov	r0, r3
 80031de:	3710      	adds	r7, #16
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b086      	sub	sp, #24
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	60f8      	str	r0, [r7, #12]
 80031ec:	607a      	str	r2, [r7, #4]
 80031ee:	603b      	str	r3, [r7, #0]
 80031f0:	460b      	mov	r3, r1
 80031f2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031f4:	7afb      	ldrb	r3, [r7, #11]
 80031f6:	f003 020f 	and.w	r2, r3, #15
 80031fa:	4613      	mov	r3, r2
 80031fc:	00db      	lsls	r3, r3, #3
 80031fe:	1a9b      	subs	r3, r3, r2
 8003200:	009b      	lsls	r3, r3, #2
 8003202:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003206:	68fa      	ldr	r2, [r7, #12]
 8003208:	4413      	add	r3, r2
 800320a:	3304      	adds	r3, #4
 800320c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	683a      	ldr	r2, [r7, #0]
 8003218:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	2200      	movs	r2, #0
 800321e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	2200      	movs	r2, #0
 8003224:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003226:	7afb      	ldrb	r3, [r7, #11]
 8003228:	f003 030f 	and.w	r3, r3, #15
 800322c:	b2da      	uxtb	r2, r3
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	2b01      	cmp	r3, #1
 8003238:	d102      	bne.n	8003240 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800323a:	687a      	ldr	r2, [r7, #4]
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003240:	7afb      	ldrb	r3, [r7, #11]
 8003242:	f003 030f 	and.w	r3, r3, #15
 8003246:	2b00      	cmp	r3, #0
 8003248:	d109      	bne.n	800325e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	6818      	ldr	r0, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	6979      	ldr	r1, [r7, #20]
 8003258:	f004 f8aa 	bl	80073b0 <USB_EP0StartXfer>
 800325c:	e008      	b.n	8003270 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	6818      	ldr	r0, [r3, #0]
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	691b      	ldr	r3, [r3, #16]
 8003266:	b2db      	uxtb	r3, r3
 8003268:	461a      	mov	r2, r3
 800326a:	6979      	ldr	r1, [r7, #20]
 800326c:	f003 fe54 	bl	8006f18 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3718      	adds	r7, #24
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800327a:	b580      	push	{r7, lr}
 800327c:	b086      	sub	sp, #24
 800327e:	af00      	add	r7, sp, #0
 8003280:	60f8      	str	r0, [r7, #12]
 8003282:	607a      	str	r2, [r7, #4]
 8003284:	603b      	str	r3, [r7, #0]
 8003286:	460b      	mov	r3, r1
 8003288:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800328a:	7afb      	ldrb	r3, [r7, #11]
 800328c:	f003 020f 	and.w	r2, r3, #15
 8003290:	4613      	mov	r3, r2
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	1a9b      	subs	r3, r3, r2
 8003296:	009b      	lsls	r3, r3, #2
 8003298:	3338      	adds	r3, #56	; 0x38
 800329a:	68fa      	ldr	r2, [r7, #12]
 800329c:	4413      	add	r3, r2
 800329e:	3304      	adds	r3, #4
 80032a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80032a8:	697b      	ldr	r3, [r7, #20]
 80032aa:	683a      	ldr	r2, [r7, #0]
 80032ac:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	2200      	movs	r2, #0
 80032b2:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	2201      	movs	r2, #1
 80032b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80032ba:	7afb      	ldrb	r3, [r7, #11]
 80032bc:	f003 030f 	and.w	r3, r3, #15
 80032c0:	b2da      	uxtb	r2, r3
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	691b      	ldr	r3, [r3, #16]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d102      	bne.n	80032d4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80032d4:	7afb      	ldrb	r3, [r7, #11]
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d109      	bne.n	80032f2 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6818      	ldr	r0, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	691b      	ldr	r3, [r3, #16]
 80032e6:	b2db      	uxtb	r3, r3
 80032e8:	461a      	mov	r2, r3
 80032ea:	6979      	ldr	r1, [r7, #20]
 80032ec:	f004 f860 	bl	80073b0 <USB_EP0StartXfer>
 80032f0:	e008      	b.n	8003304 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	6818      	ldr	r0, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	691b      	ldr	r3, [r3, #16]
 80032fa:	b2db      	uxtb	r3, r3
 80032fc:	461a      	mov	r2, r3
 80032fe:	6979      	ldr	r1, [r7, #20]
 8003300:	f003 fe0a 	bl	8006f18 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003304:	2300      	movs	r3, #0
}
 8003306:	4618      	mov	r0, r3
 8003308:	3718      	adds	r7, #24
 800330a:	46bd      	mov	sp, r7
 800330c:	bd80      	pop	{r7, pc}

0800330e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800330e:	b580      	push	{r7, lr}
 8003310:	b084      	sub	sp, #16
 8003312:	af00      	add	r7, sp, #0
 8003314:	6078      	str	r0, [r7, #4]
 8003316:	460b      	mov	r3, r1
 8003318:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800331a:	78fb      	ldrb	r3, [r7, #3]
 800331c:	f003 020f 	and.w	r2, r3, #15
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	685b      	ldr	r3, [r3, #4]
 8003324:	429a      	cmp	r2, r3
 8003326:	d901      	bls.n	800332c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e050      	b.n	80033ce <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800332c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003330:	2b00      	cmp	r3, #0
 8003332:	da0f      	bge.n	8003354 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003334:	78fb      	ldrb	r3, [r7, #3]
 8003336:	f003 020f 	and.w	r2, r3, #15
 800333a:	4613      	mov	r3, r2
 800333c:	00db      	lsls	r3, r3, #3
 800333e:	1a9b      	subs	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	3338      	adds	r3, #56	; 0x38
 8003344:	687a      	ldr	r2, [r7, #4]
 8003346:	4413      	add	r3, r2
 8003348:	3304      	adds	r3, #4
 800334a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2201      	movs	r2, #1
 8003350:	705a      	strb	r2, [r3, #1]
 8003352:	e00d      	b.n	8003370 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003354:	78fa      	ldrb	r2, [r7, #3]
 8003356:	4613      	mov	r3, r2
 8003358:	00db      	lsls	r3, r3, #3
 800335a:	1a9b      	subs	r3, r3, r2
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003362:	687a      	ldr	r2, [r7, #4]
 8003364:	4413      	add	r3, r2
 8003366:	3304      	adds	r3, #4
 8003368:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	2200      	movs	r2, #0
 800336e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2201      	movs	r2, #1
 8003374:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003376:	78fb      	ldrb	r3, [r7, #3]
 8003378:	f003 030f 	and.w	r3, r3, #15
 800337c:	b2da      	uxtb	r2, r3
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003388:	2b01      	cmp	r3, #1
 800338a:	d101      	bne.n	8003390 <HAL_PCD_EP_SetStall+0x82>
 800338c:	2302      	movs	r3, #2
 800338e:	e01e      	b.n	80033ce <HAL_PCD_EP_SetStall+0xc0>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2201      	movs	r2, #1
 8003394:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68f9      	ldr	r1, [r7, #12]
 800339e:	4618      	mov	r0, r3
 80033a0:	f004 f9f4 	bl	800778c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80033a4:	78fb      	ldrb	r3, [r7, #3]
 80033a6:	f003 030f 	and.w	r3, r3, #15
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10a      	bne.n	80033c4 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6818      	ldr	r0, [r3, #0]
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	b2d9      	uxtb	r1, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80033be:	461a      	mov	r2, r3
 80033c0:	f004 fc34 	bl	8007c2c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80033cc:	2300      	movs	r3, #0
}
 80033ce:	4618      	mov	r0, r3
 80033d0:	3710      	adds	r7, #16
 80033d2:	46bd      	mov	sp, r7
 80033d4:	bd80      	pop	{r7, pc}

080033d6 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033d6:	b580      	push	{r7, lr}
 80033d8:	b084      	sub	sp, #16
 80033da:	af00      	add	r7, sp, #0
 80033dc:	6078      	str	r0, [r7, #4]
 80033de:	460b      	mov	r3, r1
 80033e0:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80033e2:	78fb      	ldrb	r3, [r7, #3]
 80033e4:	f003 020f 	and.w	r2, r3, #15
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	429a      	cmp	r2, r3
 80033ee:	d901      	bls.n	80033f4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e042      	b.n	800347a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80033f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	da0f      	bge.n	800341c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80033fc:	78fb      	ldrb	r3, [r7, #3]
 80033fe:	f003 020f 	and.w	r2, r3, #15
 8003402:	4613      	mov	r3, r2
 8003404:	00db      	lsls	r3, r3, #3
 8003406:	1a9b      	subs	r3, r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	3338      	adds	r3, #56	; 0x38
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	4413      	add	r3, r2
 8003410:	3304      	adds	r3, #4
 8003412:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2201      	movs	r2, #1
 8003418:	705a      	strb	r2, [r3, #1]
 800341a:	e00f      	b.n	800343c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800341c:	78fb      	ldrb	r3, [r7, #3]
 800341e:	f003 020f 	and.w	r2, r3, #15
 8003422:	4613      	mov	r3, r2
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	1a9b      	subs	r3, r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800342e:	687a      	ldr	r2, [r7, #4]
 8003430:	4413      	add	r3, r2
 8003432:	3304      	adds	r3, #4
 8003434:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2200      	movs	r2, #0
 800343a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	2200      	movs	r2, #0
 8003440:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003442:	78fb      	ldrb	r3, [r7, #3]
 8003444:	f003 030f 	and.w	r3, r3, #15
 8003448:	b2da      	uxtb	r2, r3
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8003454:	2b01      	cmp	r3, #1
 8003456:	d101      	bne.n	800345c <HAL_PCD_EP_ClrStall+0x86>
 8003458:	2302      	movs	r3, #2
 800345a:	e00e      	b.n	800347a <HAL_PCD_EP_ClrStall+0xa4>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2201      	movs	r2, #1
 8003460:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	68f9      	ldr	r1, [r7, #12]
 800346a:	4618      	mov	r0, r3
 800346c:	f004 f9fc 	bl	8007868 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2200      	movs	r2, #0
 8003474:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}

08003482 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b08a      	sub	sp, #40	; 0x28
 8003486:	af02      	add	r7, sp, #8
 8003488:	6078      	str	r0, [r7, #4]
 800348a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003496:	683a      	ldr	r2, [r7, #0]
 8003498:	4613      	mov	r3, r2
 800349a:	00db      	lsls	r3, r3, #3
 800349c:	1a9b      	subs	r3, r3, r2
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	3338      	adds	r3, #56	; 0x38
 80034a2:	687a      	ldr	r2, [r7, #4]
 80034a4:	4413      	add	r3, r2
 80034a6:	3304      	adds	r3, #4
 80034a8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	699a      	ldr	r2, [r3, #24]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d901      	bls.n	80034ba <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e06c      	b.n	8003594 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	695a      	ldr	r2, [r3, #20]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	69fa      	ldr	r2, [r7, #28]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d902      	bls.n	80034d6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	3303      	adds	r3, #3
 80034da:	089b      	lsrs	r3, r3, #2
 80034dc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80034de:	e02b      	b.n	8003538 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	695a      	ldr	r2, [r3, #20]
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	689b      	ldr	r3, [r3, #8]
 80034f0:	69fa      	ldr	r2, [r7, #28]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d902      	bls.n	80034fc <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80034fc:	69fb      	ldr	r3, [r7, #28]
 80034fe:	3303      	adds	r3, #3
 8003500:	089b      	lsrs	r3, r3, #2
 8003502:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	68d9      	ldr	r1, [r3, #12]
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	b2da      	uxtb	r2, r3
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003514:	b2db      	uxtb	r3, r3
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	4603      	mov	r3, r0
 800351a:	6978      	ldr	r0, [r7, #20]
 800351c:	f004 f8a0 	bl	8007660 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	68da      	ldr	r2, [r3, #12]
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	441a      	add	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	699a      	ldr	r2, [r3, #24]
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	441a      	add	r2, r3
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	015a      	lsls	r2, r3, #5
 800353c:	693b      	ldr	r3, [r7, #16]
 800353e:	4413      	add	r3, r2
 8003540:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	b29b      	uxth	r3, r3
 8003548:	69ba      	ldr	r2, [r7, #24]
 800354a:	429a      	cmp	r2, r3
 800354c:	d809      	bhi.n	8003562 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	699a      	ldr	r2, [r3, #24]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003556:	429a      	cmp	r2, r3
 8003558:	d203      	bcs.n	8003562 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	695b      	ldr	r3, [r3, #20]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1be      	bne.n	80034e0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	695a      	ldr	r2, [r3, #20]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	429a      	cmp	r2, r3
 800356c:	d811      	bhi.n	8003592 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800356e:	683b      	ldr	r3, [r7, #0]
 8003570:	f003 030f 	and.w	r3, r3, #15
 8003574:	2201      	movs	r2, #1
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003582:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	43db      	mvns	r3, r3
 8003588:	6939      	ldr	r1, [r7, #16]
 800358a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800358e:	4013      	ands	r3, r2
 8003590:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003592:	2300      	movs	r3, #0
}
 8003594:	4618      	mov	r0, r3
 8003596:	3720      	adds	r7, #32
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}

0800359c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b086      	sub	sp, #24
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
 80035a4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035ac:	697b      	ldr	r3, [r7, #20]
 80035ae:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	333c      	adds	r3, #60	; 0x3c
 80035b4:	3304      	adds	r3, #4
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	015a      	lsls	r2, r3, #5
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	4413      	add	r3, r2
 80035c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	691b      	ldr	r3, [r3, #16]
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	f040 80a0 	bne.w	8003714 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	f003 0308 	and.w	r3, r3, #8
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d015      	beq.n	800360a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	4a72      	ldr	r2, [pc, #456]	; (80037ac <PCD_EP_OutXfrComplete_int+0x210>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	f240 80dd 	bls.w	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	f000 80d7 	beq.w	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	015a      	lsls	r2, r3, #5
 80035f8:	693b      	ldr	r3, [r7, #16]
 80035fa:	4413      	add	r3, r2
 80035fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003600:	461a      	mov	r2, r3
 8003602:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003606:	6093      	str	r3, [r2, #8]
 8003608:	e0cb      	b.n	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800360a:	68bb      	ldr	r3, [r7, #8]
 800360c:	f003 0320 	and.w	r3, r3, #32
 8003610:	2b00      	cmp	r3, #0
 8003612:	d009      	beq.n	8003628 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	015a      	lsls	r2, r3, #5
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	4413      	add	r3, r2
 800361c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003620:	461a      	mov	r2, r3
 8003622:	2320      	movs	r3, #32
 8003624:	6093      	str	r3, [r2, #8]
 8003626:	e0bc      	b.n	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800362e:	2b00      	cmp	r3, #0
 8003630:	f040 80b7 	bne.w	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	4a5d      	ldr	r2, [pc, #372]	; (80037ac <PCD_EP_OutXfrComplete_int+0x210>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d90f      	bls.n	800365c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003642:	2b00      	cmp	r3, #0
 8003644:	d00a      	beq.n	800365c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	015a      	lsls	r2, r3, #5
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	4413      	add	r3, r2
 800364e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003652:	461a      	mov	r2, r3
 8003654:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003658:	6093      	str	r3, [r2, #8]
 800365a:	e0a2      	b.n	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800365c:	6879      	ldr	r1, [r7, #4]
 800365e:	683a      	ldr	r2, [r7, #0]
 8003660:	4613      	mov	r3, r2
 8003662:	00db      	lsls	r3, r3, #3
 8003664:	1a9b      	subs	r3, r3, r2
 8003666:	009b      	lsls	r3, r3, #2
 8003668:	440b      	add	r3, r1
 800366a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800366e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	0159      	lsls	r1, r3, #5
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	440b      	add	r3, r1
 8003678:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8003682:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	4613      	mov	r3, r2
 800368a:	00db      	lsls	r3, r3, #3
 800368c:	1a9b      	subs	r3, r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4403      	add	r3, r0
 8003692:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8003696:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8003698:	6879      	ldr	r1, [r7, #4]
 800369a:	683a      	ldr	r2, [r7, #0]
 800369c:	4613      	mov	r3, r2
 800369e:	00db      	lsls	r3, r3, #3
 80036a0:	1a9b      	subs	r3, r3, r2
 80036a2:	009b      	lsls	r3, r3, #2
 80036a4:	440b      	add	r3, r1
 80036a6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80036aa:	6819      	ldr	r1, [r3, #0]
 80036ac:	6878      	ldr	r0, [r7, #4]
 80036ae:	683a      	ldr	r2, [r7, #0]
 80036b0:	4613      	mov	r3, r2
 80036b2:	00db      	lsls	r3, r3, #3
 80036b4:	1a9b      	subs	r3, r3, r2
 80036b6:	009b      	lsls	r3, r3, #2
 80036b8:	4403      	add	r3, r0
 80036ba:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	4419      	add	r1, r3
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	4613      	mov	r3, r2
 80036c8:	00db      	lsls	r3, r3, #3
 80036ca:	1a9b      	subs	r3, r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	4403      	add	r3, r0
 80036d0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80036d4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d114      	bne.n	8003706 <PCD_EP_OutXfrComplete_int+0x16a>
 80036dc:	6879      	ldr	r1, [r7, #4]
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	4613      	mov	r3, r2
 80036e2:	00db      	lsls	r3, r3, #3
 80036e4:	1a9b      	subs	r3, r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d108      	bne.n	8003706 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6818      	ldr	r0, [r3, #0]
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80036fe:	461a      	mov	r2, r3
 8003700:	2101      	movs	r1, #1
 8003702:	f004 fa93 	bl	8007c2c <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	b2db      	uxtb	r3, r3
 800370a:	4619      	mov	r1, r3
 800370c:	6878      	ldr	r0, [r7, #4]
 800370e:	f006 f967 	bl	80099e0 <HAL_PCD_DataOutStageCallback>
 8003712:	e046      	b.n	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	4a26      	ldr	r2, [pc, #152]	; (80037b0 <PCD_EP_OutXfrComplete_int+0x214>)
 8003718:	4293      	cmp	r3, r2
 800371a:	d124      	bne.n	8003766 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003722:	2b00      	cmp	r3, #0
 8003724:	d00a      	beq.n	800373c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	015a      	lsls	r2, r3, #5
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	4413      	add	r3, r2
 800372e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003732:	461a      	mov	r2, r3
 8003734:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003738:	6093      	str	r3, [r2, #8]
 800373a:	e032      	b.n	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	f003 0320 	and.w	r3, r3, #32
 8003742:	2b00      	cmp	r3, #0
 8003744:	d008      	beq.n	8003758 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	015a      	lsls	r2, r3, #5
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	4413      	add	r3, r2
 800374e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003752:	461a      	mov	r2, r3
 8003754:	2320      	movs	r3, #32
 8003756:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	b2db      	uxtb	r3, r3
 800375c:	4619      	mov	r1, r3
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f006 f93e 	bl	80099e0 <HAL_PCD_DataOutStageCallback>
 8003764:	e01d      	b.n	80037a2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d114      	bne.n	8003796 <PCD_EP_OutXfrComplete_int+0x1fa>
 800376c:	6879      	ldr	r1, [r7, #4]
 800376e:	683a      	ldr	r2, [r7, #0]
 8003770:	4613      	mov	r3, r2
 8003772:	00db      	lsls	r3, r3, #3
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	2b00      	cmp	r3, #0
 8003782:	d108      	bne.n	8003796 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6818      	ldr	r0, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800378e:	461a      	mov	r2, r3
 8003790:	2100      	movs	r1, #0
 8003792:	f004 fa4b 	bl	8007c2c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003796:	683b      	ldr	r3, [r7, #0]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	4619      	mov	r1, r3
 800379c:	6878      	ldr	r0, [r7, #4]
 800379e:	f006 f91f 	bl	80099e0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	4f54300a 	.word	0x4f54300a
 80037b0:	4f54310a 	.word	0x4f54310a

080037b4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b086      	sub	sp, #24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
 80037bc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80037c8:	697b      	ldr	r3, [r7, #20]
 80037ca:	333c      	adds	r3, #60	; 0x3c
 80037cc:	3304      	adds	r3, #4
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	015a      	lsls	r2, r3, #5
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	4413      	add	r3, r2
 80037da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	4a15      	ldr	r2, [pc, #84]	; (800383c <PCD_EP_OutSetupPacket_int+0x88>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d90e      	bls.n	8003808 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d009      	beq.n	8003808 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	015a      	lsls	r2, r3, #5
 80037f8:	693b      	ldr	r3, [r7, #16]
 80037fa:	4413      	add	r3, r2
 80037fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003800:	461a      	mov	r2, r3
 8003802:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003806:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f006 f8d7 	bl	80099bc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	4a0a      	ldr	r2, [pc, #40]	; (800383c <PCD_EP_OutSetupPacket_int+0x88>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d90c      	bls.n	8003830 <PCD_EP_OutSetupPacket_int+0x7c>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	2b01      	cmp	r3, #1
 800381c:	d108      	bne.n	8003830 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6818      	ldr	r0, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8003828:	461a      	mov	r2, r3
 800382a:	2101      	movs	r1, #1
 800382c:	f004 f9fe 	bl	8007c2c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3718      	adds	r7, #24
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	4f54300a 	.word	0x4f54300a

08003840 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003840:	b480      	push	{r7}
 8003842:	b085      	sub	sp, #20
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	70fb      	strb	r3, [r7, #3]
 800384c:	4613      	mov	r3, r2
 800384e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003856:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003858:	78fb      	ldrb	r3, [r7, #3]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d107      	bne.n	800386e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800385e:	883b      	ldrh	r3, [r7, #0]
 8003860:	0419      	lsls	r1, r3, #16
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	68ba      	ldr	r2, [r7, #8]
 8003868:	430a      	orrs	r2, r1
 800386a:	629a      	str	r2, [r3, #40]	; 0x28
 800386c:	e028      	b.n	80038c0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003874:	0c1b      	lsrs	r3, r3, #16
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	4413      	add	r3, r2
 800387a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800387c:	2300      	movs	r3, #0
 800387e:	73fb      	strb	r3, [r7, #15]
 8003880:	e00d      	b.n	800389e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681a      	ldr	r2, [r3, #0]
 8003886:	7bfb      	ldrb	r3, [r7, #15]
 8003888:	3340      	adds	r3, #64	; 0x40
 800388a:	009b      	lsls	r3, r3, #2
 800388c:	4413      	add	r3, r2
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	0c1b      	lsrs	r3, r3, #16
 8003892:	68ba      	ldr	r2, [r7, #8]
 8003894:	4413      	add	r3, r2
 8003896:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003898:	7bfb      	ldrb	r3, [r7, #15]
 800389a:	3301      	adds	r3, #1
 800389c:	73fb      	strb	r3, [r7, #15]
 800389e:	7bfa      	ldrb	r2, [r7, #15]
 80038a0:	78fb      	ldrb	r3, [r7, #3]
 80038a2:	3b01      	subs	r3, #1
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d3ec      	bcc.n	8003882 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80038a8:	883b      	ldrh	r3, [r7, #0]
 80038aa:	0418      	lsls	r0, r3, #16
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6819      	ldr	r1, [r3, #0]
 80038b0:	78fb      	ldrb	r3, [r7, #3]
 80038b2:	3b01      	subs	r3, #1
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	4302      	orrs	r2, r0
 80038b8:	3340      	adds	r3, #64	; 0x40
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	440b      	add	r3, r1
 80038be:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3714      	adds	r7, #20
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr

080038ce <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80038ce:	b480      	push	{r7}
 80038d0:	b083      	sub	sp, #12
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	6078      	str	r0, [r7, #4]
 80038d6:	460b      	mov	r3, r1
 80038d8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	887a      	ldrh	r2, [r7, #2]
 80038e0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80038e2:	2300      	movs	r3, #0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	370c      	adds	r7, #12
 80038e8:	46bd      	mov	sp, r7
 80038ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ee:	4770      	bx	lr

080038f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b085      	sub	sp, #20
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2201      	movs	r2, #1
 8003902:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2200      	movs	r2, #0
 800390a:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800391e:	4b05      	ldr	r3, [pc, #20]	; (8003934 <HAL_PCDEx_ActivateLPM+0x44>)
 8003920:	4313      	orrs	r3, r2
 8003922:	68fa      	ldr	r2, [r7, #12]
 8003924:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003926:	2300      	movs	r3, #0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3714      	adds	r7, #20
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	10000003 	.word	0x10000003

08003938 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003938:	b480      	push	{r7}
 800393a:	b083      	sub	sp, #12
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	460b      	mov	r3, r1
 8003942:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 8003954:	4b05      	ldr	r3, [pc, #20]	; (800396c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a04      	ldr	r2, [pc, #16]	; (800396c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800395a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800395e:	6013      	str	r3, [r2, #0]
}
 8003960:	bf00      	nop
 8003962:	46bd      	mov	sp, r7
 8003964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003968:	4770      	bx	lr
 800396a:	bf00      	nop
 800396c:	58024800 	.word	0x58024800

08003970 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b084      	sub	sp, #16
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003978:	4b19      	ldr	r3, [pc, #100]	; (80039e0 <HAL_PWREx_ConfigSupply+0x70>)
 800397a:	68db      	ldr	r3, [r3, #12]
 800397c:	f003 0304 	and.w	r3, r3, #4
 8003980:	2b04      	cmp	r3, #4
 8003982:	d00a      	beq.n	800399a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003984:	4b16      	ldr	r3, [pc, #88]	; (80039e0 <HAL_PWREx_ConfigSupply+0x70>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	687a      	ldr	r2, [r7, #4]
 800398e:	429a      	cmp	r2, r3
 8003990:	d001      	beq.n	8003996 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e01f      	b.n	80039d6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8003996:	2300      	movs	r3, #0
 8003998:	e01d      	b.n	80039d6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800399a:	4b11      	ldr	r3, [pc, #68]	; (80039e0 <HAL_PWREx_ConfigSupply+0x70>)
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f023 0207 	bic.w	r2, r3, #7
 80039a2:	490f      	ldr	r1, [pc, #60]	; (80039e0 <HAL_PWREx_ConfigSupply+0x70>)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80039aa:	f7fe f907 	bl	8001bbc <HAL_GetTick>
 80039ae:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80039b0:	e009      	b.n	80039c6 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80039b2:	f7fe f903 	bl	8001bbc <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039c0:	d901      	bls.n	80039c6 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e007      	b.n	80039d6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80039c6:	4b06      	ldr	r3, [pc, #24]	; (80039e0 <HAL_PWREx_ConfigSupply+0x70>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039ce:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80039d2:	d1ee      	bne.n	80039b2 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	3710      	adds	r7, #16
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	bf00      	nop
 80039e0:	58024800 	.word	0x58024800

080039e4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80039e8:	4b05      	ldr	r3, [pc, #20]	; (8003a00 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	4a04      	ldr	r2, [pc, #16]	; (8003a00 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80039ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80039f2:	60d3      	str	r3, [r2, #12]
}
 80039f4:	bf00      	nop
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	58024800 	.word	0x58024800

08003a04 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b086      	sub	sp, #24
 8003a08:	af02      	add	r7, sp, #8
 8003a0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003a0c:	f7fe f8d6 	bl	8001bbc <HAL_GetTick>
 8003a10:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e05f      	b.n	8003adc <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d107      	bne.n	8003a38 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f7fd f963 	bl	8000cf4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003a2e:	f241 3188 	movw	r1, #5000	; 0x1388
 8003a32:	6878      	ldr	r0, [r7, #4]
 8003a34:	f000 fae0 	bl	8003ff8 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	3b01      	subs	r3, #1
 8003a48:	021a      	lsls	r2, r3, #8
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a56:	9300      	str	r3, [sp, #0]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	2120      	movs	r1, #32
 8003a5e:	6878      	ldr	r0, [r7, #4]
 8003a60:	f000 fad8 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003a68:	7afb      	ldrb	r3, [r7, #11]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d135      	bne.n	8003ada <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	4b1b      	ldr	r3, [pc, #108]	; (8003ae4 <HAL_QSPI_Init+0xe0>)
 8003a76:	4013      	ands	r3, r2
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	6852      	ldr	r2, [r2, #4]
 8003a7c:	0611      	lsls	r1, r2, #24
 8003a7e:	687a      	ldr	r2, [r7, #4]
 8003a80:	68d2      	ldr	r2, [r2, #12]
 8003a82:	4311      	orrs	r1, r2
 8003a84:	687a      	ldr	r2, [r7, #4]
 8003a86:	69d2      	ldr	r2, [r2, #28]
 8003a88:	4311      	orrs	r1, r2
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	6a12      	ldr	r2, [r2, #32]
 8003a8e:	4311      	orrs	r1, r2
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	6812      	ldr	r2, [r2, #0]
 8003a94:	430b      	orrs	r3, r1
 8003a96:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <HAL_QSPI_Init+0xe4>)
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	687a      	ldr	r2, [r7, #4]
 8003aa4:	6912      	ldr	r2, [r2, #16]
 8003aa6:	0411      	lsls	r1, r2, #16
 8003aa8:	687a      	ldr	r2, [r7, #4]
 8003aaa:	6952      	ldr	r2, [r2, #20]
 8003aac:	4311      	orrs	r1, r2
 8003aae:	687a      	ldr	r2, [r7, #4]
 8003ab0:	6992      	ldr	r2, [r2, #24]
 8003ab2:	4311      	orrs	r1, r2
 8003ab4:	687a      	ldr	r2, [r7, #4]
 8003ab6:	6812      	ldr	r2, [r2, #0]
 8003ab8:	430b      	orrs	r3, r1
 8003aba:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f042 0201 	orr.w	r2, r2, #1
 8003aca:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2200      	movs	r2, #0
 8003ad0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2201      	movs	r2, #1
 8003ad6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8003ada:	7afb      	ldrb	r3, [r7, #11]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	00ffff2f 	.word	0x00ffff2f
 8003ae8:	ffe0f8fe 	.word	0xffe0f8fe

08003aec <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b082      	sub	sp, #8
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e012      	b.n	8003b24 <HAL_QSPI_DeInit+0x38>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0201 	bic.w	r2, r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 8003b0e:	6878      	ldr	r0, [r7, #4]
 8003b10:	f7fd f9b8 	bl	8000e84 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2200      	movs	r2, #0
 8003b18:	645a      	str	r2, [r3, #68]	; 0x44

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3708      	adds	r7, #8
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b088      	sub	sp, #32
 8003b30:	af02      	add	r7, sp, #8
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003b38:	f7fe f840 	bl	8001bbc <HAL_GetTick>
 8003b3c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <HAL_QSPI_Command+0x22>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	e048      	b.n	8003be0 <HAL_QSPI_Command+0xb4>
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2201      	movs	r2, #1
 8003b52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d137      	bne.n	8003bd2 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2202      	movs	r2, #2
 8003b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	9300      	str	r3, [sp, #0]
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	2200      	movs	r2, #0
 8003b78:	2120      	movs	r1, #32
 8003b7a:	68f8      	ldr	r0, [r7, #12]
 8003b7c:	f000 fa4a 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003b80:	4603      	mov	r3, r0
 8003b82:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003b84:	7dfb      	ldrb	r3, [r7, #23]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d125      	bne.n	8003bd6 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	68b9      	ldr	r1, [r7, #8]
 8003b8e:	68f8      	ldr	r0, [r7, #12]
 8003b90:	f000 fa77 	bl	8004082 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d115      	bne.n	8003bc8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	9300      	str	r3, [sp, #0]
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	2201      	movs	r2, #1
 8003ba4:	2102      	movs	r1, #2
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 fa34 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003bac:	4603      	mov	r3, r0
 8003bae:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8003bb0:	7dfb      	ldrb	r3, [r7, #23]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d10f      	bne.n	8003bd6 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bc6:	e006      	b.n	8003bd6 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003bd0:	e001      	b.n	8003bd6 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8003bd2:	2302      	movs	r3, #2
 8003bd4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8003bde:	7dfb      	ldrb	r3, [r7, #23]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3718      	adds	r7, #24
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <HAL_QSPI_Transmit>:
  * @note   This function is used only in Indirect Write Mode
  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b08a      	sub	sp, #40	; 0x28
 8003bec:	af02      	add	r7, sp, #8
 8003bee:	60f8      	str	r0, [r7, #12]
 8003bf0:	60b9      	str	r1, [r7, #8]
 8003bf2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003bf8:	f7fd ffe0 	bl	8001bbc <HAL_GetTick>
 8003bfc:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	3320      	adds	r3, #32
 8003c04:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c0c:	b2db      	uxtb	r3, r3
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d101      	bne.n	8003c16 <HAL_QSPI_Transmit+0x2e>
 8003c12:	2302      	movs	r3, #2
 8003c14:	e076      	b.n	8003d04 <HAL_QSPI_Transmit+0x11c>
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	2b01      	cmp	r3, #1
 8003c28:	d165      	bne.n	8003cf6 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d056      	beq.n	8003ce4 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2212      	movs	r2, #18
 8003c3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	1c5a      	adds	r2, r3, #1
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	691b      	ldr	r3, [r3, #16]
 8003c50:	1c5a      	adds	r2, r3, #1
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	629a      	str	r2, [r3, #40]	; 0x28
      hqspi->pTxBuffPtr = pData;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	695a      	ldr	r2, [r3, #20]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8003c6a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8003c6c:	e01b      	b.n	8003ca6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	2201      	movs	r2, #1
 8003c76:	2104      	movs	r1, #4
 8003c78:	68f8      	ldr	r0, [r7, #12]
 8003c7a:	f000 f9cb 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8003c82:	7ffb      	ldrb	r3, [r7, #31]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d113      	bne.n	8003cb0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8c:	781a      	ldrb	r2, [r3, #0]
 8003c8e:	697b      	ldr	r3, [r7, #20]
 8003c90:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c96:	1c5a      	adds	r2, r3, #1
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	625a      	str	r2, [r3, #36]	; 0x24
        hqspi->TxXferCount--;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ca0:	1e5a      	subs	r2, r3, #1
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	62da      	str	r2, [r3, #44]	; 0x2c
      while(hqspi->TxXferCount > 0U)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d1df      	bne.n	8003c6e <HAL_QSPI_Transmit+0x86>
 8003cae:	e000      	b.n	8003cb2 <HAL_QSPI_Transmit+0xca>
          break;
 8003cb0:	bf00      	nop
      }

      if (status == HAL_OK)
 8003cb2:	7ffb      	ldrb	r3, [r7, #31]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d110      	bne.n	8003cda <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	9300      	str	r3, [sp, #0]
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	2102      	movs	r1, #2
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f9a6 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8003ccc:	7ffb      	ldrb	r3, [r7, #31]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d103      	bne.n	8003cda <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2202      	movs	r2, #2
 8003cd8:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ce2:	e00a      	b.n	8003cfa <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ce8:	f043 0208 	orr.w	r2, r3, #8
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8003cf0:	2301      	movs	r3, #1
 8003cf2:	77fb      	strb	r3, [r7, #31]
 8003cf4:	e001      	b.n	8003cfa <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003cf6:	2302      	movs	r3, #2
 8003cf8:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8003d02:	7ffb      	ldrb	r3, [r7, #31]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3720      	adds	r7, #32
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08a      	sub	sp, #40	; 0x28
 8003d10:	af02      	add	r7, sp, #8
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d18:	2300      	movs	r3, #0
 8003d1a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8003d1c:	f7fd ff4e 	bl	8001bbc <HAL_GetTick>
 8003d20:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	699b      	ldr	r3, [r3, #24]
 8003d28:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	3320      	adds	r3, #32
 8003d30:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d101      	bne.n	8003d42 <HAL_QSPI_Receive+0x36>
 8003d3e:	2302      	movs	r3, #2
 8003d40:	e07d      	b.n	8003e3e <HAL_QSPI_Receive+0x132>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d50:	b2db      	uxtb	r3, r3
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d16c      	bne.n	8003e30 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	645a      	str	r2, [r3, #68]	; 0x44

    if(pData != NULL )
 8003d5c:	68bb      	ldr	r3, [r7, #8]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d05d      	beq.n	8003e1e <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2222      	movs	r2, #34	; 0x22
 8003d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	1c5a      	adds	r2, r3, #1
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	639a      	str	r2, [r3, #56]	; 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	1c5a      	adds	r2, r3, #1
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	635a      	str	r2, [r3, #52]	; 0x34
      hqspi->pRxBuffPtr = pData;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003d9a:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8003da4:	e01c      	b.n	8003de0 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	9300      	str	r3, [sp, #0]
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	2201      	movs	r2, #1
 8003dae:	2106      	movs	r1, #6
 8003db0:	68f8      	ldr	r0, [r7, #12]
 8003db2:	f000 f92f 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003db6:	4603      	mov	r3, r0
 8003db8:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8003dba:	7ffb      	ldrb	r3, [r7, #31]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d114      	bne.n	8003dea <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	7812      	ldrb	r2, [r2, #0]
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	631a      	str	r2, [r3, #48]	; 0x30
        hqspi->RxXferCount--;
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dda:	1e5a      	subs	r2, r3, #1
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	639a      	str	r2, [r3, #56]	; 0x38
      while(hqspi->RxXferCount > 0U)
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d1de      	bne.n	8003da6 <HAL_QSPI_Receive+0x9a>
 8003de8:	e000      	b.n	8003dec <HAL_QSPI_Receive+0xe0>
          break;
 8003dea:	bf00      	nop
      }

      if (status == HAL_OK)
 8003dec:	7ffb      	ldrb	r3, [r7, #31]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d110      	bne.n	8003e14 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	9300      	str	r3, [sp, #0]
 8003df6:	69bb      	ldr	r3, [r7, #24]
 8003df8:	2201      	movs	r2, #1
 8003dfa:	2102      	movs	r1, #2
 8003dfc:	68f8      	ldr	r0, [r7, #12]
 8003dfe:	f000 f909 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003e02:	4603      	mov	r3, r0
 8003e04:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8003e06:	7ffb      	ldrb	r3, [r7, #31]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d103      	bne.n	8003e14 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	2202      	movs	r2, #2
 8003e12:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003e1c:	e00a      	b.n	8003e34 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e22:	f043 0208 	orr.w	r2, r3, #8
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	645a      	str	r2, [r3, #68]	; 0x44
      status = HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	77fb      	strb	r3, [r7, #31]
 8003e2e:	e001      	b.n	8003e34 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003e30:	2302      	movs	r3, #2
 8003e32:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2200      	movs	r2, #0
 8003e38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return status;
 8003e3c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3720      	adds	r7, #32
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}

08003e46 <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8003e46:	b580      	push	{r7, lr}
 8003e48:	b088      	sub	sp, #32
 8003e4a:	af02      	add	r7, sp, #8
 8003e4c:	60f8      	str	r0, [r7, #12]
 8003e4e:	60b9      	str	r1, [r7, #8]
 8003e50:	607a      	str	r2, [r7, #4]
 8003e52:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003e54:	f7fd feb2 	bl	8001bbc <HAL_GetTick>
 8003e58:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d101      	bne.n	8003e6a <HAL_QSPI_AutoPolling+0x24>
 8003e66:	2302      	movs	r3, #2
 8003e68:	e060      	b.n	8003f2c <HAL_QSPI_AutoPolling+0xe6>
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d14f      	bne.n	8003f1e <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2242      	movs	r2, #66	; 0x42
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	9300      	str	r3, [sp, #0]
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	2200      	movs	r2, #0
 8003e94:	2120      	movs	r1, #32
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 f8bc 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003ea0:	7dfb      	ldrb	r3, [r7, #23]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d13d      	bne.n	8003f22 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	6812      	ldr	r2, [r2, #0]
 8003eae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6852      	ldr	r2, [r2, #4]
 8003eb8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	6892      	ldr	r2, [r2, #8]
 8003ec2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	431a      	orrs	r2, r3
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003edc:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	68da      	ldr	r2, [r3, #12]
 8003ee2:	68bb      	ldr	r3, [r7, #8]
 8003ee4:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8003ee6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003eea:	68b9      	ldr	r1, [r7, #8]
 8003eec:	68f8      	ldr	r0, [r7, #12]
 8003eee:	f000 f8c8 	bl	8004082 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	2201      	movs	r2, #1
 8003efa:	2108      	movs	r1, #8
 8003efc:	68f8      	ldr	r0, [r7, #12]
 8003efe:	f000 f889 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003f02:	4603      	mov	r3, r0
 8003f04:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8003f06:	7dfb      	ldrb	r3, [r7, #23]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d10a      	bne.n	8003f22 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	2208      	movs	r2, #8
 8003f12:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f1c:	e001      	b.n	8003f22 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8003f1e:	2302      	movs	r3, #2
 8003f20:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8003f2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3718      	adds	r7, #24
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}

08003f34 <HAL_QSPI_MemoryMapped>:
  * @param  cfg : structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b088      	sub	sp, #32
 8003f38:	af02      	add	r7, sp, #8
 8003f3a:	60f8      	str	r0, [r7, #12]
 8003f3c:	60b9      	str	r1, [r7, #8]
 8003f3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003f40:	f7fd fe3c 	bl	8001bbc <HAL_GetTick>
 8003f44:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d101      	bne.n	8003f56 <HAL_QSPI_MemoryMapped+0x22>
 8003f52:	2302      	movs	r3, #2
 8003f54:	e04c      	b.n	8003ff0 <HAL_QSPI_MemoryMapped+0xbc>
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f64:	b2db      	uxtb	r3, r3
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d13b      	bne.n	8003fe2 <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	2282      	movs	r2, #130	; 0x82
 8003f74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f7c:	9300      	str	r3, [sp, #0]
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	2200      	movs	r2, #0
 8003f82:	2120      	movs	r1, #32
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	f000 f845 	bl	8004014 <QSPI_WaitFlagStateUntilTimeout>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8003f8e:	7dfb      	ldrb	r3, [r7, #23]
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d128      	bne.n	8003fe6 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f023 0108 	bic.w	r1, r3, #8
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	2b08      	cmp	r3, #8
 8003fb0:	d110      	bne.n	8003fd4 <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6812      	ldr	r2, [r2, #0]
 8003fba:	631a      	str	r2, [r3, #48]	; 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2210      	movs	r2, #16
 8003fc2:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003fd2:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 8003fd4:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8003fd8:	68b9      	ldr	r1, [r7, #8]
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f851 	bl	8004082 <QSPI_Config>
 8003fe0:	e001      	b.n	8003fe6 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8003ff8:	b480      	push	{r7}
 8003ffa:	b083      	sub	sp, #12
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
 8004000:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	683a      	ldr	r2, [r7, #0]
 8004006:	649a      	str	r2, [r3, #72]	; 0x48
}
 8004008:	bf00      	nop
 800400a:	370c      	adds	r7, #12
 800400c:	46bd      	mov	sp, r7
 800400e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004012:	4770      	bx	lr

08004014 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b084      	sub	sp, #16
 8004018:	af00      	add	r7, sp, #0
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	60b9      	str	r1, [r7, #8]
 800401e:	603b      	str	r3, [r7, #0]
 8004020:	4613      	mov	r3, r2
 8004022:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8004024:	e01a      	b.n	800405c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800402c:	d016      	beq.n	800405c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800402e:	f7fd fdc5 	bl	8001bbc <HAL_GetTick>
 8004032:	4602      	mov	r2, r0
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	1ad3      	subs	r3, r2, r3
 8004038:	69ba      	ldr	r2, [r7, #24]
 800403a:	429a      	cmp	r2, r3
 800403c:	d302      	bcc.n	8004044 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800403e:	69bb      	ldr	r3, [r7, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d10b      	bne.n	800405c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2204      	movs	r2, #4
 8004048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004050:	f043 0201 	orr.w	r2, r3, #1
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8004058:	2301      	movs	r3, #1
 800405a:	e00e      	b.n	800407a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	689a      	ldr	r2, [r3, #8]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	4013      	ands	r3, r2
 8004066:	2b00      	cmp	r3, #0
 8004068:	bf14      	ite	ne
 800406a:	2301      	movne	r3, #1
 800406c:	2300      	moveq	r3, #0
 800406e:	b2db      	uxtb	r3, r3
 8004070:	461a      	mov	r2, r3
 8004072:	79fb      	ldrb	r3, [r7, #7]
 8004074:	429a      	cmp	r2, r3
 8004076:	d1d6      	bne.n	8004026 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004078:	2300      	movs	r3, #0
}
 800407a:	4618      	mov	r0, r3
 800407c:	3710      	adds	r7, #16
 800407e:	46bd      	mov	sp, r7
 8004080:	bd80      	pop	{r7, pc}

08004082 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8004082:	b480      	push	{r7}
 8004084:	b085      	sub	sp, #20
 8004086:	af00      	add	r7, sp, #0
 8004088:	60f8      	str	r0, [r7, #12]
 800408a:	60b9      	str	r1, [r7, #8]
 800408c:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004092:	2b00      	cmp	r3, #0
 8004094:	d009      	beq.n	80040aa <QSPI_Config+0x28>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800409c:	d005      	beq.n	80040aa <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3a01      	subs	r2, #1
 80040a8:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	f000 80b9 	beq.w	8004226 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	6a1b      	ldr	r3, [r3, #32]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d05f      	beq.n	800417c <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	6892      	ldr	r2, [r2, #8]
 80040c4:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d031      	beq.n	8004132 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80040ce:	68bb      	ldr	r3, [r7, #8]
 80040d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040d6:	431a      	orrs	r2, r3
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040dc:	431a      	orrs	r2, r3
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040e2:	431a      	orrs	r2, r3
 80040e4:	68bb      	ldr	r3, [r7, #8]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	049b      	lsls	r3, r3, #18
 80040ea:	431a      	orrs	r2, r3
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	431a      	orrs	r2, r3
 80040f2:	68bb      	ldr	r3, [r7, #8]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	431a      	orrs	r2, r3
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	68db      	ldr	r3, [r3, #12]
 80040fc:	431a      	orrs	r2, r3
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	431a      	orrs	r2, r3
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	431a      	orrs	r2, r3
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	ea42 0103 	orr.w	r1, r2, r3
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	430a      	orrs	r2, r1
 800411a:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004122:	f000 812e 	beq.w	8004382 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	6852      	ldr	r2, [r2, #4]
 800412e:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 8004130:	e127      	b.n	8004382 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004132:	68bb      	ldr	r3, [r7, #8]
 8004134:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004136:	68bb      	ldr	r3, [r7, #8]
 8004138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800413a:	431a      	orrs	r2, r3
 800413c:	68bb      	ldr	r3, [r7, #8]
 800413e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004140:	431a      	orrs	r2, r3
 8004142:	68bb      	ldr	r3, [r7, #8]
 8004144:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004146:	431a      	orrs	r2, r3
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	695b      	ldr	r3, [r3, #20]
 800414c:	049b      	lsls	r3, r3, #18
 800414e:	431a      	orrs	r2, r3
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	691b      	ldr	r3, [r3, #16]
 8004154:	431a      	orrs	r2, r3
 8004156:	68bb      	ldr	r3, [r7, #8]
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	431a      	orrs	r2, r3
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	69db      	ldr	r3, [r3, #28]
 8004160:	431a      	orrs	r2, r3
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	699b      	ldr	r3, [r3, #24]
 8004166:	431a      	orrs	r2, r3
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	ea42 0103 	orr.w	r1, r2, r3
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	687a      	ldr	r2, [r7, #4]
 8004176:	430a      	orrs	r2, r1
 8004178:	615a      	str	r2, [r3, #20]
}
 800417a:	e102      	b.n	8004382 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800417c:	68bb      	ldr	r3, [r7, #8]
 800417e:	69db      	ldr	r3, [r3, #28]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d02e      	beq.n	80041e2 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418c:	431a      	orrs	r2, r3
 800418e:	68bb      	ldr	r3, [r7, #8]
 8004190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004192:	431a      	orrs	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	431a      	orrs	r2, r3
 800419a:	68bb      	ldr	r3, [r7, #8]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	049b      	lsls	r3, r3, #18
 80041a0:	431a      	orrs	r2, r3
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	6a1b      	ldr	r3, [r3, #32]
 80041a6:	431a      	orrs	r2, r3
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	68db      	ldr	r3, [r3, #12]
 80041ac:	431a      	orrs	r2, r3
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	431a      	orrs	r2, r3
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	699b      	ldr	r3, [r3, #24]
 80041b8:	431a      	orrs	r2, r3
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	ea42 0103 	orr.w	r1, r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	687a      	ldr	r2, [r7, #4]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80041d2:	f000 80d6 	beq.w	8004382 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	68ba      	ldr	r2, [r7, #8]
 80041dc:	6852      	ldr	r2, [r2, #4]
 80041de:	619a      	str	r2, [r3, #24]
}
 80041e0:	e0cf      	b.n	8004382 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80041e2:	68bb      	ldr	r3, [r7, #8]
 80041e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041ea:	431a      	orrs	r2, r3
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041f0:	431a      	orrs	r2, r3
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f6:	431a      	orrs	r2, r3
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	695b      	ldr	r3, [r3, #20]
 80041fc:	049b      	lsls	r3, r3, #18
 80041fe:	431a      	orrs	r2, r3
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	431a      	orrs	r2, r3
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	431a      	orrs	r2, r3
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	699b      	ldr	r3, [r3, #24]
 8004210:	431a      	orrs	r2, r3
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	ea42 0103 	orr.w	r1, r2, r3
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	430a      	orrs	r2, r1
 8004222:	615a      	str	r2, [r3, #20]
}
 8004224:	e0ad      	b.n	8004382 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d058      	beq.n	80042e0 <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68ba      	ldr	r2, [r7, #8]
 8004234:	6892      	ldr	r2, [r2, #8]
 8004236:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	69db      	ldr	r3, [r3, #28]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d02d      	beq.n	800429c <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004248:	431a      	orrs	r2, r3
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800424e:	431a      	orrs	r2, r3
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004254:	431a      	orrs	r2, r3
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	049b      	lsls	r3, r3, #18
 800425c:	431a      	orrs	r2, r3
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	431a      	orrs	r2, r3
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	6a1b      	ldr	r3, [r3, #32]
 8004268:	431a      	orrs	r2, r3
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	68db      	ldr	r3, [r3, #12]
 800426e:	431a      	orrs	r2, r3
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	431a      	orrs	r2, r3
 8004276:	68bb      	ldr	r3, [r7, #8]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	ea42 0103 	orr.w	r1, r2, r3
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	430a      	orrs	r2, r1
 8004286:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800428e:	d078      	beq.n	8004382 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	6852      	ldr	r2, [r2, #4]
 8004298:	619a      	str	r2, [r3, #24]
}
 800429a:	e072      	b.n	8004382 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042a0:	68bb      	ldr	r3, [r7, #8]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a4:	431a      	orrs	r2, r3
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042aa:	431a      	orrs	r2, r3
 80042ac:	68bb      	ldr	r3, [r7, #8]
 80042ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b0:	431a      	orrs	r2, r3
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	049b      	lsls	r3, r3, #18
 80042b8:	431a      	orrs	r2, r3
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	431a      	orrs	r2, r3
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	431a      	orrs	r2, r3
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	431a      	orrs	r2, r3
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	ea42 0103 	orr.w	r1, r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	430a      	orrs	r2, r1
 80042dc:	615a      	str	r2, [r3, #20]
}
 80042de:	e050      	b.n	8004382 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80042e0:	68bb      	ldr	r3, [r7, #8]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d02a      	beq.n	800433e <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042f0:	431a      	orrs	r2, r3
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042f6:	431a      	orrs	r2, r3
 80042f8:	68bb      	ldr	r3, [r7, #8]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fc:	431a      	orrs	r2, r3
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	049b      	lsls	r3, r3, #18
 8004304:	431a      	orrs	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	6a1b      	ldr	r3, [r3, #32]
 800430a:	431a      	orrs	r2, r3
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	68db      	ldr	r3, [r3, #12]
 8004310:	431a      	orrs	r2, r3
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	69db      	ldr	r3, [r3, #28]
 8004316:	431a      	orrs	r2, r3
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	699b      	ldr	r3, [r3, #24]
 800431c:	ea42 0103 	orr.w	r1, r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	687a      	ldr	r2, [r7, #4]
 8004326:	430a      	orrs	r2, r1
 8004328:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004330:	d027      	beq.n	8004382 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	6852      	ldr	r2, [r2, #4]
 800433a:	619a      	str	r2, [r3, #24]
}
 800433c:	e021      	b.n	8004382 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004342:	2b00      	cmp	r3, #0
 8004344:	d01d      	beq.n	8004382 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434e:	431a      	orrs	r2, r3
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004354:	431a      	orrs	r2, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	431a      	orrs	r2, r3
 800435c:	68bb      	ldr	r3, [r7, #8]
 800435e:	695b      	ldr	r3, [r3, #20]
 8004360:	049b      	lsls	r3, r3, #18
 8004362:	431a      	orrs	r2, r3
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	6a1b      	ldr	r3, [r3, #32]
 8004368:	431a      	orrs	r2, r3
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	69db      	ldr	r3, [r3, #28]
 800436e:	431a      	orrs	r2, r3
 8004370:	68bb      	ldr	r3, [r7, #8]
 8004372:	699b      	ldr	r3, [r3, #24]
 8004374:	ea42 0103 	orr.w	r1, r2, r3
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	430a      	orrs	r2, r1
 8004380:	615a      	str	r2, [r3, #20]
}
 8004382:	bf00      	nop
 8004384:	3714      	adds	r7, #20
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
	...

08004390 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b08c      	sub	sp, #48	; 0x30
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d101      	bne.n	80043a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e3ff      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 8087 	beq.w	80044be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80043b0:	4b99      	ldr	r3, [pc, #612]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80043ba:	4b97      	ldr	r3, [pc, #604]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80043bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043be:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80043c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c2:	2b10      	cmp	r3, #16
 80043c4:	d007      	beq.n	80043d6 <HAL_RCC_OscConfig+0x46>
 80043c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043c8:	2b18      	cmp	r3, #24
 80043ca:	d110      	bne.n	80043ee <HAL_RCC_OscConfig+0x5e>
 80043cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ce:	f003 0303 	and.w	r3, r3, #3
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d10b      	bne.n	80043ee <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043d6:	4b90      	ldr	r3, [pc, #576]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d06c      	beq.n	80044bc <HAL_RCC_OscConfig+0x12c>
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	685b      	ldr	r3, [r3, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d168      	bne.n	80044bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	e3d9      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043f6:	d106      	bne.n	8004406 <HAL_RCC_OscConfig+0x76>
 80043f8:	4b87      	ldr	r3, [pc, #540]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a86      	ldr	r2, [pc, #536]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80043fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004402:	6013      	str	r3, [r2, #0]
 8004404:	e02e      	b.n	8004464 <HAL_RCC_OscConfig+0xd4>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10c      	bne.n	8004428 <HAL_RCC_OscConfig+0x98>
 800440e:	4b82      	ldr	r3, [pc, #520]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a81      	ldr	r2, [pc, #516]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004414:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004418:	6013      	str	r3, [r2, #0]
 800441a:	4b7f      	ldr	r3, [pc, #508]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a7e      	ldr	r2, [pc, #504]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004420:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004424:	6013      	str	r3, [r2, #0]
 8004426:	e01d      	b.n	8004464 <HAL_RCC_OscConfig+0xd4>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004430:	d10c      	bne.n	800444c <HAL_RCC_OscConfig+0xbc>
 8004432:	4b79      	ldr	r3, [pc, #484]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a78      	ldr	r2, [pc, #480]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004438:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800443c:	6013      	str	r3, [r2, #0]
 800443e:	4b76      	ldr	r3, [pc, #472]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4a75      	ldr	r2, [pc, #468]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004448:	6013      	str	r3, [r2, #0]
 800444a:	e00b      	b.n	8004464 <HAL_RCC_OscConfig+0xd4>
 800444c:	4b72      	ldr	r3, [pc, #456]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a71      	ldr	r2, [pc, #452]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004456:	6013      	str	r3, [r2, #0]
 8004458:	4b6f      	ldr	r3, [pc, #444]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a6e      	ldr	r2, [pc, #440]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 800445e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004462:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d013      	beq.n	8004494 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800446c:	f7fd fba6 	bl	8001bbc <HAL_GetTick>
 8004470:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004474:	f7fd fba2 	bl	8001bbc <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b64      	cmp	r3, #100	; 0x64
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e38d      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004486:	4b64      	ldr	r3, [pc, #400]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d0f0      	beq.n	8004474 <HAL_RCC_OscConfig+0xe4>
 8004492:	e014      	b.n	80044be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004494:	f7fd fb92 	bl	8001bbc <HAL_GetTick>
 8004498:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800449a:	e008      	b.n	80044ae <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800449c:	f7fd fb8e 	bl	8001bbc <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	2b64      	cmp	r3, #100	; 0x64
 80044a8:	d901      	bls.n	80044ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80044aa:	2303      	movs	r3, #3
 80044ac:	e379      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80044ae:	4b5a      	ldr	r3, [pc, #360]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d1f0      	bne.n	800449c <HAL_RCC_OscConfig+0x10c>
 80044ba:	e000      	b.n	80044be <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 0302 	and.w	r3, r3, #2
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	f000 80ae 	beq.w	8004628 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044cc:	4b52      	ldr	r3, [pc, #328]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80044ce:	691b      	ldr	r3, [r3, #16]
 80044d0:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80044d4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80044d6:	4b50      	ldr	r3, [pc, #320]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80044d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044da:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80044dc:	6a3b      	ldr	r3, [r7, #32]
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d007      	beq.n	80044f2 <HAL_RCC_OscConfig+0x162>
 80044e2:	6a3b      	ldr	r3, [r7, #32]
 80044e4:	2b18      	cmp	r3, #24
 80044e6:	d13a      	bne.n	800455e <HAL_RCC_OscConfig+0x1ce>
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d135      	bne.n	800455e <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80044f2:	4b49      	ldr	r3, [pc, #292]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 0304 	and.w	r3, r3, #4
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d005      	beq.n	800450a <HAL_RCC_OscConfig+0x17a>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e34b      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800450a:	f7fd fb87 	bl	8001c1c <HAL_GetREVID>
 800450e:	4603      	mov	r3, r0
 8004510:	f241 0203 	movw	r2, #4099	; 0x1003
 8004514:	4293      	cmp	r3, r2
 8004516:	d817      	bhi.n	8004548 <HAL_RCC_OscConfig+0x1b8>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	2b40      	cmp	r3, #64	; 0x40
 800451e:	d108      	bne.n	8004532 <HAL_RCC_OscConfig+0x1a2>
 8004520:	4b3d      	ldr	r3, [pc, #244]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004528:	4a3b      	ldr	r2, [pc, #236]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 800452a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800452e:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004530:	e07a      	b.n	8004628 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004532:	4b39      	ldr	r3, [pc, #228]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004534:	685b      	ldr	r3, [r3, #4]
 8004536:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	691b      	ldr	r3, [r3, #16]
 800453e:	031b      	lsls	r3, r3, #12
 8004540:	4935      	ldr	r1, [pc, #212]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004542:	4313      	orrs	r3, r2
 8004544:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004546:	e06f      	b.n	8004628 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004548:	4b33      	ldr	r3, [pc, #204]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	691b      	ldr	r3, [r3, #16]
 8004554:	061b      	lsls	r3, r3, #24
 8004556:	4930      	ldr	r1, [pc, #192]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004558:	4313      	orrs	r3, r2
 800455a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800455c:	e064      	b.n	8004628 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	68db      	ldr	r3, [r3, #12]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d045      	beq.n	80045f2 <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004566:	4b2c      	ldr	r3, [pc, #176]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f023 0219 	bic.w	r2, r3, #25
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	68db      	ldr	r3, [r3, #12]
 8004572:	4929      	ldr	r1, [pc, #164]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004574:	4313      	orrs	r3, r2
 8004576:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004578:	f7fd fb20 	bl	8001bbc <HAL_GetTick>
 800457c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800457e:	e008      	b.n	8004592 <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004580:	f7fd fb1c 	bl	8001bbc <HAL_GetTick>
 8004584:	4602      	mov	r2, r0
 8004586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004588:	1ad3      	subs	r3, r2, r3
 800458a:	2b02      	cmp	r3, #2
 800458c:	d901      	bls.n	8004592 <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800458e:	2303      	movs	r3, #3
 8004590:	e307      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004592:	4b21      	ldr	r3, [pc, #132]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0304 	and.w	r3, r3, #4
 800459a:	2b00      	cmp	r3, #0
 800459c:	d0f0      	beq.n	8004580 <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800459e:	f7fd fb3d 	bl	8001c1c <HAL_GetREVID>
 80045a2:	4603      	mov	r3, r0
 80045a4:	f241 0203 	movw	r2, #4099	; 0x1003
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d817      	bhi.n	80045dc <HAL_RCC_OscConfig+0x24c>
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	691b      	ldr	r3, [r3, #16]
 80045b0:	2b40      	cmp	r3, #64	; 0x40
 80045b2:	d108      	bne.n	80045c6 <HAL_RCC_OscConfig+0x236>
 80045b4:	4b18      	ldr	r3, [pc, #96]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045b6:	685b      	ldr	r3, [r3, #4]
 80045b8:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 80045bc:	4a16      	ldr	r2, [pc, #88]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045be:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80045c2:	6053      	str	r3, [r2, #4]
 80045c4:	e030      	b.n	8004628 <HAL_RCC_OscConfig+0x298>
 80045c6:	4b14      	ldr	r3, [pc, #80]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	691b      	ldr	r3, [r3, #16]
 80045d2:	031b      	lsls	r3, r3, #12
 80045d4:	4910      	ldr	r1, [pc, #64]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045d6:	4313      	orrs	r3, r2
 80045d8:	604b      	str	r3, [r1, #4]
 80045da:	e025      	b.n	8004628 <HAL_RCC_OscConfig+0x298>
 80045dc:	4b0e      	ldr	r3, [pc, #56]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	691b      	ldr	r3, [r3, #16]
 80045e8:	061b      	lsls	r3, r3, #24
 80045ea:	490b      	ldr	r1, [pc, #44]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	604b      	str	r3, [r1, #4]
 80045f0:	e01a      	b.n	8004628 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045f2:	4b09      	ldr	r3, [pc, #36]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a08      	ldr	r2, [pc, #32]	; (8004618 <HAL_RCC_OscConfig+0x288>)
 80045f8:	f023 0301 	bic.w	r3, r3, #1
 80045fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045fe:	f7fd fadd 	bl	8001bbc <HAL_GetTick>
 8004602:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004604:	e00a      	b.n	800461c <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004606:	f7fd fad9 	bl	8001bbc <HAL_GetTick>
 800460a:	4602      	mov	r2, r0
 800460c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460e:	1ad3      	subs	r3, r2, r3
 8004610:	2b02      	cmp	r3, #2
 8004612:	d903      	bls.n	800461c <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 8004614:	2303      	movs	r3, #3
 8004616:	e2c4      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
 8004618:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800461c:	4ba4      	ldr	r3, [pc, #656]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0304 	and.w	r3, r3, #4
 8004624:	2b00      	cmp	r3, #0
 8004626:	d1ee      	bne.n	8004606 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f003 0310 	and.w	r3, r3, #16
 8004630:	2b00      	cmp	r3, #0
 8004632:	f000 80a9 	beq.w	8004788 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004636:	4b9e      	ldr	r3, [pc, #632]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004638:	691b      	ldr	r3, [r3, #16]
 800463a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800463e:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004640:	4b9b      	ldr	r3, [pc, #620]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004644:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8004646:	69bb      	ldr	r3, [r7, #24]
 8004648:	2b08      	cmp	r3, #8
 800464a:	d007      	beq.n	800465c <HAL_RCC_OscConfig+0x2cc>
 800464c:	69bb      	ldr	r3, [r7, #24]
 800464e:	2b18      	cmp	r3, #24
 8004650:	d13a      	bne.n	80046c8 <HAL_RCC_OscConfig+0x338>
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	f003 0303 	and.w	r3, r3, #3
 8004658:	2b01      	cmp	r3, #1
 800465a:	d135      	bne.n	80046c8 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800465c:	4b94      	ldr	r3, [pc, #592]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004664:	2b00      	cmp	r3, #0
 8004666:	d005      	beq.n	8004674 <HAL_RCC_OscConfig+0x2e4>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	69db      	ldr	r3, [r3, #28]
 800466c:	2b80      	cmp	r3, #128	; 0x80
 800466e:	d001      	beq.n	8004674 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 8004670:	2301      	movs	r3, #1
 8004672:	e296      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004674:	f7fd fad2 	bl	8001c1c <HAL_GetREVID>
 8004678:	4603      	mov	r3, r0
 800467a:	f241 0203 	movw	r2, #4099	; 0x1003
 800467e:	4293      	cmp	r3, r2
 8004680:	d817      	bhi.n	80046b2 <HAL_RCC_OscConfig+0x322>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a1b      	ldr	r3, [r3, #32]
 8004686:	2b20      	cmp	r3, #32
 8004688:	d108      	bne.n	800469c <HAL_RCC_OscConfig+0x30c>
 800468a:	4b89      	ldr	r3, [pc, #548]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004692:	4a87      	ldr	r2, [pc, #540]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004694:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004698:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800469a:	e075      	b.n	8004788 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800469c:	4b84      	ldr	r3, [pc, #528]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6a1b      	ldr	r3, [r3, #32]
 80046a8:	069b      	lsls	r3, r3, #26
 80046aa:	4981      	ldr	r1, [pc, #516]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80046b0:	e06a      	b.n	8004788 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80046b2:	4b7f      	ldr	r3, [pc, #508]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6a1b      	ldr	r3, [r3, #32]
 80046be:	061b      	lsls	r3, r3, #24
 80046c0:	497b      	ldr	r1, [pc, #492]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80046c6:	e05f      	b.n	8004788 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	69db      	ldr	r3, [r3, #28]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d042      	beq.n	8004756 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80046d0:	4b77      	ldr	r3, [pc, #476]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4a76      	ldr	r2, [pc, #472]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80046d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046da:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046dc:	f7fd fa6e 	bl	8001bbc <HAL_GetTick>
 80046e0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80046e4:	f7fd fa6a 	bl	8001bbc <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e255      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80046f6:	4b6e      	ldr	r3, [pc, #440]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0f0      	beq.n	80046e4 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004702:	f7fd fa8b 	bl	8001c1c <HAL_GetREVID>
 8004706:	4603      	mov	r3, r0
 8004708:	f241 0203 	movw	r2, #4099	; 0x1003
 800470c:	4293      	cmp	r3, r2
 800470e:	d817      	bhi.n	8004740 <HAL_RCC_OscConfig+0x3b0>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	2b20      	cmp	r3, #32
 8004716:	d108      	bne.n	800472a <HAL_RCC_OscConfig+0x39a>
 8004718:	4b65      	ldr	r3, [pc, #404]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004720:	4a63      	ldr	r2, [pc, #396]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004722:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004726:	6053      	str	r3, [r2, #4]
 8004728:	e02e      	b.n	8004788 <HAL_RCC_OscConfig+0x3f8>
 800472a:	4b61      	ldr	r3, [pc, #388]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a1b      	ldr	r3, [r3, #32]
 8004736:	069b      	lsls	r3, r3, #26
 8004738:	495d      	ldr	r1, [pc, #372]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800473a:	4313      	orrs	r3, r2
 800473c:	604b      	str	r3, [r1, #4]
 800473e:	e023      	b.n	8004788 <HAL_RCC_OscConfig+0x3f8>
 8004740:	4b5b      	ldr	r3, [pc, #364]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004742:	68db      	ldr	r3, [r3, #12]
 8004744:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	061b      	lsls	r3, r3, #24
 800474e:	4958      	ldr	r1, [pc, #352]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004750:	4313      	orrs	r3, r2
 8004752:	60cb      	str	r3, [r1, #12]
 8004754:	e018      	b.n	8004788 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8004756:	4b56      	ldr	r3, [pc, #344]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	4a55      	ldr	r2, [pc, #340]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800475c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004760:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004762:	f7fd fa2b 	bl	8001bbc <HAL_GetTick>
 8004766:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8004768:	e008      	b.n	800477c <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800476a:	f7fd fa27 	bl	8001bbc <HAL_GetTick>
 800476e:	4602      	mov	r2, r0
 8004770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004772:	1ad3      	subs	r3, r2, r3
 8004774:	2b02      	cmp	r3, #2
 8004776:	d901      	bls.n	800477c <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e212      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800477c:	4b4c      	ldr	r3, [pc, #304]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1f0      	bne.n	800476a <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f003 0308 	and.w	r3, r3, #8
 8004790:	2b00      	cmp	r3, #0
 8004792:	d036      	beq.n	8004802 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d019      	beq.n	80047d0 <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800479c:	4b44      	ldr	r3, [pc, #272]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800479e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047a0:	4a43      	ldr	r2, [pc, #268]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80047a2:	f043 0301 	orr.w	r3, r3, #1
 80047a6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047a8:	f7fd fa08 	bl	8001bbc <HAL_GetTick>
 80047ac:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047b0:	f7fd fa04 	bl	8001bbc <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b02      	cmp	r3, #2
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e1ef      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80047c2:	4b3b      	ldr	r3, [pc, #236]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80047c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047c6:	f003 0302 	and.w	r3, r3, #2
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f0      	beq.n	80047b0 <HAL_RCC_OscConfig+0x420>
 80047ce:	e018      	b.n	8004802 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d0:	4b37      	ldr	r3, [pc, #220]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80047d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047d4:	4a36      	ldr	r2, [pc, #216]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80047d6:	f023 0301 	bic.w	r3, r3, #1
 80047da:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047dc:	f7fd f9ee 	bl	8001bbc <HAL_GetTick>
 80047e0:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047e4:	f7fd f9ea 	bl	8001bbc <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e1d5      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80047f6:	4b2e      	ldr	r3, [pc, #184]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 80047f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f0      	bne.n	80047e4 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0320 	and.w	r3, r3, #32
 800480a:	2b00      	cmp	r3, #0
 800480c:	d036      	beq.n	800487c <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d019      	beq.n	800484a <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004816:	4b26      	ldr	r3, [pc, #152]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a25      	ldr	r2, [pc, #148]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800481c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004820:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004822:	f7fd f9cb 	bl	8001bbc <HAL_GetTick>
 8004826:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004828:	e008      	b.n	800483c <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800482a:	f7fd f9c7 	bl	8001bbc <HAL_GetTick>
 800482e:	4602      	mov	r2, r0
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	1ad3      	subs	r3, r2, r3
 8004834:	2b02      	cmp	r3, #2
 8004836:	d901      	bls.n	800483c <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e1b2      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800483c:	4b1c      	ldr	r3, [pc, #112]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d0f0      	beq.n	800482a <HAL_RCC_OscConfig+0x49a>
 8004848:	e018      	b.n	800487c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800484a:	4b19      	ldr	r3, [pc, #100]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a18      	ldr	r2, [pc, #96]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004850:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004854:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004856:	f7fd f9b1 	bl	8001bbc <HAL_GetTick>
 800485a:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800485c:	e008      	b.n	8004870 <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800485e:	f7fd f9ad 	bl	8001bbc <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	2b02      	cmp	r3, #2
 800486a:	d901      	bls.n	8004870 <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800486c:	2303      	movs	r3, #3
 800486e:	e198      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004870:	4b0f      	ldr	r3, [pc, #60]	; (80048b0 <HAL_RCC_OscConfig+0x520>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1f0      	bne.n	800485e <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 8085 	beq.w	8004994 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800488a:	4b0a      	ldr	r3, [pc, #40]	; (80048b4 <HAL_RCC_OscConfig+0x524>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a09      	ldr	r2, [pc, #36]	; (80048b4 <HAL_RCC_OscConfig+0x524>)
 8004890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004894:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004896:	f7fd f991 	bl	8001bbc <HAL_GetTick>
 800489a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800489c:	e00c      	b.n	80048b8 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800489e:	f7fd f98d 	bl	8001bbc <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b64      	cmp	r3, #100	; 0x64
 80048aa:	d905      	bls.n	80048b8 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e178      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
 80048b0:	58024400 	.word	0x58024400
 80048b4:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048b8:	4b96      	ldr	r3, [pc, #600]	; (8004b14 <HAL_RCC_OscConfig+0x784>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d0ec      	beq.n	800489e <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d106      	bne.n	80048da <HAL_RCC_OscConfig+0x54a>
 80048cc:	4b92      	ldr	r3, [pc, #584]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80048ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d0:	4a91      	ldr	r2, [pc, #580]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80048d2:	f043 0301 	orr.w	r3, r3, #1
 80048d6:	6713      	str	r3, [r2, #112]	; 0x70
 80048d8:	e02d      	b.n	8004936 <HAL_RCC_OscConfig+0x5a6>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	689b      	ldr	r3, [r3, #8]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10c      	bne.n	80048fc <HAL_RCC_OscConfig+0x56c>
 80048e2:	4b8d      	ldr	r3, [pc, #564]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80048e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e6:	4a8c      	ldr	r2, [pc, #560]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80048e8:	f023 0301 	bic.w	r3, r3, #1
 80048ec:	6713      	str	r3, [r2, #112]	; 0x70
 80048ee:	4b8a      	ldr	r3, [pc, #552]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80048f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048f2:	4a89      	ldr	r2, [pc, #548]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80048f4:	f023 0304 	bic.w	r3, r3, #4
 80048f8:	6713      	str	r3, [r2, #112]	; 0x70
 80048fa:	e01c      	b.n	8004936 <HAL_RCC_OscConfig+0x5a6>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	2b05      	cmp	r3, #5
 8004902:	d10c      	bne.n	800491e <HAL_RCC_OscConfig+0x58e>
 8004904:	4b84      	ldr	r3, [pc, #528]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004908:	4a83      	ldr	r2, [pc, #524]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 800490a:	f043 0304 	orr.w	r3, r3, #4
 800490e:	6713      	str	r3, [r2, #112]	; 0x70
 8004910:	4b81      	ldr	r3, [pc, #516]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004914:	4a80      	ldr	r2, [pc, #512]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004916:	f043 0301 	orr.w	r3, r3, #1
 800491a:	6713      	str	r3, [r2, #112]	; 0x70
 800491c:	e00b      	b.n	8004936 <HAL_RCC_OscConfig+0x5a6>
 800491e:	4b7e      	ldr	r3, [pc, #504]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004920:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004922:	4a7d      	ldr	r2, [pc, #500]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004924:	f023 0301 	bic.w	r3, r3, #1
 8004928:	6713      	str	r3, [r2, #112]	; 0x70
 800492a:	4b7b      	ldr	r3, [pc, #492]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 800492c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800492e:	4a7a      	ldr	r2, [pc, #488]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004930:	f023 0304 	bic.w	r3, r3, #4
 8004934:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	689b      	ldr	r3, [r3, #8]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d015      	beq.n	800496a <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800493e:	f7fd f93d 	bl	8001bbc <HAL_GetTick>
 8004942:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004944:	e00a      	b.n	800495c <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004946:	f7fd f939 	bl	8001bbc <HAL_GetTick>
 800494a:	4602      	mov	r2, r0
 800494c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800494e:	1ad3      	subs	r3, r2, r3
 8004950:	f241 3288 	movw	r2, #5000	; 0x1388
 8004954:	4293      	cmp	r3, r2
 8004956:	d901      	bls.n	800495c <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e122      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800495c:	4b6e      	ldr	r3, [pc, #440]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 800495e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0ee      	beq.n	8004946 <HAL_RCC_OscConfig+0x5b6>
 8004968:	e014      	b.n	8004994 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496a:	f7fd f927 	bl	8001bbc <HAL_GetTick>
 800496e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004970:	e00a      	b.n	8004988 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004972:	f7fd f923 	bl	8001bbc <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004980:	4293      	cmp	r3, r2
 8004982:	d901      	bls.n	8004988 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 8004984:	2303      	movs	r3, #3
 8004986:	e10c      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004988:	4b63      	ldr	r3, [pc, #396]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 800498a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800498c:	f003 0302 	and.w	r3, r3, #2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1ee      	bne.n	8004972 <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	2b00      	cmp	r3, #0
 800499a:	f000 8101 	beq.w	8004ba0 <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800499e:	4b5e      	ldr	r3, [pc, #376]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80049a0:	691b      	ldr	r3, [r3, #16]
 80049a2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80049a6:	2b18      	cmp	r3, #24
 80049a8:	f000 80bc 	beq.w	8004b24 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	2b02      	cmp	r3, #2
 80049b2:	f040 8095 	bne.w	8004ae0 <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049b6:	4b58      	ldr	r3, [pc, #352]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a57      	ldr	r2, [pc, #348]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80049bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80049c0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c2:	f7fd f8fb 	bl	8001bbc <HAL_GetTick>
 80049c6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80049c8:	e008      	b.n	80049dc <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049ca:	f7fd f8f7 	bl	8001bbc <HAL_GetTick>
 80049ce:	4602      	mov	r2, r0
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	2b02      	cmp	r3, #2
 80049d6:	d901      	bls.n	80049dc <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 80049d8:	2303      	movs	r3, #3
 80049da:	e0e2      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80049dc:	4b4e      	ldr	r3, [pc, #312]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d1f0      	bne.n	80049ca <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049e8:	4b4b      	ldr	r3, [pc, #300]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80049ea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049ec:	4b4b      	ldr	r3, [pc, #300]	; (8004b1c <HAL_RCC_OscConfig+0x78c>)
 80049ee:	4013      	ands	r3, r2
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80049f4:	687a      	ldr	r2, [r7, #4]
 80049f6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80049f8:	0112      	lsls	r2, r2, #4
 80049fa:	430a      	orrs	r2, r1
 80049fc:	4946      	ldr	r1, [pc, #280]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	628b      	str	r3, [r1, #40]	; 0x28
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a06:	3b01      	subs	r3, #1
 8004a08:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a10:	3b01      	subs	r3, #1
 8004a12:	025b      	lsls	r3, r3, #9
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	431a      	orrs	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a1c:	3b01      	subs	r3, #1
 8004a1e:	041b      	lsls	r3, r3, #16
 8004a20:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8004a24:	431a      	orrs	r2, r3
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a2a:	3b01      	subs	r3, #1
 8004a2c:	061b      	lsls	r3, r3, #24
 8004a2e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8004a32:	4939      	ldr	r1, [pc, #228]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a34:	4313      	orrs	r3, r2
 8004a36:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 8004a38:	4b37      	ldr	r3, [pc, #220]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a3c:	4a36      	ldr	r2, [pc, #216]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a3e:	f023 0301 	bic.w	r3, r3, #1
 8004a42:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004a44:	4b34      	ldr	r3, [pc, #208]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a48:	4b35      	ldr	r3, [pc, #212]	; (8004b20 <HAL_RCC_OscConfig+0x790>)
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	687a      	ldr	r2, [r7, #4]
 8004a4e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004a50:	00d2      	lsls	r2, r2, #3
 8004a52:	4931      	ldr	r1, [pc, #196]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a54:	4313      	orrs	r3, r2
 8004a56:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004a58:	4b2f      	ldr	r3, [pc, #188]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a5c:	f023 020c 	bic.w	r2, r3, #12
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a64:	492c      	ldr	r1, [pc, #176]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004a6a:	4b2b      	ldr	r3, [pc, #172]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6e:	f023 0202 	bic.w	r2, r3, #2
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a76:	4928      	ldr	r1, [pc, #160]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004a7c:	4b26      	ldr	r3, [pc, #152]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a80:	4a25      	ldr	r2, [pc, #148]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a86:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004a88:	4b23      	ldr	r3, [pc, #140]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8c:	4a22      	ldr	r2, [pc, #136]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a92:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004a94:	4b20      	ldr	r3, [pc, #128]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a98:	4a1f      	ldr	r2, [pc, #124]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004a9a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a9e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 8004aa0:	4b1d      	ldr	r3, [pc, #116]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004aa2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa4:	4a1c      	ldr	r2, [pc, #112]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004aa6:	f043 0301 	orr.w	r3, r3, #1
 8004aaa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004aac:	4b1a      	ldr	r3, [pc, #104]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a19      	ldr	r2, [pc, #100]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004ab2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ab8:	f7fd f880 	bl	8001bbc <HAL_GetTick>
 8004abc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ac0:	f7fd f87c 	bl	8001bbc <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b02      	cmp	r3, #2
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e067      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ad2:	4b11      	ldr	r3, [pc, #68]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d0f0      	beq.n	8004ac0 <HAL_RCC_OscConfig+0x730>
 8004ade:	e05f      	b.n	8004ba0 <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ae0:	4b0d      	ldr	r3, [pc, #52]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4a0c      	ldr	r2, [pc, #48]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004ae6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004aea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aec:	f7fd f866 	bl	8001bbc <HAL_GetTick>
 8004af0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004af2:	e008      	b.n	8004b06 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004af4:	f7fd f862 	bl	8001bbc <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d901      	bls.n	8004b06 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 8004b02:	2303      	movs	r3, #3
 8004b04:	e04d      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004b06:	4b04      	ldr	r3, [pc, #16]	; (8004b18 <HAL_RCC_OscConfig+0x788>)
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d1f0      	bne.n	8004af4 <HAL_RCC_OscConfig+0x764>
 8004b12:	e045      	b.n	8004ba0 <HAL_RCC_OscConfig+0x810>
 8004b14:	58024800 	.word	0x58024800
 8004b18:	58024400 	.word	0x58024400
 8004b1c:	fffffc0c 	.word	0xfffffc0c
 8004b20:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8004b24:	4b21      	ldr	r3, [pc, #132]	; (8004bac <HAL_RCC_OscConfig+0x81c>)
 8004b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b28:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8004b2a:	4b20      	ldr	r3, [pc, #128]	; (8004bac <HAL_RCC_OscConfig+0x81c>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2e:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b34:	2b01      	cmp	r3, #1
 8004b36:	d031      	beq.n	8004b9c <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b38:	693b      	ldr	r3, [r7, #16]
 8004b3a:	f003 0203 	and.w	r2, r3, #3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b42:	429a      	cmp	r2, r3
 8004b44:	d12a      	bne.n	8004b9c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	091b      	lsrs	r3, r3, #4
 8004b4a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d122      	bne.n	8004b9c <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b60:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d11a      	bne.n	8004b9c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	0a5b      	lsrs	r3, r3, #9
 8004b6a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b72:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8004b74:	429a      	cmp	r2, r3
 8004b76:	d111      	bne.n	8004b9c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	0c1b      	lsrs	r3, r3, #16
 8004b7c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b84:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8004b86:	429a      	cmp	r2, r3
 8004b88:	d108      	bne.n	8004b9c <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	0e1b      	lsrs	r3, r3, #24
 8004b8e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b96:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	d001      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	3730      	adds	r7, #48	; 0x30
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	58024400 	.word	0x58024400

08004bb0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b086      	sub	sp, #24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d101      	bne.n	8004bc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e19c      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004bc4:	4b8a      	ldr	r3, [pc, #552]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 030f 	and.w	r3, r3, #15
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	429a      	cmp	r2, r3
 8004bd0:	d910      	bls.n	8004bf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bd2:	4b87      	ldr	r3, [pc, #540]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f023 020f 	bic.w	r2, r3, #15
 8004bda:	4985      	ldr	r1, [pc, #532]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be2:	4b83      	ldr	r3, [pc, #524]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 030f 	and.w	r3, r3, #15
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e184      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f003 0304 	and.w	r3, r3, #4
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d010      	beq.n	8004c22 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	691a      	ldr	r2, [r3, #16]
 8004c04:	4b7b      	ldr	r3, [pc, #492]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c0c:	429a      	cmp	r2, r3
 8004c0e:	d908      	bls.n	8004c22 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004c10:	4b78      	ldr	r3, [pc, #480]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c12:	699b      	ldr	r3, [r3, #24]
 8004c14:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	691b      	ldr	r3, [r3, #16]
 8004c1c:	4975      	ldr	r1, [pc, #468]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c1e:	4313      	orrs	r3, r2
 8004c20:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0308 	and.w	r3, r3, #8
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d010      	beq.n	8004c50 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695a      	ldr	r2, [r3, #20]
 8004c32:	4b70      	ldr	r3, [pc, #448]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c3a:	429a      	cmp	r2, r3
 8004c3c:	d908      	bls.n	8004c50 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004c3e:	4b6d      	ldr	r3, [pc, #436]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c40:	69db      	ldr	r3, [r3, #28]
 8004c42:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	695b      	ldr	r3, [r3, #20]
 8004c4a:	496a      	ldr	r1, [pc, #424]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f003 0310 	and.w	r3, r3, #16
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d010      	beq.n	8004c7e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	699a      	ldr	r2, [r3, #24]
 8004c60:	4b64      	ldr	r3, [pc, #400]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d908      	bls.n	8004c7e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004c6c:	4b61      	ldr	r3, [pc, #388]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c6e:	69db      	ldr	r3, [r3, #28]
 8004c70:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	699b      	ldr	r3, [r3, #24]
 8004c78:	495e      	ldr	r1, [pc, #376]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	f003 0320 	and.w	r3, r3, #32
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d010      	beq.n	8004cac <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69da      	ldr	r2, [r3, #28]
 8004c8e:	4b59      	ldr	r3, [pc, #356]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c90:	6a1b      	ldr	r3, [r3, #32]
 8004c92:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004c96:	429a      	cmp	r2, r3
 8004c98:	d908      	bls.n	8004cac <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004c9a:	4b56      	ldr	r3, [pc, #344]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004c9c:	6a1b      	ldr	r3, [r3, #32]
 8004c9e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	69db      	ldr	r3, [r3, #28]
 8004ca6:	4953      	ldr	r1, [pc, #332]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0302 	and.w	r3, r3, #2
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d010      	beq.n	8004cda <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	68da      	ldr	r2, [r3, #12]
 8004cbc:	4b4d      	ldr	r3, [pc, #308]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004cbe:	699b      	ldr	r3, [r3, #24]
 8004cc0:	f003 030f 	and.w	r3, r3, #15
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d908      	bls.n	8004cda <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cc8:	4b4a      	ldr	r3, [pc, #296]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004cca:	699b      	ldr	r3, [r3, #24]
 8004ccc:	f023 020f 	bic.w	r2, r3, #15
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	4947      	ldr	r1, [pc, #284]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d055      	beq.n	8004d92 <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004ce6:	4b43      	ldr	r3, [pc, #268]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004ce8:	699b      	ldr	r3, [r3, #24]
 8004cea:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	689b      	ldr	r3, [r3, #8]
 8004cf2:	4940      	ldr	r1, [pc, #256]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d107      	bne.n	8004d10 <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d00:	4b3c      	ldr	r3, [pc, #240]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d121      	bne.n	8004d50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004d0c:	2301      	movs	r3, #1
 8004d0e:	e0f6      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	2b03      	cmp	r3, #3
 8004d16:	d107      	bne.n	8004d28 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004d18:	4b36      	ldr	r3, [pc, #216]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d115      	bne.n	8004d50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0ea      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d107      	bne.n	8004d40 <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004d30:	4b30      	ldr	r3, [pc, #192]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d109      	bne.n	8004d50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e0de      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d40:	4b2c      	ldr	r3, [pc, #176]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0304 	and.w	r3, r3, #4
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d101      	bne.n	8004d50 <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	e0d6      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d50:	4b28      	ldr	r3, [pc, #160]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004d52:	691b      	ldr	r3, [r3, #16]
 8004d54:	f023 0207 	bic.w	r2, r3, #7
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	4925      	ldr	r1, [pc, #148]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d62:	f7fc ff2b 	bl	8001bbc <HAL_GetTick>
 8004d66:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d68:	e00a      	b.n	8004d80 <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d6a:	f7fc ff27 	bl	8001bbc <HAL_GetTick>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	1ad3      	subs	r3, r2, r3
 8004d74:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d78:	4293      	cmp	r3, r2
 8004d7a:	d901      	bls.n	8004d80 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004d7c:	2303      	movs	r3, #3
 8004d7e:	e0be      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d80:	4b1c      	ldr	r3, [pc, #112]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	f003 0238 	and.w	r2, r3, #56	; 0x38
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d1eb      	bne.n	8004d6a <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d010      	beq.n	8004dc0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	68da      	ldr	r2, [r3, #12]
 8004da2:	4b14      	ldr	r3, [pc, #80]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	f003 030f 	and.w	r3, r3, #15
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d208      	bcs.n	8004dc0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dae:	4b11      	ldr	r3, [pc, #68]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	f023 020f 	bic.w	r2, r3, #15
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	490e      	ldr	r1, [pc, #56]	; (8004df4 <HAL_RCC_ClockConfig+0x244>)
 8004dbc:	4313      	orrs	r3, r2
 8004dbe:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dc0:	4b0b      	ldr	r3, [pc, #44]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 030f 	and.w	r3, r3, #15
 8004dc8:	683a      	ldr	r2, [r7, #0]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d214      	bcs.n	8004df8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dce:	4b08      	ldr	r3, [pc, #32]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	f023 020f 	bic.w	r2, r3, #15
 8004dd6:	4906      	ldr	r1, [pc, #24]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dde:	4b04      	ldr	r3, [pc, #16]	; (8004df0 <HAL_RCC_ClockConfig+0x240>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d005      	beq.n	8004df8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004dec:	2301      	movs	r3, #1
 8004dee:	e086      	b.n	8004efe <HAL_RCC_ClockConfig+0x34e>
 8004df0:	52002000 	.word	0x52002000
 8004df4:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0304 	and.w	r3, r3, #4
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d010      	beq.n	8004e26 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	691a      	ldr	r2, [r3, #16]
 8004e08:	4b3f      	ldr	r3, [pc, #252]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d208      	bcs.n	8004e26 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004e14:	4b3c      	ldr	r3, [pc, #240]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e16:	699b      	ldr	r3, [r3, #24]
 8004e18:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	4939      	ldr	r1, [pc, #228]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e22:	4313      	orrs	r3, r2
 8004e24:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f003 0308 	and.w	r3, r3, #8
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d010      	beq.n	8004e54 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	695a      	ldr	r2, [r3, #20]
 8004e36:	4b34      	ldr	r3, [pc, #208]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d208      	bcs.n	8004e54 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004e42:	4b31      	ldr	r3, [pc, #196]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e44:	69db      	ldr	r3, [r3, #28]
 8004e46:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	695b      	ldr	r3, [r3, #20]
 8004e4e:	492e      	ldr	r1, [pc, #184]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e50:	4313      	orrs	r3, r2
 8004e52:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0310 	and.w	r3, r3, #16
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d010      	beq.n	8004e82 <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	699a      	ldr	r2, [r3, #24]
 8004e64:	4b28      	ldr	r3, [pc, #160]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e66:	69db      	ldr	r3, [r3, #28]
 8004e68:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d208      	bcs.n	8004e82 <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e70:	4b25      	ldr	r3, [pc, #148]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	699b      	ldr	r3, [r3, #24]
 8004e7c:	4922      	ldr	r1, [pc, #136]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0320 	and.w	r3, r3, #32
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d010      	beq.n	8004eb0 <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	69da      	ldr	r2, [r3, #28]
 8004e92:	4b1d      	ldr	r3, [pc, #116]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004e94:	6a1b      	ldr	r3, [r3, #32]
 8004e96:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	d208      	bcs.n	8004eb0 <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004e9e:	4b1a      	ldr	r3, [pc, #104]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	69db      	ldr	r3, [r3, #28]
 8004eaa:	4917      	ldr	r1, [pc, #92]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004eac:	4313      	orrs	r3, r2
 8004eae:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004eb0:	f000 f834 	bl	8004f1c <HAL_RCC_GetSysClockFreq>
 8004eb4:	4602      	mov	r2, r0
 8004eb6:	4b14      	ldr	r3, [pc, #80]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	0a1b      	lsrs	r3, r3, #8
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	4912      	ldr	r1, [pc, #72]	; (8004f0c <HAL_RCC_ClockConfig+0x35c>)
 8004ec2:	5ccb      	ldrb	r3, [r1, r3]
 8004ec4:	f003 031f 	and.w	r3, r3, #31
 8004ec8:	fa22 f303 	lsr.w	r3, r2, r3
 8004ecc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004ece:	4b0e      	ldr	r3, [pc, #56]	; (8004f08 <HAL_RCC_ClockConfig+0x358>)
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	f003 030f 	and.w	r3, r3, #15
 8004ed6:	4a0d      	ldr	r2, [pc, #52]	; (8004f0c <HAL_RCC_ClockConfig+0x35c>)
 8004ed8:	5cd3      	ldrb	r3, [r2, r3]
 8004eda:	f003 031f 	and.w	r3, r3, #31
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	fa22 f303 	lsr.w	r3, r2, r3
 8004ee4:	4a0a      	ldr	r2, [pc, #40]	; (8004f10 <HAL_RCC_ClockConfig+0x360>)
 8004ee6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004ee8:	4a0a      	ldr	r2, [pc, #40]	; (8004f14 <HAL_RCC_ClockConfig+0x364>)
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 8004eee:	4b0a      	ldr	r3, [pc, #40]	; (8004f18 <HAL_RCC_ClockConfig+0x368>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fc fe18 	bl	8001b28 <HAL_InitTick>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004efc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3718      	adds	r7, #24
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	58024400 	.word	0x58024400
 8004f0c:	0800a930 	.word	0x0800a930
 8004f10:	2400000c 	.word	0x2400000c
 8004f14:	24000008 	.word	0x24000008
 8004f18:	24000014 	.word	0x24000014

08004f1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	b089      	sub	sp, #36	; 0x24
 8004f20:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f22:	4bb3      	ldr	r3, [pc, #716]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004f2a:	2b18      	cmp	r3, #24
 8004f2c:	f200 8155 	bhi.w	80051da <HAL_RCC_GetSysClockFreq+0x2be>
 8004f30:	a201      	add	r2, pc, #4	; (adr r2, 8004f38 <HAL_RCC_GetSysClockFreq+0x1c>)
 8004f32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f36:	bf00      	nop
 8004f38:	08004f9d 	.word	0x08004f9d
 8004f3c:	080051db 	.word	0x080051db
 8004f40:	080051db 	.word	0x080051db
 8004f44:	080051db 	.word	0x080051db
 8004f48:	080051db 	.word	0x080051db
 8004f4c:	080051db 	.word	0x080051db
 8004f50:	080051db 	.word	0x080051db
 8004f54:	080051db 	.word	0x080051db
 8004f58:	08004fc3 	.word	0x08004fc3
 8004f5c:	080051db 	.word	0x080051db
 8004f60:	080051db 	.word	0x080051db
 8004f64:	080051db 	.word	0x080051db
 8004f68:	080051db 	.word	0x080051db
 8004f6c:	080051db 	.word	0x080051db
 8004f70:	080051db 	.word	0x080051db
 8004f74:	080051db 	.word	0x080051db
 8004f78:	08004fc9 	.word	0x08004fc9
 8004f7c:	080051db 	.word	0x080051db
 8004f80:	080051db 	.word	0x080051db
 8004f84:	080051db 	.word	0x080051db
 8004f88:	080051db 	.word	0x080051db
 8004f8c:	080051db 	.word	0x080051db
 8004f90:	080051db 	.word	0x080051db
 8004f94:	080051db 	.word	0x080051db
 8004f98:	08004fcf 	.word	0x08004fcf
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004f9c:	4b94      	ldr	r3, [pc, #592]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0320 	and.w	r3, r3, #32
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d009      	beq.n	8004fbc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004fa8:	4b91      	ldr	r3, [pc, #580]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	08db      	lsrs	r3, r3, #3
 8004fae:	f003 0303 	and.w	r3, r3, #3
 8004fb2:	4a90      	ldr	r2, [pc, #576]	; (80051f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fb4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fb8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8004fba:	e111      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004fbc:	4b8d      	ldr	r3, [pc, #564]	; (80051f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004fbe:	61bb      	str	r3, [r7, #24]
    break;
 8004fc0:	e10e      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004fc2:	4b8d      	ldr	r3, [pc, #564]	; (80051f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004fc4:	61bb      	str	r3, [r7, #24]
    break;
 8004fc6:	e10b      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8004fc8:	4b8c      	ldr	r3, [pc, #560]	; (80051fc <HAL_RCC_GetSysClockFreq+0x2e0>)
 8004fca:	61bb      	str	r3, [r7, #24]
    break;
 8004fcc:	e108      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004fce:	4b88      	ldr	r3, [pc, #544]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fd2:	f003 0303 	and.w	r3, r3, #3
 8004fd6:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004fd8:	4b85      	ldr	r3, [pc, #532]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fdc:	091b      	lsrs	r3, r3, #4
 8004fde:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004fe2:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004fe4:	4b82      	ldr	r3, [pc, #520]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fe8:	f003 0301 	and.w	r3, r3, #1
 8004fec:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004fee:	4b80      	ldr	r3, [pc, #512]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ff2:	08db      	lsrs	r3, r3, #3
 8004ff4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ff8:	68fa      	ldr	r2, [r7, #12]
 8004ffa:	fb02 f303 	mul.w	r3, r2, r3
 8004ffe:	ee07 3a90 	vmov	s15, r3
 8005002:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005006:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	2b00      	cmp	r3, #0
 800500e:	f000 80e1 	beq.w	80051d4 <HAL_RCC_GetSysClockFreq+0x2b8>
 8005012:	697b      	ldr	r3, [r7, #20]
 8005014:	2b02      	cmp	r3, #2
 8005016:	f000 8083 	beq.w	8005120 <HAL_RCC_GetSysClockFreq+0x204>
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	2b02      	cmp	r3, #2
 800501e:	f200 80a1 	bhi.w	8005164 <HAL_RCC_GetSysClockFreq+0x248>
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d003      	beq.n	8005030 <HAL_RCC_GetSysClockFreq+0x114>
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d056      	beq.n	80050dc <HAL_RCC_GetSysClockFreq+0x1c0>
 800502e:	e099      	b.n	8005164 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005030:	4b6f      	ldr	r3, [pc, #444]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f003 0320 	and.w	r3, r3, #32
 8005038:	2b00      	cmp	r3, #0
 800503a:	d02d      	beq.n	8005098 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800503c:	4b6c      	ldr	r3, [pc, #432]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	08db      	lsrs	r3, r3, #3
 8005042:	f003 0303 	and.w	r3, r3, #3
 8005046:	4a6b      	ldr	r2, [pc, #428]	; (80051f4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005048:	fa22 f303 	lsr.w	r3, r2, r3
 800504c:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	ee07 3a90 	vmov	s15, r3
 8005054:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	ee07 3a90 	vmov	s15, r3
 800505e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005062:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005066:	4b62      	ldr	r3, [pc, #392]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800506a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800506e:	ee07 3a90 	vmov	s15, r3
 8005072:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005076:	ed97 6a02 	vldr	s12, [r7, #8]
 800507a:	eddf 5a61 	vldr	s11, [pc, #388]	; 8005200 <HAL_RCC_GetSysClockFreq+0x2e4>
 800507e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005082:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005086:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800508a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800508e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005092:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8005096:	e087      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	ee07 3a90 	vmov	s15, r3
 800509e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050a2:	eddf 6a58 	vldr	s13, [pc, #352]	; 8005204 <HAL_RCC_GetSysClockFreq+0x2e8>
 80050a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050aa:	4b51      	ldr	r3, [pc, #324]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050b2:	ee07 3a90 	vmov	s15, r3
 80050b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80050be:	eddf 5a50 	vldr	s11, [pc, #320]	; 8005200 <HAL_RCC_GetSysClockFreq+0x2e4>
 80050c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80050da:	e065      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	ee07 3a90 	vmov	s15, r3
 80050e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050e6:	eddf 6a48 	vldr	s13, [pc, #288]	; 8005208 <HAL_RCC_GetSysClockFreq+0x2ec>
 80050ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050ee:	4b40      	ldr	r3, [pc, #256]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80050f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050f6:	ee07 3a90 	vmov	s15, r3
 80050fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8005102:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8005200 <HAL_RCC_GetSysClockFreq+0x2e4>
 8005106:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800510a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800510e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005112:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005116:	ee67 7a27 	vmul.f32	s15, s14, s15
 800511a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800511e:	e043      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	ee07 3a90 	vmov	s15, r3
 8005126:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800512a:	eddf 6a38 	vldr	s13, [pc, #224]	; 800520c <HAL_RCC_GetSysClockFreq+0x2f0>
 800512e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005132:	4b2f      	ldr	r3, [pc, #188]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005136:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800513a:	ee07 3a90 	vmov	s15, r3
 800513e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005142:	ed97 6a02 	vldr	s12, [r7, #8]
 8005146:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8005200 <HAL_RCC_GetSysClockFreq+0x2e4>
 800514a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800514e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005152:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005156:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800515a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800515e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005162:	e021      	b.n	80051a8 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	ee07 3a90 	vmov	s15, r3
 800516a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800516e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8005208 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005172:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005176:	4b1e      	ldr	r3, [pc, #120]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800517a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800517e:	ee07 3a90 	vmov	s15, r3
 8005182:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005186:	ed97 6a02 	vldr	s12, [r7, #8]
 800518a:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8005200 <HAL_RCC_GetSysClockFreq+0x2e4>
 800518e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005192:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005196:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800519a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800519e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051a2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051a6:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 80051a8:	4b11      	ldr	r3, [pc, #68]	; (80051f0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80051aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ac:	0a5b      	lsrs	r3, r3, #9
 80051ae:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051b2:	3301      	adds	r3, #1
 80051b4:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	ee07 3a90 	vmov	s15, r3
 80051bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80051c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80051c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80051cc:	ee17 3a90 	vmov	r3, s15
 80051d0:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 80051d2:	e005      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 80051d4:	2300      	movs	r3, #0
 80051d6:	61bb      	str	r3, [r7, #24]
    break;
 80051d8:	e002      	b.n	80051e0 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 80051da:	4b07      	ldr	r3, [pc, #28]	; (80051f8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80051dc:	61bb      	str	r3, [r7, #24]
    break;
 80051de:	bf00      	nop
  }

  return sysclockfreq;
 80051e0:	69bb      	ldr	r3, [r7, #24]
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3724      	adds	r7, #36	; 0x24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ec:	4770      	bx	lr
 80051ee:	bf00      	nop
 80051f0:	58024400 	.word	0x58024400
 80051f4:	03d09000 	.word	0x03d09000
 80051f8:	003d0900 	.word	0x003d0900
 80051fc:	017d7840 	.word	0x017d7840
 8005200:	46000000 	.word	0x46000000
 8005204:	4c742400 	.word	0x4c742400
 8005208:	4a742400 	.word	0x4a742400
 800520c:	4bbebc20 	.word	0x4bbebc20

08005210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b082      	sub	sp, #8
 8005214:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005216:	f7ff fe81 	bl	8004f1c <HAL_RCC_GetSysClockFreq>
 800521a:	4602      	mov	r2, r0
 800521c:	4b10      	ldr	r3, [pc, #64]	; (8005260 <HAL_RCC_GetHCLKFreq+0x50>)
 800521e:	699b      	ldr	r3, [r3, #24]
 8005220:	0a1b      	lsrs	r3, r3, #8
 8005222:	f003 030f 	and.w	r3, r3, #15
 8005226:	490f      	ldr	r1, [pc, #60]	; (8005264 <HAL_RCC_GetHCLKFreq+0x54>)
 8005228:	5ccb      	ldrb	r3, [r1, r3]
 800522a:	f003 031f 	and.w	r3, r3, #31
 800522e:	fa22 f303 	lsr.w	r3, r2, r3
 8005232:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005234:	4b0a      	ldr	r3, [pc, #40]	; (8005260 <HAL_RCC_GetHCLKFreq+0x50>)
 8005236:	699b      	ldr	r3, [r3, #24]
 8005238:	f003 030f 	and.w	r3, r3, #15
 800523c:	4a09      	ldr	r2, [pc, #36]	; (8005264 <HAL_RCC_GetHCLKFreq+0x54>)
 800523e:	5cd3      	ldrb	r3, [r2, r3]
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	687a      	ldr	r2, [r7, #4]
 8005246:	fa22 f303 	lsr.w	r3, r2, r3
 800524a:	4a07      	ldr	r2, [pc, #28]	; (8005268 <HAL_RCC_GetHCLKFreq+0x58>)
 800524c:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800524e:	4a07      	ldr	r2, [pc, #28]	; (800526c <HAL_RCC_GetHCLKFreq+0x5c>)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005254:	4b04      	ldr	r3, [pc, #16]	; (8005268 <HAL_RCC_GetHCLKFreq+0x58>)
 8005256:	681b      	ldr	r3, [r3, #0]
}
 8005258:	4618      	mov	r0, r3
 800525a:	3708      	adds	r7, #8
 800525c:	46bd      	mov	sp, r7
 800525e:	bd80      	pop	{r7, pc}
 8005260:	58024400 	.word	0x58024400
 8005264:	0800a930 	.word	0x0800a930
 8005268:	2400000c 	.word	0x2400000c
 800526c:	24000008 	.word	0x24000008

08005270 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005278:	2300      	movs	r3, #0
 800527a:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800527c:	2300      	movs	r3, #0
 800527e:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d03f      	beq.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005290:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005294:	d02a      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005296:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800529a:	d824      	bhi.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800529c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052a0:	d018      	beq.n	80052d4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80052a2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052a6:	d81e      	bhi.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80052ac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052b0:	d007      	beq.n	80052c2 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80052b2:	e018      	b.n	80052e6 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80052b4:	4bab      	ldr	r3, [pc, #684]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b8:	4aaa      	ldr	r2, [pc, #680]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80052be:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80052c0:	e015      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	3304      	adds	r3, #4
 80052c6:	2102      	movs	r1, #2
 80052c8:	4618      	mov	r0, r3
 80052ca:	f000 ff11 	bl	80060f0 <RCCEx_PLL2_Config>
 80052ce:	4603      	mov	r3, r0
 80052d0:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80052d2:	e00c      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	3324      	adds	r3, #36	; 0x24
 80052d8:	2102      	movs	r1, #2
 80052da:	4618      	mov	r0, r3
 80052dc:	f000 ffba 	bl	8006254 <RCCEx_PLL3_Config>
 80052e0:	4603      	mov	r3, r0
 80052e2:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 80052e4:	e003      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80052e6:	2301      	movs	r3, #1
 80052e8:	75fb      	strb	r3, [r7, #23]
      break;
 80052ea:	e000      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80052ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80052ee:	7dfb      	ldrb	r3, [r7, #23]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d109      	bne.n	8005308 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80052f4:	4b9b      	ldr	r3, [pc, #620]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80052f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052f8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005300:	4998      	ldr	r1, [pc, #608]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005302:	4313      	orrs	r3, r2
 8005304:	650b      	str	r3, [r1, #80]	; 0x50
 8005306:	e001      	b.n	800530c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005308:	7dfb      	ldrb	r3, [r7, #23]
 800530a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005314:	2b00      	cmp	r3, #0
 8005316:	d03d      	beq.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800531c:	2b04      	cmp	r3, #4
 800531e:	d826      	bhi.n	800536e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005320:	a201      	add	r2, pc, #4	; (adr r2, 8005328 <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 8005322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005326:	bf00      	nop
 8005328:	0800533d 	.word	0x0800533d
 800532c:	0800534b 	.word	0x0800534b
 8005330:	0800535d 	.word	0x0800535d
 8005334:	08005375 	.word	0x08005375
 8005338:	08005375 	.word	0x08005375
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800533c:	4b89      	ldr	r3, [pc, #548]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800533e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005340:	4a88      	ldr	r2, [pc, #544]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005342:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005346:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005348:	e015      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	3304      	adds	r3, #4
 800534e:	2100      	movs	r1, #0
 8005350:	4618      	mov	r0, r3
 8005352:	f000 fecd 	bl	80060f0 <RCCEx_PLL2_Config>
 8005356:	4603      	mov	r3, r0
 8005358:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800535a:	e00c      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	3324      	adds	r3, #36	; 0x24
 8005360:	2100      	movs	r1, #0
 8005362:	4618      	mov	r0, r3
 8005364:	f000 ff76 	bl	8006254 <RCCEx_PLL3_Config>
 8005368:	4603      	mov	r3, r0
 800536a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800536c:	e003      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800536e:	2301      	movs	r3, #1
 8005370:	75fb      	strb	r3, [r7, #23]
      break;
 8005372:	e000      	b.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005374:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005376:	7dfb      	ldrb	r3, [r7, #23]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d109      	bne.n	8005390 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800537c:	4b79      	ldr	r3, [pc, #484]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800537e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005380:	f023 0207 	bic.w	r2, r3, #7
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005388:	4976      	ldr	r1, [pc, #472]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800538a:	4313      	orrs	r3, r2
 800538c:	650b      	str	r3, [r1, #80]	; 0x50
 800538e:	e001      	b.n	8005394 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005390:	7dfb      	ldrb	r3, [r7, #23]
 8005392:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800539c:	2b00      	cmp	r3, #0
 800539e:	d042      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053a8:	d02b      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x192>
 80053aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053ae:	d825      	bhi.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80053b0:	2bc0      	cmp	r3, #192	; 0xc0
 80053b2:	d028      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80053b4:	2bc0      	cmp	r3, #192	; 0xc0
 80053b6:	d821      	bhi.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80053b8:	2b80      	cmp	r3, #128	; 0x80
 80053ba:	d016      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x17a>
 80053bc:	2b80      	cmp	r3, #128	; 0x80
 80053be:	d81d      	bhi.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x18c>
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d002      	beq.n	80053ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80053c4:	2b40      	cmp	r3, #64	; 0x40
 80053c6:	d007      	beq.n	80053d8 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80053c8:	e018      	b.n	80053fc <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80053ca:	4b66      	ldr	r3, [pc, #408]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053ce:	4a65      	ldr	r2, [pc, #404]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80053d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80053d4:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80053d6:	e017      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3304      	adds	r3, #4
 80053dc:	2100      	movs	r1, #0
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 fe86 	bl	80060f0 <RCCEx_PLL2_Config>
 80053e4:	4603      	mov	r3, r0
 80053e6:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80053e8:	e00e      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	3324      	adds	r3, #36	; 0x24
 80053ee:	2100      	movs	r1, #0
 80053f0:	4618      	mov	r0, r3
 80053f2:	f000 ff2f 	bl	8006254 <RCCEx_PLL3_Config>
 80053f6:	4603      	mov	r3, r0
 80053f8:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 80053fa:	e005      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80053fc:	2301      	movs	r3, #1
 80053fe:	75fb      	strb	r3, [r7, #23]
      break;
 8005400:	e002      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005402:	bf00      	nop
 8005404:	e000      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 8005406:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005408:	7dfb      	ldrb	r3, [r7, #23]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d109      	bne.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800540e:	4b55      	ldr	r3, [pc, #340]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8005410:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005412:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800541a:	4952      	ldr	r1, [pc, #328]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800541c:	4313      	orrs	r3, r2
 800541e:	650b      	str	r3, [r1, #80]	; 0x50
 8005420:	e001      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005422:	7dfb      	ldrb	r3, [r7, #23]
 8005424:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800542e:	2b00      	cmp	r3, #0
 8005430:	d049      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8005438:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800543c:	d030      	beq.n	80054a0 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800543e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005442:	d82a      	bhi.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005444:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8005448:	d02c      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800544a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800544e:	d824      	bhi.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 8005450:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005454:	d018      	beq.n	8005488 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8005456:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800545a:	d81e      	bhi.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800545c:	2b00      	cmp	r3, #0
 800545e:	d003      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8005460:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005464:	d007      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8005466:	e018      	b.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005468:	4b3e      	ldr	r3, [pc, #248]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800546a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800546c:	4a3d      	ldr	r2, [pc, #244]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800546e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005472:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005474:	e017      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	3304      	adds	r3, #4
 800547a:	2100      	movs	r1, #0
 800547c:	4618      	mov	r0, r3
 800547e:	f000 fe37 	bl	80060f0 <RCCEx_PLL2_Config>
 8005482:	4603      	mov	r3, r0
 8005484:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005486:	e00e      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	3324      	adds	r3, #36	; 0x24
 800548c:	2100      	movs	r1, #0
 800548e:	4618      	mov	r0, r3
 8005490:	f000 fee0 	bl	8006254 <RCCEx_PLL3_Config>
 8005494:	4603      	mov	r3, r0
 8005496:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005498:	e005      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800549a:	2301      	movs	r3, #1
 800549c:	75fb      	strb	r3, [r7, #23]
      break;
 800549e:	e002      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80054a0:	bf00      	nop
 80054a2:	e000      	b.n	80054a6 <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 80054a4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80054a6:	7dfb      	ldrb	r3, [r7, #23]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d10a      	bne.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80054ac:	4b2d      	ldr	r3, [pc, #180]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b0:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 80054ba:	492a      	ldr	r1, [pc, #168]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80054bc:	4313      	orrs	r3, r2
 80054be:	658b      	str	r3, [r1, #88]	; 0x58
 80054c0:	e001      	b.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054c2:	7dfb      	ldrb	r3, [r7, #23]
 80054c4:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d04c      	beq.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80054d8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054dc:	d030      	beq.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80054de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80054e2:	d82a      	bhi.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80054e4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80054e8:	d02c      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 80054ea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80054ee:	d824      	bhi.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80054f0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80054f4:	d018      	beq.n	8005528 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 80054f6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80054fa:	d81e      	bhi.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d003      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005500:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005504:	d007      	beq.n	8005516 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8005506:	e018      	b.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005508:	4b16      	ldr	r3, [pc, #88]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800550a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800550c:	4a15      	ldr	r2, [pc, #84]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800550e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005512:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005514:	e017      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	3304      	adds	r3, #4
 800551a:	2100      	movs	r1, #0
 800551c:	4618      	mov	r0, r3
 800551e:	f000 fde7 	bl	80060f0 <RCCEx_PLL2_Config>
 8005522:	4603      	mov	r3, r0
 8005524:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 8005526:	e00e      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	3324      	adds	r3, #36	; 0x24
 800552c:	2100      	movs	r1, #0
 800552e:	4618      	mov	r0, r3
 8005530:	f000 fe90 	bl	8006254 <RCCEx_PLL3_Config>
 8005534:	4603      	mov	r3, r0
 8005536:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 8005538:	e005      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	75fb      	strb	r3, [r7, #23]
      break;
 800553e:	e002      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005540:	bf00      	nop
 8005542:	e000      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 8005544:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005546:	7dfb      	ldrb	r3, [r7, #23]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d10d      	bne.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800554c:	4b05      	ldr	r3, [pc, #20]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800554e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005550:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800555a:	4902      	ldr	r1, [pc, #8]	; (8005564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800555c:	4313      	orrs	r3, r2
 800555e:	658b      	str	r3, [r1, #88]	; 0x58
 8005560:	e004      	b.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8005562:	bf00      	nop
 8005564:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005568:	7dfb      	ldrb	r3, [r7, #23]
 800556a:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005574:	2b00      	cmp	r3, #0
 8005576:	d032      	beq.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800557c:	2b30      	cmp	r3, #48	; 0x30
 800557e:	d01c      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8005580:	2b30      	cmp	r3, #48	; 0x30
 8005582:	d817      	bhi.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 8005584:	2b20      	cmp	r3, #32
 8005586:	d00c      	beq.n	80055a2 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005588:	2b20      	cmp	r3, #32
 800558a:	d813      	bhi.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800558c:	2b00      	cmp	r3, #0
 800558e:	d016      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8005590:	2b10      	cmp	r3, #16
 8005592:	d10f      	bne.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005594:	4baf      	ldr	r3, [pc, #700]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005598:	4aae      	ldr	r2, [pc, #696]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800559a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800559e:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80055a0:	e00e      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	3304      	adds	r3, #4
 80055a6:	2102      	movs	r1, #2
 80055a8:	4618      	mov	r0, r3
 80055aa:	f000 fda1 	bl	80060f0 <RCCEx_PLL2_Config>
 80055ae:	4603      	mov	r3, r0
 80055b0:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 80055b2:	e005      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 80055b4:	2301      	movs	r3, #1
 80055b6:	75fb      	strb	r3, [r7, #23]
      break;
 80055b8:	e002      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80055ba:	bf00      	nop
 80055bc:	e000      	b.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 80055be:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055c0:	7dfb      	ldrb	r3, [r7, #23]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d109      	bne.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80055c6:	4ba3      	ldr	r3, [pc, #652]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80055c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80055ca:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80055d2:	49a0      	ldr	r1, [pc, #640]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80055d4:	4313      	orrs	r3, r2
 80055d6:	64cb      	str	r3, [r1, #76]	; 0x4c
 80055d8:	e001      	b.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055da:	7dfb      	ldrb	r3, [r7, #23]
 80055dc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d047      	beq.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055f2:	d030      	beq.n	8005656 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 80055f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80055f8:	d82a      	bhi.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 80055fa:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80055fe:	d02c      	beq.n	800565a <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 8005600:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005604:	d824      	bhi.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005606:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800560a:	d018      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800560c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005610:	d81e      	bhi.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8005616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800561a:	d007      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800561c:	e018      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800561e:	4b8d      	ldr	r3, [pc, #564]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005622:	4a8c      	ldr	r2, [pc, #560]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005624:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005628:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800562a:	e017      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	3304      	adds	r3, #4
 8005630:	2100      	movs	r1, #0
 8005632:	4618      	mov	r0, r3
 8005634:	f000 fd5c 	bl	80060f0 <RCCEx_PLL2_Config>
 8005638:	4603      	mov	r3, r0
 800563a:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800563c:	e00e      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	3324      	adds	r3, #36	; 0x24
 8005642:	2100      	movs	r1, #0
 8005644:	4618      	mov	r0, r3
 8005646:	f000 fe05 	bl	8006254 <RCCEx_PLL3_Config>
 800564a:	4603      	mov	r3, r0
 800564c:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800564e:	e005      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	75fb      	strb	r3, [r7, #23]
      break;
 8005654:	e002      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 8005656:	bf00      	nop
 8005658:	e000      	b.n	800565c <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800565a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800565c:	7dfb      	ldrb	r3, [r7, #23]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d109      	bne.n	8005676 <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005662:	4b7c      	ldr	r3, [pc, #496]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005664:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005666:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800566e:	4979      	ldr	r1, [pc, #484]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005670:	4313      	orrs	r3, r2
 8005672:	650b      	str	r3, [r1, #80]	; 0x50
 8005674:	e001      	b.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005676:	7dfb      	ldrb	r3, [r7, #23]
 8005678:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d049      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800568a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800568e:	d02e      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x47e>
 8005690:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005694:	d828      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 8005696:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800569a:	d02a      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800569c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80056a0:	d822      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80056a2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80056a6:	d026      	beq.n	80056f6 <HAL_RCCEx_PeriphCLKConfig+0x486>
 80056a8:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80056ac:	d81c      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80056ae:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80056b2:	d010      	beq.n	80056d6 <HAL_RCCEx_PeriphCLKConfig+0x466>
 80056b4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80056b8:	d816      	bhi.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x478>
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d01d      	beq.n	80056fa <HAL_RCCEx_PeriphCLKConfig+0x48a>
 80056be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056c2:	d111      	bne.n	80056e8 <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	3304      	adds	r3, #4
 80056c8:	2101      	movs	r1, #1
 80056ca:	4618      	mov	r0, r3
 80056cc:	f000 fd10 	bl	80060f0 <RCCEx_PLL2_Config>
 80056d0:	4603      	mov	r3, r0
 80056d2:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80056d4:	e012      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	3324      	adds	r3, #36	; 0x24
 80056da:	2101      	movs	r1, #1
 80056dc:	4618      	mov	r0, r3
 80056de:	f000 fdb9 	bl	8006254 <RCCEx_PLL3_Config>
 80056e2:	4603      	mov	r3, r0
 80056e4:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 80056e6:	e009      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80056e8:	2301      	movs	r3, #1
 80056ea:	75fb      	strb	r3, [r7, #23]
      break;
 80056ec:	e006      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80056ee:	bf00      	nop
 80056f0:	e004      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80056f2:	bf00      	nop
 80056f4:	e002      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80056f6:	bf00      	nop
 80056f8:	e000      	b.n	80056fc <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 80056fa:	bf00      	nop
    }

    if(ret == HAL_OK)
 80056fc:	7dfb      	ldrb	r3, [r7, #23]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d109      	bne.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005702:	4b54      	ldr	r3, [pc, #336]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005704:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005706:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800570e:	4951      	ldr	r1, [pc, #324]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005710:	4313      	orrs	r3, r2
 8005712:	650b      	str	r3, [r1, #80]	; 0x50
 8005714:	e001      	b.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005716:	7dfb      	ldrb	r3, [r7, #23]
 8005718:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d04b      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800572c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005730:	d02e      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x520>
 8005732:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005736:	d828      	bhi.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800573c:	d02a      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800573e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005742:	d822      	bhi.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005744:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005748:	d026      	beq.n	8005798 <HAL_RCCEx_PeriphCLKConfig+0x528>
 800574a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800574e:	d81c      	bhi.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005750:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005754:	d010      	beq.n	8005778 <HAL_RCCEx_PeriphCLKConfig+0x508>
 8005756:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800575a:	d816      	bhi.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800575c:	2b00      	cmp	r3, #0
 800575e:	d01d      	beq.n	800579c <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8005760:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005764:	d111      	bne.n	800578a <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	3304      	adds	r3, #4
 800576a:	2101      	movs	r1, #1
 800576c:	4618      	mov	r0, r3
 800576e:	f000 fcbf 	bl	80060f0 <RCCEx_PLL2_Config>
 8005772:	4603      	mov	r3, r0
 8005774:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005776:	e012      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	3324      	adds	r3, #36	; 0x24
 800577c:	2101      	movs	r1, #1
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fd68 	bl	8006254 <RCCEx_PLL3_Config>
 8005784:	4603      	mov	r3, r0
 8005786:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 8005788:	e009      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800578a:	2301      	movs	r3, #1
 800578c:	75fb      	strb	r3, [r7, #23]
      break;
 800578e:	e006      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005790:	bf00      	nop
 8005792:	e004      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005794:	bf00      	nop
 8005796:	e002      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 8005798:	bf00      	nop
 800579a:	e000      	b.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800579c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800579e:	7dfb      	ldrb	r3, [r7, #23]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10a      	bne.n	80057ba <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80057a4:	4b2b      	ldr	r3, [pc, #172]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80057a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a8:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80057b2:	4928      	ldr	r1, [pc, #160]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	658b      	str	r3, [r1, #88]	; 0x58
 80057b8:	e001      	b.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057ba:	7dfb      	ldrb	r3, [r7, #23]
 80057bc:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d02f      	beq.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80057ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057d2:	d00e      	beq.n	80057f2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 80057d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057d8:	d814      	bhi.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x594>
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d015      	beq.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80057de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80057e2:	d10f      	bne.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057e4:	4b1b      	ldr	r3, [pc, #108]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80057e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057e8:	4a1a      	ldr	r2, [pc, #104]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 80057ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80057ee:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 80057f0:	e00c      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	3304      	adds	r3, #4
 80057f6:	2101      	movs	r1, #1
 80057f8:	4618      	mov	r0, r3
 80057fa:	f000 fc79 	bl	80060f0 <RCCEx_PLL2_Config>
 80057fe:	4603      	mov	r3, r0
 8005800:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 8005802:	e003      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005804:	2301      	movs	r3, #1
 8005806:	75fb      	strb	r3, [r7, #23]
      break;
 8005808:	e000      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800580a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800580c:	7dfb      	ldrb	r3, [r7, #23]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d109      	bne.n	8005826 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005812:	4b10      	ldr	r3, [pc, #64]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005814:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005816:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800581e:	490d      	ldr	r1, [pc, #52]	; (8005854 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8005820:	4313      	orrs	r3, r2
 8005822:	650b      	str	r3, [r1, #80]	; 0x50
 8005824:	e001      	b.n	800582a <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005826:	7dfb      	ldrb	r3, [r7, #23]
 8005828:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005832:	2b00      	cmp	r3, #0
 8005834:	d033      	beq.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800583a:	2b03      	cmp	r3, #3
 800583c:	d81c      	bhi.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x608>
 800583e:	a201      	add	r2, pc, #4	; (adr r2, 8005844 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 8005840:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005844:	0800587f 	.word	0x0800587f
 8005848:	08005859 	.word	0x08005859
 800584c:	08005867 	.word	0x08005867
 8005850:	0800587f 	.word	0x0800587f
 8005854:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005858:	4bb8      	ldr	r3, [pc, #736]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800585a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585c:	4ab7      	ldr	r2, [pc, #732]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800585e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005862:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005864:	e00c      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	3304      	adds	r3, #4
 800586a:	2102      	movs	r1, #2
 800586c:	4618      	mov	r0, r3
 800586e:	f000 fc3f 	bl	80060f0 <RCCEx_PLL2_Config>
 8005872:	4603      	mov	r3, r0
 8005874:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 8005876:	e003      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 8005878:	2301      	movs	r3, #1
 800587a:	75fb      	strb	r3, [r7, #23]
      break;
 800587c:	e000      	b.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800587e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005880:	7dfb      	ldrb	r3, [r7, #23]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d109      	bne.n	800589a <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005886:	4bad      	ldr	r3, [pc, #692]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800588a:	f023 0203 	bic.w	r2, r3, #3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005892:	49aa      	ldr	r1, [pc, #680]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005894:	4313      	orrs	r3, r2
 8005896:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005898:	e001      	b.n	800589e <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800589a:	7dfb      	ldrb	r3, [r7, #23]
 800589c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	f000 8086 	beq.w	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058ac:	4ba4      	ldr	r3, [pc, #656]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	4aa3      	ldr	r2, [pc, #652]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80058b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058b6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058b8:	f7fc f980 	bl	8001bbc <HAL_GetTick>
 80058bc:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058be:	e009      	b.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058c0:	f7fc f97c 	bl	8001bbc <HAL_GetTick>
 80058c4:	4602      	mov	r2, r0
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	1ad3      	subs	r3, r2, r3
 80058ca:	2b64      	cmp	r3, #100	; 0x64
 80058cc:	d902      	bls.n	80058d4 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	75fb      	strb	r3, [r7, #23]
        break;
 80058d2:	e005      	b.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058d4:	4b9a      	ldr	r3, [pc, #616]	; (8005b40 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d0ef      	beq.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 80058e0:	7dfb      	ldrb	r3, [r7, #23]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d166      	bne.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80058e6:	4b95      	ldr	r3, [pc, #596]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80058e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80058f0:	4053      	eors	r3, r2
 80058f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d013      	beq.n	8005922 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80058fa:	4b90      	ldr	r3, [pc, #576]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80058fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005902:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005904:	4b8d      	ldr	r3, [pc, #564]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005908:	4a8c      	ldr	r2, [pc, #560]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800590a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800590e:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005910:	4b8a      	ldr	r3, [pc, #552]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005912:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005914:	4a89      	ldr	r2, [pc, #548]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005916:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800591a:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800591c:	4a87      	ldr	r2, [pc, #540]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005928:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800592c:	d115      	bne.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800592e:	f7fc f945 	bl	8001bbc <HAL_GetTick>
 8005932:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005934:	e00b      	b.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005936:	f7fc f941 	bl	8001bbc <HAL_GetTick>
 800593a:	4602      	mov	r2, r0
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	1ad3      	subs	r3, r2, r3
 8005940:	f241 3288 	movw	r2, #5000	; 0x1388
 8005944:	4293      	cmp	r3, r2
 8005946:	d902      	bls.n	800594e <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 8005948:	2303      	movs	r3, #3
 800594a:	75fb      	strb	r3, [r7, #23]
            break;
 800594c:	e005      	b.n	800595a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800594e:	4b7b      	ldr	r3, [pc, #492]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005950:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005952:	f003 0302 	and.w	r3, r3, #2
 8005956:	2b00      	cmp	r3, #0
 8005958:	d0ed      	beq.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800595a:	7dfb      	ldrb	r3, [r7, #23]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d126      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8005966:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800596a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800596e:	d10d      	bne.n	800598c <HAL_RCCEx_PeriphCLKConfig+0x71c>
 8005970:	4b72      	ldr	r3, [pc, #456]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005972:	691b      	ldr	r3, [r3, #16]
 8005974:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800597e:	0919      	lsrs	r1, r3, #4
 8005980:	4b70      	ldr	r3, [pc, #448]	; (8005b44 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 8005982:	400b      	ands	r3, r1
 8005984:	496d      	ldr	r1, [pc, #436]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005986:	4313      	orrs	r3, r2
 8005988:	610b      	str	r3, [r1, #16]
 800598a:	e005      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0x728>
 800598c:	4b6b      	ldr	r3, [pc, #428]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800598e:	691b      	ldr	r3, [r3, #16]
 8005990:	4a6a      	ldr	r2, [pc, #424]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005992:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005996:	6113      	str	r3, [r2, #16]
 8005998:	4b68      	ldr	r3, [pc, #416]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800599a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80059a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059a6:	4965      	ldr	r1, [pc, #404]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	670b      	str	r3, [r1, #112]	; 0x70
 80059ac:	e004      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059ae:	7dfb      	ldrb	r3, [r7, #23]
 80059b0:	75bb      	strb	r3, [r7, #22]
 80059b2:	e001      	b.n	80059b8 <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059b4:	7dfb      	ldrb	r3, [r7, #23]
 80059b6:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f003 0301 	and.w	r3, r3, #1
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d07e      	beq.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059c8:	2b28      	cmp	r3, #40	; 0x28
 80059ca:	d867      	bhi.n	8005a9c <HAL_RCCEx_PeriphCLKConfig+0x82c>
 80059cc:	a201      	add	r2, pc, #4	; (adr r2, 80059d4 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 80059ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d2:	bf00      	nop
 80059d4:	08005aa3 	.word	0x08005aa3
 80059d8:	08005a9d 	.word	0x08005a9d
 80059dc:	08005a9d 	.word	0x08005a9d
 80059e0:	08005a9d 	.word	0x08005a9d
 80059e4:	08005a9d 	.word	0x08005a9d
 80059e8:	08005a9d 	.word	0x08005a9d
 80059ec:	08005a9d 	.word	0x08005a9d
 80059f0:	08005a9d 	.word	0x08005a9d
 80059f4:	08005a79 	.word	0x08005a79
 80059f8:	08005a9d 	.word	0x08005a9d
 80059fc:	08005a9d 	.word	0x08005a9d
 8005a00:	08005a9d 	.word	0x08005a9d
 8005a04:	08005a9d 	.word	0x08005a9d
 8005a08:	08005a9d 	.word	0x08005a9d
 8005a0c:	08005a9d 	.word	0x08005a9d
 8005a10:	08005a9d 	.word	0x08005a9d
 8005a14:	08005a8b 	.word	0x08005a8b
 8005a18:	08005a9d 	.word	0x08005a9d
 8005a1c:	08005a9d 	.word	0x08005a9d
 8005a20:	08005a9d 	.word	0x08005a9d
 8005a24:	08005a9d 	.word	0x08005a9d
 8005a28:	08005a9d 	.word	0x08005a9d
 8005a2c:	08005a9d 	.word	0x08005a9d
 8005a30:	08005a9d 	.word	0x08005a9d
 8005a34:	08005aa3 	.word	0x08005aa3
 8005a38:	08005a9d 	.word	0x08005a9d
 8005a3c:	08005a9d 	.word	0x08005a9d
 8005a40:	08005a9d 	.word	0x08005a9d
 8005a44:	08005a9d 	.word	0x08005a9d
 8005a48:	08005a9d 	.word	0x08005a9d
 8005a4c:	08005a9d 	.word	0x08005a9d
 8005a50:	08005a9d 	.word	0x08005a9d
 8005a54:	08005aa3 	.word	0x08005aa3
 8005a58:	08005a9d 	.word	0x08005a9d
 8005a5c:	08005a9d 	.word	0x08005a9d
 8005a60:	08005a9d 	.word	0x08005a9d
 8005a64:	08005a9d 	.word	0x08005a9d
 8005a68:	08005a9d 	.word	0x08005a9d
 8005a6c:	08005a9d 	.word	0x08005a9d
 8005a70:	08005a9d 	.word	0x08005a9d
 8005a74:	08005aa3 	.word	0x08005aa3
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	3304      	adds	r3, #4
 8005a7c:	2101      	movs	r1, #1
 8005a7e:	4618      	mov	r0, r3
 8005a80:	f000 fb36 	bl	80060f0 <RCCEx_PLL2_Config>
 8005a84:	4603      	mov	r3, r0
 8005a86:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005a88:	e00c      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	3324      	adds	r3, #36	; 0x24
 8005a8e:	2101      	movs	r1, #1
 8005a90:	4618      	mov	r0, r3
 8005a92:	f000 fbdf 	bl	8006254 <RCCEx_PLL3_Config>
 8005a96:	4603      	mov	r3, r0
 8005a98:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 8005a9a:	e003      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	75fb      	strb	r3, [r7, #23]
      break;
 8005aa0:	e000      	b.n	8005aa4 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 8005aa2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005aa4:	7dfb      	ldrb	r3, [r7, #23]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d109      	bne.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8005aaa:	4b24      	ldr	r3, [pc, #144]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005aac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aae:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ab6:	4921      	ldr	r1, [pc, #132]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	654b      	str	r3, [r1, #84]	; 0x54
 8005abc:	e001      	b.n	8005ac2 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005abe:	7dfb      	ldrb	r3, [r7, #23]
 8005ac0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0302 	and.w	r3, r3, #2
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d03e      	beq.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ad2:	2b05      	cmp	r3, #5
 8005ad4:	d820      	bhi.n	8005b18 <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 8005ad6:	a201      	add	r2, pc, #4	; (adr r2, 8005adc <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 8005ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005adc:	08005b1f 	.word	0x08005b1f
 8005ae0:	08005af5 	.word	0x08005af5
 8005ae4:	08005b07 	.word	0x08005b07
 8005ae8:	08005b1f 	.word	0x08005b1f
 8005aec:	08005b1f 	.word	0x08005b1f
 8005af0:	08005b1f 	.word	0x08005b1f
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	3304      	adds	r3, #4
 8005af8:	2101      	movs	r1, #1
 8005afa:	4618      	mov	r0, r3
 8005afc:	f000 faf8 	bl	80060f0 <RCCEx_PLL2_Config>
 8005b00:	4603      	mov	r3, r0
 8005b02:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005b04:	e00c      	b.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	3324      	adds	r3, #36	; 0x24
 8005b0a:	2101      	movs	r1, #1
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f000 fba1 	bl	8006254 <RCCEx_PLL3_Config>
 8005b12:	4603      	mov	r3, r0
 8005b14:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 8005b16:	e003      	b.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b1c:	e000      	b.n	8005b20 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 8005b1e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005b20:	7dfb      	ldrb	r3, [r7, #23]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d110      	bne.n	8005b48 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8005b26:	4b05      	ldr	r3, [pc, #20]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b2a:	f023 0207 	bic.w	r2, r3, #7
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005b32:	4902      	ldr	r1, [pc, #8]	; (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 8005b34:	4313      	orrs	r3, r2
 8005b36:	654b      	str	r3, [r1, #84]	; 0x54
 8005b38:	e008      	b.n	8005b4c <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 8005b3a:	bf00      	nop
 8005b3c:	58024400 	.word	0x58024400
 8005b40:	58024800 	.word	0x58024800
 8005b44:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005b48:	7dfb      	ldrb	r3, [r7, #23]
 8005b4a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0304 	and.w	r3, r3, #4
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d039      	beq.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005b5e:	2b05      	cmp	r3, #5
 8005b60:	d820      	bhi.n	8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x934>
 8005b62:	a201      	add	r2, pc, #4	; (adr r2, 8005b68 <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 8005b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b68:	08005bab 	.word	0x08005bab
 8005b6c:	08005b81 	.word	0x08005b81
 8005b70:	08005b93 	.word	0x08005b93
 8005b74:	08005bab 	.word	0x08005bab
 8005b78:	08005bab 	.word	0x08005bab
 8005b7c:	08005bab 	.word	0x08005bab
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	3304      	adds	r3, #4
 8005b84:	2101      	movs	r1, #1
 8005b86:	4618      	mov	r0, r3
 8005b88:	f000 fab2 	bl	80060f0 <RCCEx_PLL2_Config>
 8005b8c:	4603      	mov	r3, r0
 8005b8e:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005b90:	e00c      	b.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	3324      	adds	r3, #36	; 0x24
 8005b96:	2101      	movs	r1, #1
 8005b98:	4618      	mov	r0, r3
 8005b9a:	f000 fb5b 	bl	8006254 <RCCEx_PLL3_Config>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 8005ba2:	e003      	b.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ba8:	e000      	b.n	8005bac <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 8005baa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005bac:	7dfb      	ldrb	r3, [r7, #23]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d10a      	bne.n	8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005bb2:	4bb7      	ldr	r3, [pc, #732]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb6:	f023 0207 	bic.w	r2, r3, #7
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bc0:	49b3      	ldr	r1, [pc, #716]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005bc2:	4313      	orrs	r3, r2
 8005bc4:	658b      	str	r3, [r1, #88]	; 0x58
 8005bc6:	e001      	b.n	8005bcc <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005bc8:	7dfb      	ldrb	r3, [r7, #23]
 8005bca:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0320 	and.w	r3, r3, #32
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d04b      	beq.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005bde:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005be2:	d02e      	beq.n	8005c42 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 8005be4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005be8:	d828      	bhi.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bee:	d02a      	beq.n	8005c46 <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 8005bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005bf4:	d822      	bhi.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005bf6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005bfa:	d026      	beq.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0x9da>
 8005bfc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8005c00:	d81c      	bhi.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005c02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c06:	d010      	beq.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8005c08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c0c:	d816      	bhi.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d01d      	beq.n	8005c4e <HAL_RCCEx_PeriphCLKConfig+0x9de>
 8005c12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c16:	d111      	bne.n	8005c3c <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	3304      	adds	r3, #4
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f000 fa66 	bl	80060f0 <RCCEx_PLL2_Config>
 8005c24:	4603      	mov	r3, r0
 8005c26:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005c28:	e012      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	3324      	adds	r3, #36	; 0x24
 8005c2e:	2102      	movs	r1, #2
 8005c30:	4618      	mov	r0, r3
 8005c32:	f000 fb0f 	bl	8006254 <RCCEx_PLL3_Config>
 8005c36:	4603      	mov	r3, r0
 8005c38:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 8005c3a:	e009      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005c3c:	2301      	movs	r3, #1
 8005c3e:	75fb      	strb	r3, [r7, #23]
      break;
 8005c40:	e006      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005c42:	bf00      	nop
 8005c44:	e004      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005c46:	bf00      	nop
 8005c48:	e002      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005c4a:	bf00      	nop
 8005c4c:	e000      	b.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 8005c4e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005c50:	7dfb      	ldrb	r3, [r7, #23]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d10a      	bne.n	8005c6c <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005c56:	4b8e      	ldr	r3, [pc, #568]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c5a:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c64:	498a      	ldr	r1, [pc, #552]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	654b      	str	r3, [r1, #84]	; 0x54
 8005c6a:	e001      	b.n	8005c70 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c6c:	7dfb      	ldrb	r3, [r7, #23]
 8005c6e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d04b      	beq.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005c82:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005c86:	d02e      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0xa76>
 8005c88:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005c8c:	d828      	bhi.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005c8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c92:	d02a      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 8005c94:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c98:	d822      	bhi.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005c9a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005c9e:	d026      	beq.n	8005cee <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 8005ca0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005ca4:	d81c      	bhi.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005ca6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005caa:	d010      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 8005cac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005cb0:	d816      	bhi.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d01d      	beq.n	8005cf2 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 8005cb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005cba:	d111      	bne.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	3304      	adds	r3, #4
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f000 fa14 	bl	80060f0 <RCCEx_PLL2_Config>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005ccc:	e012      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	3324      	adds	r3, #36	; 0x24
 8005cd2:	2102      	movs	r1, #2
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 fabd 	bl	8006254 <RCCEx_PLL3_Config>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 8005cde:	e009      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	75fb      	strb	r3, [r7, #23]
      break;
 8005ce4:	e006      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005ce6:	bf00      	nop
 8005ce8:	e004      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005cea:	bf00      	nop
 8005cec:	e002      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005cee:	bf00      	nop
 8005cf0:	e000      	b.n	8005cf4 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 8005cf2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005cf4:	7dfb      	ldrb	r3, [r7, #23]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d10a      	bne.n	8005d10 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005cfa:	4b65      	ldr	r3, [pc, #404]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cfe:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005d08:	4961      	ldr	r1, [pc, #388]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	658b      	str	r3, [r1, #88]	; 0x58
 8005d0e:	e001      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
 8005d12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d04b      	beq.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005d26:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005d2a:	d02e      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 8005d2c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8005d30:	d828      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005d32:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d36:	d02a      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 8005d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d3c:	d822      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005d3e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005d42:	d026      	beq.n	8005d92 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 8005d44:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8005d48:	d81c      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005d4a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d4e:	d010      	beq.n	8005d72 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8005d50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005d54:	d816      	bhi.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d01d      	beq.n	8005d96 <HAL_RCCEx_PeriphCLKConfig+0xb26>
 8005d5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d5e:	d111      	bne.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	3304      	adds	r3, #4
 8005d64:	2100      	movs	r1, #0
 8005d66:	4618      	mov	r0, r3
 8005d68:	f000 f9c2 	bl	80060f0 <RCCEx_PLL2_Config>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005d70:	e012      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	3324      	adds	r3, #36	; 0x24
 8005d76:	2102      	movs	r1, #2
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f000 fa6b 	bl	8006254 <RCCEx_PLL3_Config>
 8005d7e:	4603      	mov	r3, r0
 8005d80:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 8005d82:	e009      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d84:	2301      	movs	r3, #1
 8005d86:	75fb      	strb	r3, [r7, #23]
      break;
 8005d88:	e006      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d8a:	bf00      	nop
 8005d8c:	e004      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d8e:	bf00      	nop
 8005d90:	e002      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d92:	bf00      	nop
 8005d94:	e000      	b.n	8005d98 <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 8005d96:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d98:	7dfb      	ldrb	r3, [r7, #23]
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10a      	bne.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005d9e:	4b3c      	ldr	r3, [pc, #240]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005da0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005da2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005dac:	4938      	ldr	r1, [pc, #224]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005dae:	4313      	orrs	r3, r2
 8005db0:	658b      	str	r3, [r1, #88]	; 0x58
 8005db2:	e001      	b.n	8005db8 <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005db4:	7dfb      	ldrb	r3, [r7, #23]
 8005db6:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0308 	and.w	r3, r3, #8
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d01a      	beq.n	8005dfa <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005dca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005dce:	d10a      	bne.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	3324      	adds	r3, #36	; 0x24
 8005dd4:	2102      	movs	r1, #2
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f000 fa3c 	bl	8006254 <RCCEx_PLL3_Config>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d001      	beq.n	8005de6 <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8005de6:	4b2a      	ldr	r3, [pc, #168]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005de8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005df4:	4926      	ldr	r1, [pc, #152]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005df6:	4313      	orrs	r3, r2
 8005df8:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f003 0310 	and.w	r3, r3, #16
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d01a      	beq.n	8005e3c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e0c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e10:	d10a      	bne.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	3324      	adds	r3, #36	; 0x24
 8005e16:	2102      	movs	r1, #2
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f000 fa1b 	bl	8006254 <RCCEx_PLL3_Config>
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d001      	beq.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005e28:	4b19      	ldr	r3, [pc, #100]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005e36:	4916      	ldr	r1, [pc, #88]	; (8005e90 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005e38:	4313      	orrs	r3, r2
 8005e3a:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d036      	beq.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005e4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005e52:	d01f      	beq.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8005e54:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005e58:	d817      	bhi.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d003      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8005e5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e62:	d009      	beq.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 8005e64:	e011      	b.n	8005e8a <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	3304      	adds	r3, #4
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f000 f93f 	bl	80060f0 <RCCEx_PLL2_Config>
 8005e72:	4603      	mov	r3, r0
 8005e74:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005e76:	e00e      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	3324      	adds	r3, #36	; 0x24
 8005e7c:	2102      	movs	r1, #2
 8005e7e:	4618      	mov	r0, r3
 8005e80:	f000 f9e8 	bl	8006254 <RCCEx_PLL3_Config>
 8005e84:	4603      	mov	r3, r0
 8005e86:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 8005e88:	e005      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	75fb      	strb	r3, [r7, #23]
      break;
 8005e8e:	e002      	b.n	8005e96 <HAL_RCCEx_PeriphCLKConfig+0xc26>
 8005e90:	58024400 	.word	0x58024400
      break;
 8005e94:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e96:	7dfb      	ldrb	r3, [r7, #23]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d10a      	bne.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005e9c:	4b93      	ldr	r3, [pc, #588]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ea0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8005eaa:	4990      	ldr	r1, [pc, #576]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005eac:	4313      	orrs	r3, r2
 8005eae:	658b      	str	r3, [r1, #88]	; 0x58
 8005eb0:	e001      	b.n	8005eb6 <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005eb2:	7dfb      	ldrb	r3, [r7, #23]
 8005eb4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d033      	beq.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ec8:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005ecc:	d01c      	beq.n	8005f08 <HAL_RCCEx_PeriphCLKConfig+0xc98>
 8005ece:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005ed2:	d816      	bhi.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 8005ed4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ed8:	d003      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 8005eda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005ede:	d007      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 8005ee0:	e00f      	b.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005ee2:	4b82      	ldr	r3, [pc, #520]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ee6:	4a81      	ldr	r2, [pc, #516]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005ee8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005eec:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 8005eee:	e00c      	b.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3324      	adds	r3, #36	; 0x24
 8005ef4:	2101      	movs	r1, #1
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 f9ac 	bl	8006254 <RCCEx_PLL3_Config>
 8005efc:	4603      	mov	r3, r0
 8005efe:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 8005f00:	e003      	b.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	75fb      	strb	r3, [r7, #23]
      break;
 8005f06:	e000      	b.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 8005f08:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f0a:	7dfb      	ldrb	r3, [r7, #23]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d10a      	bne.n	8005f26 <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f10:	4b76      	ldr	r3, [pc, #472]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f14:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005f1e:	4973      	ldr	r1, [pc, #460]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	654b      	str	r3, [r1, #84]	; 0x54
 8005f24:	e001      	b.n	8005f2a <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f26:	7dfb      	ldrb	r3, [r7, #23]
 8005f28:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d029      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 8005f3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f42:	d007      	beq.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 8005f44:	e00f      	b.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005f46:	4b69      	ldr	r3, [pc, #420]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f4a:	4a68      	ldr	r2, [pc, #416]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f50:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005f52:	e00b      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	3304      	adds	r3, #4
 8005f58:	2102      	movs	r1, #2
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f000 f8c8 	bl	80060f0 <RCCEx_PLL2_Config>
 8005f60:	4603      	mov	r3, r0
 8005f62:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 8005f64:	e002      	b.n	8005f6c <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	75fb      	strb	r3, [r7, #23]
      break;
 8005f6a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f6c:	7dfb      	ldrb	r3, [r7, #23]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d109      	bne.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005f72:	4b5e      	ldr	r3, [pc, #376]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f76:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f7e:	495b      	ldr	r1, [pc, #364]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005f80:	4313      	orrs	r3, r2
 8005f82:	64cb      	str	r3, [r1, #76]	; 0x4c
 8005f84:	e001      	b.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f86:	7dfb      	ldrb	r3, [r7, #23]
 8005f88:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d00a      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	3324      	adds	r3, #36	; 0x24
 8005f9a:	2102      	movs	r1, #2
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f000 f959 	bl	8006254 <RCCEx_PLL3_Config>
 8005fa2:	4603      	mov	r3, r0
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d001      	beq.n	8005fac <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d030      	beq.n	800601a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005fbc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fc0:	d017      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 8005fc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005fc6:	d811      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8005fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fcc:	d013      	beq.n	8005ff6 <HAL_RCCEx_PeriphCLKConfig+0xd86>
 8005fce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fd2:	d80b      	bhi.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d010      	beq.n	8005ffa <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 8005fd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fdc:	d106      	bne.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005fde:	4b43      	ldr	r3, [pc, #268]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fe2:	4a42      	ldr	r2, [pc, #264]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8005fe4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005fe8:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 8005fea:	e007      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005fec:	2301      	movs	r3, #1
 8005fee:	75fb      	strb	r3, [r7, #23]
      break;
 8005ff0:	e004      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8005ff2:	bf00      	nop
 8005ff4:	e002      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8005ff6:	bf00      	nop
 8005ff8:	e000      	b.n	8005ffc <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 8005ffa:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ffc:	7dfb      	ldrb	r3, [r7, #23]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d109      	bne.n	8006016 <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006002:	4b3a      	ldr	r3, [pc, #232]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006004:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006006:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800600e:	4937      	ldr	r1, [pc, #220]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006010:	4313      	orrs	r3, r2
 8006012:	654b      	str	r3, [r1, #84]	; 0x54
 8006014:	e001      	b.n	800601a <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006016:	7dfb      	ldrb	r3, [r7, #23]
 8006018:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d008      	beq.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006026:	4b31      	ldr	r3, [pc, #196]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800602a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006032:	492e      	ldr	r1, [pc, #184]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006034:	4313      	orrs	r3, r2
 8006036:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006040:	2b00      	cmp	r3, #0
 8006042:	d009      	beq.n	8006058 <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8006044:	4b29      	ldr	r3, [pc, #164]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006046:	691b      	ldr	r3, [r3, #16]
 8006048:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006052:	4926      	ldr	r1, [pc, #152]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006054:	4313      	orrs	r3, r2
 8006056:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006060:	2b00      	cmp	r3, #0
 8006062:	d008      	beq.n	8006076 <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006064:	4b21      	ldr	r3, [pc, #132]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006066:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006068:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006070:	491e      	ldr	r1, [pc, #120]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006072:	4313      	orrs	r3, r2
 8006074:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800607e:	2b00      	cmp	r3, #0
 8006080:	d00d      	beq.n	800609e <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006082:	4b1a      	ldr	r3, [pc, #104]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	4a19      	ldr	r2, [pc, #100]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006088:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800608c:	6113      	str	r3, [r2, #16]
 800608e:	4b17      	ldr	r3, [pc, #92]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 8006090:	691a      	ldr	r2, [r3, #16]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8006098:	4914      	ldr	r1, [pc, #80]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800609a:	4313      	orrs	r3, r2
 800609c:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	da08      	bge.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80060a6:	4b11      	ldr	r3, [pc, #68]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80060a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060aa:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060b2:	490e      	ldr	r1, [pc, #56]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80060b4:	4313      	orrs	r3, r2
 80060b6:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d009      	beq.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80060c4:	4b09      	ldr	r3, [pc, #36]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80060c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060c8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060d2:	4906      	ldr	r1, [pc, #24]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 80060d8:	7dbb      	ldrb	r3, [r7, #22]
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d101      	bne.n	80060e2 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 80060de:	2300      	movs	r3, #0
 80060e0:	e000      	b.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3718      	adds	r7, #24
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	58024400 	.word	0x58024400

080060f0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80060fa:	2300      	movs	r3, #0
 80060fc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80060fe:	4b53      	ldr	r3, [pc, #332]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006100:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006102:	f003 0303 	and.w	r3, r3, #3
 8006106:	2b03      	cmp	r3, #3
 8006108:	d101      	bne.n	800610e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e099      	b.n	8006242 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800610e:	4b4f      	ldr	r3, [pc, #316]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a4e      	ldr	r2, [pc, #312]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006114:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006118:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800611a:	f7fb fd4f 	bl	8001bbc <HAL_GetTick>
 800611e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006120:	e008      	b.n	8006134 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006122:	f7fb fd4b 	bl	8001bbc <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	2b02      	cmp	r3, #2
 800612e:	d901      	bls.n	8006134 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e086      	b.n	8006242 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006134:	4b45      	ldr	r3, [pc, #276]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800613c:	2b00      	cmp	r3, #0
 800613e:	d1f0      	bne.n	8006122 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8006140:	4b42      	ldr	r3, [pc, #264]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006144:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	031b      	lsls	r3, r3, #12
 800614e:	493f      	ldr	r1, [pc, #252]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006150:	4313      	orrs	r3, r2
 8006152:	628b      	str	r3, [r1, #40]	; 0x28
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	3b01      	subs	r3, #1
 800615a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	3b01      	subs	r3, #1
 8006164:	025b      	lsls	r3, r3, #9
 8006166:	b29b      	uxth	r3, r3
 8006168:	431a      	orrs	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	3b01      	subs	r3, #1
 8006170:	041b      	lsls	r3, r3, #16
 8006172:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8006176:	431a      	orrs	r2, r3
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	691b      	ldr	r3, [r3, #16]
 800617c:	3b01      	subs	r3, #1
 800617e:	061b      	lsls	r3, r3, #24
 8006180:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8006184:	4931      	ldr	r1, [pc, #196]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006186:	4313      	orrs	r3, r2
 8006188:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800618a:	4b30      	ldr	r3, [pc, #192]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 800618c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800618e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	695b      	ldr	r3, [r3, #20]
 8006196:	492d      	ldr	r1, [pc, #180]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006198:	4313      	orrs	r3, r2
 800619a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800619c:	4b2b      	ldr	r3, [pc, #172]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 800619e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061a0:	f023 0220 	bic.w	r2, r3, #32
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	4928      	ldr	r1, [pc, #160]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 80061ae:	4b27      	ldr	r3, [pc, #156]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b2:	4a26      	ldr	r2, [pc, #152]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061b4:	f023 0310 	bic.w	r3, r3, #16
 80061b8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80061ba:	4b24      	ldr	r3, [pc, #144]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80061be:	4b24      	ldr	r3, [pc, #144]	; (8006250 <RCCEx_PLL2_Config+0x160>)
 80061c0:	4013      	ands	r3, r2
 80061c2:	687a      	ldr	r2, [r7, #4]
 80061c4:	69d2      	ldr	r2, [r2, #28]
 80061c6:	00d2      	lsls	r2, r2, #3
 80061c8:	4920      	ldr	r1, [pc, #128]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 80061ce:	4b1f      	ldr	r3, [pc, #124]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061d2:	4a1e      	ldr	r2, [pc, #120]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061d4:	f043 0310 	orr.w	r3, r3, #16
 80061d8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d106      	bne.n	80061ee <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80061e0:	4b1a      	ldr	r3, [pc, #104]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e4:	4a19      	ldr	r2, [pc, #100]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061e6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80061ea:	62d3      	str	r3, [r2, #44]	; 0x2c
 80061ec:	e00f      	b.n	800620e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 80061ee:	683b      	ldr	r3, [r7, #0]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d106      	bne.n	8006202 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80061f4:	4b15      	ldr	r3, [pc, #84]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061f8:	4a14      	ldr	r2, [pc, #80]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 80061fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061fe:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006200:	e005      	b.n	800620e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8006202:	4b12      	ldr	r3, [pc, #72]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006204:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006206:	4a11      	ldr	r2, [pc, #68]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006208:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800620c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800620e:	4b0f      	ldr	r3, [pc, #60]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a0e      	ldr	r2, [pc, #56]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006214:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006218:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800621a:	f7fb fccf 	bl	8001bbc <HAL_GetTick>
 800621e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006220:	e008      	b.n	8006234 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8006222:	f7fb fccb 	bl	8001bbc <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	2b02      	cmp	r3, #2
 800622e:	d901      	bls.n	8006234 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e006      	b.n	8006242 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006234:	4b05      	ldr	r3, [pc, #20]	; (800624c <RCCEx_PLL2_Config+0x15c>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d0f0      	beq.n	8006222 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8006240:	7bfb      	ldrb	r3, [r7, #15]
}
 8006242:	4618      	mov	r0, r3
 8006244:	3710      	adds	r7, #16
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}
 800624a:	bf00      	nop
 800624c:	58024400 	.word	0x58024400
 8006250:	ffff0007 	.word	0xffff0007

08006254 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800625e:	2300      	movs	r3, #0
 8006260:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8006262:	4b53      	ldr	r3, [pc, #332]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006264:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006266:	f003 0303 	and.w	r3, r3, #3
 800626a:	2b03      	cmp	r3, #3
 800626c:	d101      	bne.n	8006272 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e099      	b.n	80063a6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8006272:	4b4f      	ldr	r3, [pc, #316]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a4e      	ldr	r2, [pc, #312]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006278:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800627c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800627e:	f7fb fc9d 	bl	8001bbc <HAL_GetTick>
 8006282:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006284:	e008      	b.n	8006298 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006286:	f7fb fc99 	bl	8001bbc <HAL_GetTick>
 800628a:	4602      	mov	r2, r0
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	1ad3      	subs	r3, r2, r3
 8006290:	2b02      	cmp	r3, #2
 8006292:	d901      	bls.n	8006298 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8006294:	2303      	movs	r3, #3
 8006296:	e086      	b.n	80063a6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006298:	4b45      	ldr	r3, [pc, #276]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d1f0      	bne.n	8006286 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80062a4:	4b42      	ldr	r3, [pc, #264]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 80062a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80062a8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	051b      	lsls	r3, r3, #20
 80062b2:	493f      	ldr	r1, [pc, #252]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 80062b4:	4313      	orrs	r3, r2
 80062b6:	628b      	str	r3, [r1, #40]	; 0x28
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	685b      	ldr	r3, [r3, #4]
 80062bc:	3b01      	subs	r3, #1
 80062be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	3b01      	subs	r3, #1
 80062c8:	025b      	lsls	r3, r3, #9
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	431a      	orrs	r2, r3
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68db      	ldr	r3, [r3, #12]
 80062d2:	3b01      	subs	r3, #1
 80062d4:	041b      	lsls	r3, r3, #16
 80062d6:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80062da:	431a      	orrs	r2, r3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	691b      	ldr	r3, [r3, #16]
 80062e0:	3b01      	subs	r3, #1
 80062e2:	061b      	lsls	r3, r3, #24
 80062e4:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80062e8:	4931      	ldr	r1, [pc, #196]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 80062ea:	4313      	orrs	r3, r2
 80062ec:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 80062ee:	4b30      	ldr	r3, [pc, #192]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 80062f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062f2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	492d      	ldr	r1, [pc, #180]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8006300:	4b2b      	ldr	r3, [pc, #172]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006302:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006304:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	699b      	ldr	r3, [r3, #24]
 800630c:	4928      	ldr	r1, [pc, #160]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800630e:	4313      	orrs	r3, r2
 8006310:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8006312:	4b27      	ldr	r3, [pc, #156]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006316:	4a26      	ldr	r2, [pc, #152]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006318:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800631c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800631e:	4b24      	ldr	r3, [pc, #144]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006320:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006322:	4b24      	ldr	r3, [pc, #144]	; (80063b4 <RCCEx_PLL3_Config+0x160>)
 8006324:	4013      	ands	r3, r2
 8006326:	687a      	ldr	r2, [r7, #4]
 8006328:	69d2      	ldr	r2, [r2, #28]
 800632a:	00d2      	lsls	r2, r2, #3
 800632c:	4920      	ldr	r1, [pc, #128]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800632e:	4313      	orrs	r3, r2
 8006330:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8006332:	4b1f      	ldr	r3, [pc, #124]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006336:	4a1e      	ldr	r2, [pc, #120]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006338:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800633c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d106      	bne.n	8006352 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8006344:	4b1a      	ldr	r3, [pc, #104]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006346:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006348:	4a19      	ldr	r2, [pc, #100]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800634a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800634e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006350:	e00f      	b.n	8006372 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	2b01      	cmp	r3, #1
 8006356:	d106      	bne.n	8006366 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8006358:	4b15      	ldr	r3, [pc, #84]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800635a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800635c:	4a14      	ldr	r2, [pc, #80]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800635e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006362:	62d3      	str	r3, [r2, #44]	; 0x2c
 8006364:	e005      	b.n	8006372 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8006366:	4b12      	ldr	r3, [pc, #72]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006368:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800636a:	4a11      	ldr	r2, [pc, #68]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800636c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006370:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8006372:	4b0f      	ldr	r3, [pc, #60]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a0e      	ldr	r2, [pc, #56]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 8006378:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800637c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800637e:	f7fb fc1d 	bl	8001bbc <HAL_GetTick>
 8006382:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006384:	e008      	b.n	8006398 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8006386:	f7fb fc19 	bl	8001bbc <HAL_GetTick>
 800638a:	4602      	mov	r2, r0
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	1ad3      	subs	r3, r2, r3
 8006390:	2b02      	cmp	r3, #2
 8006392:	d901      	bls.n	8006398 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8006394:	2303      	movs	r3, #3
 8006396:	e006      	b.n	80063a6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006398:	4b05      	ldr	r3, [pc, #20]	; (80063b0 <RCCEx_PLL3_Config+0x15c>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d0f0      	beq.n	8006386 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80063a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3710      	adds	r7, #16
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	58024400 	.word	0x58024400
 80063b4:	ffff0007 	.word	0xffff0007

080063b8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b084      	sub	sp, #16
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d067      	beq.n	800649a <HAL_RTC_Init+0xe2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d106      	bne.n	80063e4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f7fa fda4 	bl	8000f2c <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2202      	movs	r2, #2
 80063e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	22ca      	movs	r2, #202	; 0xca
 80063f2:	625a      	str	r2, [r3, #36]	; 0x24
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2253      	movs	r2, #83	; 0x53
 80063fa:	625a      	str	r2, [r3, #36]	; 0x24

   /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80063fc:	6878      	ldr	r0, [r7, #4]
 80063fe:	f000 f879 	bl	80064f4 <RTC_EnterInitMode>
 8006402:	4603      	mov	r3, r0
 8006404:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 8006406:	7bfb      	ldrb	r3, [r7, #15]
 8006408:	2b00      	cmp	r3, #0
 800640a:	d13b      	bne.n	8006484 <HAL_RTC_Init+0xcc>
#if defined(RTC_CR_TAMPOE)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else  /* RTC_CR_TAMPOE */
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	6899      	ldr	r1, [r3, #8]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681a      	ldr	r2, [r3, #0]
 8006416:	4b23      	ldr	r3, [pc, #140]	; (80064a4 <HAL_RTC_Init+0xec>)
 8006418:	400b      	ands	r3, r1
 800641a:	6093      	str	r3, [r2, #8]
#endif /* RTC_CR_TAMPOE */

      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	6899      	ldr	r1, [r3, #8]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685a      	ldr	r2, [r3, #4]
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	431a      	orrs	r2, r3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	699b      	ldr	r3, [r3, #24]
 8006430:	431a      	orrs	r2, r3
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	430a      	orrs	r2, r1
 8006438:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	0419      	lsls	r1, r3, #16
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68da      	ldr	r2, [r3, #12]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f000 f881 	bl	8006554 <RTC_ExitInitMode>
 8006452:	4603      	mov	r3, r0
 8006454:	73fb      	strb	r3, [r7, #15]

      if(status == HAL_OK)
 8006456:	7bfb      	ldrb	r3, [r7, #15]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d113      	bne.n	8006484 <HAL_RTC_Init+0xcc>
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* RTC_CR_TAMPALRM_TYPE && RTC_CR_OUT2EN && RTC_CR_TAMPALRM_PU */

#if defined(RTC_OR_ALARMOUTTYPE) && defined(RTC_OR_OUT_RMP)
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f022 0203 	bic.w	r2, r2, #3
 800646a:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	69da      	ldr	r2, [r3, #28]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	431a      	orrs	r2, r3
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	430a      	orrs	r2, r1
 8006482:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* ALARMOUTTYPE && RTC_OR_OUT_RMP */
      }
    }
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	22ff      	movs	r2, #255	; 0xff
 800648a:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 800648c:	7bfb      	ldrb	r3, [r7, #15]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d103      	bne.n	800649a <HAL_RTC_Init+0xe2>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2201      	movs	r2, #1
 8006496:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
  }

  /* return status */
  return status;
 800649a:	7bfb      	ldrb	r3, [r7, #15]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3710      	adds	r7, #16
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	ff8fffbf 	.word	0xff8fffbf

080064a8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Clear RSF flag */
#if defined(RTC_ICSR_RSF)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	68da      	ldr	r2, [r3, #12]
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80064be:	60da      	str	r2, [r3, #12]
#endif /* RTC_ISR_RSF */

  tickstart = HAL_GetTick();
 80064c0:	f7fb fb7c 	bl	8001bbc <HAL_GetTick>
 80064c4:	60f8      	str	r0, [r7, #12]
  /* Wait the registers to be synchronised */
#if defined(RTC_ICSR_RSF)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#endif /* RTC_ICSR_RSF */
#if defined(RTC_ISR_RSF)
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80064c6:	e009      	b.n	80064dc <HAL_RTC_WaitForSynchro+0x34>
#endif /* RTC_ISR_RSF */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80064c8:	f7fb fb78 	bl	8001bbc <HAL_GetTick>
 80064cc:	4602      	mov	r2, r0
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064d6:	d901      	bls.n	80064dc <HAL_RTC_WaitForSynchro+0x34>
      {
        return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e007      	b.n	80064ec <HAL_RTC_WaitForSynchro+0x44>
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68db      	ldr	r3, [r3, #12]
 80064e2:	f003 0320 	and.w	r3, r3, #32
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d0ee      	beq.n	80064c8 <HAL_RTC_WaitForSynchro+0x20>
      }
    }

  return HAL_OK;
 80064ea:	2300      	movs	r3, #0
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3710      	adds	r7, #16
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	b084      	sub	sp, #16
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064fc:	2300      	movs	r3, #0
 80064fe:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#endif /* RTC_ICSR_INITF */
#if defined(RTC_ISR_INITF)
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	68db      	ldr	r3, [r3, #12]
 8006506:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800650a:	2b00      	cmp	r3, #0
 800650c:	d11d      	bne.n	800654a <RTC_EnterInitMode+0x56>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f04f 32ff 	mov.w	r2, #4294967295
 8006516:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006518:	f7fb fb50 	bl	8001bbc <HAL_GetTick>
 800651c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800651e:	e00d      	b.n	800653c <RTC_EnterInitMode+0x48>
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006520:	f7fb fb4c 	bl	8001bbc <HAL_GetTick>
 8006524:	4602      	mov	r2, r0
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	1ad3      	subs	r3, r2, r3
 800652a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800652e:	d905      	bls.n	800653c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006530:	2303      	movs	r3, #3
 8006532:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2203      	movs	r2, #3
 8006538:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006546:	2b00      	cmp	r3, #0
 8006548:	d0ea      	beq.n	8006520 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* RTC_ISR_INITF */

  return status;
 800654a:	7bfb      	ldrb	r3, [r7, #15]
}
 800654c:	4618      	mov	r0, r3
 800654e:	3710      	adds	r7, #16
 8006550:	46bd      	mov	sp, r7
 8006552:	bd80      	pop	{r7, pc}

08006554 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800655c:	2300      	movs	r3, #0
 800655e:	73fb      	strb	r3, [r7, #15]
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);

#elif defined(RTC_ISR_INITF)

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
 8006560:	4b1a      	ldr	r3, [pc, #104]	; (80065cc <RTC_ExitInitMode+0x78>)
 8006562:	68db      	ldr	r3, [r3, #12]
 8006564:	4a19      	ldr	r2, [pc, #100]	; (80065cc <RTC_ExitInitMode+0x78>)
 8006566:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800656a:	60d3      	str	r3, [r2, #12]

#endif /* RTC_ISR_INITF */
  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800656c:	4b17      	ldr	r3, [pc, #92]	; (80065cc <RTC_ExitInitMode+0x78>)
 800656e:	689b      	ldr	r3, [r3, #8]
 8006570:	f003 0320 	and.w	r3, r3, #32
 8006574:	2b00      	cmp	r3, #0
 8006576:	d10c      	bne.n	8006592 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006578:	6878      	ldr	r0, [r7, #4]
 800657a:	f7ff ff95 	bl	80064a8 <HAL_RTC_WaitForSynchro>
 800657e:	4603      	mov	r3, r0
 8006580:	2b00      	cmp	r3, #0
 8006582:	d01e      	beq.n	80065c2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2203      	movs	r2, #3
 8006588:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800658c:	2303      	movs	r3, #3
 800658e:	73fb      	strb	r3, [r7, #15]
 8006590:	e017      	b.n	80065c2 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006592:	4b0e      	ldr	r3, [pc, #56]	; (80065cc <RTC_ExitInitMode+0x78>)
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	4a0d      	ldr	r2, [pc, #52]	; (80065cc <RTC_ExitInitMode+0x78>)
 8006598:	f023 0320 	bic.w	r3, r3, #32
 800659c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f7ff ff82 	bl	80064a8 <HAL_RTC_WaitForSynchro>
 80065a4:	4603      	mov	r3, r0
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d005      	beq.n	80065b6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	2203      	movs	r2, #3
 80065ae:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80065b6:	4b05      	ldr	r3, [pc, #20]	; (80065cc <RTC_ExitInitMode+0x78>)
 80065b8:	689b      	ldr	r3, [r3, #8]
 80065ba:	4a04      	ldr	r2, [pc, #16]	; (80065cc <RTC_ExitInitMode+0x78>)
 80065bc:	f043 0320 	orr.w	r3, r3, #32
 80065c0:	6093      	str	r3, [r2, #8]
  }

  return status;
 80065c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3710      	adds	r7, #16
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}
 80065cc:	58004000 	.word	0x58004000

080065d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80065d0:	b084      	sub	sp, #16
 80065d2:	b580      	push	{r7, lr}
 80065d4:	b084      	sub	sp, #16
 80065d6:	af00      	add	r7, sp, #0
 80065d8:	6078      	str	r0, [r7, #4]
 80065da:	f107 001c 	add.w	r0, r7, #28
 80065de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80065e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065e4:	2b01      	cmp	r3, #1
 80065e6:	d120      	bne.n	800662a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	4b2a      	ldr	r3, [pc, #168]	; (80066a4 <USB_CoreInit+0xd4>)
 80065fa:	4013      	ands	r3, r2
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800660c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800660e:	2b01      	cmp	r3, #1
 8006610:	d105      	bne.n	800661e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	68db      	ldr	r3, [r3, #12]
 8006616:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f001 fb62 	bl	8007ce8 <USB_CoreReset>
 8006624:	4603      	mov	r3, r0
 8006626:	73fb      	strb	r3, [r7, #15]
 8006628:	e01a      	b.n	8006660 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f001 fb56 	bl	8007ce8 <USB_CoreReset>
 800663c:	4603      	mov	r3, r0
 800663e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006642:	2b00      	cmp	r3, #0
 8006644:	d106      	bne.n	8006654 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800664a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	639a      	str	r2, [r3, #56]	; 0x38
 8006652:	e005      	b.n	8006660 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006658:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006660:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006662:	2b01      	cmp	r3, #1
 8006664:	d116      	bne.n	8006694 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800666a:	b29a      	uxth	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006674:	4b0c      	ldr	r3, [pc, #48]	; (80066a8 <USB_CoreInit+0xd8>)
 8006676:	4313      	orrs	r3, r2
 8006678:	687a      	ldr	r2, [r7, #4]
 800667a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f043 0206 	orr.w	r2, r3, #6
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f043 0220 	orr.w	r2, r3, #32
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006694:	7bfb      	ldrb	r3, [r7, #15]
}
 8006696:	4618      	mov	r0, r3
 8006698:	3710      	adds	r7, #16
 800669a:	46bd      	mov	sp, r7
 800669c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80066a0:	b004      	add	sp, #16
 80066a2:	4770      	bx	lr
 80066a4:	ffbdffbf 	.word	0xffbdffbf
 80066a8:	03ee0000 	.word	0x03ee0000

080066ac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b087      	sub	sp, #28
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	60f8      	str	r0, [r7, #12]
 80066b4:	60b9      	str	r1, [r7, #8]
 80066b6:	4613      	mov	r3, r2
 80066b8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80066ba:	79fb      	ldrb	r3, [r7, #7]
 80066bc:	2b02      	cmp	r3, #2
 80066be:	d165      	bne.n	800678c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	4a41      	ldr	r2, [pc, #260]	; (80067c8 <USB_SetTurnaroundTime+0x11c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d906      	bls.n	80066d6 <USB_SetTurnaroundTime+0x2a>
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	4a40      	ldr	r2, [pc, #256]	; (80067cc <USB_SetTurnaroundTime+0x120>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d202      	bcs.n	80066d6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80066d0:	230f      	movs	r3, #15
 80066d2:	617b      	str	r3, [r7, #20]
 80066d4:	e062      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80066d6:	68bb      	ldr	r3, [r7, #8]
 80066d8:	4a3c      	ldr	r2, [pc, #240]	; (80067cc <USB_SetTurnaroundTime+0x120>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d306      	bcc.n	80066ec <USB_SetTurnaroundTime+0x40>
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	4a3b      	ldr	r2, [pc, #236]	; (80067d0 <USB_SetTurnaroundTime+0x124>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d202      	bcs.n	80066ec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80066e6:	230e      	movs	r3, #14
 80066e8:	617b      	str	r3, [r7, #20]
 80066ea:	e057      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80066ec:	68bb      	ldr	r3, [r7, #8]
 80066ee:	4a38      	ldr	r2, [pc, #224]	; (80067d0 <USB_SetTurnaroundTime+0x124>)
 80066f0:	4293      	cmp	r3, r2
 80066f2:	d306      	bcc.n	8006702 <USB_SetTurnaroundTime+0x56>
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	4a37      	ldr	r2, [pc, #220]	; (80067d4 <USB_SetTurnaroundTime+0x128>)
 80066f8:	4293      	cmp	r3, r2
 80066fa:	d202      	bcs.n	8006702 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80066fc:	230d      	movs	r3, #13
 80066fe:	617b      	str	r3, [r7, #20]
 8006700:	e04c      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	4a33      	ldr	r2, [pc, #204]	; (80067d4 <USB_SetTurnaroundTime+0x128>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d306      	bcc.n	8006718 <USB_SetTurnaroundTime+0x6c>
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	4a32      	ldr	r2, [pc, #200]	; (80067d8 <USB_SetTurnaroundTime+0x12c>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d802      	bhi.n	8006718 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006712:	230c      	movs	r3, #12
 8006714:	617b      	str	r3, [r7, #20]
 8006716:	e041      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006718:	68bb      	ldr	r3, [r7, #8]
 800671a:	4a2f      	ldr	r2, [pc, #188]	; (80067d8 <USB_SetTurnaroundTime+0x12c>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d906      	bls.n	800672e <USB_SetTurnaroundTime+0x82>
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	4a2e      	ldr	r2, [pc, #184]	; (80067dc <USB_SetTurnaroundTime+0x130>)
 8006724:	4293      	cmp	r3, r2
 8006726:	d802      	bhi.n	800672e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006728:	230b      	movs	r3, #11
 800672a:	617b      	str	r3, [r7, #20]
 800672c:	e036      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800672e:	68bb      	ldr	r3, [r7, #8]
 8006730:	4a2a      	ldr	r2, [pc, #168]	; (80067dc <USB_SetTurnaroundTime+0x130>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d906      	bls.n	8006744 <USB_SetTurnaroundTime+0x98>
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	4a29      	ldr	r2, [pc, #164]	; (80067e0 <USB_SetTurnaroundTime+0x134>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d802      	bhi.n	8006744 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800673e:	230a      	movs	r3, #10
 8006740:	617b      	str	r3, [r7, #20]
 8006742:	e02b      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006744:	68bb      	ldr	r3, [r7, #8]
 8006746:	4a26      	ldr	r2, [pc, #152]	; (80067e0 <USB_SetTurnaroundTime+0x134>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d906      	bls.n	800675a <USB_SetTurnaroundTime+0xae>
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	4a25      	ldr	r2, [pc, #148]	; (80067e4 <USB_SetTurnaroundTime+0x138>)
 8006750:	4293      	cmp	r3, r2
 8006752:	d202      	bcs.n	800675a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006754:	2309      	movs	r3, #9
 8006756:	617b      	str	r3, [r7, #20]
 8006758:	e020      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	4a21      	ldr	r2, [pc, #132]	; (80067e4 <USB_SetTurnaroundTime+0x138>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d306      	bcc.n	8006770 <USB_SetTurnaroundTime+0xc4>
 8006762:	68bb      	ldr	r3, [r7, #8]
 8006764:	4a20      	ldr	r2, [pc, #128]	; (80067e8 <USB_SetTurnaroundTime+0x13c>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d802      	bhi.n	8006770 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800676a:	2308      	movs	r3, #8
 800676c:	617b      	str	r3, [r7, #20]
 800676e:	e015      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	4a1d      	ldr	r2, [pc, #116]	; (80067e8 <USB_SetTurnaroundTime+0x13c>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d906      	bls.n	8006786 <USB_SetTurnaroundTime+0xda>
 8006778:	68bb      	ldr	r3, [r7, #8]
 800677a:	4a1c      	ldr	r2, [pc, #112]	; (80067ec <USB_SetTurnaroundTime+0x140>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d202      	bcs.n	8006786 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006780:	2307      	movs	r3, #7
 8006782:	617b      	str	r3, [r7, #20]
 8006784:	e00a      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006786:	2306      	movs	r3, #6
 8006788:	617b      	str	r3, [r7, #20]
 800678a:	e007      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800678c:	79fb      	ldrb	r3, [r7, #7]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d102      	bne.n	8006798 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006792:	2309      	movs	r3, #9
 8006794:	617b      	str	r3, [r7, #20]
 8006796:	e001      	b.n	800679c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006798:	2309      	movs	r3, #9
 800679a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	68da      	ldr	r2, [r3, #12]
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	029b      	lsls	r3, r3, #10
 80067b0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80067b4:	431a      	orrs	r2, r3
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80067ba:	2300      	movs	r3, #0
}
 80067bc:	4618      	mov	r0, r3
 80067be:	371c      	adds	r7, #28
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr
 80067c8:	00d8acbf 	.word	0x00d8acbf
 80067cc:	00e4e1c0 	.word	0x00e4e1c0
 80067d0:	00f42400 	.word	0x00f42400
 80067d4:	01067380 	.word	0x01067380
 80067d8:	011a499f 	.word	0x011a499f
 80067dc:	01312cff 	.word	0x01312cff
 80067e0:	014ca43f 	.word	0x014ca43f
 80067e4:	016e3600 	.word	0x016e3600
 80067e8:	01a6ab1f 	.word	0x01a6ab1f
 80067ec:	01e84800 	.word	0x01e84800

080067f0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	689b      	ldr	r3, [r3, #8]
 80067fc:	f043 0201 	orr.w	r2, r3, #1
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	4618      	mov	r0, r3
 8006808:	370c      	adds	r7, #12
 800680a:	46bd      	mov	sp, r7
 800680c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006810:	4770      	bx	lr

08006812 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006812:	b480      	push	{r7}
 8006814:	b083      	sub	sp, #12
 8006816:	af00      	add	r7, sp, #0
 8006818:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f023 0201 	bic.w	r2, r3, #1
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	370c      	adds	r7, #12
 800682c:	46bd      	mov	sp, r7
 800682e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006832:	4770      	bx	lr

08006834 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	460b      	mov	r3, r1
 800683e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	68db      	ldr	r3, [r3, #12]
 8006844:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800684c:	78fb      	ldrb	r3, [r7, #3]
 800684e:	2b01      	cmp	r3, #1
 8006850:	d106      	bne.n	8006860 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	60da      	str	r2, [r3, #12]
 800685e:	e00b      	b.n	8006878 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8006860:	78fb      	ldrb	r3, [r7, #3]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d106      	bne.n	8006874 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	60da      	str	r2, [r3, #12]
 8006872:	e001      	b.n	8006878 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8006874:	2301      	movs	r3, #1
 8006876:	e003      	b.n	8006880 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8006878:	2032      	movs	r0, #50	; 0x32
 800687a:	f7fb f9ab 	bl	8001bd4 <HAL_Delay>

  return HAL_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3708      	adds	r7, #8
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006888:	b084      	sub	sp, #16
 800688a:	b580      	push	{r7, lr}
 800688c:	b086      	sub	sp, #24
 800688e:	af00      	add	r7, sp, #0
 8006890:	6078      	str	r0, [r7, #4]
 8006892:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8006896:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800689a:	2300      	movs	r3, #0
 800689c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80068a2:	2300      	movs	r3, #0
 80068a4:	613b      	str	r3, [r7, #16]
 80068a6:	e009      	b.n	80068bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	693b      	ldr	r3, [r7, #16]
 80068ac:	3340      	adds	r3, #64	; 0x40
 80068ae:	009b      	lsls	r3, r3, #2
 80068b0:	4413      	add	r3, r2
 80068b2:	2200      	movs	r2, #0
 80068b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	3301      	adds	r3, #1
 80068ba:	613b      	str	r3, [r7, #16]
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	2b0e      	cmp	r3, #14
 80068c0:	d9f2      	bls.n	80068a8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80068c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d11c      	bne.n	8006902 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80068d6:	f043 0302 	orr.w	r3, r3, #2
 80068da:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068e0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	601a      	str	r2, [r3, #0]
 8006900:	e005      	b.n	800690e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006906:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006914:	461a      	mov	r2, r3
 8006916:	2300      	movs	r3, #0
 8006918:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006920:	4619      	mov	r1, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006928:	461a      	mov	r2, r3
 800692a:	680b      	ldr	r3, [r1, #0]
 800692c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800692e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006930:	2b01      	cmp	r3, #1
 8006932:	d10c      	bne.n	800694e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006936:	2b00      	cmp	r3, #0
 8006938:	d104      	bne.n	8006944 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800693a:	2100      	movs	r1, #0
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f949 	bl	8006bd4 <USB_SetDevSpeed>
 8006942:	e008      	b.n	8006956 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006944:	2101      	movs	r1, #1
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f944 	bl	8006bd4 <USB_SetDevSpeed>
 800694c:	e003      	b.n	8006956 <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800694e:	2103      	movs	r1, #3
 8006950:	6878      	ldr	r0, [r7, #4]
 8006952:	f000 f93f 	bl	8006bd4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006956:	2110      	movs	r1, #16
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	f000 f8f3 	bl	8006b44 <USB_FlushTxFifo>
 800695e:	4603      	mov	r3, r0
 8006960:	2b00      	cmp	r3, #0
 8006962:	d001      	beq.n	8006968 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 f911 	bl	8006b90 <USB_FlushRxFifo>
 800696e:	4603      	mov	r3, r0
 8006970:	2b00      	cmp	r3, #0
 8006972:	d001      	beq.n	8006978 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006974:	2301      	movs	r3, #1
 8006976:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800697e:	461a      	mov	r2, r3
 8006980:	2300      	movs	r3, #0
 8006982:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800698a:	461a      	mov	r2, r3
 800698c:	2300      	movs	r3, #0
 800698e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006996:	461a      	mov	r2, r3
 8006998:	2300      	movs	r3, #0
 800699a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800699c:	2300      	movs	r3, #0
 800699e:	613b      	str	r3, [r7, #16]
 80069a0:	e043      	b.n	8006a2a <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069b4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069b8:	d118      	bne.n	80069ec <USB_DevInit+0x164>
    {
      if (i == 0U)
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	4413      	add	r3, r2
 80069c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069cc:	461a      	mov	r2, r3
 80069ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	e013      	b.n	80069fe <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	015a      	lsls	r2, r3, #5
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	4413      	add	r3, r2
 80069de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069e2:	461a      	mov	r2, r3
 80069e4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80069e8:	6013      	str	r3, [r2, #0]
 80069ea:	e008      	b.n	80069fe <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069f8:	461a      	mov	r2, r3
 80069fa:	2300      	movs	r3, #0
 80069fc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	015a      	lsls	r2, r3, #5
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	4413      	add	r3, r2
 8006a06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	015a      	lsls	r2, r3, #5
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4413      	add	r3, r2
 8006a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006a22:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	3301      	adds	r3, #1
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	429a      	cmp	r2, r3
 8006a30:	d3b7      	bcc.n	80069a2 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a32:	2300      	movs	r3, #0
 8006a34:	613b      	str	r3, [r7, #16]
 8006a36:	e043      	b.n	8006ac0 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	015a      	lsls	r2, r3, #5
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	4413      	add	r3, r2
 8006a40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006a4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a4e:	d118      	bne.n	8006a82 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d10a      	bne.n	8006a6c <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	015a      	lsls	r2, r3, #5
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	4413      	add	r3, r2
 8006a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a62:	461a      	mov	r2, r3
 8006a64:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006a68:	6013      	str	r3, [r2, #0]
 8006a6a:	e013      	b.n	8006a94 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a78:	461a      	mov	r2, r3
 8006a7a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006a7e:	6013      	str	r3, [r2, #0]
 8006a80:	e008      	b.n	8006a94 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a82:	693b      	ldr	r3, [r7, #16]
 8006a84:	015a      	lsls	r2, r3, #5
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	4413      	add	r3, r2
 8006a8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a8e:	461a      	mov	r2, r3
 8006a90:	2300      	movs	r3, #0
 8006a92:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	015a      	lsls	r2, r3, #5
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	4413      	add	r3, r2
 8006a9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	2300      	movs	r3, #0
 8006aa4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006aa6:	693b      	ldr	r3, [r7, #16]
 8006aa8:	015a      	lsls	r2, r3, #5
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	4413      	add	r3, r2
 8006aae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ab2:	461a      	mov	r2, r3
 8006ab4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006ab8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006aba:	693b      	ldr	r3, [r7, #16]
 8006abc:	3301      	adds	r3, #1
 8006abe:	613b      	str	r3, [r7, #16]
 8006ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac2:	693a      	ldr	r2, [r7, #16]
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d3b7      	bcc.n	8006a38 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006ad6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ada:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	2200      	movs	r2, #0
 8006ae0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006ae8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d105      	bne.n	8006afc <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	f043 0210 	orr.w	r2, r3, #16
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	699a      	ldr	r2, [r3, #24]
 8006b00:	4b0e      	ldr	r3, [pc, #56]	; (8006b3c <USB_DevInit+0x2b4>)
 8006b02:	4313      	orrs	r3, r2
 8006b04:	687a      	ldr	r2, [r7, #4]
 8006b06:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006b08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d005      	beq.n	8006b1a <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	699b      	ldr	r3, [r3, #24]
 8006b12:	f043 0208 	orr.w	r2, r3, #8
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b1c:	2b01      	cmp	r3, #1
 8006b1e:	d105      	bne.n	8006b2c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	699a      	ldr	r2, [r3, #24]
 8006b24:	4b06      	ldr	r3, [pc, #24]	; (8006b40 <USB_DevInit+0x2b8>)
 8006b26:	4313      	orrs	r3, r2
 8006b28:	687a      	ldr	r2, [r7, #4]
 8006b2a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006b2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3718      	adds	r7, #24
 8006b32:	46bd      	mov	sp, r7
 8006b34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006b38:	b004      	add	sp, #16
 8006b3a:	4770      	bx	lr
 8006b3c:	803c3800 	.word	0x803c3800
 8006b40:	40000004 	.word	0x40000004

08006b44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b085      	sub	sp, #20
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8006b4e:	2300      	movs	r3, #0
 8006b50:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	019b      	lsls	r3, r3, #6
 8006b56:	f043 0220 	orr.w	r2, r3, #32
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	3301      	adds	r3, #1
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	4a09      	ldr	r2, [pc, #36]	; (8006b8c <USB_FlushTxFifo+0x48>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d901      	bls.n	8006b70 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8006b6c:	2303      	movs	r3, #3
 8006b6e:	e006      	b.n	8006b7e <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	f003 0320 	and.w	r3, r3, #32
 8006b78:	2b20      	cmp	r3, #32
 8006b7a:	d0f0      	beq.n	8006b5e <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8006b7c:	2300      	movs	r3, #0
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	00030d40 	.word	0x00030d40

08006b90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b085      	sub	sp, #20
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2210      	movs	r2, #16
 8006ba0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	4a09      	ldr	r2, [pc, #36]	; (8006bd0 <USB_FlushRxFifo+0x40>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d901      	bls.n	8006bb4 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8006bb0:	2303      	movs	r3, #3
 8006bb2:	e006      	b.n	8006bc2 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	f003 0310 	and.w	r3, r3, #16
 8006bbc:	2b10      	cmp	r3, #16
 8006bbe:	d0f0      	beq.n	8006ba2 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8006bc0:	2300      	movs	r3, #0
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3714      	adds	r7, #20
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bcc:	4770      	bx	lr
 8006bce:	bf00      	nop
 8006bd0:	00030d40 	.word	0x00030d40

08006bd4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b085      	sub	sp, #20
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
 8006bdc:	460b      	mov	r3, r1
 8006bde:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bea:	681a      	ldr	r2, [r3, #0]
 8006bec:	78fb      	ldrb	r3, [r7, #3]
 8006bee:	68f9      	ldr	r1, [r7, #12]
 8006bf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006bf8:	2300      	movs	r3, #0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3714      	adds	r7, #20
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b087      	sub	sp, #28
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c18:	689b      	ldr	r3, [r3, #8]
 8006c1a:	f003 0306 	and.w	r3, r3, #6
 8006c1e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d102      	bne.n	8006c2c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006c26:	2300      	movs	r3, #0
 8006c28:	75fb      	strb	r3, [r7, #23]
 8006c2a:	e00a      	b.n	8006c42 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	2b02      	cmp	r3, #2
 8006c30:	d002      	beq.n	8006c38 <USB_GetDevSpeed+0x32>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2b06      	cmp	r3, #6
 8006c36:	d102      	bne.n	8006c3e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006c38:	2302      	movs	r3, #2
 8006c3a:	75fb      	strb	r3, [r7, #23]
 8006c3c:	e001      	b.n	8006c42 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006c3e:	230f      	movs	r3, #15
 8006c40:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	371c      	adds	r7, #28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	785b      	ldrb	r3, [r3, #1]
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d139      	bne.n	8006ce0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c72:	69da      	ldr	r2, [r3, #28]
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	f003 030f 	and.w	r3, r3, #15
 8006c7c:	2101      	movs	r1, #1
 8006c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8006c82:	b29b      	uxth	r3, r3
 8006c84:	68f9      	ldr	r1, [r7, #12]
 8006c86:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c8a:	4313      	orrs	r3, r2
 8006c8c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	015a      	lsls	r2, r3, #5
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	4413      	add	r3, r2
 8006c96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d153      	bne.n	8006d4c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	015a      	lsls	r2, r3, #5
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	4413      	add	r3, r2
 8006cac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	689b      	ldr	r3, [r3, #8]
 8006cb6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	78db      	ldrb	r3, [r3, #3]
 8006cbe:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cc0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	059b      	lsls	r3, r3, #22
 8006cc6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006cc8:	431a      	orrs	r2, r3
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	0159      	lsls	r1, r3, #5
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	440b      	add	r3, r1
 8006cd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006cd6:	4619      	mov	r1, r3
 8006cd8:	4b20      	ldr	r3, [pc, #128]	; (8006d5c <USB_ActivateEndpoint+0x10c>)
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	600b      	str	r3, [r1, #0]
 8006cde:	e035      	b.n	8006d4c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ce6:	69da      	ldr	r2, [r3, #28]
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	f003 030f 	and.w	r3, r3, #15
 8006cf0:	2101      	movs	r1, #1
 8006cf2:	fa01 f303 	lsl.w	r3, r1, r3
 8006cf6:	041b      	lsls	r3, r3, #16
 8006cf8:	68f9      	ldr	r1, [r7, #12]
 8006cfa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	015a      	lsls	r2, r3, #5
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	4413      	add	r3, r2
 8006d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d119      	bne.n	8006d4c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d18:	68bb      	ldr	r3, [r7, #8]
 8006d1a:	015a      	lsls	r2, r3, #5
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4413      	add	r3, r2
 8006d20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	683b      	ldr	r3, [r7, #0]
 8006d28:	689b      	ldr	r3, [r3, #8]
 8006d2a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	78db      	ldrb	r3, [r3, #3]
 8006d32:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d34:	430b      	orrs	r3, r1
 8006d36:	431a      	orrs	r2, r3
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	0159      	lsls	r1, r3, #5
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	440b      	add	r3, r1
 8006d40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006d44:	4619      	mov	r1, r3
 8006d46:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <USB_ActivateEndpoint+0x10c>)
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3714      	adds	r7, #20
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	10008000 	.word	0x10008000

08006d60 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b085      	sub	sp, #20
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	781b      	ldrb	r3, [r3, #0]
 8006d72:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	785b      	ldrb	r3, [r3, #1]
 8006d78:	2b01      	cmp	r3, #1
 8006d7a:	d161      	bne.n	8006e40 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	015a      	lsls	r2, r3, #5
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	4413      	add	r3, r2
 8006d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d92:	d11f      	bne.n	8006dd4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	015a      	lsls	r2, r3, #5
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	4413      	add	r3, r2
 8006d9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	68ba      	ldr	r2, [r7, #8]
 8006da4:	0151      	lsls	r1, r2, #5
 8006da6:	68fa      	ldr	r2, [r7, #12]
 8006da8:	440a      	add	r2, r1
 8006daa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dae:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006db2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006db4:	68bb      	ldr	r3, [r7, #8]
 8006db6:	015a      	lsls	r2, r3, #5
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	4413      	add	r3, r2
 8006dbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	0151      	lsls	r1, r2, #5
 8006dc6:	68fa      	ldr	r2, [r7, #12]
 8006dc8:	440a      	add	r2, r1
 8006dca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006dd2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	f003 030f 	and.w	r3, r3, #15
 8006de4:	2101      	movs	r1, #1
 8006de6:	fa01 f303 	lsl.w	r3, r1, r3
 8006dea:	b29b      	uxth	r3, r3
 8006dec:	43db      	mvns	r3, r3
 8006dee:	68f9      	ldr	r1, [r7, #12]
 8006df0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006df4:	4013      	ands	r3, r2
 8006df6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dfe:	69da      	ldr	r2, [r3, #28]
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	781b      	ldrb	r3, [r3, #0]
 8006e04:	f003 030f 	and.w	r3, r3, #15
 8006e08:	2101      	movs	r1, #1
 8006e0a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e0e:	b29b      	uxth	r3, r3
 8006e10:	43db      	mvns	r3, r3
 8006e12:	68f9      	ldr	r1, [r7, #12]
 8006e14:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e18:	4013      	ands	r3, r2
 8006e1a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006e1c:	68bb      	ldr	r3, [r7, #8]
 8006e1e:	015a      	lsls	r2, r3, #5
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	4413      	add	r3, r2
 8006e24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e28:	681a      	ldr	r2, [r3, #0]
 8006e2a:	68bb      	ldr	r3, [r7, #8]
 8006e2c:	0159      	lsls	r1, r3, #5
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	440b      	add	r3, r1
 8006e32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e36:	4619      	mov	r1, r3
 8006e38:	4b35      	ldr	r3, [pc, #212]	; (8006f10 <USB_DeactivateEndpoint+0x1b0>)
 8006e3a:	4013      	ands	r3, r2
 8006e3c:	600b      	str	r3, [r1, #0]
 8006e3e:	e060      	b.n	8006f02 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	015a      	lsls	r2, r3, #5
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	4413      	add	r3, r2
 8006e48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e52:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e56:	d11f      	bne.n	8006e98 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	015a      	lsls	r2, r3, #5
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	4413      	add	r3, r2
 8006e60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	0151      	lsls	r1, r2, #5
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	440a      	add	r2, r1
 8006e6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e72:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006e76:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006e78:	68bb      	ldr	r3, [r7, #8]
 8006e7a:	015a      	lsls	r2, r3, #5
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	4413      	add	r3, r2
 8006e80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	0151      	lsls	r1, r2, #5
 8006e8a:	68fa      	ldr	r2, [r7, #12]
 8006e8c:	440a      	add	r2, r1
 8006e8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e92:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e9e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	781b      	ldrb	r3, [r3, #0]
 8006ea4:	f003 030f 	and.w	r3, r3, #15
 8006ea8:	2101      	movs	r1, #1
 8006eaa:	fa01 f303 	lsl.w	r3, r1, r3
 8006eae:	041b      	lsls	r3, r3, #16
 8006eb0:	43db      	mvns	r3, r3
 8006eb2:	68f9      	ldr	r1, [r7, #12]
 8006eb4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006eb8:	4013      	ands	r3, r2
 8006eba:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ec2:	69da      	ldr	r2, [r3, #28]
 8006ec4:	683b      	ldr	r3, [r7, #0]
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	f003 030f 	and.w	r3, r3, #15
 8006ecc:	2101      	movs	r1, #1
 8006ece:	fa01 f303 	lsl.w	r3, r1, r3
 8006ed2:	041b      	lsls	r3, r3, #16
 8006ed4:	43db      	mvns	r3, r3
 8006ed6:	68f9      	ldr	r1, [r7, #12]
 8006ed8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006edc:	4013      	ands	r3, r2
 8006ede:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	015a      	lsls	r2, r3, #5
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eec:	681a      	ldr	r2, [r3, #0]
 8006eee:	68bb      	ldr	r3, [r7, #8]
 8006ef0:	0159      	lsls	r1, r3, #5
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	440b      	add	r3, r1
 8006ef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006efa:	4619      	mov	r1, r3
 8006efc:	4b05      	ldr	r3, [pc, #20]	; (8006f14 <USB_DeactivateEndpoint+0x1b4>)
 8006efe:	4013      	ands	r3, r2
 8006f00:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	ec337800 	.word	0xec337800
 8006f14:	eff37800 	.word	0xeff37800

08006f18 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08a      	sub	sp, #40	; 0x28
 8006f1c:	af02      	add	r7, sp, #8
 8006f1e:	60f8      	str	r0, [r7, #12]
 8006f20:	60b9      	str	r1, [r7, #8]
 8006f22:	4613      	mov	r3, r2
 8006f24:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006f30:	68bb      	ldr	r3, [r7, #8]
 8006f32:	785b      	ldrb	r3, [r3, #1]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	f040 8163 	bne.w	8007200 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006f3a:	68bb      	ldr	r3, [r7, #8]
 8006f3c:	695b      	ldr	r3, [r3, #20]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d132      	bne.n	8006fa8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	015a      	lsls	r2, r3, #5
 8006f46:	69fb      	ldr	r3, [r7, #28]
 8006f48:	4413      	add	r3, r2
 8006f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f4e:	691a      	ldr	r2, [r3, #16]
 8006f50:	69bb      	ldr	r3, [r7, #24]
 8006f52:	0159      	lsls	r1, r3, #5
 8006f54:	69fb      	ldr	r3, [r7, #28]
 8006f56:	440b      	add	r3, r1
 8006f58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	4ba5      	ldr	r3, [pc, #660]	; (80071f4 <USB_EPStartXfer+0x2dc>)
 8006f60:	4013      	ands	r3, r2
 8006f62:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	69fb      	ldr	r3, [r7, #28]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f70:	691b      	ldr	r3, [r3, #16]
 8006f72:	69ba      	ldr	r2, [r7, #24]
 8006f74:	0151      	lsls	r1, r2, #5
 8006f76:	69fa      	ldr	r2, [r7, #28]
 8006f78:	440a      	add	r2, r1
 8006f7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f7e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f82:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	015a      	lsls	r2, r3, #5
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	4413      	add	r3, r2
 8006f8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f90:	691a      	ldr	r2, [r3, #16]
 8006f92:	69bb      	ldr	r3, [r7, #24]
 8006f94:	0159      	lsls	r1, r3, #5
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	440b      	add	r3, r1
 8006f9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	4b95      	ldr	r3, [pc, #596]	; (80071f8 <USB_EPStartXfer+0x2e0>)
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	610b      	str	r3, [r1, #16]
 8006fa6:	e074      	b.n	8007092 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006fa8:	69bb      	ldr	r3, [r7, #24]
 8006faa:	015a      	lsls	r2, r3, #5
 8006fac:	69fb      	ldr	r3, [r7, #28]
 8006fae:	4413      	add	r3, r2
 8006fb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fb4:	691a      	ldr	r2, [r3, #16]
 8006fb6:	69bb      	ldr	r3, [r7, #24]
 8006fb8:	0159      	lsls	r1, r3, #5
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	440b      	add	r3, r1
 8006fbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	4b8c      	ldr	r3, [pc, #560]	; (80071f8 <USB_EPStartXfer+0x2e0>)
 8006fc6:	4013      	ands	r3, r2
 8006fc8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006fca:	69bb      	ldr	r3, [r7, #24]
 8006fcc:	015a      	lsls	r2, r3, #5
 8006fce:	69fb      	ldr	r3, [r7, #28]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fd6:	691a      	ldr	r2, [r3, #16]
 8006fd8:	69bb      	ldr	r3, [r7, #24]
 8006fda:	0159      	lsls	r1, r3, #5
 8006fdc:	69fb      	ldr	r3, [r7, #28]
 8006fde:	440b      	add	r3, r1
 8006fe0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fe4:	4619      	mov	r1, r3
 8006fe6:	4b83      	ldr	r3, [pc, #524]	; (80071f4 <USB_EPStartXfer+0x2dc>)
 8006fe8:	4013      	ands	r3, r2
 8006fea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	015a      	lsls	r2, r3, #5
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ff8:	691a      	ldr	r2, [r3, #16]
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	6959      	ldr	r1, [r3, #20]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	689b      	ldr	r3, [r3, #8]
 8007002:	440b      	add	r3, r1
 8007004:	1e59      	subs	r1, r3, #1
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	689b      	ldr	r3, [r3, #8]
 800700a:	fbb1 f3f3 	udiv	r3, r1, r3
 800700e:	04d9      	lsls	r1, r3, #19
 8007010:	4b7a      	ldr	r3, [pc, #488]	; (80071fc <USB_EPStartXfer+0x2e4>)
 8007012:	400b      	ands	r3, r1
 8007014:	69b9      	ldr	r1, [r7, #24]
 8007016:	0148      	lsls	r0, r1, #5
 8007018:	69f9      	ldr	r1, [r7, #28]
 800701a:	4401      	add	r1, r0
 800701c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007020:	4313      	orrs	r3, r2
 8007022:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007024:	69bb      	ldr	r3, [r7, #24]
 8007026:	015a      	lsls	r2, r3, #5
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	4413      	add	r3, r2
 800702c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007030:	691a      	ldr	r2, [r3, #16]
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800703a:	69b9      	ldr	r1, [r7, #24]
 800703c:	0148      	lsls	r0, r1, #5
 800703e:	69f9      	ldr	r1, [r7, #28]
 8007040:	4401      	add	r1, r0
 8007042:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007046:	4313      	orrs	r3, r2
 8007048:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	78db      	ldrb	r3, [r3, #3]
 800704e:	2b01      	cmp	r3, #1
 8007050:	d11f      	bne.n	8007092 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	015a      	lsls	r2, r3, #5
 8007056:	69fb      	ldr	r3, [r7, #28]
 8007058:	4413      	add	r3, r2
 800705a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800705e:	691b      	ldr	r3, [r3, #16]
 8007060:	69ba      	ldr	r2, [r7, #24]
 8007062:	0151      	lsls	r1, r2, #5
 8007064:	69fa      	ldr	r2, [r7, #28]
 8007066:	440a      	add	r2, r1
 8007068:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800706c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007070:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007072:	69bb      	ldr	r3, [r7, #24]
 8007074:	015a      	lsls	r2, r3, #5
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	4413      	add	r3, r2
 800707a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	69ba      	ldr	r2, [r7, #24]
 8007082:	0151      	lsls	r1, r2, #5
 8007084:	69fa      	ldr	r2, [r7, #28]
 8007086:	440a      	add	r2, r1
 8007088:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800708c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007090:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8007092:	79fb      	ldrb	r3, [r7, #7]
 8007094:	2b01      	cmp	r3, #1
 8007096:	d14b      	bne.n	8007130 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	691b      	ldr	r3, [r3, #16]
 800709c:	2b00      	cmp	r3, #0
 800709e:	d009      	beq.n	80070b4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80070a0:	69bb      	ldr	r3, [r7, #24]
 80070a2:	015a      	lsls	r2, r3, #5
 80070a4:	69fb      	ldr	r3, [r7, #28]
 80070a6:	4413      	add	r3, r2
 80070a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070ac:	461a      	mov	r2, r3
 80070ae:	68bb      	ldr	r3, [r7, #8]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	78db      	ldrb	r3, [r3, #3]
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d128      	bne.n	800710e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80070bc:	69fb      	ldr	r3, [r7, #28]
 80070be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d110      	bne.n	80070ee <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	015a      	lsls	r2, r3, #5
 80070d0:	69fb      	ldr	r3, [r7, #28]
 80070d2:	4413      	add	r3, r2
 80070d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	69ba      	ldr	r2, [r7, #24]
 80070dc:	0151      	lsls	r1, r2, #5
 80070de:	69fa      	ldr	r2, [r7, #28]
 80070e0:	440a      	add	r2, r1
 80070e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070e6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80070ea:	6013      	str	r3, [r2, #0]
 80070ec:	e00f      	b.n	800710e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	015a      	lsls	r2, r3, #5
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	4413      	add	r3, r2
 80070f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	69ba      	ldr	r2, [r7, #24]
 80070fe:	0151      	lsls	r1, r2, #5
 8007100:	69fa      	ldr	r2, [r7, #28]
 8007102:	440a      	add	r2, r1
 8007104:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800710c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	015a      	lsls	r2, r3, #5
 8007112:	69fb      	ldr	r3, [r7, #28]
 8007114:	4413      	add	r3, r2
 8007116:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	0151      	lsls	r1, r2, #5
 8007120:	69fa      	ldr	r2, [r7, #28]
 8007122:	440a      	add	r2, r1
 8007124:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007128:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800712c:	6013      	str	r3, [r2, #0]
 800712e:	e133      	b.n	8007398 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	015a      	lsls	r2, r3, #5
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	4413      	add	r3, r2
 8007138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	69ba      	ldr	r2, [r7, #24]
 8007140:	0151      	lsls	r1, r2, #5
 8007142:	69fa      	ldr	r2, [r7, #28]
 8007144:	440a      	add	r2, r1
 8007146:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800714a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800714e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007150:	68bb      	ldr	r3, [r7, #8]
 8007152:	78db      	ldrb	r3, [r3, #3]
 8007154:	2b01      	cmp	r3, #1
 8007156:	d015      	beq.n	8007184 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	695b      	ldr	r3, [r3, #20]
 800715c:	2b00      	cmp	r3, #0
 800715e:	f000 811b 	beq.w	8007398 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	f003 030f 	and.w	r3, r3, #15
 8007172:	2101      	movs	r1, #1
 8007174:	fa01 f303 	lsl.w	r3, r1, r3
 8007178:	69f9      	ldr	r1, [r7, #28]
 800717a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800717e:	4313      	orrs	r3, r2
 8007180:	634b      	str	r3, [r1, #52]	; 0x34
 8007182:	e109      	b.n	8007398 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007184:	69fb      	ldr	r3, [r7, #28]
 8007186:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007190:	2b00      	cmp	r3, #0
 8007192:	d110      	bne.n	80071b6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007194:	69bb      	ldr	r3, [r7, #24]
 8007196:	015a      	lsls	r2, r3, #5
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	4413      	add	r3, r2
 800719c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	69ba      	ldr	r2, [r7, #24]
 80071a4:	0151      	lsls	r1, r2, #5
 80071a6:	69fa      	ldr	r2, [r7, #28]
 80071a8:	440a      	add	r2, r1
 80071aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80071b2:	6013      	str	r3, [r2, #0]
 80071b4:	e00f      	b.n	80071d6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	015a      	lsls	r2, r3, #5
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	4413      	add	r3, r2
 80071be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	69ba      	ldr	r2, [r7, #24]
 80071c6:	0151      	lsls	r1, r2, #5
 80071c8:	69fa      	ldr	r2, [r7, #28]
 80071ca:	440a      	add	r2, r1
 80071cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80071d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071d4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	68d9      	ldr	r1, [r3, #12]
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	781a      	ldrb	r2, [r3, #0]
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	695b      	ldr	r3, [r3, #20]
 80071e2:	b298      	uxth	r0, r3
 80071e4:	79fb      	ldrb	r3, [r7, #7]
 80071e6:	9300      	str	r3, [sp, #0]
 80071e8:	4603      	mov	r3, r0
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f000 fa38 	bl	8007660 <USB_WritePacket>
 80071f0:	e0d2      	b.n	8007398 <USB_EPStartXfer+0x480>
 80071f2:	bf00      	nop
 80071f4:	e007ffff 	.word	0xe007ffff
 80071f8:	fff80000 	.word	0xfff80000
 80071fc:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007200:	69bb      	ldr	r3, [r7, #24]
 8007202:	015a      	lsls	r2, r3, #5
 8007204:	69fb      	ldr	r3, [r7, #28]
 8007206:	4413      	add	r3, r2
 8007208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800720c:	691a      	ldr	r2, [r3, #16]
 800720e:	69bb      	ldr	r3, [r7, #24]
 8007210:	0159      	lsls	r1, r3, #5
 8007212:	69fb      	ldr	r3, [r7, #28]
 8007214:	440b      	add	r3, r1
 8007216:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800721a:	4619      	mov	r1, r3
 800721c:	4b61      	ldr	r3, [pc, #388]	; (80073a4 <USB_EPStartXfer+0x48c>)
 800721e:	4013      	ands	r3, r2
 8007220:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	015a      	lsls	r2, r3, #5
 8007226:	69fb      	ldr	r3, [r7, #28]
 8007228:	4413      	add	r3, r2
 800722a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800722e:	691a      	ldr	r2, [r3, #16]
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	0159      	lsls	r1, r3, #5
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	440b      	add	r3, r1
 8007238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800723c:	4619      	mov	r1, r3
 800723e:	4b5a      	ldr	r3, [pc, #360]	; (80073a8 <USB_EPStartXfer+0x490>)
 8007240:	4013      	ands	r3, r2
 8007242:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	695b      	ldr	r3, [r3, #20]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d123      	bne.n	8007294 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	015a      	lsls	r2, r3, #5
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	4413      	add	r3, r2
 8007254:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007258:	691a      	ldr	r2, [r3, #16]
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	689b      	ldr	r3, [r3, #8]
 800725e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007262:	69b9      	ldr	r1, [r7, #24]
 8007264:	0148      	lsls	r0, r1, #5
 8007266:	69f9      	ldr	r1, [r7, #28]
 8007268:	4401      	add	r1, r0
 800726a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800726e:	4313      	orrs	r3, r2
 8007270:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	015a      	lsls	r2, r3, #5
 8007276:	69fb      	ldr	r3, [r7, #28]
 8007278:	4413      	add	r3, r2
 800727a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800727e:	691b      	ldr	r3, [r3, #16]
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	0151      	lsls	r1, r2, #5
 8007284:	69fa      	ldr	r2, [r7, #28]
 8007286:	440a      	add	r2, r1
 8007288:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800728c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007290:	6113      	str	r3, [r2, #16]
 8007292:	e033      	b.n	80072fc <USB_EPStartXfer+0x3e4>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	695a      	ldr	r2, [r3, #20]
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	4413      	add	r3, r2
 800729e:	1e5a      	subs	r2, r3, #1
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	689b      	ldr	r3, [r3, #8]
 80072a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80072a8:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80072aa:	69bb      	ldr	r3, [r7, #24]
 80072ac:	015a      	lsls	r2, r3, #5
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	4413      	add	r3, r2
 80072b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072b6:	691a      	ldr	r2, [r3, #16]
 80072b8:	8afb      	ldrh	r3, [r7, #22]
 80072ba:	04d9      	lsls	r1, r3, #19
 80072bc:	4b3b      	ldr	r3, [pc, #236]	; (80073ac <USB_EPStartXfer+0x494>)
 80072be:	400b      	ands	r3, r1
 80072c0:	69b9      	ldr	r1, [r7, #24]
 80072c2:	0148      	lsls	r0, r1, #5
 80072c4:	69f9      	ldr	r1, [r7, #28]
 80072c6:	4401      	add	r1, r0
 80072c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80072cc:	4313      	orrs	r3, r2
 80072ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80072d0:	69bb      	ldr	r3, [r7, #24]
 80072d2:	015a      	lsls	r2, r3, #5
 80072d4:	69fb      	ldr	r3, [r7, #28]
 80072d6:	4413      	add	r3, r2
 80072d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072dc:	691a      	ldr	r2, [r3, #16]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	8af9      	ldrh	r1, [r7, #22]
 80072e4:	fb01 f303 	mul.w	r3, r1, r3
 80072e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072ec:	69b9      	ldr	r1, [r7, #24]
 80072ee:	0148      	lsls	r0, r1, #5
 80072f0:	69f9      	ldr	r1, [r7, #28]
 80072f2:	4401      	add	r1, r0
 80072f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80072f8:	4313      	orrs	r3, r2
 80072fa:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80072fc:	79fb      	ldrb	r3, [r7, #7]
 80072fe:	2b01      	cmp	r3, #1
 8007300:	d10d      	bne.n	800731e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	68db      	ldr	r3, [r3, #12]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d009      	beq.n	800731e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800730a:	68bb      	ldr	r3, [r7, #8]
 800730c:	68d9      	ldr	r1, [r3, #12]
 800730e:	69bb      	ldr	r3, [r7, #24]
 8007310:	015a      	lsls	r2, r3, #5
 8007312:	69fb      	ldr	r3, [r7, #28]
 8007314:	4413      	add	r3, r2
 8007316:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800731a:	460a      	mov	r2, r1
 800731c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	78db      	ldrb	r3, [r3, #3]
 8007322:	2b01      	cmp	r3, #1
 8007324:	d128      	bne.n	8007378 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007332:	2b00      	cmp	r3, #0
 8007334:	d110      	bne.n	8007358 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	015a      	lsls	r2, r3, #5
 800733a:	69fb      	ldr	r3, [r7, #28]
 800733c:	4413      	add	r3, r2
 800733e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	69ba      	ldr	r2, [r7, #24]
 8007346:	0151      	lsls	r1, r2, #5
 8007348:	69fa      	ldr	r2, [r7, #28]
 800734a:	440a      	add	r2, r1
 800734c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007350:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	e00f      	b.n	8007378 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	015a      	lsls	r2, r3, #5
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	4413      	add	r3, r2
 8007360:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	0151      	lsls	r1, r2, #5
 800736a:	69fa      	ldr	r2, [r7, #28]
 800736c:	440a      	add	r2, r1
 800736e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007372:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007376:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007378:	69bb      	ldr	r3, [r7, #24]
 800737a:	015a      	lsls	r2, r3, #5
 800737c:	69fb      	ldr	r3, [r7, #28]
 800737e:	4413      	add	r3, r2
 8007380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	69ba      	ldr	r2, [r7, #24]
 8007388:	0151      	lsls	r1, r2, #5
 800738a:	69fa      	ldr	r2, [r7, #28]
 800738c:	440a      	add	r2, r1
 800738e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007392:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007396:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007398:	2300      	movs	r3, #0
}
 800739a:	4618      	mov	r0, r3
 800739c:	3720      	adds	r7, #32
 800739e:	46bd      	mov	sp, r7
 80073a0:	bd80      	pop	{r7, pc}
 80073a2:	bf00      	nop
 80073a4:	fff80000 	.word	0xfff80000
 80073a8:	e007ffff 	.word	0xe007ffff
 80073ac:	1ff80000 	.word	0x1ff80000

080073b0 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b087      	sub	sp, #28
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	60f8      	str	r0, [r7, #12]
 80073b8:	60b9      	str	r1, [r7, #8]
 80073ba:	4613      	mov	r3, r2
 80073bc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	781b      	ldrb	r3, [r3, #0]
 80073c6:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	785b      	ldrb	r3, [r3, #1]
 80073cc:	2b01      	cmp	r3, #1
 80073ce:	f040 80cd 	bne.w	800756c <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d132      	bne.n	8007440 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	015a      	lsls	r2, r3, #5
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	4413      	add	r3, r2
 80073e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073e6:	691a      	ldr	r2, [r3, #16]
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	0159      	lsls	r1, r3, #5
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	440b      	add	r3, r1
 80073f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073f4:	4619      	mov	r1, r3
 80073f6:	4b98      	ldr	r3, [pc, #608]	; (8007658 <USB_EP0StartXfer+0x2a8>)
 80073f8:	4013      	ands	r3, r2
 80073fa:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	015a      	lsls	r2, r3, #5
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	4413      	add	r3, r2
 8007404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007408:	691b      	ldr	r3, [r3, #16]
 800740a:	693a      	ldr	r2, [r7, #16]
 800740c:	0151      	lsls	r1, r2, #5
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	440a      	add	r2, r1
 8007412:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007416:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800741a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	015a      	lsls	r2, r3, #5
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	4413      	add	r3, r2
 8007424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007428:	691a      	ldr	r2, [r3, #16]
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	0159      	lsls	r1, r3, #5
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	440b      	add	r3, r1
 8007432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007436:	4619      	mov	r1, r3
 8007438:	4b88      	ldr	r3, [pc, #544]	; (800765c <USB_EP0StartXfer+0x2ac>)
 800743a:	4013      	ands	r3, r2
 800743c:	610b      	str	r3, [r1, #16]
 800743e:	e04e      	b.n	80074de <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007440:	693b      	ldr	r3, [r7, #16]
 8007442:	015a      	lsls	r2, r3, #5
 8007444:	697b      	ldr	r3, [r7, #20]
 8007446:	4413      	add	r3, r2
 8007448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800744c:	691a      	ldr	r2, [r3, #16]
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	0159      	lsls	r1, r3, #5
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	440b      	add	r3, r1
 8007456:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800745a:	4619      	mov	r1, r3
 800745c:	4b7f      	ldr	r3, [pc, #508]	; (800765c <USB_EP0StartXfer+0x2ac>)
 800745e:	4013      	ands	r3, r2
 8007460:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	015a      	lsls	r2, r3, #5
 8007466:	697b      	ldr	r3, [r7, #20]
 8007468:	4413      	add	r3, r2
 800746a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800746e:	691a      	ldr	r2, [r3, #16]
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	0159      	lsls	r1, r3, #5
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	440b      	add	r3, r1
 8007478:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800747c:	4619      	mov	r1, r3
 800747e:	4b76      	ldr	r3, [pc, #472]	; (8007658 <USB_EP0StartXfer+0x2a8>)
 8007480:	4013      	ands	r3, r2
 8007482:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	695a      	ldr	r2, [r3, #20]
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	429a      	cmp	r2, r3
 800748e:	d903      	bls.n	8007498 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	689a      	ldr	r2, [r3, #8]
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	015a      	lsls	r2, r3, #5
 800749c:	697b      	ldr	r3, [r7, #20]
 800749e:	4413      	add	r3, r2
 80074a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074a4:	691b      	ldr	r3, [r3, #16]
 80074a6:	693a      	ldr	r2, [r7, #16]
 80074a8:	0151      	lsls	r1, r2, #5
 80074aa:	697a      	ldr	r2, [r7, #20]
 80074ac:	440a      	add	r2, r1
 80074ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074b2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80074b6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80074b8:	693b      	ldr	r3, [r7, #16]
 80074ba:	015a      	lsls	r2, r3, #5
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	4413      	add	r3, r2
 80074c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074c4:	691a      	ldr	r2, [r3, #16]
 80074c6:	68bb      	ldr	r3, [r7, #8]
 80074c8:	695b      	ldr	r3, [r3, #20]
 80074ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80074ce:	6939      	ldr	r1, [r7, #16]
 80074d0:	0148      	lsls	r0, r1, #5
 80074d2:	6979      	ldr	r1, [r7, #20]
 80074d4:	4401      	add	r1, r0
 80074d6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80074da:	4313      	orrs	r3, r2
 80074dc:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80074de:	79fb      	ldrb	r3, [r7, #7]
 80074e0:	2b01      	cmp	r3, #1
 80074e2:	d11e      	bne.n	8007522 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80074e4:	68bb      	ldr	r3, [r7, #8]
 80074e6:	691b      	ldr	r3, [r3, #16]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d009      	beq.n	8007500 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80074ec:	693b      	ldr	r3, [r7, #16]
 80074ee:	015a      	lsls	r2, r3, #5
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	4413      	add	r3, r2
 80074f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074f8:	461a      	mov	r2, r3
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	691b      	ldr	r3, [r3, #16]
 80074fe:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007500:	693b      	ldr	r3, [r7, #16]
 8007502:	015a      	lsls	r2, r3, #5
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	4413      	add	r3, r2
 8007508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	693a      	ldr	r2, [r7, #16]
 8007510:	0151      	lsls	r1, r2, #5
 8007512:	697a      	ldr	r2, [r7, #20]
 8007514:	440a      	add	r2, r1
 8007516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800751a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800751e:	6013      	str	r3, [r2, #0]
 8007520:	e092      	b.n	8007648 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007522:	693b      	ldr	r3, [r7, #16]
 8007524:	015a      	lsls	r2, r3, #5
 8007526:	697b      	ldr	r3, [r7, #20]
 8007528:	4413      	add	r3, r2
 800752a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	693a      	ldr	r2, [r7, #16]
 8007532:	0151      	lsls	r1, r2, #5
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	440a      	add	r2, r1
 8007538:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800753c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007540:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007542:	68bb      	ldr	r3, [r7, #8]
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d07e      	beq.n	8007648 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007550:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	f003 030f 	and.w	r3, r3, #15
 800755a:	2101      	movs	r1, #1
 800755c:	fa01 f303 	lsl.w	r3, r1, r3
 8007560:	6979      	ldr	r1, [r7, #20]
 8007562:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007566:	4313      	orrs	r3, r2
 8007568:	634b      	str	r3, [r1, #52]	; 0x34
 800756a:	e06d      	b.n	8007648 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800756c:	693b      	ldr	r3, [r7, #16]
 800756e:	015a      	lsls	r2, r3, #5
 8007570:	697b      	ldr	r3, [r7, #20]
 8007572:	4413      	add	r3, r2
 8007574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007578:	691a      	ldr	r2, [r3, #16]
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	0159      	lsls	r1, r3, #5
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	440b      	add	r3, r1
 8007582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007586:	4619      	mov	r1, r3
 8007588:	4b34      	ldr	r3, [pc, #208]	; (800765c <USB_EP0StartXfer+0x2ac>)
 800758a:	4013      	ands	r3, r2
 800758c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759a:	691a      	ldr	r2, [r3, #16]
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	0159      	lsls	r1, r3, #5
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	440b      	add	r3, r1
 80075a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075a8:	4619      	mov	r1, r3
 80075aa:	4b2b      	ldr	r3, [pc, #172]	; (8007658 <USB_EP0StartXfer+0x2a8>)
 80075ac:	4013      	ands	r3, r2
 80075ae:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	695b      	ldr	r3, [r3, #20]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d003      	beq.n	80075c0 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80075b8:	68bb      	ldr	r3, [r7, #8]
 80075ba:	689a      	ldr	r2, [r3, #8]
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80075c0:	693b      	ldr	r3, [r7, #16]
 80075c2:	015a      	lsls	r2, r3, #5
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	4413      	add	r3, r2
 80075c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075cc:	691b      	ldr	r3, [r3, #16]
 80075ce:	693a      	ldr	r2, [r7, #16]
 80075d0:	0151      	lsls	r1, r2, #5
 80075d2:	697a      	ldr	r2, [r7, #20]
 80075d4:	440a      	add	r2, r1
 80075d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075da:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80075de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80075e0:	693b      	ldr	r3, [r7, #16]
 80075e2:	015a      	lsls	r2, r3, #5
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	4413      	add	r3, r2
 80075e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ec:	691a      	ldr	r2, [r3, #16]
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075f6:	6939      	ldr	r1, [r7, #16]
 80075f8:	0148      	lsls	r0, r1, #5
 80075fa:	6979      	ldr	r1, [r7, #20]
 80075fc:	4401      	add	r1, r0
 80075fe:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8007602:	4313      	orrs	r3, r2
 8007604:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8007606:	79fb      	ldrb	r3, [r7, #7]
 8007608:	2b01      	cmp	r3, #1
 800760a:	d10d      	bne.n	8007628 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d009      	beq.n	8007628 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	68d9      	ldr	r1, [r3, #12]
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	015a      	lsls	r2, r3, #5
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	4413      	add	r3, r2
 8007620:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007624:	460a      	mov	r2, r1
 8007626:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	015a      	lsls	r2, r3, #5
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	4413      	add	r3, r2
 8007630:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	0151      	lsls	r1, r2, #5
 800763a:	697a      	ldr	r2, [r7, #20]
 800763c:	440a      	add	r2, r1
 800763e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007642:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007646:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007648:	2300      	movs	r3, #0
}
 800764a:	4618      	mov	r0, r3
 800764c:	371c      	adds	r7, #28
 800764e:	46bd      	mov	sp, r7
 8007650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007654:	4770      	bx	lr
 8007656:	bf00      	nop
 8007658:	e007ffff 	.word	0xe007ffff
 800765c:	fff80000 	.word	0xfff80000

08007660 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007660:	b480      	push	{r7}
 8007662:	b089      	sub	sp, #36	; 0x24
 8007664:	af00      	add	r7, sp, #0
 8007666:	60f8      	str	r0, [r7, #12]
 8007668:	60b9      	str	r1, [r7, #8]
 800766a:	4611      	mov	r1, r2
 800766c:	461a      	mov	r2, r3
 800766e:	460b      	mov	r3, r1
 8007670:	71fb      	strb	r3, [r7, #7]
 8007672:	4613      	mov	r3, r2
 8007674:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800767e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007682:	2b00      	cmp	r3, #0
 8007684:	d123      	bne.n	80076ce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007686:	88bb      	ldrh	r3, [r7, #4]
 8007688:	3303      	adds	r3, #3
 800768a:	089b      	lsrs	r3, r3, #2
 800768c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800768e:	2300      	movs	r3, #0
 8007690:	61bb      	str	r3, [r7, #24]
 8007692:	e018      	b.n	80076c6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007694:	79fb      	ldrb	r3, [r7, #7]
 8007696:	031a      	lsls	r2, r3, #12
 8007698:	697b      	ldr	r3, [r7, #20]
 800769a:	4413      	add	r3, r2
 800769c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076a0:	461a      	mov	r2, r3
 80076a2:	69fb      	ldr	r3, [r7, #28]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80076a8:	69fb      	ldr	r3, [r7, #28]
 80076aa:	3301      	adds	r3, #1
 80076ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076ae:	69fb      	ldr	r3, [r7, #28]
 80076b0:	3301      	adds	r3, #1
 80076b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	3301      	adds	r3, #1
 80076b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	3301      	adds	r3, #1
 80076be:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80076c0:	69bb      	ldr	r3, [r7, #24]
 80076c2:	3301      	adds	r3, #1
 80076c4:	61bb      	str	r3, [r7, #24]
 80076c6:	69ba      	ldr	r2, [r7, #24]
 80076c8:	693b      	ldr	r3, [r7, #16]
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d3e2      	bcc.n	8007694 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80076ce:	2300      	movs	r3, #0
}
 80076d0:	4618      	mov	r0, r3
 80076d2:	3724      	adds	r7, #36	; 0x24
 80076d4:	46bd      	mov	sp, r7
 80076d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076da:	4770      	bx	lr

080076dc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80076dc:	b480      	push	{r7}
 80076de:	b08b      	sub	sp, #44	; 0x2c
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	60f8      	str	r0, [r7, #12]
 80076e4:	60b9      	str	r1, [r7, #8]
 80076e6:	4613      	mov	r3, r2
 80076e8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80076ee:	68bb      	ldr	r3, [r7, #8]
 80076f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80076f2:	88fb      	ldrh	r3, [r7, #6]
 80076f4:	089b      	lsrs	r3, r3, #2
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80076fa:	88fb      	ldrh	r3, [r7, #6]
 80076fc:	f003 0303 	and.w	r3, r3, #3
 8007700:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007702:	2300      	movs	r3, #0
 8007704:	623b      	str	r3, [r7, #32]
 8007706:	e014      	b.n	8007732 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007708:	69bb      	ldr	r3, [r7, #24]
 800770a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800770e:	681a      	ldr	r2, [r3, #0]
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	601a      	str	r2, [r3, #0]
    pDest++;
 8007714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007716:	3301      	adds	r3, #1
 8007718:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800771a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800771c:	3301      	adds	r3, #1
 800771e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007722:	3301      	adds	r3, #1
 8007724:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007728:	3301      	adds	r3, #1
 800772a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800772c:	6a3b      	ldr	r3, [r7, #32]
 800772e:	3301      	adds	r3, #1
 8007730:	623b      	str	r3, [r7, #32]
 8007732:	6a3a      	ldr	r2, [r7, #32]
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	429a      	cmp	r2, r3
 8007738:	d3e6      	bcc.n	8007708 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800773a:	8bfb      	ldrh	r3, [r7, #30]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d01e      	beq.n	800777e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007740:	2300      	movs	r3, #0
 8007742:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007744:	69bb      	ldr	r3, [r7, #24]
 8007746:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800774a:	461a      	mov	r2, r3
 800774c:	f107 0310 	add.w	r3, r7, #16
 8007750:	6812      	ldr	r2, [r2, #0]
 8007752:	601a      	str	r2, [r3, #0]
	
    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007754:	693a      	ldr	r2, [r7, #16]
 8007756:	6a3b      	ldr	r3, [r7, #32]
 8007758:	b2db      	uxtb	r3, r3
 800775a:	00db      	lsls	r3, r3, #3
 800775c:	fa22 f303 	lsr.w	r3, r2, r3
 8007760:	b2da      	uxtb	r2, r3
 8007762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007764:	701a      	strb	r2, [r3, #0]
      i++;
 8007766:	6a3b      	ldr	r3, [r7, #32]
 8007768:	3301      	adds	r3, #1
 800776a:	623b      	str	r3, [r7, #32]
      pDest++;
 800776c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800776e:	3301      	adds	r3, #1
 8007770:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8007772:	8bfb      	ldrh	r3, [r7, #30]
 8007774:	3b01      	subs	r3, #1
 8007776:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007778:	8bfb      	ldrh	r3, [r7, #30]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1ea      	bne.n	8007754 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800777e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007780:	4618      	mov	r0, r3
 8007782:	372c      	adds	r7, #44	; 0x2c
 8007784:	46bd      	mov	sp, r7
 8007786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778a:	4770      	bx	lr

0800778c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800778c:	b480      	push	{r7}
 800778e:	b085      	sub	sp, #20
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	785b      	ldrb	r3, [r3, #1]
 80077a4:	2b01      	cmp	r3, #1
 80077a6:	d12c      	bne.n	8007802 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	015a      	lsls	r2, r3, #5
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	4413      	add	r3, r2
 80077b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	db12      	blt.n	80077e0 <USB_EPSetStall+0x54>
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00f      	beq.n	80077e0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	015a      	lsls	r2, r3, #5
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	4413      	add	r3, r2
 80077c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	68ba      	ldr	r2, [r7, #8]
 80077d0:	0151      	lsls	r1, r2, #5
 80077d2:	68fa      	ldr	r2, [r7, #12]
 80077d4:	440a      	add	r2, r1
 80077d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80077de:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80077e0:	68bb      	ldr	r3, [r7, #8]
 80077e2:	015a      	lsls	r2, r3, #5
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	4413      	add	r3, r2
 80077e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	0151      	lsls	r1, r2, #5
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	440a      	add	r2, r1
 80077f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80077fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80077fe:	6013      	str	r3, [r2, #0]
 8007800:	e02b      	b.n	800785a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	015a      	lsls	r2, r3, #5
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4413      	add	r3, r2
 800780a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2b00      	cmp	r3, #0
 8007812:	db12      	blt.n	800783a <USB_EPSetStall+0xae>
 8007814:	68bb      	ldr	r3, [r7, #8]
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00f      	beq.n	800783a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	015a      	lsls	r2, r3, #5
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	4413      	add	r3, r2
 8007822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	68ba      	ldr	r2, [r7, #8]
 800782a:	0151      	lsls	r1, r2, #5
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	440a      	add	r2, r1
 8007830:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007834:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007838:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	015a      	lsls	r2, r3, #5
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	4413      	add	r3, r2
 8007842:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68ba      	ldr	r2, [r7, #8]
 800784a:	0151      	lsls	r1, r2, #5
 800784c:	68fa      	ldr	r2, [r7, #12]
 800784e:	440a      	add	r2, r1
 8007850:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007854:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007858:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800785a:	2300      	movs	r3, #0
}
 800785c:	4618      	mov	r0, r3
 800785e:	3714      	adds	r7, #20
 8007860:	46bd      	mov	sp, r7
 8007862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007866:	4770      	bx	lr

08007868 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
 8007870:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	781b      	ldrb	r3, [r3, #0]
 800787a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	785b      	ldrb	r3, [r3, #1]
 8007880:	2b01      	cmp	r3, #1
 8007882:	d128      	bne.n	80078d6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	015a      	lsls	r2, r3, #5
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	4413      	add	r3, r2
 800788c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	0151      	lsls	r1, r2, #5
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	440a      	add	r2, r1
 800789a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800789e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078a2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	78db      	ldrb	r3, [r3, #3]
 80078a8:	2b03      	cmp	r3, #3
 80078aa:	d003      	beq.n	80078b4 <USB_EPClearStall+0x4c>
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	78db      	ldrb	r3, [r3, #3]
 80078b0:	2b02      	cmp	r3, #2
 80078b2:	d138      	bne.n	8007926 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	015a      	lsls	r2, r3, #5
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	4413      	add	r3, r2
 80078bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	68ba      	ldr	r2, [r7, #8]
 80078c4:	0151      	lsls	r1, r2, #5
 80078c6:	68fa      	ldr	r2, [r7, #12]
 80078c8:	440a      	add	r2, r1
 80078ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80078d2:	6013      	str	r3, [r2, #0]
 80078d4:	e027      	b.n	8007926 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	015a      	lsls	r2, r3, #5
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	4413      	add	r3, r2
 80078de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	0151      	lsls	r1, r2, #5
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	440a      	add	r2, r1
 80078ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80078f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80078f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	78db      	ldrb	r3, [r3, #3]
 80078fa:	2b03      	cmp	r3, #3
 80078fc:	d003      	beq.n	8007906 <USB_EPClearStall+0x9e>
 80078fe:	683b      	ldr	r3, [r7, #0]
 8007900:	78db      	ldrb	r3, [r3, #3]
 8007902:	2b02      	cmp	r3, #2
 8007904:	d10f      	bne.n	8007926 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	015a      	lsls	r2, r3, #5
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	4413      	add	r3, r2
 800790e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	68ba      	ldr	r2, [r7, #8]
 8007916:	0151      	lsls	r1, r2, #5
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	440a      	add	r2, r1
 800791c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007920:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007924:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007926:	2300      	movs	r3, #0
}
 8007928:	4618      	mov	r0, r3
 800792a:	3714      	adds	r7, #20
 800792c:	46bd      	mov	sp, r7
 800792e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007932:	4770      	bx	lr

08007934 <USB_StopDevice>:
  * @brief  USB_StopDevice : Stop the usb device mode
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_StopDevice(USB_OTG_GlobalTypeDef *USBx)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b086      	sub	sp, #24
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret;
  uint32_t USBx_BASE = (uint32_t)USBx;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	613b      	str	r3, [r7, #16]
  uint32_t i;

  /* Clear Pending interrupt */
  for (i = 0U; i < 15U; i++)
 8007940:	2300      	movs	r3, #0
 8007942:	617b      	str	r3, [r7, #20]
 8007944:	e016      	b.n	8007974 <USB_StopDevice+0x40>
  {
    USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	015a      	lsls	r2, r3, #5
 800794a:	693b      	ldr	r3, [r7, #16]
 800794c:	4413      	add	r3, r2
 800794e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007952:	461a      	mov	r2, r3
 8007954:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007958:	6093      	str	r3, [r2, #8]
    USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007966:	461a      	mov	r2, r3
 8007968:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800796c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < 15U; i++)
 800796e:	697b      	ldr	r3, [r7, #20]
 8007970:	3301      	adds	r3, #1
 8007972:	617b      	str	r3, [r7, #20]
 8007974:	697b      	ldr	r3, [r7, #20]
 8007976:	2b0e      	cmp	r3, #14
 8007978:	d9e5      	bls.n	8007946 <USB_StopDevice+0x12>
  }

  /* Clear interrupt masks */
  USBx_DEVICE->DIEPMSK  = 0U;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007980:	461a      	mov	r2, r3
 8007982:	2300      	movs	r3, #0
 8007984:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK  = 0U;
 8007986:	693b      	ldr	r3, [r7, #16]
 8007988:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800798c:	461a      	mov	r2, r3
 800798e:	2300      	movs	r3, #0
 8007990:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007998:	461a      	mov	r2, r3
 800799a:	2300      	movs	r3, #0
 800799c:	61d3      	str	r3, [r2, #28]

  /* Flush the FIFO */
  ret = USB_FlushRxFifo(USBx);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f7ff f8f6 	bl	8006b90 <USB_FlushRxFifo>
 80079a4:	4603      	mov	r3, r0
 80079a6:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 80079a8:	7bfb      	ldrb	r3, [r7, #15]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d001      	beq.n	80079b2 <USB_StopDevice+0x7e>
  {
    return ret;
 80079ae:	7bfb      	ldrb	r3, [r7, #15]
 80079b0:	e00b      	b.n	80079ca <USB_StopDevice+0x96>
  }

  ret = USB_FlushTxFifo(USBx,  0x10U);
 80079b2:	2110      	movs	r1, #16
 80079b4:	6878      	ldr	r0, [r7, #4]
 80079b6:	f7ff f8c5 	bl	8006b44 <USB_FlushTxFifo>
 80079ba:	4603      	mov	r3, r0
 80079bc:	73fb      	strb	r3, [r7, #15]
  if (ret != HAL_OK)
 80079be:	7bfb      	ldrb	r3, [r7, #15]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d001      	beq.n	80079c8 <USB_StopDevice+0x94>
  {
    return ret;
 80079c4:	7bfb      	ldrb	r3, [r7, #15]
 80079c6:	e000      	b.n	80079ca <USB_StopDevice+0x96>
  }

  return ret;
 80079c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079ca:	4618      	mov	r0, r3
 80079cc:	3718      	adds	r7, #24
 80079ce:	46bd      	mov	sp, r7
 80079d0:	bd80      	pop	{r7, pc}

080079d2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80079d2:	b480      	push	{r7}
 80079d4:	b085      	sub	sp, #20
 80079d6:	af00      	add	r7, sp, #0
 80079d8:	6078      	str	r0, [r7, #4]
 80079da:	460b      	mov	r3, r1
 80079dc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	68fa      	ldr	r2, [r7, #12]
 80079ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80079f0:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80079f4:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80079fc:	681a      	ldr	r2, [r3, #0]
 80079fe:	78fb      	ldrb	r3, [r7, #3]
 8007a00:	011b      	lsls	r3, r3, #4
 8007a02:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007a06:	68f9      	ldr	r1, [r7, #12]
 8007a08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a0c:	4313      	orrs	r3, r2
 8007a0e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007a10:	2300      	movs	r3, #0
}
 8007a12:	4618      	mov	r0, r3
 8007a14:	3714      	adds	r7, #20
 8007a16:	46bd      	mov	sp, r7
 8007a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1c:	4770      	bx	lr

08007a1e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a1e:	b480      	push	{r7}
 8007a20:	b085      	sub	sp, #20
 8007a22:	af00      	add	r7, sp, #0
 8007a24:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007a38:	f023 0303 	bic.w	r3, r3, #3
 8007a3c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a44:	685b      	ldr	r3, [r3, #4]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a4c:	f023 0302 	bic.w	r3, r3, #2
 8007a50:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a52:	2300      	movs	r3, #0
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3714      	adds	r7, #20
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a60:	b480      	push	{r7}
 8007a62:	b085      	sub	sp, #20
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68fa      	ldr	r2, [r7, #12]
 8007a76:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007a7a:	f023 0303 	bic.w	r3, r3, #3
 8007a7e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a86:	685b      	ldr	r3, [r3, #4]
 8007a88:	68fa      	ldr	r2, [r7, #12]
 8007a8a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a8e:	f043 0302 	orr.w	r3, r3, #2
 8007a92:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007aa2:	b480      	push	{r7}
 8007aa4:	b085      	sub	sp, #20
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	699b      	ldr	r3, [r3, #24]
 8007ab4:	68fa      	ldr	r2, [r7, #12]
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007aba:	68fb      	ldr	r3, [r7, #12]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3714      	adds	r7, #20
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ada:	699b      	ldr	r3, [r3, #24]
 8007adc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007ae4:	69db      	ldr	r3, [r3, #28]
 8007ae6:	68ba      	ldr	r2, [r7, #8]
 8007ae8:	4013      	ands	r3, r2
 8007aea:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007aec:	68bb      	ldr	r3, [r7, #8]
 8007aee:	0c1b      	lsrs	r3, r3, #16
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007afc:	b480      	push	{r7}
 8007afe:	b085      	sub	sp, #20
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b0e:	699b      	ldr	r3, [r3, #24]
 8007b10:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	4013      	ands	r3, r2
 8007b1e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	b29b      	uxth	r3, r3
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3714      	adds	r7, #20
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr

08007b30 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b30:	b480      	push	{r7}
 8007b32:	b085      	sub	sp, #20
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	460b      	mov	r3, r1
 8007b3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007b40:	78fb      	ldrb	r3, [r7, #3]
 8007b42:	015a      	lsls	r2, r3, #5
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	4413      	add	r3, r2
 8007b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b56:	695b      	ldr	r3, [r3, #20]
 8007b58:	68ba      	ldr	r2, [r7, #8]
 8007b5a:	4013      	ands	r3, r2
 8007b5c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007b5e:	68bb      	ldr	r3, [r7, #8]
}
 8007b60:	4618      	mov	r0, r3
 8007b62:	3714      	adds	r7, #20
 8007b64:	46bd      	mov	sp, r7
 8007b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b6a:	4770      	bx	lr

08007b6c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b087      	sub	sp, #28
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
 8007b74:	460b      	mov	r3, r1
 8007b76:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b82:	691b      	ldr	r3, [r3, #16]
 8007b84:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b8e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007b90:	78fb      	ldrb	r3, [r7, #3]
 8007b92:	f003 030f 	and.w	r3, r3, #15
 8007b96:	68fa      	ldr	r2, [r7, #12]
 8007b98:	fa22 f303 	lsr.w	r3, r2, r3
 8007b9c:	01db      	lsls	r3, r3, #7
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	693a      	ldr	r2, [r7, #16]
 8007ba2:	4313      	orrs	r3, r2
 8007ba4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007ba6:	78fb      	ldrb	r3, [r7, #3]
 8007ba8:	015a      	lsls	r2, r3, #5
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	4413      	add	r3, r2
 8007bae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	693a      	ldr	r2, [r7, #16]
 8007bb6:	4013      	ands	r3, r2
 8007bb8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007bba:	68bb      	ldr	r3, [r7, #8]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	371c      	adds	r7, #28
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b083      	sub	sp, #12
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	f003 0301 	and.w	r3, r3, #1
}
 8007bd8:	4618      	mov	r0, r3
 8007bda:	370c      	adds	r7, #12
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be2:	4770      	bx	lr

08007be4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bf6:	681a      	ldr	r2, [r3, #0]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007bfe:	4619      	mov	r1, r3
 8007c00:	4b09      	ldr	r3, [pc, #36]	; (8007c28 <USB_ActivateSetup+0x44>)
 8007c02:	4013      	ands	r3, r2
 8007c04:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c0c:	685b      	ldr	r3, [r3, #4]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c18:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3714      	adds	r7, #20
 8007c20:	46bd      	mov	sp, r7
 8007c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c26:	4770      	bx	lr
 8007c28:	fffff800 	.word	0xfffff800

08007c2c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b087      	sub	sp, #28
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	60f8      	str	r0, [r7, #12]
 8007c34:	460b      	mov	r3, r1
 8007c36:	607a      	str	r2, [r7, #4]
 8007c38:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	333c      	adds	r3, #60	; 0x3c
 8007c42:	3304      	adds	r3, #4
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	4a26      	ldr	r2, [pc, #152]	; (8007ce4 <USB_EP0_OutStart+0xb8>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d90a      	bls.n	8007c66 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007c50:	697b      	ldr	r3, [r7, #20]
 8007c52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007c5c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007c60:	d101      	bne.n	8007c66 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007c62:	2300      	movs	r3, #0
 8007c64:	e037      	b.n	8007cd6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c6c:	461a      	mov	r2, r3
 8007c6e:	2300      	movs	r3, #0
 8007c70:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	697a      	ldr	r2, [r7, #20]
 8007c7c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c80:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007c84:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	697a      	ldr	r2, [r7, #20]
 8007c90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007c94:	f043 0318 	orr.w	r3, r3, #24
 8007c98:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	697a      	ldr	r2, [r7, #20]
 8007ca4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007ca8:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007cac:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007cae:	7afb      	ldrb	r3, [r7, #11]
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d10f      	bne.n	8007cd4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cba:	461a      	mov	r2, r3
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cce:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007cd2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	371c      	adds	r7, #28
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	4f54300a 	.word	0x4f54300a

08007ce8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b085      	sub	sp, #20
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8007cf0:	2300      	movs	r3, #0
 8007cf2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	60fb      	str	r3, [r7, #12]
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	4a13      	ldr	r2, [pc, #76]	; (8007d4c <USB_CoreReset+0x64>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d901      	bls.n	8007d06 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d02:	2303      	movs	r3, #3
 8007d04:	e01b      	b.n	8007d3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	691b      	ldr	r3, [r3, #16]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	daf2      	bge.n	8007cf4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007d0e:	2300      	movs	r3, #0
 8007d10:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	691b      	ldr	r3, [r3, #16]
 8007d16:	f043 0201 	orr.w	r2, r3, #1
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3301      	adds	r3, #1
 8007d22:	60fb      	str	r3, [r7, #12]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	4a09      	ldr	r2, [pc, #36]	; (8007d4c <USB_CoreReset+0x64>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d901      	bls.n	8007d30 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007d2c:	2303      	movs	r3, #3
 8007d2e:	e006      	b.n	8007d3e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	691b      	ldr	r3, [r3, #16]
 8007d34:	f003 0301 	and.w	r3, r3, #1
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d0f0      	beq.n	8007d1e <USB_CoreReset+0x36>

  return HAL_OK;
 8007d3c:	2300      	movs	r3, #0
}
 8007d3e:	4618      	mov	r0, r3
 8007d40:	3714      	adds	r7, #20
 8007d42:	46bd      	mov	sp, r7
 8007d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop
 8007d4c:	00030d40 	.word	0x00030d40

08007d50 <USBD_CUSTOM_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	460b      	mov	r3, r1
 8007d5a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  hhid = USBD_malloc(sizeof(USBD_CUSTOM_HID_HandleTypeDef));
 8007d5c:	2054      	movs	r0, #84	; 0x54
 8007d5e:	f002 f8d1 	bl	8009f04 <USBD_static_malloc>
 8007d62:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d105      	bne.n	8007d76 <USBD_CUSTOM_HID_Init+0x26>
  {
    pdev->pClassData = NULL;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007d72:	2302      	movs	r3, #2
 8007d74:	e039      	b.n	8007dea <USBD_CUSTOM_HID_Init+0x9a>
  }

  pdev->pClassData = (void *)hhid;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	7c1b      	ldrb	r3, [r3, #16]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d107      	bne.n	8007d96 <USBD_CUSTOM_HID_Init+0x46>
  {
    pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2205      	movs	r2, #5
 8007d8a:	875a      	strh	r2, [r3, #58]	; 0x3a
    pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].bInterval = CUSTOM_HID_HS_BINTERVAL;
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	2205      	movs	r2, #5
 8007d90:	f8a3 217a 	strh.w	r2, [r3, #378]	; 0x17a
 8007d94:	e006      	b.n	8007da4 <USBD_CUSTOM_HID_Init+0x54>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2201      	movs	r2, #1
 8007d9a:	875a      	strh	r2, [r3, #58]	; 0x3a
    pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].bInterval = CUSTOM_HID_FS_BINTERVAL;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2201      	movs	r2, #1
 8007da0:	f8a3 217a 	strh.w	r2, [r3, #378]	; 0x17a
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_EPIN_ADDR, USBD_EP_TYPE_INTR,
 8007da4:	2340      	movs	r3, #64	; 0x40
 8007da6:	2203      	movs	r2, #3
 8007da8:	2181      	movs	r1, #129	; 0x81
 8007daa:	6878      	ldr	r0, [r7, #4]
 8007dac:	f001 ff99 	bl	8009ce2 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPIN_SIZE);

  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 1U;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	2201      	movs	r2, #1
 8007db4:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, CUSTOM_HID_EPOUT_ADDR, USBD_EP_TYPE_INTR,
 8007db6:	2340      	movs	r3, #64	; 0x40
 8007db8:	2203      	movs	r2, #3
 8007dba:	2101      	movs	r1, #1
 8007dbc:	6878      	ldr	r0, [r7, #4]
 8007dbe:	f001 ff90 	bl	8009ce2 <USBD_LL_OpenEP>
                       CUSTOM_HID_EPOUT_SIZE);

  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 1U;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2201      	movs	r2, #1
 8007dc6:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  hhid->state = CUSTOM_HID_IDLE;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->Init();
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	4798      	blx	r3

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 8007ddc:	68fa      	ldr	r2, [r7, #12]
 8007dde:	2340      	movs	r3, #64	; 0x40
 8007de0:	2101      	movs	r1, #1
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f002 f86c 	bl	8009ec0 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <USBD_CUSTOM_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b082      	sub	sp, #8
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	6078      	str	r0, [r7, #4]
 8007dfa:	460b      	mov	r3, r1
 8007dfc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close CUSTOM_HID EP IN */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_EPIN_ADDR);
 8007dfe:	2181      	movs	r1, #129	; 0x81
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f001 ff94 	bl	8009d2e <USBD_LL_CloseEP>
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].is_used = 0U;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	2200      	movs	r2, #0
 8007e0a:	871a      	strh	r2, [r3, #56]	; 0x38
  pdev->ep_in[CUSTOM_HID_EPIN_ADDR & 0xFU].bInterval = 0U;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2200      	movs	r2, #0
 8007e10:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Close CUSTOM_HID EP OUT */
  (void)USBD_LL_CloseEP(pdev, CUSTOM_HID_EPOUT_ADDR);
 8007e12:	2101      	movs	r1, #1
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f001 ff8a 	bl	8009d2e <USBD_LL_CloseEP>
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].is_used = 0U;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178
  pdev->ep_out[CUSTOM_HID_EPOUT_ADDR & 0xFU].bInterval = 0U;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f8a3 217a 	strh.w	r2, [r3, #378]	; 0x17a

  /* Free allocated memory */
  if (pdev->pClassData != NULL)
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00e      	beq.n	8007e52 <USBD_CUSTOM_HID_DeInit+0x60>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007e3a:	689b      	ldr	r3, [r3, #8]
 8007e3c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e44:	4618      	mov	r0, r3
 8007e46:	f002 f86b 	bl	8009f20 <USBD_static_free>
    pdev->pClassData = NULL;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007e52:	2300      	movs	r3, #0
}
 8007e54:	4618      	mov	r0, r3
 8007e56:	3708      	adds	r7, #8
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <USBD_CUSTOM_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_Setup(USBD_HandleTypeDef *pdev,
                                     USBD_SetupReqTypedef *req)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b088      	sub	sp, #32
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007e6c:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 8007e6e:	2300      	movs	r3, #0
 8007e70:	83fb      	strh	r3, [r7, #30]
  uint8_t  *pbuf = NULL;
 8007e72:	2300      	movs	r3, #0
 8007e74:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 8007e76:	2300      	movs	r3, #0
 8007e78:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	75fb      	strb	r3, [r7, #23]

  if (hhid == NULL)
 8007e7e:	693b      	ldr	r3, [r7, #16]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <USBD_CUSTOM_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8007e84:	2303      	movs	r3, #3
 8007e86:	e0ed      	b.n	8008064 <USBD_CUSTOM_HID_Setup+0x208>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d052      	beq.n	8007f3a <USBD_CUSTOM_HID_Setup+0xde>
 8007e94:	2b20      	cmp	r3, #32
 8007e96:	f040 80dd 	bne.w	8008054 <USBD_CUSTOM_HID_Setup+0x1f8>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	785b      	ldrb	r3, [r3, #1]
 8007e9e:	3b02      	subs	r3, #2
 8007ea0:	2b09      	cmp	r3, #9
 8007ea2:	d842      	bhi.n	8007f2a <USBD_CUSTOM_HID_Setup+0xce>
 8007ea4:	a201      	add	r2, pc, #4	; (adr r2, 8007eac <USBD_CUSTOM_HID_Setup+0x50>)
 8007ea6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007eaa:	bf00      	nop
 8007eac:	08007f05 	.word	0x08007f05
 8007eb0:	08007ee3 	.word	0x08007ee3
 8007eb4:	08007f2b 	.word	0x08007f2b
 8007eb8:	08007f2b 	.word	0x08007f2b
 8007ebc:	08007f2b 	.word	0x08007f2b
 8007ec0:	08007f2b 	.word	0x08007f2b
 8007ec4:	08007f2b 	.word	0x08007f2b
 8007ec8:	08007f15 	.word	0x08007f15
 8007ecc:	08007ef3 	.word	0x08007ef3
 8007ed0:	08007ed5 	.word	0x08007ed5
      {
        case CUSTOM_HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	885b      	ldrh	r3, [r3, #2]
 8007ed8:	b2db      	uxtb	r3, r3
 8007eda:	461a      	mov	r2, r3
 8007edc:	693b      	ldr	r3, [r7, #16]
 8007ede:	641a      	str	r2, [r3, #64]	; 0x40
          break;
 8007ee0:	e02a      	b.n	8007f38 <USBD_CUSTOM_HID_Setup+0xdc>

        case CUSTOM_HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	3340      	adds	r3, #64	; 0x40
 8007ee6:	2201      	movs	r2, #1
 8007ee8:	4619      	mov	r1, r3
 8007eea:	6878      	ldr	r0, [r7, #4]
 8007eec:	f001 fad1 	bl	8009492 <USBD_CtlSendData>
          break;
 8007ef0:	e022      	b.n	8007f38 <USBD_CUSTOM_HID_Setup+0xdc>

        case CUSTOM_HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8007ef2:	683b      	ldr	r3, [r7, #0]
 8007ef4:	885b      	ldrh	r3, [r3, #2]
 8007ef6:	0a1b      	lsrs	r3, r3, #8
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	b2db      	uxtb	r3, r3
 8007efc:	461a      	mov	r2, r3
 8007efe:	693b      	ldr	r3, [r7, #16]
 8007f00:	645a      	str	r2, [r3, #68]	; 0x44
          break;
 8007f02:	e019      	b.n	8007f38 <USBD_CUSTOM_HID_Setup+0xdc>

        case CUSTOM_HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8007f04:	693b      	ldr	r3, [r7, #16]
 8007f06:	3344      	adds	r3, #68	; 0x44
 8007f08:	2201      	movs	r2, #1
 8007f0a:	4619      	mov	r1, r3
 8007f0c:	6878      	ldr	r0, [r7, #4]
 8007f0e:	f001 fac0 	bl	8009492 <USBD_CtlSendData>
          break;
 8007f12:	e011      	b.n	8007f38 <USBD_CUSTOM_HID_Setup+0xdc>

        case CUSTOM_HID_REQ_SET_REPORT:
          hhid->IsReportAvailable = 1U;
 8007f14:	693b      	ldr	r3, [r7, #16]
 8007f16:	2201      	movs	r2, #1
 8007f18:	64da      	str	r2, [r3, #76]	; 0x4c
          (void)USBD_CtlPrepareRx(pdev, hhid->Report_buf, req->wLength);
 8007f1a:	6939      	ldr	r1, [r7, #16]
 8007f1c:	683b      	ldr	r3, [r7, #0]
 8007f1e:	88db      	ldrh	r3, [r3, #6]
 8007f20:	461a      	mov	r2, r3
 8007f22:	6878      	ldr	r0, [r7, #4]
 8007f24:	f001 fae1 	bl	80094ea <USBD_CtlPrepareRx>
          break;
 8007f28:	e006      	b.n	8007f38 <USBD_CUSTOM_HID_Setup+0xdc>

        default:
          USBD_CtlError(pdev, req);
 8007f2a:	6839      	ldr	r1, [r7, #0]
 8007f2c:	6878      	ldr	r0, [r7, #4]
 8007f2e:	f001 fa3f 	bl	80093b0 <USBD_CtlError>
          ret = USBD_FAIL;
 8007f32:	2303      	movs	r3, #3
 8007f34:	75fb      	strb	r3, [r7, #23]
          break;
 8007f36:	bf00      	nop
      }
      break;
 8007f38:	e093      	b.n	8008062 <USBD_CUSTOM_HID_Setup+0x206>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	785b      	ldrb	r3, [r3, #1]
 8007f3e:	2b0b      	cmp	r3, #11
 8007f40:	d87f      	bhi.n	8008042 <USBD_CUSTOM_HID_Setup+0x1e6>
 8007f42:	a201      	add	r2, pc, #4	; (adr r2, 8007f48 <USBD_CUSTOM_HID_Setup+0xec>)
 8007f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f48:	08007f79 	.word	0x08007f79
 8007f4c:	08008051 	.word	0x08008051
 8007f50:	08008043 	.word	0x08008043
 8007f54:	08008043 	.word	0x08008043
 8007f58:	08008043 	.word	0x08008043
 8007f5c:	08008043 	.word	0x08008043
 8007f60:	08007fa3 	.word	0x08007fa3
 8007f64:	08008043 	.word	0x08008043
 8007f68:	08008043 	.word	0x08008043
 8007f6c:	08008043 	.word	0x08008043
 8007f70:	08007ff1 	.word	0x08007ff1
 8007f74:	0800801b 	.word	0x0800801b
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f7e:	b2db      	uxtb	r3, r3
 8007f80:	2b03      	cmp	r3, #3
 8007f82:	d107      	bne.n	8007f94 <USBD_CUSTOM_HID_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007f84:	f107 030e 	add.w	r3, r7, #14
 8007f88:	2202      	movs	r2, #2
 8007f8a:	4619      	mov	r1, r3
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f001 fa80 	bl	8009492 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007f92:	e05e      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>
            USBD_CtlError(pdev, req);
 8007f94:	6839      	ldr	r1, [r7, #0]
 8007f96:	6878      	ldr	r0, [r7, #4]
 8007f98:	f001 fa0a 	bl	80093b0 <USBD_CtlError>
            ret = USBD_FAIL;
 8007f9c:	2303      	movs	r3, #3
 8007f9e:	75fb      	strb	r3, [r7, #23]
          break;
 8007fa0:	e057      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == CUSTOM_HID_REPORT_DESC)
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	885b      	ldrh	r3, [r3, #2]
 8007fa6:	0a1b      	lsrs	r3, r3, #8
 8007fa8:	b29b      	uxth	r3, r3
 8007faa:	2b22      	cmp	r3, #34	; 0x22
 8007fac:	d10b      	bne.n	8007fc6 <USBD_CUSTOM_HID_Setup+0x16a>
          {
            len = MIN(USBD_CUSTOM_HID_REPORT_DESC_SIZE, req->wLength);
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	88db      	ldrh	r3, [r3, #6]
 8007fb2:	2b14      	cmp	r3, #20
 8007fb4:	bf28      	it	cs
 8007fb6:	2314      	movcs	r3, #20
 8007fb8:	83fb      	strh	r3, [r7, #30]
            pbuf = ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->pReport;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	61bb      	str	r3, [r7, #24]
 8007fc4:	e00d      	b.n	8007fe2 <USBD_CUSTOM_HID_Setup+0x186>
          }
          else
          {
            if ((req->wValue >> 8) == CUSTOM_HID_DESCRIPTOR_TYPE)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	885b      	ldrh	r3, [r3, #2]
 8007fca:	0a1b      	lsrs	r3, r3, #8
 8007fcc:	b29b      	uxth	r3, r3
 8007fce:	2b21      	cmp	r3, #33	; 0x21
 8007fd0:	d107      	bne.n	8007fe2 <USBD_CUSTOM_HID_Setup+0x186>
            {
              pbuf = USBD_CUSTOM_HID_Desc;
 8007fd2:	4b26      	ldr	r3, [pc, #152]	; (800806c <USBD_CUSTOM_HID_Setup+0x210>)
 8007fd4:	61bb      	str	r3, [r7, #24]
              len = MIN(USB_CUSTOM_HID_DESC_SIZ, req->wLength);
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	88db      	ldrh	r3, [r3, #6]
 8007fda:	2b09      	cmp	r3, #9
 8007fdc:	bf28      	it	cs
 8007fde:	2309      	movcs	r3, #9
 8007fe0:	83fb      	strh	r3, [r7, #30]
            }
          }

          (void)USBD_CtlSendData(pdev, pbuf, len);
 8007fe2:	8bfb      	ldrh	r3, [r7, #30]
 8007fe4:	461a      	mov	r2, r3
 8007fe6:	69b9      	ldr	r1, [r7, #24]
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f001 fa52 	bl	8009492 <USBD_CtlSendData>
          break;
 8007fee:	e030      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	2b03      	cmp	r3, #3
 8007ffa:	d107      	bne.n	800800c <USBD_CUSTOM_HID_Setup+0x1b0>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	3348      	adds	r3, #72	; 0x48
 8008000:	2201      	movs	r2, #1
 8008002:	4619      	mov	r1, r3
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f001 fa44 	bl	8009492 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800800a:	e022      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>
            USBD_CtlError(pdev, req);
 800800c:	6839      	ldr	r1, [r7, #0]
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f001 f9ce 	bl	80093b0 <USBD_CtlError>
            ret = USBD_FAIL;
 8008014:	2303      	movs	r3, #3
 8008016:	75fb      	strb	r3, [r7, #23]
          break;
 8008018:	e01b      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008020:	b2db      	uxtb	r3, r3
 8008022:	2b03      	cmp	r3, #3
 8008024:	d106      	bne.n	8008034 <USBD_CUSTOM_HID_Setup+0x1d8>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8008026:	683b      	ldr	r3, [r7, #0]
 8008028:	885b      	ldrh	r3, [r3, #2]
 800802a:	b2db      	uxtb	r3, r3
 800802c:	461a      	mov	r2, r3
 800802e:	693b      	ldr	r3, [r7, #16]
 8008030:	649a      	str	r2, [r3, #72]	; 0x48
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008032:	e00e      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>
            USBD_CtlError(pdev, req);
 8008034:	6839      	ldr	r1, [r7, #0]
 8008036:	6878      	ldr	r0, [r7, #4]
 8008038:	f001 f9ba 	bl	80093b0 <USBD_CtlError>
            ret = USBD_FAIL;
 800803c:	2303      	movs	r3, #3
 800803e:	75fb      	strb	r3, [r7, #23]
          break;
 8008040:	e007      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008042:	6839      	ldr	r1, [r7, #0]
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f001 f9b3 	bl	80093b0 <USBD_CtlError>
          ret = USBD_FAIL;
 800804a:	2303      	movs	r3, #3
 800804c:	75fb      	strb	r3, [r7, #23]
          break;
 800804e:	e000      	b.n	8008052 <USBD_CUSTOM_HID_Setup+0x1f6>
          break;
 8008050:	bf00      	nop
      }
      break;
 8008052:	e006      	b.n	8008062 <USBD_CUSTOM_HID_Setup+0x206>

    default:
      USBD_CtlError(pdev, req);
 8008054:	6839      	ldr	r1, [r7, #0]
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f001 f9aa 	bl	80093b0 <USBD_CtlError>
      ret = USBD_FAIL;
 800805c:	2303      	movs	r3, #3
 800805e:	75fb      	strb	r3, [r7, #23]
      break;
 8008060:	bf00      	nop
  }
  return (uint8_t)ret;
 8008062:	7dfb      	ldrb	r3, [r7, #23]
}
 8008064:	4618      	mov	r0, r3
 8008066:	3720      	adds	r7, #32
 8008068:	46bd      	mov	sp, r7
 800806a:	bd80      	pop	{r7, pc}
 800806c:	240000d8 	.word	0x240000d8

08008070 <USBD_CUSTOM_HID_SendReport>:
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_SendReport(USBD_HandleTypeDef *pdev,
                                   uint8_t *report, uint16_t len)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b086      	sub	sp, #24
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	4613      	mov	r3, r2
 800807c:	80fb      	strh	r3, [r7, #6]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData == NULL)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008084:	2b00      	cmp	r3, #0
 8008086:	d101      	bne.n	800808c <USBD_CUSTOM_HID_SendReport+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8008088:	2303      	movs	r3, #3
 800808a:	e01c      	b.n	80080c6 <USBD_CUSTOM_HID_SendReport+0x56>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008092:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800809a:	b2db      	uxtb	r3, r3
 800809c:	2b03      	cmp	r3, #3
 800809e:	d111      	bne.n	80080c4 <USBD_CUSTOM_HID_SendReport+0x54>
  {
    if (hhid->state == CUSTOM_HID_IDLE)
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d10a      	bne.n	80080c0 <USBD_CUSTOM_HID_SendReport+0x50>
    {
      hhid->state = CUSTOM_HID_BUSY;
 80080aa:	697b      	ldr	r3, [r7, #20]
 80080ac:	2201      	movs	r2, #1
 80080ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      (void)USBD_LL_Transmit(pdev, CUSTOM_HID_EPIN_ADDR, report, len);
 80080b2:	88fb      	ldrh	r3, [r7, #6]
 80080b4:	68ba      	ldr	r2, [r7, #8]
 80080b6:	2181      	movs	r1, #129	; 0x81
 80080b8:	68f8      	ldr	r0, [r7, #12]
 80080ba:	f001 fee0 	bl	8009e7e <USBD_LL_Transmit>
 80080be:	e001      	b.n	80080c4 <USBD_CUSTOM_HID_SendReport+0x54>
    }
    else
    {
      return (uint8_t)USBD_BUSY;
 80080c0:	2301      	movs	r3, #1
 80080c2:	e000      	b.n	80080c6 <USBD_CUSTOM_HID_SendReport+0x56>
    }
  }
  return (uint8_t)USBD_OK;
 80080c4:	2300      	movs	r3, #0
}
 80080c6:	4618      	mov	r0, r3
 80080c8:	3718      	adds	r7, #24
 80080ca:	46bd      	mov	sp, r7
 80080cc:	bd80      	pop	{r7, pc}
	...

080080d0 <USBD_CUSTOM_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetFSCfgDesc(uint16_t *length)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgFSDesc);
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2229      	movs	r2, #41	; 0x29
 80080dc:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgFSDesc;
 80080de:	4b03      	ldr	r3, [pc, #12]	; (80080ec <USBD_CUSTOM_HID_GetFSCfgDesc+0x1c>)
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	370c      	adds	r7, #12
 80080e4:	46bd      	mov	sp, r7
 80080e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ea:	4770      	bx	lr
 80080ec:	24000054 	.word	0x24000054

080080f0 <USBD_CUSTOM_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetHSCfgDesc(uint16_t *length)
{
 80080f0:	b480      	push	{r7}
 80080f2:	b083      	sub	sp, #12
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_CfgHSDesc);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2229      	movs	r2, #41	; 0x29
 80080fc:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_CfgHSDesc;
 80080fe:	4b03      	ldr	r3, [pc, #12]	; (800810c <USBD_CUSTOM_HID_GetHSCfgDesc+0x1c>)
}
 8008100:	4618      	mov	r0, r3
 8008102:	370c      	adds	r7, #12
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr
 800810c:	24000080 	.word	0x24000080

08008110 <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_OtherSpeedCfgDesc);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	2229      	movs	r2, #41	; 0x29
 800811c:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_OtherSpeedCfgDesc;
 800811e:	4b03      	ldr	r3, [pc, #12]	; (800812c <USBD_CUSTOM_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8008120:	4618      	mov	r0, r3
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr
 800812c:	240000ac 	.word	0x240000ac

08008130 <USBD_CUSTOM_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData)->state = CUSTOM_HID_IDLE;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008142:	2200      	movs	r2, #0
 8008144:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return (uint8_t)USBD_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	370c      	adds	r7, #12
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr

08008156 <USBD_CUSTOM_HID_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008156:	b580      	push	{r7, lr}
 8008158:	b084      	sub	sp, #16
 800815a:	af00      	add	r7, sp, #0
 800815c:	6078      	str	r0, [r7, #4]
 800815e:	460b      	mov	r3, r1
 8008160:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData == NULL)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008168:	2b00      	cmp	r3, #0
 800816a:	d101      	bne.n	8008170 <USBD_CUSTOM_HID_DataOut+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800816c:	2303      	movs	r3, #3
 800816e:	e00e      	b.n	800818e <USBD_CUSTOM_HID_DataOut+0x38>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008176:	60fb      	str	r3, [r7, #12]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application processing */
  ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	68fa      	ldr	r2, [r7, #12]
 8008182:	7810      	ldrb	r0, [r2, #0]
 8008184:	68fa      	ldr	r2, [r7, #12]
 8008186:	7852      	ldrb	r2, [r2, #1]
 8008188:	4611      	mov	r1, r2
 800818a:	4798      	blx	r3
                                                            hhid->Report_buf[1]);

  return (uint8_t)USBD_OK;
 800818c:	2300      	movs	r3, #0
}
 800818e:	4618      	mov	r0, r3
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}

08008196 <USBD_CUSTOM_HID_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008196:	b580      	push	{r7, lr}
 8008198:	b084      	sub	sp, #16
 800819a:	af00      	add	r7, sp, #0
 800819c:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid;

  if (pdev->pClassData == NULL)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d101      	bne.n	80081ac <USBD_CUSTOM_HID_ReceivePacket+0x16>
  {
    return (uint8_t)USBD_FAIL;
 80081a8:	2303      	movs	r3, #3
 80081aa:	e00a      	b.n	80081c2 <USBD_CUSTOM_HID_ReceivePacket+0x2c>
  }

  hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081b2:	60fb      	str	r3, [r7, #12]

  /* Resume USB Out process */
  (void)USBD_LL_PrepareReceive(pdev, CUSTOM_HID_EPOUT_ADDR, hhid->Report_buf,
 80081b4:	68fa      	ldr	r2, [r7, #12]
 80081b6:	2340      	movs	r3, #64	; 0x40
 80081b8:	2101      	movs	r1, #1
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f001 fe80 	bl	8009ec0 <USBD_LL_PrepareReceive>
                               USBD_CUSTOMHID_OUTREPORT_BUF_SIZE);

  return (uint8_t)USBD_OK;
 80081c0:	2300      	movs	r3, #0
}
 80081c2:	4618      	mov	r0, r3
 80081c4:	3710      	adds	r7, #16
 80081c6:	46bd      	mov	sp, r7
 80081c8:	bd80      	pop	{r7, pc}

080081ca <USBD_CUSTOM_HID_EP0_RxReady>:
  *         Handles control request data.
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CUSTOM_HID_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80081ca:	b580      	push	{r7, lr}
 80081cc:	b084      	sub	sp, #16
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef *)pdev->pClassData;
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80081d8:	60fb      	str	r3, [r7, #12]

  if (hhid == NULL)
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d101      	bne.n	80081e4 <USBD_CUSTOM_HID_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 80081e0:	2303      	movs	r3, #3
 80081e2:	e011      	b.n	8008208 <USBD_CUSTOM_HID_EP0_RxReady+0x3e>
  }

  if (hhid->IsReportAvailable == 1U)
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d10c      	bne.n	8008206 <USBD_CUSTOM_HID_EP0_RxReady+0x3c>
  {
    ((USBD_CUSTOM_HID_ItfTypeDef *)pdev->pUserData)->OutEvent(hhid->Report_buf[0],
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	68fa      	ldr	r2, [r7, #12]
 80081f6:	7810      	ldrb	r0, [r2, #0]
 80081f8:	68fa      	ldr	r2, [r7, #12]
 80081fa:	7852      	ldrb	r2, [r2, #1]
 80081fc:	4611      	mov	r1, r2
 80081fe:	4798      	blx	r3
                                                              hhid->Report_buf[1]);
    hhid->IsReportAvailable = 0U;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return (uint8_t)USBD_OK;
 8008206:	2300      	movs	r3, #0
}
 8008208:	4618      	mov	r0, r3
 800820a:	3710      	adds	r7, #16
 800820c:	46bd      	mov	sp, r7
 800820e:	bd80      	pop	{r7, pc}

08008210 <USBD_CUSTOM_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CUSTOM_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8008210:	b480      	push	{r7}
 8008212:	b083      	sub	sp, #12
 8008214:	af00      	add	r7, sp, #0
 8008216:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CUSTOM_HID_DeviceQualifierDesc);
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	220a      	movs	r2, #10
 800821c:	801a      	strh	r2, [r3, #0]

  return USBD_CUSTOM_HID_DeviceQualifierDesc;
 800821e:	4b03      	ldr	r3, [pc, #12]	; (800822c <USBD_CUSTOM_HID_GetDeviceQualifierDesc+0x1c>)
}
 8008220:	4618      	mov	r0, r3
 8008222:	370c      	adds	r7, #12
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr
 800822c:	240000e4 	.word	0x240000e4

08008230 <USBD_CUSTOM_HID_RegisterInterface>:
  * @param  fops: CUSTOMHID Interface callback
  * @retval status
  */
uint8_t USBD_CUSTOM_HID_RegisterInterface(USBD_HandleTypeDef *pdev,
                                          USBD_CUSTOM_HID_ItfTypeDef *fops)
{
 8008230:	b480      	push	{r7}
 8008232:	b083      	sub	sp, #12
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	2b00      	cmp	r3, #0
 800823e:	d101      	bne.n	8008244 <USBD_CUSTOM_HID_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8008240:	2303      	movs	r3, #3
 8008242:	e004      	b.n	800824e <USBD_CUSTOM_HID_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	683a      	ldr	r2, [r7, #0]
 8008248:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800824c:	2300      	movs	r3, #0
}
 800824e:	4618      	mov	r0, r3
 8008250:	370c      	adds	r7, #12
 8008252:	46bd      	mov	sp, r7
 8008254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008258:	4770      	bx	lr

0800825a <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800825a:	b580      	push	{r7, lr}
 800825c:	b086      	sub	sp, #24
 800825e:	af00      	add	r7, sp, #0
 8008260:	60f8      	str	r0, [r7, #12]
 8008262:	60b9      	str	r1, [r7, #8]
 8008264:	4613      	mov	r3, r2
 8008266:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d101      	bne.n	8008272 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800826e:	2303      	movs	r3, #3
 8008270:	e01f      	b.n	80082b2 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2200      	movs	r2, #0
 8008276:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2200      	movs	r2, #0
 800827e:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	2200      	movs	r2, #0
 8008286:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d003      	beq.n	8008298 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	68ba      	ldr	r2, [r7, #8]
 8008294:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	79fa      	ldrb	r2, [r7, #7]
 80082a4:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f001 fc7a 	bl	8009ba0 <USBD_LL_Init>
 80082ac:	4603      	mov	r3, r0
 80082ae:	75fb      	strb	r3, [r7, #23]

  return ret;
 80082b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80082b2:	4618      	mov	r0, r3
 80082b4:	3718      	adds	r7, #24
 80082b6:	46bd      	mov	sp, r7
 80082b8:	bd80      	pop	{r7, pc}

080082ba <USBD_DeInit>:
  *         Re-Initialize the device library
  * @param  pdev: device instance
  * @retval status: status
  */
USBD_StatusTypeDef USBD_DeInit(USBD_HandleTypeDef *pdev)
{
 80082ba:	b580      	push	{r7, lr}
 80082bc:	b084      	sub	sp, #16
 80082be:	af00      	add	r7, sp, #0
 80082c0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret;

  /* Disconnect the USB Device */
  (void)USBD_LL_Stop(pdev);
 80082c2:	6878      	ldr	r0, [r7, #4]
 80082c4:	f001 fcf2 	bl	8009cac <USBD_LL_Stop>

  /* Set Default State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2201      	movs	r2, #1
 80082cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  /* Free Class Resources */
  if (pdev->pClass != NULL)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082d6:	2b00      	cmp	r3, #0
 80082d8:	d011      	beq.n	80082fe <USBD_DeInit+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80082e0:	685b      	ldr	r3, [r3, #4]
 80082e2:	687a      	ldr	r2, [r7, #4]
 80082e4:	6852      	ldr	r2, [r2, #4]
 80082e6:	b2d2      	uxtb	r2, r2
 80082e8:	4611      	mov	r1, r2
 80082ea:	6878      	ldr	r0, [r7, #4]
 80082ec:	4798      	blx	r3
    pdev->pClass = NULL;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
    pdev->pUserData = NULL;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	2200      	movs	r2, #0
 80082fa:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  }

  /* Free Device descriptors resources */
  pdev->pDesc = NULL;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	2200      	movs	r2, #0
 8008302:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  pdev->pConfDesc = NULL;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	2200      	movs	r2, #0
 800830a:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* DeInitialize low level driver */
  ret = USBD_LL_DeInit(pdev);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f001 fc96 	bl	8009c40 <USBD_LL_DeInit>
 8008314:	4603      	mov	r3, r0
 8008316:	73fb      	strb	r3, [r7, #15]

  return ret;
 8008318:	7bfb      	ldrb	r3, [r7, #15]
}
 800831a:	4618      	mov	r0, r3
 800831c:	3710      	adds	r7, #16
 800831e:	46bd      	mov	sp, r7
 8008320:	bd80      	pop	{r7, pc}

08008322 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008322:	b580      	push	{r7, lr}
 8008324:	b084      	sub	sp, #16
 8008326:	af00      	add	r7, sp, #0
 8008328:	6078      	str	r0, [r7, #4]
 800832a:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800832c:	2300      	movs	r3, #0
 800832e:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	2b00      	cmp	r3, #0
 8008334:	d101      	bne.n	800833a <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8008336:	2303      	movs	r3, #3
 8008338:	e016      	b.n	8008368 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	683a      	ldr	r2, [r7, #0]
 800833e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800834a:	2b00      	cmp	r3, #0
 800834c:	d00b      	beq.n	8008366 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008356:	f107 020e 	add.w	r2, r7, #14
 800835a:	4610      	mov	r0, r2
 800835c:	4798      	blx	r3
 800835e:	4602      	mov	r2, r0
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8008366:	2300      	movs	r3, #0
}
 8008368:	4618      	mov	r0, r3
 800836a:	3710      	adds	r7, #16
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008378:	6878      	ldr	r0, [r7, #4]
 800837a:	f001 fc7c 	bl	8009c76 <USBD_LL_Start>
 800837e:	4603      	mov	r3, r0
}
 8008380:	4618      	mov	r0, r3
 8008382:	3708      	adds	r7, #8
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}

08008388 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008388:	b480      	push	{r7}
 800838a:	b083      	sub	sp, #12
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008390:	2300      	movs	r3, #0
}
 8008392:	4618      	mov	r0, r3
 8008394:	370c      	adds	r7, #12
 8008396:	46bd      	mov	sp, r7
 8008398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839c:	4770      	bx	lr

0800839e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800839e:	b580      	push	{r7, lr}
 80083a0:	b084      	sub	sp, #16
 80083a2:	af00      	add	r7, sp, #0
 80083a4:	6078      	str	r0, [r7, #4]
 80083a6:	460b      	mov	r3, r1
 80083a8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80083aa:	2303      	movs	r3, #3
 80083ac:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d009      	beq.n	80083cc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	78fa      	ldrb	r2, [r7, #3]
 80083c2:	4611      	mov	r1, r2
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	4798      	blx	r3
 80083c8:	4603      	mov	r3, r0
 80083ca:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80083cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80083ce:	4618      	mov	r0, r3
 80083d0:	3710      	adds	r7, #16
 80083d2:	46bd      	mov	sp, r7
 80083d4:	bd80      	pop	{r7, pc}

080083d6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80083d6:	b580      	push	{r7, lr}
 80083d8:	b082      	sub	sp, #8
 80083da:	af00      	add	r7, sp, #0
 80083dc:	6078      	str	r0, [r7, #4]
 80083de:	460b      	mov	r3, r1
 80083e0:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d007      	beq.n	80083fc <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	78fa      	ldrb	r2, [r7, #3]
 80083f6:	4611      	mov	r1, r2
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	4798      	blx	r3
  }

  return USBD_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	3708      	adds	r7, #8
 8008402:	46bd      	mov	sp, r7
 8008404:	bd80      	pop	{r7, pc}

08008406 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008406:	b580      	push	{r7, lr}
 8008408:	b084      	sub	sp, #16
 800840a:	af00      	add	r7, sp, #0
 800840c:	6078      	str	r0, [r7, #4]
 800840e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008416:	6839      	ldr	r1, [r7, #0]
 8008418:	4618      	mov	r0, r3
 800841a:	f000 ff8f 	bl	800933c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2201      	movs	r2, #1
 8008422:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800842c:	461a      	mov	r2, r3
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800843a:	f003 031f 	and.w	r3, r3, #31
 800843e:	2b02      	cmp	r3, #2
 8008440:	d01a      	beq.n	8008478 <USBD_LL_SetupStage+0x72>
 8008442:	2b02      	cmp	r3, #2
 8008444:	d822      	bhi.n	800848c <USBD_LL_SetupStage+0x86>
 8008446:	2b00      	cmp	r3, #0
 8008448:	d002      	beq.n	8008450 <USBD_LL_SetupStage+0x4a>
 800844a:	2b01      	cmp	r3, #1
 800844c:	d00a      	beq.n	8008464 <USBD_LL_SetupStage+0x5e>
 800844e:	e01d      	b.n	800848c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008456:	4619      	mov	r1, r3
 8008458:	6878      	ldr	r0, [r7, #4]
 800845a:	f000 fa61 	bl	8008920 <USBD_StdDevReq>
 800845e:	4603      	mov	r3, r0
 8008460:	73fb      	strb	r3, [r7, #15]
      break;
 8008462:	e020      	b.n	80084a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800846a:	4619      	mov	r1, r3
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f000 fac5 	bl	80089fc <USBD_StdItfReq>
 8008472:	4603      	mov	r3, r0
 8008474:	73fb      	strb	r3, [r7, #15]
      break;
 8008476:	e016      	b.n	80084a6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800847e:	4619      	mov	r1, r3
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f000 fb04 	bl	8008a8e <USBD_StdEPReq>
 8008486:	4603      	mov	r3, r0
 8008488:	73fb      	strb	r3, [r7, #15]
      break;
 800848a:	e00c      	b.n	80084a6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008492:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008496:	b2db      	uxtb	r3, r3
 8008498:	4619      	mov	r1, r3
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f001 fc66 	bl	8009d6c <USBD_LL_StallEP>
 80084a0:	4603      	mov	r3, r0
 80084a2:	73fb      	strb	r3, [r7, #15]
      break;
 80084a4:	bf00      	nop
  }

  return ret;
 80084a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084a8:	4618      	mov	r0, r3
 80084aa:	3710      	adds	r7, #16
 80084ac:	46bd      	mov	sp, r7
 80084ae:	bd80      	pop	{r7, pc}

080084b0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b086      	sub	sp, #24
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	60f8      	str	r0, [r7, #12]
 80084b8:	460b      	mov	r3, r1
 80084ba:	607a      	str	r2, [r7, #4]
 80084bc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80084be:	7afb      	ldrb	r3, [r7, #11]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d138      	bne.n	8008536 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80084ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80084d2:	2b03      	cmp	r3, #3
 80084d4:	d14a      	bne.n	800856c <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	689a      	ldr	r2, [r3, #8]
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	68db      	ldr	r3, [r3, #12]
 80084de:	429a      	cmp	r2, r3
 80084e0:	d913      	bls.n	800850a <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	689a      	ldr	r2, [r3, #8]
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	68db      	ldr	r3, [r3, #12]
 80084ea:	1ad2      	subs	r2, r2, r3
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	68da      	ldr	r2, [r3, #12]
 80084f4:	693b      	ldr	r3, [r7, #16]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	4293      	cmp	r3, r2
 80084fa:	bf28      	it	cs
 80084fc:	4613      	movcs	r3, r2
 80084fe:	461a      	mov	r2, r3
 8008500:	6879      	ldr	r1, [r7, #4]
 8008502:	68f8      	ldr	r0, [r7, #12]
 8008504:	f001 f80e 	bl	8009524 <USBD_CtlContinueRx>
 8008508:	e030      	b.n	800856c <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008510:	b2db      	uxtb	r3, r3
 8008512:	2b03      	cmp	r3, #3
 8008514:	d10b      	bne.n	800852e <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800851c:	691b      	ldr	r3, [r3, #16]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d005      	beq.n	800852e <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008528:	691b      	ldr	r3, [r3, #16]
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800852e:	68f8      	ldr	r0, [r7, #12]
 8008530:	f001 f809 	bl	8009546 <USBD_CtlSendStatus>
 8008534:	e01a      	b.n	800856c <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800853c:	b2db      	uxtb	r3, r3
 800853e:	2b03      	cmp	r3, #3
 8008540:	d114      	bne.n	800856c <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008548:	699b      	ldr	r3, [r3, #24]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00e      	beq.n	800856c <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008554:	699b      	ldr	r3, [r3, #24]
 8008556:	7afa      	ldrb	r2, [r7, #11]
 8008558:	4611      	mov	r1, r2
 800855a:	68f8      	ldr	r0, [r7, #12]
 800855c:	4798      	blx	r3
 800855e:	4603      	mov	r3, r0
 8008560:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8008562:	7dfb      	ldrb	r3, [r7, #23]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d001      	beq.n	800856c <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8008568:	7dfb      	ldrb	r3, [r7, #23]
 800856a:	e000      	b.n	800856e <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800856c:	2300      	movs	r3, #0
}
 800856e:	4618      	mov	r0, r3
 8008570:	3718      	adds	r7, #24
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}

08008576 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008576:	b580      	push	{r7, lr}
 8008578:	b086      	sub	sp, #24
 800857a:	af00      	add	r7, sp, #0
 800857c:	60f8      	str	r0, [r7, #12]
 800857e:	460b      	mov	r3, r1
 8008580:	607a      	str	r2, [r7, #4]
 8008582:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8008584:	7afb      	ldrb	r3, [r7, #11]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d16b      	bne.n	8008662 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	3314      	adds	r3, #20
 800858e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008596:	2b02      	cmp	r3, #2
 8008598:	d156      	bne.n	8008648 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800859a:	693b      	ldr	r3, [r7, #16]
 800859c:	689a      	ldr	r2, [r3, #8]
 800859e:	693b      	ldr	r3, [r7, #16]
 80085a0:	68db      	ldr	r3, [r3, #12]
 80085a2:	429a      	cmp	r2, r3
 80085a4:	d914      	bls.n	80085d0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	689a      	ldr	r2, [r3, #8]
 80085aa:	693b      	ldr	r3, [r7, #16]
 80085ac:	68db      	ldr	r3, [r3, #12]
 80085ae:	1ad2      	subs	r2, r2, r3
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	461a      	mov	r2, r3
 80085ba:	6879      	ldr	r1, [r7, #4]
 80085bc:	68f8      	ldr	r0, [r7, #12]
 80085be:	f000 ff83 	bl	80094c8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085c2:	2300      	movs	r3, #0
 80085c4:	2200      	movs	r2, #0
 80085c6:	2100      	movs	r1, #0
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f001 fc79 	bl	8009ec0 <USBD_LL_PrepareReceive>
 80085ce:	e03b      	b.n	8008648 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	68da      	ldr	r2, [r3, #12]
 80085d4:	693b      	ldr	r3, [r7, #16]
 80085d6:	689b      	ldr	r3, [r3, #8]
 80085d8:	429a      	cmp	r2, r3
 80085da:	d11c      	bne.n	8008616 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	685a      	ldr	r2, [r3, #4]
 80085e0:	693b      	ldr	r3, [r7, #16]
 80085e2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 80085e4:	429a      	cmp	r2, r3
 80085e6:	d316      	bcc.n	8008616 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	685a      	ldr	r2, [r3, #4]
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80085f2:	429a      	cmp	r2, r3
 80085f4:	d20f      	bcs.n	8008616 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80085f6:	2200      	movs	r2, #0
 80085f8:	2100      	movs	r1, #0
 80085fa:	68f8      	ldr	r0, [r7, #12]
 80085fc:	f000 ff64 	bl	80094c8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2200      	movs	r2, #0
 8008604:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008608:	2300      	movs	r3, #0
 800860a:	2200      	movs	r2, #0
 800860c:	2100      	movs	r1, #0
 800860e:	68f8      	ldr	r0, [r7, #12]
 8008610:	f001 fc56 	bl	8009ec0 <USBD_LL_PrepareReceive>
 8008614:	e018      	b.n	8008648 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800861c:	b2db      	uxtb	r3, r3
 800861e:	2b03      	cmp	r3, #3
 8008620:	d10b      	bne.n	800863a <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008628:	68db      	ldr	r3, [r3, #12]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d005      	beq.n	800863a <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008634:	68db      	ldr	r3, [r3, #12]
 8008636:	68f8      	ldr	r0, [r7, #12]
 8008638:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800863a:	2180      	movs	r1, #128	; 0x80
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f001 fb95 	bl	8009d6c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008642:	68f8      	ldr	r0, [r7, #12]
 8008644:	f000 ff92 	bl	800956c <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800864e:	2b01      	cmp	r3, #1
 8008650:	d122      	bne.n	8008698 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8008652:	68f8      	ldr	r0, [r7, #12]
 8008654:	f7ff fe98 	bl	8008388 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2200      	movs	r2, #0
 800865c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008660:	e01a      	b.n	8008698 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008668:	b2db      	uxtb	r3, r3
 800866a:	2b03      	cmp	r3, #3
 800866c:	d114      	bne.n	8008698 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008674:	695b      	ldr	r3, [r3, #20]
 8008676:	2b00      	cmp	r3, #0
 8008678:	d00e      	beq.n	8008698 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008680:	695b      	ldr	r3, [r3, #20]
 8008682:	7afa      	ldrb	r2, [r7, #11]
 8008684:	4611      	mov	r1, r2
 8008686:	68f8      	ldr	r0, [r7, #12]
 8008688:	4798      	blx	r3
 800868a:	4603      	mov	r3, r0
 800868c:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800868e:	7dfb      	ldrb	r3, [r7, #23]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d001      	beq.n	8008698 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8008694:	7dfb      	ldrb	r3, [r7, #23]
 8008696:	e000      	b.n	800869a <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3718      	adds	r7, #24
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}

080086a2 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 80086a2:	b580      	push	{r7, lr}
 80086a4:	b082      	sub	sp, #8
 80086a6:	af00      	add	r7, sp, #0
 80086a8:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2201      	movs	r2, #1
 80086ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2200      	movs	r2, #0
 80086b6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2200      	movs	r2, #0
 80086be:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2200      	movs	r2, #0
 80086c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d101      	bne.n	80086d6 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 80086d2:	2303      	movs	r3, #3
 80086d4:	e02f      	b.n	8008736 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d00f      	beq.n	8008700 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d009      	beq.n	8008700 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	6852      	ldr	r2, [r2, #4]
 80086f8:	b2d2      	uxtb	r2, r2
 80086fa:	4611      	mov	r1, r2
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008700:	2340      	movs	r3, #64	; 0x40
 8008702:	2200      	movs	r2, #0
 8008704:	2100      	movs	r1, #0
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 faeb 	bl	8009ce2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2201      	movs	r2, #1
 8008710:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2240      	movs	r2, #64	; 0x40
 8008718:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800871c:	2340      	movs	r3, #64	; 0x40
 800871e:	2200      	movs	r2, #0
 8008720:	2180      	movs	r1, #128	; 0x80
 8008722:	6878      	ldr	r0, [r7, #4]
 8008724:	f001 fadd 	bl	8009ce2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	2201      	movs	r2, #1
 800872c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2240      	movs	r2, #64	; 0x40
 8008732:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3708      	adds	r7, #8
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800873e:	b480      	push	{r7}
 8008740:	b083      	sub	sp, #12
 8008742:	af00      	add	r7, sp, #0
 8008744:	6078      	str	r0, [r7, #4]
 8008746:	460b      	mov	r3, r1
 8008748:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	78fa      	ldrb	r2, [r7, #3]
 800874e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008750:	2300      	movs	r3, #0
}
 8008752:	4618      	mov	r0, r3
 8008754:	370c      	adds	r7, #12
 8008756:	46bd      	mov	sp, r7
 8008758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875c:	4770      	bx	lr

0800875e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800875e:	b480      	push	{r7}
 8008760:	b083      	sub	sp, #12
 8008762:	af00      	add	r7, sp, #0
 8008764:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800876c:	b2da      	uxtb	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2204      	movs	r2, #4
 8008778:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800877c:	2300      	movs	r3, #0
}
 800877e:	4618      	mov	r0, r3
 8008780:	370c      	adds	r7, #12
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr

0800878a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800878a:	b480      	push	{r7}
 800878c:	b083      	sub	sp, #12
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b04      	cmp	r3, #4
 800879c:	d106      	bne.n	80087ac <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80087a4:	b2da      	uxtb	r2, r3
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	370c      	adds	r7, #12
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr

080087ba <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80087ba:	b580      	push	{r7, lr}
 80087bc:	b082      	sub	sp, #8
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d101      	bne.n	80087d0 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 80087cc:	2303      	movs	r3, #3
 80087ce:	e012      	b.n	80087f6 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	2b03      	cmp	r3, #3
 80087da:	d10b      	bne.n	80087f4 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087e2:	69db      	ldr	r3, [r3, #28]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d005      	beq.n	80087f4 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80087ee:	69db      	ldr	r3, [r3, #28]
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80087f4:	2300      	movs	r3, #0
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3708      	adds	r7, #8
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b082      	sub	sp, #8
 8008802:	af00      	add	r7, sp, #0
 8008804:	6078      	str	r0, [r7, #4]
 8008806:	460b      	mov	r3, r1
 8008808:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008810:	2b00      	cmp	r3, #0
 8008812:	d101      	bne.n	8008818 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008814:	2303      	movs	r3, #3
 8008816:	e014      	b.n	8008842 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800881e:	b2db      	uxtb	r3, r3
 8008820:	2b03      	cmp	r3, #3
 8008822:	d10d      	bne.n	8008840 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800882a:	6a1b      	ldr	r3, [r3, #32]
 800882c:	2b00      	cmp	r3, #0
 800882e:	d007      	beq.n	8008840 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008836:	6a1b      	ldr	r3, [r3, #32]
 8008838:	78fa      	ldrb	r2, [r7, #3]
 800883a:	4611      	mov	r1, r2
 800883c:	6878      	ldr	r0, [r7, #4]
 800883e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008840:	2300      	movs	r3, #0
}
 8008842:	4618      	mov	r0, r3
 8008844:	3708      	adds	r7, #8
 8008846:	46bd      	mov	sp, r7
 8008848:	bd80      	pop	{r7, pc}

0800884a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800884a:	b580      	push	{r7, lr}
 800884c:	b082      	sub	sp, #8
 800884e:	af00      	add	r7, sp, #0
 8008850:	6078      	str	r0, [r7, #4]
 8008852:	460b      	mov	r3, r1
 8008854:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800885c:	2b00      	cmp	r3, #0
 800885e:	d101      	bne.n	8008864 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 8008860:	2303      	movs	r3, #3
 8008862:	e014      	b.n	800888e <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800886a:	b2db      	uxtb	r3, r3
 800886c:	2b03      	cmp	r3, #3
 800886e:	d10d      	bne.n	800888c <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008878:	2b00      	cmp	r3, #0
 800887a:	d007      	beq.n	800888c <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008884:	78fa      	ldrb	r2, [r7, #3]
 8008886:	4611      	mov	r1, r2
 8008888:	6878      	ldr	r0, [r7, #4]
 800888a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800888c:	2300      	movs	r3, #0
}
 800888e:	4618      	mov	r0, r3
 8008890:	3708      	adds	r7, #8
 8008892:	46bd      	mov	sp, r7
 8008894:	bd80      	pop	{r7, pc}

08008896 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008896:	b480      	push	{r7}
 8008898:	b083      	sub	sp, #12
 800889a:	af00      	add	r7, sp, #0
 800889c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800889e:	2300      	movs	r3, #0
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2201      	movs	r2, #1
 80088b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d009      	beq.n	80088da <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	6852      	ldr	r2, [r2, #4]
 80088d2:	b2d2      	uxtb	r2, r2
 80088d4:	4611      	mov	r1, r2
 80088d6:	6878      	ldr	r0, [r7, #4]
 80088d8:	4798      	blx	r3
  }

  return USBD_OK;
 80088da:	2300      	movs	r3, #0
}
 80088dc:	4618      	mov	r0, r3
 80088de:	3708      	adds	r7, #8
 80088e0:	46bd      	mov	sp, r7
 80088e2:	bd80      	pop	{r7, pc}

080088e4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	781b      	ldrb	r3, [r3, #0]
 80088f4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	3301      	adds	r3, #1
 80088fa:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	781b      	ldrb	r3, [r3, #0]
 8008900:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008902:	8a3b      	ldrh	r3, [r7, #16]
 8008904:	021b      	lsls	r3, r3, #8
 8008906:	b21a      	sxth	r2, r3
 8008908:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800890c:	4313      	orrs	r3, r2
 800890e:	b21b      	sxth	r3, r3
 8008910:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008912:	89fb      	ldrh	r3, [r7, #14]
}
 8008914:	4618      	mov	r0, r3
 8008916:	371c      	adds	r7, #28
 8008918:	46bd      	mov	sp, r7
 800891a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800891e:	4770      	bx	lr

08008920 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800892a:	2300      	movs	r3, #0
 800892c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	781b      	ldrb	r3, [r3, #0]
 8008932:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008936:	2b40      	cmp	r3, #64	; 0x40
 8008938:	d005      	beq.n	8008946 <USBD_StdDevReq+0x26>
 800893a:	2b40      	cmp	r3, #64	; 0x40
 800893c:	d853      	bhi.n	80089e6 <USBD_StdDevReq+0xc6>
 800893e:	2b00      	cmp	r3, #0
 8008940:	d00b      	beq.n	800895a <USBD_StdDevReq+0x3a>
 8008942:	2b20      	cmp	r3, #32
 8008944:	d14f      	bne.n	80089e6 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800894c:	689b      	ldr	r3, [r3, #8]
 800894e:	6839      	ldr	r1, [r7, #0]
 8008950:	6878      	ldr	r0, [r7, #4]
 8008952:	4798      	blx	r3
 8008954:	4603      	mov	r3, r0
 8008956:	73fb      	strb	r3, [r7, #15]
      break;
 8008958:	e04a      	b.n	80089f0 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	785b      	ldrb	r3, [r3, #1]
 800895e:	2b09      	cmp	r3, #9
 8008960:	d83b      	bhi.n	80089da <USBD_StdDevReq+0xba>
 8008962:	a201      	add	r2, pc, #4	; (adr r2, 8008968 <USBD_StdDevReq+0x48>)
 8008964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008968:	080089bd 	.word	0x080089bd
 800896c:	080089d1 	.word	0x080089d1
 8008970:	080089db 	.word	0x080089db
 8008974:	080089c7 	.word	0x080089c7
 8008978:	080089db 	.word	0x080089db
 800897c:	0800899b 	.word	0x0800899b
 8008980:	08008991 	.word	0x08008991
 8008984:	080089db 	.word	0x080089db
 8008988:	080089b3 	.word	0x080089b3
 800898c:	080089a5 	.word	0x080089a5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008990:	6839      	ldr	r1, [r7, #0]
 8008992:	6878      	ldr	r0, [r7, #4]
 8008994:	f000 f9de 	bl	8008d54 <USBD_GetDescriptor>
          break;
 8008998:	e024      	b.n	80089e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800899a:	6839      	ldr	r1, [r7, #0]
 800899c:	6878      	ldr	r0, [r7, #4]
 800899e:	f000 fb43 	bl	8009028 <USBD_SetAddress>
          break;
 80089a2:	e01f      	b.n	80089e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80089a4:	6839      	ldr	r1, [r7, #0]
 80089a6:	6878      	ldr	r0, [r7, #4]
 80089a8:	f000 fb82 	bl	80090b0 <USBD_SetConfig>
 80089ac:	4603      	mov	r3, r0
 80089ae:	73fb      	strb	r3, [r7, #15]
          break;
 80089b0:	e018      	b.n	80089e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80089b2:	6839      	ldr	r1, [r7, #0]
 80089b4:	6878      	ldr	r0, [r7, #4]
 80089b6:	f000 fc21 	bl	80091fc <USBD_GetConfig>
          break;
 80089ba:	e013      	b.n	80089e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80089bc:	6839      	ldr	r1, [r7, #0]
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fc52 	bl	8009268 <USBD_GetStatus>
          break;
 80089c4:	e00e      	b.n	80089e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80089c6:	6839      	ldr	r1, [r7, #0]
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f000 fc81 	bl	80092d0 <USBD_SetFeature>
          break;
 80089ce:	e009      	b.n	80089e4 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80089d0:	6839      	ldr	r1, [r7, #0]
 80089d2:	6878      	ldr	r0, [r7, #4]
 80089d4:	f000 fc90 	bl	80092f8 <USBD_ClrFeature>
          break;
 80089d8:	e004      	b.n	80089e4 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 80089da:	6839      	ldr	r1, [r7, #0]
 80089dc:	6878      	ldr	r0, [r7, #4]
 80089de:	f000 fce7 	bl	80093b0 <USBD_CtlError>
          break;
 80089e2:	bf00      	nop
      }
      break;
 80089e4:	e004      	b.n	80089f0 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 80089e6:	6839      	ldr	r1, [r7, #0]
 80089e8:	6878      	ldr	r0, [r7, #4]
 80089ea:	f000 fce1 	bl	80093b0 <USBD_CtlError>
      break;
 80089ee:	bf00      	nop
  }

  return ret;
 80089f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80089f2:	4618      	mov	r0, r3
 80089f4:	3710      	adds	r7, #16
 80089f6:	46bd      	mov	sp, r7
 80089f8:	bd80      	pop	{r7, pc}
 80089fa:	bf00      	nop

080089fc <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089fc:	b580      	push	{r7, lr}
 80089fe:	b084      	sub	sp, #16
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008a06:	2300      	movs	r3, #0
 8008a08:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008a0a:	683b      	ldr	r3, [r7, #0]
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008a12:	2b40      	cmp	r3, #64	; 0x40
 8008a14:	d005      	beq.n	8008a22 <USBD_StdItfReq+0x26>
 8008a16:	2b40      	cmp	r3, #64	; 0x40
 8008a18:	d82f      	bhi.n	8008a7a <USBD_StdItfReq+0x7e>
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d001      	beq.n	8008a22 <USBD_StdItfReq+0x26>
 8008a1e:	2b20      	cmp	r3, #32
 8008a20:	d12b      	bne.n	8008a7a <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a28:	b2db      	uxtb	r3, r3
 8008a2a:	3b01      	subs	r3, #1
 8008a2c:	2b02      	cmp	r3, #2
 8008a2e:	d81d      	bhi.n	8008a6c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	889b      	ldrh	r3, [r3, #4]
 8008a34:	b2db      	uxtb	r3, r3
 8008a36:	2b01      	cmp	r3, #1
 8008a38:	d813      	bhi.n	8008a62 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008a40:	689b      	ldr	r3, [r3, #8]
 8008a42:	6839      	ldr	r1, [r7, #0]
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	4798      	blx	r3
 8008a48:	4603      	mov	r3, r0
 8008a4a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008a4c:	683b      	ldr	r3, [r7, #0]
 8008a4e:	88db      	ldrh	r3, [r3, #6]
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d110      	bne.n	8008a76 <USBD_StdItfReq+0x7a>
 8008a54:	7bfb      	ldrb	r3, [r7, #15]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d10d      	bne.n	8008a76 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008a5a:	6878      	ldr	r0, [r7, #4]
 8008a5c:	f000 fd73 	bl	8009546 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008a60:	e009      	b.n	8008a76 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 8008a62:	6839      	ldr	r1, [r7, #0]
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	f000 fca3 	bl	80093b0 <USBD_CtlError>
          break;
 8008a6a:	e004      	b.n	8008a76 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 8008a6c:	6839      	ldr	r1, [r7, #0]
 8008a6e:	6878      	ldr	r0, [r7, #4]
 8008a70:	f000 fc9e 	bl	80093b0 <USBD_CtlError>
          break;
 8008a74:	e000      	b.n	8008a78 <USBD_StdItfReq+0x7c>
          break;
 8008a76:	bf00      	nop
      }
      break;
 8008a78:	e004      	b.n	8008a84 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 8008a7a:	6839      	ldr	r1, [r7, #0]
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fc97 	bl	80093b0 <USBD_CtlError>
      break;
 8008a82:	bf00      	nop
  }

  return ret;
 8008a84:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a86:	4618      	mov	r0, r3
 8008a88:	3710      	adds	r7, #16
 8008a8a:	46bd      	mov	sp, r7
 8008a8c:	bd80      	pop	{r7, pc}

08008a8e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a8e:	b580      	push	{r7, lr}
 8008a90:	b084      	sub	sp, #16
 8008a92:	af00      	add	r7, sp, #0
 8008a94:	6078      	str	r0, [r7, #4]
 8008a96:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008a98:	2300      	movs	r3, #0
 8008a9a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	889b      	ldrh	r3, [r3, #4]
 8008aa0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008aaa:	2b40      	cmp	r3, #64	; 0x40
 8008aac:	d007      	beq.n	8008abe <USBD_StdEPReq+0x30>
 8008aae:	2b40      	cmp	r3, #64	; 0x40
 8008ab0:	f200 8145 	bhi.w	8008d3e <USBD_StdEPReq+0x2b0>
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d00c      	beq.n	8008ad2 <USBD_StdEPReq+0x44>
 8008ab8:	2b20      	cmp	r3, #32
 8008aba:	f040 8140 	bne.w	8008d3e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ac4:	689b      	ldr	r3, [r3, #8]
 8008ac6:	6839      	ldr	r1, [r7, #0]
 8008ac8:	6878      	ldr	r0, [r7, #4]
 8008aca:	4798      	blx	r3
 8008acc:	4603      	mov	r3, r0
 8008ace:	73fb      	strb	r3, [r7, #15]
      break;
 8008ad0:	e13a      	b.n	8008d48 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	785b      	ldrb	r3, [r3, #1]
 8008ad6:	2b03      	cmp	r3, #3
 8008ad8:	d007      	beq.n	8008aea <USBD_StdEPReq+0x5c>
 8008ada:	2b03      	cmp	r3, #3
 8008adc:	f300 8129 	bgt.w	8008d32 <USBD_StdEPReq+0x2a4>
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d07f      	beq.n	8008be4 <USBD_StdEPReq+0x156>
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d03c      	beq.n	8008b62 <USBD_StdEPReq+0xd4>
 8008ae8:	e123      	b.n	8008d32 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d002      	beq.n	8008afc <USBD_StdEPReq+0x6e>
 8008af6:	2b03      	cmp	r3, #3
 8008af8:	d016      	beq.n	8008b28 <USBD_StdEPReq+0x9a>
 8008afa:	e02c      	b.n	8008b56 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008afc:	7bbb      	ldrb	r3, [r7, #14]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d00d      	beq.n	8008b1e <USBD_StdEPReq+0x90>
 8008b02:	7bbb      	ldrb	r3, [r7, #14]
 8008b04:	2b80      	cmp	r3, #128	; 0x80
 8008b06:	d00a      	beq.n	8008b1e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b08:	7bbb      	ldrb	r3, [r7, #14]
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f001 f92d 	bl	8009d6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b12:	2180      	movs	r1, #128	; 0x80
 8008b14:	6878      	ldr	r0, [r7, #4]
 8008b16:	f001 f929 	bl	8009d6c <USBD_LL_StallEP>
 8008b1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b1c:	e020      	b.n	8008b60 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8008b1e:	6839      	ldr	r1, [r7, #0]
 8008b20:	6878      	ldr	r0, [r7, #4]
 8008b22:	f000 fc45 	bl	80093b0 <USBD_CtlError>
              break;
 8008b26:	e01b      	b.n	8008b60 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	885b      	ldrh	r3, [r3, #2]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10e      	bne.n	8008b4e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008b30:	7bbb      	ldrb	r3, [r7, #14]
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d00b      	beq.n	8008b4e <USBD_StdEPReq+0xc0>
 8008b36:	7bbb      	ldrb	r3, [r7, #14]
 8008b38:	2b80      	cmp	r3, #128	; 0x80
 8008b3a:	d008      	beq.n	8008b4e <USBD_StdEPReq+0xc0>
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	88db      	ldrh	r3, [r3, #6]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d104      	bne.n	8008b4e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b44:	7bbb      	ldrb	r3, [r7, #14]
 8008b46:	4619      	mov	r1, r3
 8008b48:	6878      	ldr	r0, [r7, #4]
 8008b4a:	f001 f90f 	bl	8009d6c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8008b4e:	6878      	ldr	r0, [r7, #4]
 8008b50:	f000 fcf9 	bl	8009546 <USBD_CtlSendStatus>

              break;
 8008b54:	e004      	b.n	8008b60 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8008b56:	6839      	ldr	r1, [r7, #0]
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 fc29 	bl	80093b0 <USBD_CtlError>
              break;
 8008b5e:	bf00      	nop
          }
          break;
 8008b60:	e0ec      	b.n	8008d3c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b68:	b2db      	uxtb	r3, r3
 8008b6a:	2b02      	cmp	r3, #2
 8008b6c:	d002      	beq.n	8008b74 <USBD_StdEPReq+0xe6>
 8008b6e:	2b03      	cmp	r3, #3
 8008b70:	d016      	beq.n	8008ba0 <USBD_StdEPReq+0x112>
 8008b72:	e030      	b.n	8008bd6 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008b74:	7bbb      	ldrb	r3, [r7, #14]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d00d      	beq.n	8008b96 <USBD_StdEPReq+0x108>
 8008b7a:	7bbb      	ldrb	r3, [r7, #14]
 8008b7c:	2b80      	cmp	r3, #128	; 0x80
 8008b7e:	d00a      	beq.n	8008b96 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008b80:	7bbb      	ldrb	r3, [r7, #14]
 8008b82:	4619      	mov	r1, r3
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f001 f8f1 	bl	8009d6c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b8a:	2180      	movs	r1, #128	; 0x80
 8008b8c:	6878      	ldr	r0, [r7, #4]
 8008b8e:	f001 f8ed 	bl	8009d6c <USBD_LL_StallEP>
 8008b92:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008b94:	e025      	b.n	8008be2 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 8008b96:	6839      	ldr	r1, [r7, #0]
 8008b98:	6878      	ldr	r0, [r7, #4]
 8008b9a:	f000 fc09 	bl	80093b0 <USBD_CtlError>
              break;
 8008b9e:	e020      	b.n	8008be2 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	885b      	ldrh	r3, [r3, #2]
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d11b      	bne.n	8008be0 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008ba8:	7bbb      	ldrb	r3, [r7, #14]
 8008baa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d004      	beq.n	8008bbc <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008bb2:	7bbb      	ldrb	r3, [r7, #14]
 8008bb4:	4619      	mov	r1, r3
 8008bb6:	6878      	ldr	r0, [r7, #4]
 8008bb8:	f001 f8f7 	bl	8009daa <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 fcc2 	bl	8009546 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	4798      	blx	r3
 8008bd0:	4603      	mov	r3, r0
 8008bd2:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8008bd4:	e004      	b.n	8008be0 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8008bd6:	6839      	ldr	r1, [r7, #0]
 8008bd8:	6878      	ldr	r0, [r7, #4]
 8008bda:	f000 fbe9 	bl	80093b0 <USBD_CtlError>
              break;
 8008bde:	e000      	b.n	8008be2 <USBD_StdEPReq+0x154>
              break;
 8008be0:	bf00      	nop
          }
          break;
 8008be2:	e0ab      	b.n	8008d3c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b02      	cmp	r3, #2
 8008bee:	d002      	beq.n	8008bf6 <USBD_StdEPReq+0x168>
 8008bf0:	2b03      	cmp	r3, #3
 8008bf2:	d032      	beq.n	8008c5a <USBD_StdEPReq+0x1cc>
 8008bf4:	e097      	b.n	8008d26 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008bf6:	7bbb      	ldrb	r3, [r7, #14]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d007      	beq.n	8008c0c <USBD_StdEPReq+0x17e>
 8008bfc:	7bbb      	ldrb	r3, [r7, #14]
 8008bfe:	2b80      	cmp	r3, #128	; 0x80
 8008c00:	d004      	beq.n	8008c0c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 8008c02:	6839      	ldr	r1, [r7, #0]
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f000 fbd3 	bl	80093b0 <USBD_CtlError>
                break;
 8008c0a:	e091      	b.n	8008d30 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c0c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	da0b      	bge.n	8008c2c <USBD_StdEPReq+0x19e>
 8008c14:	7bbb      	ldrb	r3, [r7, #14]
 8008c16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008c1a:	4613      	mov	r3, r2
 8008c1c:	009b      	lsls	r3, r3, #2
 8008c1e:	4413      	add	r3, r2
 8008c20:	009b      	lsls	r3, r3, #2
 8008c22:	3310      	adds	r3, #16
 8008c24:	687a      	ldr	r2, [r7, #4]
 8008c26:	4413      	add	r3, r2
 8008c28:	3304      	adds	r3, #4
 8008c2a:	e00b      	b.n	8008c44 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008c2c:	7bbb      	ldrb	r3, [r7, #14]
 8008c2e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008c32:	4613      	mov	r3, r2
 8008c34:	009b      	lsls	r3, r3, #2
 8008c36:	4413      	add	r3, r2
 8008c38:	009b      	lsls	r3, r3, #2
 8008c3a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008c3e:	687a      	ldr	r2, [r7, #4]
 8008c40:	4413      	add	r3, r2
 8008c42:	3304      	adds	r3, #4
 8008c44:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008c46:	68bb      	ldr	r3, [r7, #8]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	2202      	movs	r2, #2
 8008c50:	4619      	mov	r1, r3
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 fc1d 	bl	8009492 <USBD_CtlSendData>
              break;
 8008c58:	e06a      	b.n	8008d30 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008c5a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	da11      	bge.n	8008c86 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008c62:	7bbb      	ldrb	r3, [r7, #14]
 8008c64:	f003 020f 	and.w	r2, r3, #15
 8008c68:	6879      	ldr	r1, [r7, #4]
 8008c6a:	4613      	mov	r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	4413      	add	r3, r2
 8008c70:	009b      	lsls	r3, r3, #2
 8008c72:	440b      	add	r3, r1
 8008c74:	3324      	adds	r3, #36	; 0x24
 8008c76:	881b      	ldrh	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d117      	bne.n	8008cac <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008c7c:	6839      	ldr	r1, [r7, #0]
 8008c7e:	6878      	ldr	r0, [r7, #4]
 8008c80:	f000 fb96 	bl	80093b0 <USBD_CtlError>
                  break;
 8008c84:	e054      	b.n	8008d30 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008c86:	7bbb      	ldrb	r3, [r7, #14]
 8008c88:	f003 020f 	and.w	r2, r3, #15
 8008c8c:	6879      	ldr	r1, [r7, #4]
 8008c8e:	4613      	mov	r3, r2
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	4413      	add	r3, r2
 8008c94:	009b      	lsls	r3, r3, #2
 8008c96:	440b      	add	r3, r1
 8008c98:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8008c9c:	881b      	ldrh	r3, [r3, #0]
 8008c9e:	2b00      	cmp	r3, #0
 8008ca0:	d104      	bne.n	8008cac <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 8008ca2:	6839      	ldr	r1, [r7, #0]
 8008ca4:	6878      	ldr	r0, [r7, #4]
 8008ca6:	f000 fb83 	bl	80093b0 <USBD_CtlError>
                  break;
 8008caa:	e041      	b.n	8008d30 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	da0b      	bge.n	8008ccc <USBD_StdEPReq+0x23e>
 8008cb4:	7bbb      	ldrb	r3, [r7, #14]
 8008cb6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8008cba:	4613      	mov	r3, r2
 8008cbc:	009b      	lsls	r3, r3, #2
 8008cbe:	4413      	add	r3, r2
 8008cc0:	009b      	lsls	r3, r3, #2
 8008cc2:	3310      	adds	r3, #16
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	4413      	add	r3, r2
 8008cc8:	3304      	adds	r3, #4
 8008cca:	e00b      	b.n	8008ce4 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008ccc:	7bbb      	ldrb	r3, [r7, #14]
 8008cce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008cd2:	4613      	mov	r3, r2
 8008cd4:	009b      	lsls	r3, r3, #2
 8008cd6:	4413      	add	r3, r2
 8008cd8:	009b      	lsls	r3, r3, #2
 8008cda:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	4413      	add	r3, r2
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008ce6:	7bbb      	ldrb	r3, [r7, #14]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d002      	beq.n	8008cf2 <USBD_StdEPReq+0x264>
 8008cec:	7bbb      	ldrb	r3, [r7, #14]
 8008cee:	2b80      	cmp	r3, #128	; 0x80
 8008cf0:	d103      	bne.n	8008cfa <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 8008cf2:	68bb      	ldr	r3, [r7, #8]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	601a      	str	r2, [r3, #0]
 8008cf8:	e00e      	b.n	8008d18 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8008cfa:	7bbb      	ldrb	r3, [r7, #14]
 8008cfc:	4619      	mov	r1, r3
 8008cfe:	6878      	ldr	r0, [r7, #4]
 8008d00:	f001 f872 	bl	8009de8 <USBD_LL_IsStallEP>
 8008d04:	4603      	mov	r3, r0
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d003      	beq.n	8008d12 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8008d0a:	68bb      	ldr	r3, [r7, #8]
 8008d0c:	2201      	movs	r2, #1
 8008d0e:	601a      	str	r2, [r3, #0]
 8008d10:	e002      	b.n	8008d18 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 8008d12:	68bb      	ldr	r3, [r7, #8]
 8008d14:	2200      	movs	r2, #0
 8008d16:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008d18:	68bb      	ldr	r3, [r7, #8]
 8008d1a:	2202      	movs	r2, #2
 8008d1c:	4619      	mov	r1, r3
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fbb7 	bl	8009492 <USBD_CtlSendData>
              break;
 8008d24:	e004      	b.n	8008d30 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8008d26:	6839      	ldr	r1, [r7, #0]
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 fb41 	bl	80093b0 <USBD_CtlError>
              break;
 8008d2e:	bf00      	nop
          }
          break;
 8008d30:	e004      	b.n	8008d3c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 8008d32:	6839      	ldr	r1, [r7, #0]
 8008d34:	6878      	ldr	r0, [r7, #4]
 8008d36:	f000 fb3b 	bl	80093b0 <USBD_CtlError>
          break;
 8008d3a:	bf00      	nop
      }
      break;
 8008d3c:	e004      	b.n	8008d48 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 8008d3e:	6839      	ldr	r1, [r7, #0]
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 fb35 	bl	80093b0 <USBD_CtlError>
      break;
 8008d46:	bf00      	nop
  }

  return ret;
 8008d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
	...

08008d54 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008d62:	2300      	movs	r3, #0
 8008d64:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008d66:	2300      	movs	r3, #0
 8008d68:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	885b      	ldrh	r3, [r3, #2]
 8008d6e:	0a1b      	lsrs	r3, r3, #8
 8008d70:	b29b      	uxth	r3, r3
 8008d72:	3b01      	subs	r3, #1
 8008d74:	2b06      	cmp	r3, #6
 8008d76:	f200 8128 	bhi.w	8008fca <USBD_GetDescriptor+0x276>
 8008d7a:	a201      	add	r2, pc, #4	; (adr r2, 8008d80 <USBD_GetDescriptor+0x2c>)
 8008d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d80:	08008d9d 	.word	0x08008d9d
 8008d84:	08008db5 	.word	0x08008db5
 8008d88:	08008df5 	.word	0x08008df5
 8008d8c:	08008fcb 	.word	0x08008fcb
 8008d90:	08008fcb 	.word	0x08008fcb
 8008d94:	08008f6b 	.word	0x08008f6b
 8008d98:	08008f97 	.word	0x08008f97
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	687a      	ldr	r2, [r7, #4]
 8008da6:	7c12      	ldrb	r2, [r2, #16]
 8008da8:	f107 0108 	add.w	r1, r7, #8
 8008dac:	4610      	mov	r0, r2
 8008dae:	4798      	blx	r3
 8008db0:	60f8      	str	r0, [r7, #12]
      break;
 8008db2:	e112      	b.n	8008fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	7c1b      	ldrb	r3, [r3, #16]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d10d      	bne.n	8008dd8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dc4:	f107 0208 	add.w	r2, r7, #8
 8008dc8:	4610      	mov	r0, r2
 8008dca:	4798      	blx	r3
 8008dcc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	3301      	adds	r3, #1
 8008dd2:	2202      	movs	r2, #2
 8008dd4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008dd6:	e100      	b.n	8008fda <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de0:	f107 0208 	add.w	r2, r7, #8
 8008de4:	4610      	mov	r0, r2
 8008de6:	4798      	blx	r3
 8008de8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	3301      	adds	r3, #1
 8008dee:	2202      	movs	r2, #2
 8008df0:	701a      	strb	r2, [r3, #0]
      break;
 8008df2:	e0f2      	b.n	8008fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008df4:	683b      	ldr	r3, [r7, #0]
 8008df6:	885b      	ldrh	r3, [r3, #2]
 8008df8:	b2db      	uxtb	r3, r3
 8008dfa:	2b05      	cmp	r3, #5
 8008dfc:	f200 80ac 	bhi.w	8008f58 <USBD_GetDescriptor+0x204>
 8008e00:	a201      	add	r2, pc, #4	; (adr r2, 8008e08 <USBD_GetDescriptor+0xb4>)
 8008e02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e06:	bf00      	nop
 8008e08:	08008e21 	.word	0x08008e21
 8008e0c:	08008e55 	.word	0x08008e55
 8008e10:	08008e89 	.word	0x08008e89
 8008e14:	08008ebd 	.word	0x08008ebd
 8008e18:	08008ef1 	.word	0x08008ef1
 8008e1c:	08008f25 	.word	0x08008f25
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e26:	685b      	ldr	r3, [r3, #4]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d00b      	beq.n	8008e44 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e32:	685b      	ldr	r3, [r3, #4]
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	7c12      	ldrb	r2, [r2, #16]
 8008e38:	f107 0108 	add.w	r1, r7, #8
 8008e3c:	4610      	mov	r0, r2
 8008e3e:	4798      	blx	r3
 8008e40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e42:	e091      	b.n	8008f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e44:	6839      	ldr	r1, [r7, #0]
 8008e46:	6878      	ldr	r0, [r7, #4]
 8008e48:	f000 fab2 	bl	80093b0 <USBD_CtlError>
            err++;
 8008e4c:	7afb      	ldrb	r3, [r7, #11]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	72fb      	strb	r3, [r7, #11]
          break;
 8008e52:	e089      	b.n	8008f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e5a:	689b      	ldr	r3, [r3, #8]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d00b      	beq.n	8008e78 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e66:	689b      	ldr	r3, [r3, #8]
 8008e68:	687a      	ldr	r2, [r7, #4]
 8008e6a:	7c12      	ldrb	r2, [r2, #16]
 8008e6c:	f107 0108 	add.w	r1, r7, #8
 8008e70:	4610      	mov	r0, r2
 8008e72:	4798      	blx	r3
 8008e74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008e76:	e077      	b.n	8008f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008e78:	6839      	ldr	r1, [r7, #0]
 8008e7a:	6878      	ldr	r0, [r7, #4]
 8008e7c:	f000 fa98 	bl	80093b0 <USBD_CtlError>
            err++;
 8008e80:	7afb      	ldrb	r3, [r7, #11]
 8008e82:	3301      	adds	r3, #1
 8008e84:	72fb      	strb	r3, [r7, #11]
          break;
 8008e86:	e06f      	b.n	8008f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e8e:	68db      	ldr	r3, [r3, #12]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00b      	beq.n	8008eac <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	687a      	ldr	r2, [r7, #4]
 8008e9e:	7c12      	ldrb	r2, [r2, #16]
 8008ea0:	f107 0108 	add.w	r1, r7, #8
 8008ea4:	4610      	mov	r0, r2
 8008ea6:	4798      	blx	r3
 8008ea8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008eaa:	e05d      	b.n	8008f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008eac:	6839      	ldr	r1, [r7, #0]
 8008eae:	6878      	ldr	r0, [r7, #4]
 8008eb0:	f000 fa7e 	bl	80093b0 <USBD_CtlError>
            err++;
 8008eb4:	7afb      	ldrb	r3, [r7, #11]
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	72fb      	strb	r3, [r7, #11]
          break;
 8008eba:	e055      	b.n	8008f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d00b      	beq.n	8008ee0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ece:	691b      	ldr	r3, [r3, #16]
 8008ed0:	687a      	ldr	r2, [r7, #4]
 8008ed2:	7c12      	ldrb	r2, [r2, #16]
 8008ed4:	f107 0108 	add.w	r1, r7, #8
 8008ed8:	4610      	mov	r0, r2
 8008eda:	4798      	blx	r3
 8008edc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008ede:	e043      	b.n	8008f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008ee0:	6839      	ldr	r1, [r7, #0]
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 fa64 	bl	80093b0 <USBD_CtlError>
            err++;
 8008ee8:	7afb      	ldrb	r3, [r7, #11]
 8008eea:	3301      	adds	r3, #1
 8008eec:	72fb      	strb	r3, [r7, #11]
          break;
 8008eee:	e03b      	b.n	8008f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008ef6:	695b      	ldr	r3, [r3, #20]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d00b      	beq.n	8008f14 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f02:	695b      	ldr	r3, [r3, #20]
 8008f04:	687a      	ldr	r2, [r7, #4]
 8008f06:	7c12      	ldrb	r2, [r2, #16]
 8008f08:	f107 0108 	add.w	r1, r7, #8
 8008f0c:	4610      	mov	r0, r2
 8008f0e:	4798      	blx	r3
 8008f10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f12:	e029      	b.n	8008f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f14:	6839      	ldr	r1, [r7, #0]
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f000 fa4a 	bl	80093b0 <USBD_CtlError>
            err++;
 8008f1c:	7afb      	ldrb	r3, [r7, #11]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	72fb      	strb	r3, [r7, #11]
          break;
 8008f22:	e021      	b.n	8008f68 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f2a:	699b      	ldr	r3, [r3, #24]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d00b      	beq.n	8008f48 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008f36:	699b      	ldr	r3, [r3, #24]
 8008f38:	687a      	ldr	r2, [r7, #4]
 8008f3a:	7c12      	ldrb	r2, [r2, #16]
 8008f3c:	f107 0108 	add.w	r1, r7, #8
 8008f40:	4610      	mov	r0, r2
 8008f42:	4798      	blx	r3
 8008f44:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008f46:	e00f      	b.n	8008f68 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008f48:	6839      	ldr	r1, [r7, #0]
 8008f4a:	6878      	ldr	r0, [r7, #4]
 8008f4c:	f000 fa30 	bl	80093b0 <USBD_CtlError>
            err++;
 8008f50:	7afb      	ldrb	r3, [r7, #11]
 8008f52:	3301      	adds	r3, #1
 8008f54:	72fb      	strb	r3, [r7, #11]
          break;
 8008f56:	e007      	b.n	8008f68 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008f58:	6839      	ldr	r1, [r7, #0]
 8008f5a:	6878      	ldr	r0, [r7, #4]
 8008f5c:	f000 fa28 	bl	80093b0 <USBD_CtlError>
          err++;
 8008f60:	7afb      	ldrb	r3, [r7, #11]
 8008f62:	3301      	adds	r3, #1
 8008f64:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 8008f66:	bf00      	nop
      }
      break;
 8008f68:	e037      	b.n	8008fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	7c1b      	ldrb	r3, [r3, #16]
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d109      	bne.n	8008f86 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f7a:	f107 0208 	add.w	r2, r7, #8
 8008f7e:	4610      	mov	r0, r2
 8008f80:	4798      	blx	r3
 8008f82:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008f84:	e029      	b.n	8008fda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008f86:	6839      	ldr	r1, [r7, #0]
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	f000 fa11 	bl	80093b0 <USBD_CtlError>
        err++;
 8008f8e:	7afb      	ldrb	r3, [r7, #11]
 8008f90:	3301      	adds	r3, #1
 8008f92:	72fb      	strb	r3, [r7, #11]
      break;
 8008f94:	e021      	b.n	8008fda <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	7c1b      	ldrb	r3, [r3, #16]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d10d      	bne.n	8008fba <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fa6:	f107 0208 	add.w	r2, r7, #8
 8008faa:	4610      	mov	r0, r2
 8008fac:	4798      	blx	r3
 8008fae:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	2207      	movs	r2, #7
 8008fb6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008fb8:	e00f      	b.n	8008fda <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8008fba:	6839      	ldr	r1, [r7, #0]
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 f9f7 	bl	80093b0 <USBD_CtlError>
        err++;
 8008fc2:	7afb      	ldrb	r3, [r7, #11]
 8008fc4:	3301      	adds	r3, #1
 8008fc6:	72fb      	strb	r3, [r7, #11]
      break;
 8008fc8:	e007      	b.n	8008fda <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8008fca:	6839      	ldr	r1, [r7, #0]
 8008fcc:	6878      	ldr	r0, [r7, #4]
 8008fce:	f000 f9ef 	bl	80093b0 <USBD_CtlError>
      err++;
 8008fd2:	7afb      	ldrb	r3, [r7, #11]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	72fb      	strb	r3, [r7, #11]
      break;
 8008fd8:	bf00      	nop
  }

  if (err != 0U)
 8008fda:	7afb      	ldrb	r3, [r7, #11]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d11e      	bne.n	800901e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	88db      	ldrh	r3, [r3, #6]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d016      	beq.n	8009016 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8008fe8:	893b      	ldrh	r3, [r7, #8]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00e      	beq.n	800900c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	88da      	ldrh	r2, [r3, #6]
 8008ff2:	893b      	ldrh	r3, [r7, #8]
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	bf28      	it	cs
 8008ff8:	4613      	movcs	r3, r2
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008ffe:	893b      	ldrh	r3, [r7, #8]
 8009000:	461a      	mov	r2, r3
 8009002:	68f9      	ldr	r1, [r7, #12]
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 fa44 	bl	8009492 <USBD_CtlSendData>
 800900a:	e009      	b.n	8009020 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800900c:	6839      	ldr	r1, [r7, #0]
 800900e:	6878      	ldr	r0, [r7, #4]
 8009010:	f000 f9ce 	bl	80093b0 <USBD_CtlError>
 8009014:	e004      	b.n	8009020 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	f000 fa95 	bl	8009546 <USBD_CtlSendStatus>
 800901c:	e000      	b.n	8009020 <USBD_GetDescriptor+0x2cc>
    return;
 800901e:	bf00      	nop
  }
}
 8009020:	3710      	adds	r7, #16
 8009022:	46bd      	mov	sp, r7
 8009024:	bd80      	pop	{r7, pc}
 8009026:	bf00      	nop

08009028 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b084      	sub	sp, #16
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	889b      	ldrh	r3, [r3, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d131      	bne.n	800909e <USBD_SetAddress+0x76>
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	88db      	ldrh	r3, [r3, #6]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d12d      	bne.n	800909e <USBD_SetAddress+0x76>
 8009042:	683b      	ldr	r3, [r7, #0]
 8009044:	885b      	ldrh	r3, [r3, #2]
 8009046:	2b7f      	cmp	r3, #127	; 0x7f
 8009048:	d829      	bhi.n	800909e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800904a:	683b      	ldr	r3, [r7, #0]
 800904c:	885b      	ldrh	r3, [r3, #2]
 800904e:	b2db      	uxtb	r3, r3
 8009050:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009054:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800905c:	b2db      	uxtb	r3, r3
 800905e:	2b03      	cmp	r3, #3
 8009060:	d104      	bne.n	800906c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009062:	6839      	ldr	r1, [r7, #0]
 8009064:	6878      	ldr	r0, [r7, #4]
 8009066:	f000 f9a3 	bl	80093b0 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800906a:	e01d      	b.n	80090a8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	7bfa      	ldrb	r2, [r7, #15]
 8009070:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009074:	7bfb      	ldrb	r3, [r7, #15]
 8009076:	4619      	mov	r1, r3
 8009078:	6878      	ldr	r0, [r7, #4]
 800907a:	f000 fee1 	bl	8009e40 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 fa61 	bl	8009546 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009084:	7bfb      	ldrb	r3, [r7, #15]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d004      	beq.n	8009094 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2202      	movs	r2, #2
 800908e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009092:	e009      	b.n	80090a8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	2201      	movs	r2, #1
 8009098:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800909c:	e004      	b.n	80090a8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800909e:	6839      	ldr	r1, [r7, #0]
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 f985 	bl	80093b0 <USBD_CtlError>
  }
}
 80090a6:	bf00      	nop
 80090a8:	bf00      	nop
 80090aa:	3710      	adds	r7, #16
 80090ac:	46bd      	mov	sp, r7
 80090ae:	bd80      	pop	{r7, pc}

080090b0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b084      	sub	sp, #16
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
 80090b8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090ba:	2300      	movs	r3, #0
 80090bc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80090be:	683b      	ldr	r3, [r7, #0]
 80090c0:	885b      	ldrh	r3, [r3, #2]
 80090c2:	b2da      	uxtb	r2, r3
 80090c4:	4b4c      	ldr	r3, [pc, #304]	; (80091f8 <USBD_SetConfig+0x148>)
 80090c6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80090c8:	4b4b      	ldr	r3, [pc, #300]	; (80091f8 <USBD_SetConfig+0x148>)
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d905      	bls.n	80090dc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80090d0:	6839      	ldr	r1, [r7, #0]
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f000 f96c 	bl	80093b0 <USBD_CtlError>
    return USBD_FAIL;
 80090d8:	2303      	movs	r3, #3
 80090da:	e088      	b.n	80091ee <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80090e2:	b2db      	uxtb	r3, r3
 80090e4:	2b02      	cmp	r3, #2
 80090e6:	d002      	beq.n	80090ee <USBD_SetConfig+0x3e>
 80090e8:	2b03      	cmp	r3, #3
 80090ea:	d025      	beq.n	8009138 <USBD_SetConfig+0x88>
 80090ec:	e071      	b.n	80091d2 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80090ee:	4b42      	ldr	r3, [pc, #264]	; (80091f8 <USBD_SetConfig+0x148>)
 80090f0:	781b      	ldrb	r3, [r3, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d01c      	beq.n	8009130 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80090f6:	4b40      	ldr	r3, [pc, #256]	; (80091f8 <USBD_SetConfig+0x148>)
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	461a      	mov	r2, r3
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009100:	4b3d      	ldr	r3, [pc, #244]	; (80091f8 <USBD_SetConfig+0x148>)
 8009102:	781b      	ldrb	r3, [r3, #0]
 8009104:	4619      	mov	r1, r3
 8009106:	6878      	ldr	r0, [r7, #4]
 8009108:	f7ff f949 	bl	800839e <USBD_SetClassConfig>
 800910c:	4603      	mov	r3, r0
 800910e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009110:	7bfb      	ldrb	r3, [r7, #15]
 8009112:	2b00      	cmp	r3, #0
 8009114:	d004      	beq.n	8009120 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8009116:	6839      	ldr	r1, [r7, #0]
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f000 f949 	bl	80093b0 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800911e:	e065      	b.n	80091ec <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f000 fa10 	bl	8009546 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2203      	movs	r2, #3
 800912a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800912e:	e05d      	b.n	80091ec <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8009130:	6878      	ldr	r0, [r7, #4]
 8009132:	f000 fa08 	bl	8009546 <USBD_CtlSendStatus>
      break;
 8009136:	e059      	b.n	80091ec <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009138:	4b2f      	ldr	r3, [pc, #188]	; (80091f8 <USBD_SetConfig+0x148>)
 800913a:	781b      	ldrb	r3, [r3, #0]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d112      	bne.n	8009166 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2202      	movs	r2, #2
 8009144:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009148:	4b2b      	ldr	r3, [pc, #172]	; (80091f8 <USBD_SetConfig+0x148>)
 800914a:	781b      	ldrb	r3, [r3, #0]
 800914c:	461a      	mov	r2, r3
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009152:	4b29      	ldr	r3, [pc, #164]	; (80091f8 <USBD_SetConfig+0x148>)
 8009154:	781b      	ldrb	r3, [r3, #0]
 8009156:	4619      	mov	r1, r3
 8009158:	6878      	ldr	r0, [r7, #4]
 800915a:	f7ff f93c 	bl	80083d6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800915e:	6878      	ldr	r0, [r7, #4]
 8009160:	f000 f9f1 	bl	8009546 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009164:	e042      	b.n	80091ec <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8009166:	4b24      	ldr	r3, [pc, #144]	; (80091f8 <USBD_SetConfig+0x148>)
 8009168:	781b      	ldrb	r3, [r3, #0]
 800916a:	461a      	mov	r2, r3
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	685b      	ldr	r3, [r3, #4]
 8009170:	429a      	cmp	r2, r3
 8009172:	d02a      	beq.n	80091ca <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	685b      	ldr	r3, [r3, #4]
 8009178:	b2db      	uxtb	r3, r3
 800917a:	4619      	mov	r1, r3
 800917c:	6878      	ldr	r0, [r7, #4]
 800917e:	f7ff f92a 	bl	80083d6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009182:	4b1d      	ldr	r3, [pc, #116]	; (80091f8 <USBD_SetConfig+0x148>)
 8009184:	781b      	ldrb	r3, [r3, #0]
 8009186:	461a      	mov	r2, r3
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800918c:	4b1a      	ldr	r3, [pc, #104]	; (80091f8 <USBD_SetConfig+0x148>)
 800918e:	781b      	ldrb	r3, [r3, #0]
 8009190:	4619      	mov	r1, r3
 8009192:	6878      	ldr	r0, [r7, #4]
 8009194:	f7ff f903 	bl	800839e <USBD_SetClassConfig>
 8009198:	4603      	mov	r3, r0
 800919a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800919c:	7bfb      	ldrb	r3, [r7, #15]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d00f      	beq.n	80091c2 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 80091a2:	6839      	ldr	r1, [r7, #0]
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 f903 	bl	80093b0 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	b2db      	uxtb	r3, r3
 80091b0:	4619      	mov	r1, r3
 80091b2:	6878      	ldr	r0, [r7, #4]
 80091b4:	f7ff f90f 	bl	80083d6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	2202      	movs	r2, #2
 80091bc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80091c0:	e014      	b.n	80091ec <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80091c2:	6878      	ldr	r0, [r7, #4]
 80091c4:	f000 f9bf 	bl	8009546 <USBD_CtlSendStatus>
      break;
 80091c8:	e010      	b.n	80091ec <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f000 f9bb 	bl	8009546 <USBD_CtlSendStatus>
      break;
 80091d0:	e00c      	b.n	80091ec <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80091d2:	6839      	ldr	r1, [r7, #0]
 80091d4:	6878      	ldr	r0, [r7, #4]
 80091d6:	f000 f8eb 	bl	80093b0 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80091da:	4b07      	ldr	r3, [pc, #28]	; (80091f8 <USBD_SetConfig+0x148>)
 80091dc:	781b      	ldrb	r3, [r3, #0]
 80091de:	4619      	mov	r1, r3
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f7ff f8f8 	bl	80083d6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80091e6:	2303      	movs	r3, #3
 80091e8:	73fb      	strb	r3, [r7, #15]
      break;
 80091ea:	bf00      	nop
  }

  return ret;
 80091ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3710      	adds	r7, #16
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}
 80091f6:	bf00      	nop
 80091f8:	240005f8 	.word	0x240005f8

080091fc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	b082      	sub	sp, #8
 8009200:	af00      	add	r7, sp, #0
 8009202:	6078      	str	r0, [r7, #4]
 8009204:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	88db      	ldrh	r3, [r3, #6]
 800920a:	2b01      	cmp	r3, #1
 800920c:	d004      	beq.n	8009218 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800920e:	6839      	ldr	r1, [r7, #0]
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f000 f8cd 	bl	80093b0 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009216:	e023      	b.n	8009260 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800921e:	b2db      	uxtb	r3, r3
 8009220:	2b02      	cmp	r3, #2
 8009222:	dc02      	bgt.n	800922a <USBD_GetConfig+0x2e>
 8009224:	2b00      	cmp	r3, #0
 8009226:	dc03      	bgt.n	8009230 <USBD_GetConfig+0x34>
 8009228:	e015      	b.n	8009256 <USBD_GetConfig+0x5a>
 800922a:	2b03      	cmp	r3, #3
 800922c:	d00b      	beq.n	8009246 <USBD_GetConfig+0x4a>
 800922e:	e012      	b.n	8009256 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2200      	movs	r2, #0
 8009234:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	3308      	adds	r3, #8
 800923a:	2201      	movs	r2, #1
 800923c:	4619      	mov	r1, r3
 800923e:	6878      	ldr	r0, [r7, #4]
 8009240:	f000 f927 	bl	8009492 <USBD_CtlSendData>
        break;
 8009244:	e00c      	b.n	8009260 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	3304      	adds	r3, #4
 800924a:	2201      	movs	r2, #1
 800924c:	4619      	mov	r1, r3
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 f91f 	bl	8009492 <USBD_CtlSendData>
        break;
 8009254:	e004      	b.n	8009260 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009256:	6839      	ldr	r1, [r7, #0]
 8009258:	6878      	ldr	r0, [r7, #4]
 800925a:	f000 f8a9 	bl	80093b0 <USBD_CtlError>
        break;
 800925e:	bf00      	nop
}
 8009260:	bf00      	nop
 8009262:	3708      	adds	r7, #8
 8009264:	46bd      	mov	sp, r7
 8009266:	bd80      	pop	{r7, pc}

08009268 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b082      	sub	sp, #8
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009278:	b2db      	uxtb	r3, r3
 800927a:	3b01      	subs	r3, #1
 800927c:	2b02      	cmp	r3, #2
 800927e:	d81e      	bhi.n	80092be <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	88db      	ldrh	r3, [r3, #6]
 8009284:	2b02      	cmp	r3, #2
 8009286:	d004      	beq.n	8009292 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009288:	6839      	ldr	r1, [r7, #0]
 800928a:	6878      	ldr	r0, [r7, #4]
 800928c:	f000 f890 	bl	80093b0 <USBD_CtlError>
        break;
 8009290:	e01a      	b.n	80092c8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
#else
      pdev->dev_config_status = 0U;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	60da      	str	r2, [r3, #12]
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d005      	beq.n	80092ae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	f043 0202 	orr.w	r2, r3, #2
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	330c      	adds	r3, #12
 80092b2:	2202      	movs	r2, #2
 80092b4:	4619      	mov	r1, r3
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f000 f8eb 	bl	8009492 <USBD_CtlSendData>
      break;
 80092bc:	e004      	b.n	80092c8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80092be:	6839      	ldr	r1, [r7, #0]
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f000 f875 	bl	80093b0 <USBD_CtlError>
      break;
 80092c6:	bf00      	nop
  }
}
 80092c8:	bf00      	nop
 80092ca:	3708      	adds	r7, #8
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b082      	sub	sp, #8
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	885b      	ldrh	r3, [r3, #2]
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d106      	bne.n	80092f0 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	2201      	movs	r2, #1
 80092e6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80092ea:	6878      	ldr	r0, [r7, #4]
 80092ec:	f000 f92b 	bl	8009546 <USBD_CtlSendStatus>
  }
}
 80092f0:	bf00      	nop
 80092f2:	3708      	adds	r7, #8
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b082      	sub	sp, #8
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009308:	b2db      	uxtb	r3, r3
 800930a:	3b01      	subs	r3, #1
 800930c:	2b02      	cmp	r3, #2
 800930e:	d80b      	bhi.n	8009328 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009310:	683b      	ldr	r3, [r7, #0]
 8009312:	885b      	ldrh	r3, [r3, #2]
 8009314:	2b01      	cmp	r3, #1
 8009316:	d10c      	bne.n	8009332 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	2200      	movs	r2, #0
 800931c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 f910 	bl	8009546 <USBD_CtlSendStatus>
      }
      break;
 8009326:	e004      	b.n	8009332 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009328:	6839      	ldr	r1, [r7, #0]
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f840 	bl	80093b0 <USBD_CtlError>
      break;
 8009330:	e000      	b.n	8009334 <USBD_ClrFeature+0x3c>
      break;
 8009332:	bf00      	nop
  }
}
 8009334:	bf00      	nop
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800933c:	b580      	push	{r7, lr}
 800933e:	b084      	sub	sp, #16
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
 8009344:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009346:	683b      	ldr	r3, [r7, #0]
 8009348:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	781a      	ldrb	r2, [r3, #0]
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009352:	68fb      	ldr	r3, [r7, #12]
 8009354:	3301      	adds	r3, #1
 8009356:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	781a      	ldrb	r2, [r3, #0]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	3301      	adds	r3, #1
 8009364:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009366:	68f8      	ldr	r0, [r7, #12]
 8009368:	f7ff fabc 	bl	80088e4 <SWAPBYTE>
 800936c:	4603      	mov	r3, r0
 800936e:	461a      	mov	r2, r3
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	3301      	adds	r3, #1
 8009378:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	3301      	adds	r3, #1
 800937e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009380:	68f8      	ldr	r0, [r7, #12]
 8009382:	f7ff faaf 	bl	80088e4 <SWAPBYTE>
 8009386:	4603      	mov	r3, r0
 8009388:	461a      	mov	r2, r3
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	3301      	adds	r3, #1
 8009392:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	3301      	adds	r3, #1
 8009398:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800939a:	68f8      	ldr	r0, [r7, #12]
 800939c:	f7ff faa2 	bl	80088e4 <SWAPBYTE>
 80093a0:	4603      	mov	r3, r0
 80093a2:	461a      	mov	r2, r3
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	80da      	strh	r2, [r3, #6]
}
 80093a8:	bf00      	nop
 80093aa:	3710      	adds	r7, #16
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80093ba:	2180      	movs	r1, #128	; 0x80
 80093bc:	6878      	ldr	r0, [r7, #4]
 80093be:	f000 fcd5 	bl	8009d6c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80093c2:	2100      	movs	r1, #0
 80093c4:	6878      	ldr	r0, [r7, #4]
 80093c6:	f000 fcd1 	bl	8009d6c <USBD_LL_StallEP>
}
 80093ca:	bf00      	nop
 80093cc:	3708      	adds	r7, #8
 80093ce:	46bd      	mov	sp, r7
 80093d0:	bd80      	pop	{r7, pc}

080093d2 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80093d2:	b580      	push	{r7, lr}
 80093d4:	b086      	sub	sp, #24
 80093d6:	af00      	add	r7, sp, #0
 80093d8:	60f8      	str	r0, [r7, #12]
 80093da:	60b9      	str	r1, [r7, #8]
 80093dc:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80093de:	2300      	movs	r3, #0
 80093e0:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d036      	beq.n	8009456 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80093ec:	6938      	ldr	r0, [r7, #16]
 80093ee:	f000 f836 	bl	800945e <USBD_GetLen>
 80093f2:	4603      	mov	r3, r0
 80093f4:	3301      	adds	r3, #1
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	005b      	lsls	r3, r3, #1
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009400:	7dfb      	ldrb	r3, [r7, #23]
 8009402:	68ba      	ldr	r2, [r7, #8]
 8009404:	4413      	add	r3, r2
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	7812      	ldrb	r2, [r2, #0]
 800940a:	701a      	strb	r2, [r3, #0]
  idx++;
 800940c:	7dfb      	ldrb	r3, [r7, #23]
 800940e:	3301      	adds	r3, #1
 8009410:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009412:	7dfb      	ldrb	r3, [r7, #23]
 8009414:	68ba      	ldr	r2, [r7, #8]
 8009416:	4413      	add	r3, r2
 8009418:	2203      	movs	r2, #3
 800941a:	701a      	strb	r2, [r3, #0]
  idx++;
 800941c:	7dfb      	ldrb	r3, [r7, #23]
 800941e:	3301      	adds	r3, #1
 8009420:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009422:	e013      	b.n	800944c <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009424:	7dfb      	ldrb	r3, [r7, #23]
 8009426:	68ba      	ldr	r2, [r7, #8]
 8009428:	4413      	add	r3, r2
 800942a:	693a      	ldr	r2, [r7, #16]
 800942c:	7812      	ldrb	r2, [r2, #0]
 800942e:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	3301      	adds	r3, #1
 8009434:	613b      	str	r3, [r7, #16]
    idx++;
 8009436:	7dfb      	ldrb	r3, [r7, #23]
 8009438:	3301      	adds	r3, #1
 800943a:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800943c:	7dfb      	ldrb	r3, [r7, #23]
 800943e:	68ba      	ldr	r2, [r7, #8]
 8009440:	4413      	add	r3, r2
 8009442:	2200      	movs	r2, #0
 8009444:	701a      	strb	r2, [r3, #0]
    idx++;
 8009446:	7dfb      	ldrb	r3, [r7, #23]
 8009448:	3301      	adds	r3, #1
 800944a:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800944c:	693b      	ldr	r3, [r7, #16]
 800944e:	781b      	ldrb	r3, [r3, #0]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d1e7      	bne.n	8009424 <USBD_GetString+0x52>
 8009454:	e000      	b.n	8009458 <USBD_GetString+0x86>
    return;
 8009456:	bf00      	nop
  }
}
 8009458:	3718      	adds	r7, #24
 800945a:	46bd      	mov	sp, r7
 800945c:	bd80      	pop	{r7, pc}

0800945e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800945e:	b480      	push	{r7}
 8009460:	b085      	sub	sp, #20
 8009462:	af00      	add	r7, sp, #0
 8009464:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009466:	2300      	movs	r3, #0
 8009468:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800946e:	e005      	b.n	800947c <USBD_GetLen+0x1e>
  {
    len++;
 8009470:	7bfb      	ldrb	r3, [r7, #15]
 8009472:	3301      	adds	r3, #1
 8009474:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009476:	68bb      	ldr	r3, [r7, #8]
 8009478:	3301      	adds	r3, #1
 800947a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	781b      	ldrb	r3, [r3, #0]
 8009480:	2b00      	cmp	r3, #0
 8009482:	d1f5      	bne.n	8009470 <USBD_GetLen+0x12>
  }

  return len;
 8009484:	7bfb      	ldrb	r3, [r7, #15]
}
 8009486:	4618      	mov	r0, r3
 8009488:	3714      	adds	r7, #20
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr

08009492 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009492:	b580      	push	{r7, lr}
 8009494:	b084      	sub	sp, #16
 8009496:	af00      	add	r7, sp, #0
 8009498:	60f8      	str	r0, [r7, #12]
 800949a:	60b9      	str	r1, [r7, #8]
 800949c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2202      	movs	r2, #2
 80094a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	687a      	ldr	r2, [r7, #4]
 80094aa:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	687a      	ldr	r2, [r7, #4]
 80094b0:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	68ba      	ldr	r2, [r7, #8]
 80094b6:	2100      	movs	r1, #0
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f000 fce0 	bl	8009e7e <USBD_LL_Transmit>

  return USBD_OK;
 80094be:	2300      	movs	r3, #0
}
 80094c0:	4618      	mov	r0, r3
 80094c2:	3710      	adds	r7, #16
 80094c4:	46bd      	mov	sp, r7
 80094c6:	bd80      	pop	{r7, pc}

080094c8 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b084      	sub	sp, #16
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	68ba      	ldr	r2, [r7, #8]
 80094d8:	2100      	movs	r1, #0
 80094da:	68f8      	ldr	r0, [r7, #12]
 80094dc:	f000 fccf 	bl	8009e7e <USBD_LL_Transmit>

  return USBD_OK;
 80094e0:	2300      	movs	r3, #0
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3710      	adds	r7, #16
 80094e6:	46bd      	mov	sp, r7
 80094e8:	bd80      	pop	{r7, pc}

080094ea <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80094ea:	b580      	push	{r7, lr}
 80094ec:	b084      	sub	sp, #16
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	60f8      	str	r0, [r7, #12]
 80094f2:	60b9      	str	r1, [r7, #8]
 80094f4:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	2203      	movs	r2, #3
 80094fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	687a      	ldr	r2, [r7, #4]
 8009502:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	687a      	ldr	r2, [r7, #4]
 800950a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	68ba      	ldr	r2, [r7, #8]
 8009512:	2100      	movs	r1, #0
 8009514:	68f8      	ldr	r0, [r7, #12]
 8009516:	f000 fcd3 	bl	8009ec0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800951a:	2300      	movs	r3, #0
}
 800951c:	4618      	mov	r0, r3
 800951e:	3710      	adds	r7, #16
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}

08009524 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009524:	b580      	push	{r7, lr}
 8009526:	b084      	sub	sp, #16
 8009528:	af00      	add	r7, sp, #0
 800952a:	60f8      	str	r0, [r7, #12]
 800952c:	60b9      	str	r1, [r7, #8]
 800952e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	68ba      	ldr	r2, [r7, #8]
 8009534:	2100      	movs	r1, #0
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	f000 fcc2 	bl	8009ec0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800953c:	2300      	movs	r3, #0
}
 800953e:	4618      	mov	r0, r3
 8009540:	3710      	adds	r7, #16
 8009542:	46bd      	mov	sp, r7
 8009544:	bd80      	pop	{r7, pc}

08009546 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009546:	b580      	push	{r7, lr}
 8009548:	b082      	sub	sp, #8
 800954a:	af00      	add	r7, sp, #0
 800954c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	2204      	movs	r2, #4
 8009552:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009556:	2300      	movs	r3, #0
 8009558:	2200      	movs	r2, #0
 800955a:	2100      	movs	r1, #0
 800955c:	6878      	ldr	r0, [r7, #4]
 800955e:	f000 fc8e 	bl	8009e7e <USBD_LL_Transmit>

  return USBD_OK;
 8009562:	2300      	movs	r3, #0
}
 8009564:	4618      	mov	r0, r3
 8009566:	3708      	adds	r7, #8
 8009568:	46bd      	mov	sp, r7
 800956a:	bd80      	pop	{r7, pc}

0800956c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800956c:	b580      	push	{r7, lr}
 800956e:	b082      	sub	sp, #8
 8009570:	af00      	add	r7, sp, #0
 8009572:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2205      	movs	r2, #5
 8009578:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800957c:	2300      	movs	r3, #0
 800957e:	2200      	movs	r2, #0
 8009580:	2100      	movs	r1, #0
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f000 fc9c 	bl	8009ec0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009588:	2300      	movs	r3, #0
}
 800958a:	4618      	mov	r0, r3
 800958c:	3708      	adds	r7, #8
 800958e:	46bd      	mov	sp, r7
 8009590:	bd80      	pop	{r7, pc}
	...

08009594 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009598:	2200      	movs	r2, #0
 800959a:	4913      	ldr	r1, [pc, #76]	; (80095e8 <MX_USB_DEVICE_Init+0x54>)
 800959c:	4813      	ldr	r0, [pc, #76]	; (80095ec <MX_USB_DEVICE_Init+0x58>)
 800959e:	f7fe fe5c 	bl	800825a <USBD_Init>
 80095a2:	4603      	mov	r3, r0
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d001      	beq.n	80095ac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80095a8:	f7f7 fb70 	bl	8000c8c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CUSTOM_HID) != USBD_OK)
 80095ac:	4910      	ldr	r1, [pc, #64]	; (80095f0 <MX_USB_DEVICE_Init+0x5c>)
 80095ae:	480f      	ldr	r0, [pc, #60]	; (80095ec <MX_USB_DEVICE_Init+0x58>)
 80095b0:	f7fe feb7 	bl	8008322 <USBD_RegisterClass>
 80095b4:	4603      	mov	r3, r0
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d001      	beq.n	80095be <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80095ba:	f7f7 fb67 	bl	8000c8c <Error_Handler>
  }
  if (USBD_CUSTOM_HID_RegisterInterface(&hUsbDeviceFS, &USBD_CustomHID_fops_FS) != USBD_OK)
 80095be:	490d      	ldr	r1, [pc, #52]	; (80095f4 <MX_USB_DEVICE_Init+0x60>)
 80095c0:	480a      	ldr	r0, [pc, #40]	; (80095ec <MX_USB_DEVICE_Init+0x58>)
 80095c2:	f7fe fe35 	bl	8008230 <USBD_CUSTOM_HID_RegisterInterface>
 80095c6:	4603      	mov	r3, r0
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d001      	beq.n	80095d0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80095cc:	f7f7 fb5e 	bl	8000c8c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80095d0:	4806      	ldr	r0, [pc, #24]	; (80095ec <MX_USB_DEVICE_Init+0x58>)
 80095d2:	f7fe fecd 	bl	8008370 <USBD_Start>
 80095d6:	4603      	mov	r3, r0
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d001      	beq.n	80095e0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80095dc:	f7f7 fb56 	bl	8000c8c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80095e0:	f7fa fa00 	bl	80039e4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80095e4:	bf00      	nop
 80095e6:	bd80      	pop	{r7, pc}
 80095e8:	24000114 	.word	0x24000114
 80095ec:	24000758 	.word	0x24000758
 80095f0:	2400001c 	.word	0x2400001c
 80095f4:	24000104 	.word	0x24000104

080095f8 <CUSTOM_HID_Init_FS>:
/**
  * @brief  Initializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_Init_FS(void)
{
 80095f8:	b480      	push	{r7}
 80095fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80095fc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80095fe:	4618      	mov	r0, r3
 8009600:	46bd      	mov	sp, r7
 8009602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009606:	4770      	bx	lr

08009608 <CUSTOM_HID_DeInit_FS>:
/**
  * @brief  DeInitializes the CUSTOM HID media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_DeInit_FS(void)
{
 8009608:	b480      	push	{r7}
 800960a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 800960c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800960e:	4618      	mov	r0, r3
 8009610:	46bd      	mov	sp, r7
 8009612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009616:	4770      	bx	lr

08009618 <CUSTOM_HID_OutEvent_FS>:
  * @param  event_idx: Event index
  * @param  state: Event state
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CUSTOM_HID_OutEvent_FS(uint8_t event_idx, uint8_t state)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b084      	sub	sp, #16
 800961c:	af00      	add	r7, sp, #0
 800961e:	4603      	mov	r3, r0
 8009620:	460a      	mov	r2, r1
 8009622:	71fb      	strb	r3, [r7, #7]
 8009624:	4613      	mov	r3, r2
 8009626:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN 6 */
  UNUSED(event_idx);
  UNUSED(state);

  /* Start next USB packet transfer once data processing is completed */
  USBD_CUSTOM_HID_ReceivePacket(&hUsbDeviceFS);
 8009628:	480e      	ldr	r0, [pc, #56]	; (8009664 <CUSTOM_HID_OutEvent_FS+0x4c>)
 800962a:	f7fe fdb4 	bl	8008196 <USBD_CUSTOM_HID_ReceivePacket>
  
  USBD_CUSTOM_HID_HandleTypeDef *hhid = (USBD_CUSTOM_HID_HandleTypeDef*) hUsbDeviceFS.pClassData;
 800962e:	4b0d      	ldr	r3, [pc, #52]	; (8009664 <CUSTOM_HID_OutEvent_FS+0x4c>)
 8009630:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009634:	60bb      	str	r3, [r7, #8]

	for (uint8_t i = 0; i < CUSTOM_HID_EPOUT_SIZE; i++) {
 8009636:	2300      	movs	r3, #0
 8009638:	73fb      	strb	r3, [r7, #15]
 800963a:	e008      	b.n	800964e <CUSTOM_HID_OutEvent_FS+0x36>

		/* To read user data from PC */
		USB_RX_Buffer[i] =  hhid->Report_buf[i];
 800963c:	7bfa      	ldrb	r2, [r7, #15]
 800963e:	7bfb      	ldrb	r3, [r7, #15]
 8009640:	68b9      	ldr	r1, [r7, #8]
 8009642:	5c89      	ldrb	r1, [r1, r2]
 8009644:	4a08      	ldr	r2, [pc, #32]	; (8009668 <CUSTOM_HID_OutEvent_FS+0x50>)
 8009646:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < CUSTOM_HID_EPOUT_SIZE; i++) {
 8009648:	7bfb      	ldrb	r3, [r7, #15]
 800964a:	3301      	adds	r3, #1
 800964c:	73fb      	strb	r3, [r7, #15]
 800964e:	7bfb      	ldrb	r3, [r7, #15]
 8009650:	2b3f      	cmp	r3, #63	; 0x3f
 8009652:	d9f3      	bls.n	800963c <CUSTOM_HID_OutEvent_FS+0x24>
	}
  
	new_data_is_received = 1;	
 8009654:	4b05      	ldr	r3, [pc, #20]	; (800966c <CUSTOM_HID_OutEvent_FS+0x54>)
 8009656:	2201      	movs	r2, #1
 8009658:	701a      	strb	r2, [r3, #0]
  
  return (USBD_OK);
 800965a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800965c:	4618      	mov	r0, r3
 800965e:	3710      	adds	r7, #16
 8009660:	46bd      	mov	sp, r7
 8009662:	bd80      	pop	{r7, pc}
 8009664:	24000758 	.word	0x24000758
 8009668:	2400065c 	.word	0x2400065c
 800966c:	240001e4 	.word	0x240001e4

08009670 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009670:	b480      	push	{r7}
 8009672:	b083      	sub	sp, #12
 8009674:	af00      	add	r7, sp, #0
 8009676:	4603      	mov	r3, r0
 8009678:	6039      	str	r1, [r7, #0]
 800967a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800967c:	683b      	ldr	r3, [r7, #0]
 800967e:	2212      	movs	r2, #18
 8009680:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009682:	4b03      	ldr	r3, [pc, #12]	; (8009690 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009684:	4618      	mov	r0, r3
 8009686:	370c      	adds	r7, #12
 8009688:	46bd      	mov	sp, r7
 800968a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968e:	4770      	bx	lr
 8009690:	24000130 	.word	0x24000130

08009694 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009694:	b480      	push	{r7}
 8009696:	b083      	sub	sp, #12
 8009698:	af00      	add	r7, sp, #0
 800969a:	4603      	mov	r3, r0
 800969c:	6039      	str	r1, [r7, #0]
 800969e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	2204      	movs	r2, #4
 80096a4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80096a6:	4b03      	ldr	r3, [pc, #12]	; (80096b4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	370c      	adds	r7, #12
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr
 80096b4:	24000144 	.word	0x24000144

080096b8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b082      	sub	sp, #8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	4603      	mov	r3, r0
 80096c0:	6039      	str	r1, [r7, #0]
 80096c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80096c4:	79fb      	ldrb	r3, [r7, #7]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d105      	bne.n	80096d6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80096ca:	683a      	ldr	r2, [r7, #0]
 80096cc:	4907      	ldr	r1, [pc, #28]	; (80096ec <USBD_FS_ProductStrDescriptor+0x34>)
 80096ce:	4808      	ldr	r0, [pc, #32]	; (80096f0 <USBD_FS_ProductStrDescriptor+0x38>)
 80096d0:	f7ff fe7f 	bl	80093d2 <USBD_GetString>
 80096d4:	e004      	b.n	80096e0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80096d6:	683a      	ldr	r2, [r7, #0]
 80096d8:	4904      	ldr	r1, [pc, #16]	; (80096ec <USBD_FS_ProductStrDescriptor+0x34>)
 80096da:	4805      	ldr	r0, [pc, #20]	; (80096f0 <USBD_FS_ProductStrDescriptor+0x38>)
 80096dc:	f7ff fe79 	bl	80093d2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80096e0:	4b02      	ldr	r3, [pc, #8]	; (80096ec <USBD_FS_ProductStrDescriptor+0x34>)
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3708      	adds	r7, #8
 80096e6:	46bd      	mov	sp, r7
 80096e8:	bd80      	pop	{r7, pc}
 80096ea:	bf00      	nop
 80096ec:	24000a28 	.word	0x24000a28
 80096f0:	0800a8c8 	.word	0x0800a8c8

080096f4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b082      	sub	sp, #8
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	4603      	mov	r3, r0
 80096fc:	6039      	str	r1, [r7, #0]
 80096fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009700:	683a      	ldr	r2, [r7, #0]
 8009702:	4904      	ldr	r1, [pc, #16]	; (8009714 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009704:	4804      	ldr	r0, [pc, #16]	; (8009718 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009706:	f7ff fe64 	bl	80093d2 <USBD_GetString>
  return USBD_StrDesc;
 800970a:	4b02      	ldr	r3, [pc, #8]	; (8009714 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800970c:	4618      	mov	r0, r3
 800970e:	3708      	adds	r7, #8
 8009710:	46bd      	mov	sp, r7
 8009712:	bd80      	pop	{r7, pc}
 8009714:	24000a28 	.word	0x24000a28
 8009718:	0800a8e4 	.word	0x0800a8e4

0800971c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800971c:	b580      	push	{r7, lr}
 800971e:	b082      	sub	sp, #8
 8009720:	af00      	add	r7, sp, #0
 8009722:	4603      	mov	r3, r0
 8009724:	6039      	str	r1, [r7, #0]
 8009726:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009728:	683b      	ldr	r3, [r7, #0]
 800972a:	221a      	movs	r2, #26
 800972c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800972e:	f000 f843 	bl	80097b8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009732:	4b02      	ldr	r3, [pc, #8]	; (800973c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009734:	4618      	mov	r0, r3
 8009736:	3708      	adds	r7, #8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}
 800973c:	24000148 	.word	0x24000148

08009740 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009740:	b580      	push	{r7, lr}
 8009742:	b082      	sub	sp, #8
 8009744:	af00      	add	r7, sp, #0
 8009746:	4603      	mov	r3, r0
 8009748:	6039      	str	r1, [r7, #0]
 800974a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800974c:	79fb      	ldrb	r3, [r7, #7]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d105      	bne.n	800975e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009752:	683a      	ldr	r2, [r7, #0]
 8009754:	4907      	ldr	r1, [pc, #28]	; (8009774 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009756:	4808      	ldr	r0, [pc, #32]	; (8009778 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009758:	f7ff fe3b 	bl	80093d2 <USBD_GetString>
 800975c:	e004      	b.n	8009768 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800975e:	683a      	ldr	r2, [r7, #0]
 8009760:	4904      	ldr	r1, [pc, #16]	; (8009774 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009762:	4805      	ldr	r0, [pc, #20]	; (8009778 <USBD_FS_ConfigStrDescriptor+0x38>)
 8009764:	f7ff fe35 	bl	80093d2 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009768:	4b02      	ldr	r3, [pc, #8]	; (8009774 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800976a:	4618      	mov	r0, r3
 800976c:	3708      	adds	r7, #8
 800976e:	46bd      	mov	sp, r7
 8009770:	bd80      	pop	{r7, pc}
 8009772:	bf00      	nop
 8009774:	24000a28 	.word	0x24000a28
 8009778:	0800a8f4 	.word	0x0800a8f4

0800977c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	4603      	mov	r3, r0
 8009784:	6039      	str	r1, [r7, #0]
 8009786:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009788:	79fb      	ldrb	r3, [r7, #7]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d105      	bne.n	800979a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800978e:	683a      	ldr	r2, [r7, #0]
 8009790:	4907      	ldr	r1, [pc, #28]	; (80097b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8009792:	4808      	ldr	r0, [pc, #32]	; (80097b4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8009794:	f7ff fe1d 	bl	80093d2 <USBD_GetString>
 8009798:	e004      	b.n	80097a4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800979a:	683a      	ldr	r2, [r7, #0]
 800979c:	4904      	ldr	r1, [pc, #16]	; (80097b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800979e:	4805      	ldr	r0, [pc, #20]	; (80097b4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80097a0:	f7ff fe17 	bl	80093d2 <USBD_GetString>
  }
  return USBD_StrDesc;
 80097a4:	4b02      	ldr	r3, [pc, #8]	; (80097b0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80097a6:	4618      	mov	r0, r3
 80097a8:	3708      	adds	r7, #8
 80097aa:	46bd      	mov	sp, r7
 80097ac:	bd80      	pop	{r7, pc}
 80097ae:	bf00      	nop
 80097b0:	24000a28 	.word	0x24000a28
 80097b4:	0800a910 	.word	0x0800a910

080097b8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80097b8:	b580      	push	{r7, lr}
 80097ba:	b084      	sub	sp, #16
 80097bc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80097be:	4b0f      	ldr	r3, [pc, #60]	; (80097fc <Get_SerialNum+0x44>)
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80097c4:	4b0e      	ldr	r3, [pc, #56]	; (8009800 <Get_SerialNum+0x48>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80097ca:	4b0e      	ldr	r3, [pc, #56]	; (8009804 <Get_SerialNum+0x4c>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80097d0:	68fa      	ldr	r2, [r7, #12]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4413      	add	r3, r2
 80097d6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d009      	beq.n	80097f2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80097de:	2208      	movs	r2, #8
 80097e0:	4909      	ldr	r1, [pc, #36]	; (8009808 <Get_SerialNum+0x50>)
 80097e2:	68f8      	ldr	r0, [r7, #12]
 80097e4:	f000 f814 	bl	8009810 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80097e8:	2204      	movs	r2, #4
 80097ea:	4908      	ldr	r1, [pc, #32]	; (800980c <Get_SerialNum+0x54>)
 80097ec:	68b8      	ldr	r0, [r7, #8]
 80097ee:	f000 f80f 	bl	8009810 <IntToUnicode>
  }
}
 80097f2:	bf00      	nop
 80097f4:	3710      	adds	r7, #16
 80097f6:	46bd      	mov	sp, r7
 80097f8:	bd80      	pop	{r7, pc}
 80097fa:	bf00      	nop
 80097fc:	1ff1e800 	.word	0x1ff1e800
 8009800:	1ff1e804 	.word	0x1ff1e804
 8009804:	1ff1e808 	.word	0x1ff1e808
 8009808:	2400014a 	.word	0x2400014a
 800980c:	2400015a 	.word	0x2400015a

08009810 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009810:	b480      	push	{r7}
 8009812:	b087      	sub	sp, #28
 8009814:	af00      	add	r7, sp, #0
 8009816:	60f8      	str	r0, [r7, #12]
 8009818:	60b9      	str	r1, [r7, #8]
 800981a:	4613      	mov	r3, r2
 800981c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800981e:	2300      	movs	r3, #0
 8009820:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009822:	2300      	movs	r3, #0
 8009824:	75fb      	strb	r3, [r7, #23]
 8009826:	e027      	b.n	8009878 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	0f1b      	lsrs	r3, r3, #28
 800982c:	2b09      	cmp	r3, #9
 800982e:	d80b      	bhi.n	8009848 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	0f1b      	lsrs	r3, r3, #28
 8009834:	b2da      	uxtb	r2, r3
 8009836:	7dfb      	ldrb	r3, [r7, #23]
 8009838:	005b      	lsls	r3, r3, #1
 800983a:	4619      	mov	r1, r3
 800983c:	68bb      	ldr	r3, [r7, #8]
 800983e:	440b      	add	r3, r1
 8009840:	3230      	adds	r2, #48	; 0x30
 8009842:	b2d2      	uxtb	r2, r2
 8009844:	701a      	strb	r2, [r3, #0]
 8009846:	e00a      	b.n	800985e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	0f1b      	lsrs	r3, r3, #28
 800984c:	b2da      	uxtb	r2, r3
 800984e:	7dfb      	ldrb	r3, [r7, #23]
 8009850:	005b      	lsls	r3, r3, #1
 8009852:	4619      	mov	r1, r3
 8009854:	68bb      	ldr	r3, [r7, #8]
 8009856:	440b      	add	r3, r1
 8009858:	3237      	adds	r2, #55	; 0x37
 800985a:	b2d2      	uxtb	r2, r2
 800985c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	011b      	lsls	r3, r3, #4
 8009862:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009864:	7dfb      	ldrb	r3, [r7, #23]
 8009866:	005b      	lsls	r3, r3, #1
 8009868:	3301      	adds	r3, #1
 800986a:	68ba      	ldr	r2, [r7, #8]
 800986c:	4413      	add	r3, r2
 800986e:	2200      	movs	r2, #0
 8009870:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009872:	7dfb      	ldrb	r3, [r7, #23]
 8009874:	3301      	adds	r3, #1
 8009876:	75fb      	strb	r3, [r7, #23]
 8009878:	7dfa      	ldrb	r2, [r7, #23]
 800987a:	79fb      	ldrb	r3, [r7, #7]
 800987c:	429a      	cmp	r2, r3
 800987e:	d3d3      	bcc.n	8009828 <IntToUnicode+0x18>
  }
}
 8009880:	bf00      	nop
 8009882:	bf00      	nop
 8009884:	371c      	adds	r7, #28
 8009886:	46bd      	mov	sp, r7
 8009888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988c:	4770      	bx	lr
	...

08009890 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b0b8      	sub	sp, #224	; 0xe0
 8009894:	af00      	add	r7, sp, #0
 8009896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009898:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800989c:	2200      	movs	r2, #0
 800989e:	601a      	str	r2, [r3, #0]
 80098a0:	605a      	str	r2, [r3, #4]
 80098a2:	609a      	str	r2, [r3, #8]
 80098a4:	60da      	str	r2, [r3, #12]
 80098a6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80098a8:	f107 0310 	add.w	r3, r7, #16
 80098ac:	22bc      	movs	r2, #188	; 0xbc
 80098ae:	2100      	movs	r1, #0
 80098b0:	4618      	mov	r0, r3
 80098b2:	f000 fba3 	bl	8009ffc <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	4a2b      	ldr	r2, [pc, #172]	; (8009968 <HAL_PCD_MspInit+0xd8>)
 80098bc:	4293      	cmp	r3, r2
 80098be:	d14e      	bne.n	800995e <HAL_PCD_MspInit+0xce>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80098c0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80098c4:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80098c6:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 80098ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80098ce:	f107 0310 	add.w	r3, r7, #16
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7fb fccc 	bl	8005270 <HAL_RCCEx_PeriphCLKConfig>
 80098d8:	4603      	mov	r3, r0
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d001      	beq.n	80098e2 <HAL_PCD_MspInit+0x52>
    {
      Error_Handler();
 80098de:	f7f7 f9d5 	bl	8000c8c <Error_Handler>
    }
  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80098e2:	f7fa f87f 	bl	80039e4 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80098e6:	4b21      	ldr	r3, [pc, #132]	; (800996c <HAL_PCD_MspInit+0xdc>)
 80098e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80098ec:	4a1f      	ldr	r2, [pc, #124]	; (800996c <HAL_PCD_MspInit+0xdc>)
 80098ee:	f043 0301 	orr.w	r3, r3, #1
 80098f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80098f6:	4b1d      	ldr	r3, [pc, #116]	; (800996c <HAL_PCD_MspInit+0xdc>)
 80098f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80098fc:	f003 0301 	and.w	r3, r3, #1
 8009900:	60fb      	str	r3, [r7, #12]
 8009902:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009904:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009908:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800990c:	2302      	movs	r3, #2
 800990e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009912:	2300      	movs	r3, #0
 8009914:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009918:	2300      	movs	r3, #0
 800991a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 800991e:	230a      	movs	r3, #10
 8009920:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009924:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8009928:	4619      	mov	r1, r3
 800992a:	4811      	ldr	r0, [pc, #68]	; (8009970 <HAL_PCD_MspInit+0xe0>)
 800992c:	f7f8 faec 	bl	8001f08 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8009930:	4b0e      	ldr	r3, [pc, #56]	; (800996c <HAL_PCD_MspInit+0xdc>)
 8009932:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009936:	4a0d      	ldr	r2, [pc, #52]	; (800996c <HAL_PCD_MspInit+0xdc>)
 8009938:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800993c:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8009940:	4b0a      	ldr	r3, [pc, #40]	; (800996c <HAL_PCD_MspInit+0xdc>)
 8009942:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8009946:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800994a:	60bb      	str	r3, [r7, #8]
 800994c:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800994e:	2200      	movs	r2, #0
 8009950:	2100      	movs	r1, #0
 8009952:	2065      	movs	r0, #101	; 0x65
 8009954:	f7f8 fa91 	bl	8001e7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009958:	2065      	movs	r0, #101	; 0x65
 800995a:	f7f8 faa8 	bl	8001eae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800995e:	bf00      	nop
 8009960:	37e0      	adds	r7, #224	; 0xe0
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	40080000 	.word	0x40080000
 800996c:	58024400 	.word	0x58024400
 8009970:	58020000 	.word	0x58020000

08009974 <HAL_PCD_MspDeInit>:

void HAL_PCD_MspDeInit(PCD_HandleTypeDef* pcdHandle)
{
 8009974:	b580      	push	{r7, lr}
 8009976:	b082      	sub	sp, #8
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB_OTG_FS)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	4a0b      	ldr	r2, [pc, #44]	; (80099b0 <HAL_PCD_MspDeInit+0x3c>)
 8009982:	4293      	cmp	r3, r2
 8009984:	d10f      	bne.n	80099a6 <HAL_PCD_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */

  /* USER CODE END USB_OTG_FS_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 8009986:	4b0b      	ldr	r3, [pc, #44]	; (80099b4 <HAL_PCD_MspDeInit+0x40>)
 8009988:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800998c:	4a09      	ldr	r2, [pc, #36]	; (80099b4 <HAL_PCD_MspDeInit+0x40>)
 800998e:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8009992:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8

    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 8009996:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800999a:	4807      	ldr	r0, [pc, #28]	; (80099b8 <HAL_PCD_MspDeInit+0x44>)
 800999c:	f7f8 fc64 	bl	8002268 <HAL_GPIO_DeInit>

    /* Peripheral interrupt Deinit*/
    HAL_NVIC_DisableIRQ(OTG_FS_IRQn);
 80099a0:	2065      	movs	r0, #101	; 0x65
 80099a2:	f7f8 fa92 	bl	8001eca <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */

  /* USER CODE END USB_OTG_FS_MspDeInit 1 */
  }
}
 80099a6:	bf00      	nop
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
 80099ae:	bf00      	nop
 80099b0:	40080000 	.word	0x40080000
 80099b4:	58024400 	.word	0x58024400
 80099b8:	58020000 	.word	0x58020000

080099bc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099bc:	b580      	push	{r7, lr}
 80099be:	b082      	sub	sp, #8
 80099c0:	af00      	add	r7, sp, #0
 80099c2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80099d0:	4619      	mov	r1, r3
 80099d2:	4610      	mov	r0, r2
 80099d4:	f7fe fd17 	bl	8008406 <USBD_LL_SetupStage>
}
 80099d8:	bf00      	nop
 80099da:	3708      	adds	r7, #8
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b082      	sub	sp, #8
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	460b      	mov	r3, r1
 80099ea:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 80099f2:	78fa      	ldrb	r2, [r7, #3]
 80099f4:	6879      	ldr	r1, [r7, #4]
 80099f6:	4613      	mov	r3, r2
 80099f8:	00db      	lsls	r3, r3, #3
 80099fa:	1a9b      	subs	r3, r3, r2
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	440b      	add	r3, r1
 8009a00:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009a04:	681a      	ldr	r2, [r3, #0]
 8009a06:	78fb      	ldrb	r3, [r7, #3]
 8009a08:	4619      	mov	r1, r3
 8009a0a:	f7fe fd51 	bl	80084b0 <USBD_LL_DataOutStage>
}
 8009a0e:	bf00      	nop
 8009a10:	3708      	adds	r7, #8
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}

08009a16 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a16:	b580      	push	{r7, lr}
 8009a18:	b082      	sub	sp, #8
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	6078      	str	r0, [r7, #4]
 8009a1e:	460b      	mov	r3, r1
 8009a20:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8009a28:	78fa      	ldrb	r2, [r7, #3]
 8009a2a:	6879      	ldr	r1, [r7, #4]
 8009a2c:	4613      	mov	r3, r2
 8009a2e:	00db      	lsls	r3, r3, #3
 8009a30:	1a9b      	subs	r3, r3, r2
 8009a32:	009b      	lsls	r3, r3, #2
 8009a34:	440b      	add	r3, r1
 8009a36:	3348      	adds	r3, #72	; 0x48
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	78fb      	ldrb	r3, [r7, #3]
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	f7fe fd9a 	bl	8008576 <USBD_LL_DataInStage>
}
 8009a42:	bf00      	nop
 8009a44:	3708      	adds	r7, #8
 8009a46:	46bd      	mov	sp, r7
 8009a48:	bd80      	pop	{r7, pc}

08009a4a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a4a:	b580      	push	{r7, lr}
 8009a4c:	b082      	sub	sp, #8
 8009a4e:	af00      	add	r7, sp, #0
 8009a50:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f7fe feae 	bl	80087ba <USBD_LL_SOF>
}
 8009a5e:	bf00      	nop
 8009a60:	3708      	adds	r7, #8
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}

08009a66 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b084      	sub	sp, #16
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	68db      	ldr	r3, [r3, #12]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d102      	bne.n	8009a80 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	73fb      	strb	r3, [r7, #15]
 8009a7e:	e008      	b.n	8009a92 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	68db      	ldr	r3, [r3, #12]
 8009a84:	2b02      	cmp	r3, #2
 8009a86:	d102      	bne.n	8009a8e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009a88:	2301      	movs	r3, #1
 8009a8a:	73fb      	strb	r3, [r7, #15]
 8009a8c:	e001      	b.n	8009a92 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009a8e:	f7f7 f8fd 	bl	8000c8c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009a98:	7bfa      	ldrb	r2, [r7, #15]
 8009a9a:	4611      	mov	r1, r2
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f7fe fe4e 	bl	800873e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f7fe fdfa 	bl	80086a2 <USBD_LL_Reset>
}
 8009aae:	bf00      	nop
 8009ab0:	3710      	adds	r7, #16
 8009ab2:	46bd      	mov	sp, r7
 8009ab4:	bd80      	pop	{r7, pc}
	...

08009ab8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009ab8:	b580      	push	{r7, lr}
 8009aba:	b082      	sub	sp, #8
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7fe fe49 	bl	800875e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	687a      	ldr	r2, [r7, #4]
 8009ad8:	6812      	ldr	r2, [r2, #0]
 8009ada:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009ade:	f043 0301 	orr.w	r3, r3, #1
 8009ae2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6a1b      	ldr	r3, [r3, #32]
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d005      	beq.n	8009af8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009aec:	4b04      	ldr	r3, [pc, #16]	; (8009b00 <HAL_PCD_SuspendCallback+0x48>)
 8009aee:	691b      	ldr	r3, [r3, #16]
 8009af0:	4a03      	ldr	r2, [pc, #12]	; (8009b00 <HAL_PCD_SuspendCallback+0x48>)
 8009af2:	f043 0306 	orr.w	r3, r3, #6
 8009af6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009af8:	bf00      	nop
 8009afa:	3708      	adds	r7, #8
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}
 8009b00:	e000ed00 	.word	0xe000ed00

08009b04 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b04:	b580      	push	{r7, lr}
 8009b06:	b082      	sub	sp, #8
 8009b08:	af00      	add	r7, sp, #0
 8009b0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7fe fe39 	bl	800878a <USBD_LL_Resume>
}
 8009b18:	bf00      	nop
 8009b1a:	3708      	adds	r7, #8
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	bd80      	pop	{r7, pc}

08009b20 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b082      	sub	sp, #8
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
 8009b28:	460b      	mov	r3, r1
 8009b2a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b32:	78fa      	ldrb	r2, [r7, #3]
 8009b34:	4611      	mov	r1, r2
 8009b36:	4618      	mov	r0, r3
 8009b38:	f7fe fe87 	bl	800884a <USBD_LL_IsoOUTIncomplete>
}
 8009b3c:	bf00      	nop
 8009b3e:	3708      	adds	r7, #8
 8009b40:	46bd      	mov	sp, r7
 8009b42:	bd80      	pop	{r7, pc}

08009b44 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b44:	b580      	push	{r7, lr}
 8009b46:	b082      	sub	sp, #8
 8009b48:	af00      	add	r7, sp, #0
 8009b4a:	6078      	str	r0, [r7, #4]
 8009b4c:	460b      	mov	r3, r1
 8009b4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b56:	78fa      	ldrb	r2, [r7, #3]
 8009b58:	4611      	mov	r1, r2
 8009b5a:	4618      	mov	r0, r3
 8009b5c:	f7fe fe4f 	bl	80087fe <USBD_LL_IsoINIncomplete>
}
 8009b60:	bf00      	nop
 8009b62:	3708      	adds	r7, #8
 8009b64:	46bd      	mov	sp, r7
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b082      	sub	sp, #8
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b76:	4618      	mov	r0, r3
 8009b78:	f7fe fe8d 	bl	8008896 <USBD_LL_DevConnected>
}
 8009b7c:	bf00      	nop
 8009b7e:	3708      	adds	r7, #8
 8009b80:	46bd      	mov	sp, r7
 8009b82:	bd80      	pop	{r7, pc}

08009b84 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009b84:	b580      	push	{r7, lr}
 8009b86:	b082      	sub	sp, #8
 8009b88:	af00      	add	r7, sp, #0
 8009b8a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009b92:	4618      	mov	r0, r3
 8009b94:	f7fe fe8a 	bl	80088ac <USBD_LL_DevDisconnected>
}
 8009b98:	bf00      	nop
 8009b9a:	3708      	adds	r7, #8
 8009b9c:	46bd      	mov	sp, r7
 8009b9e:	bd80      	pop	{r7, pc}

08009ba0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	781b      	ldrb	r3, [r3, #0]
 8009bac:	2b00      	cmp	r3, #0
 8009bae:	d13e      	bne.n	8009c2e <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8009bb0:	4a21      	ldr	r2, [pc, #132]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	4a1f      	ldr	r2, [pc, #124]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bbc:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009bc0:	4b1d      	ldr	r3, [pc, #116]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bc2:	4a1e      	ldr	r2, [pc, #120]	; (8009c3c <USBD_LL_Init+0x9c>)
 8009bc4:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8009bc6:	4b1c      	ldr	r3, [pc, #112]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bc8:	2209      	movs	r2, #9
 8009bca:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8009bcc:	4b1a      	ldr	r3, [pc, #104]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bce:	2202      	movs	r2, #2
 8009bd0:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009bd2:	4b19      	ldr	r3, [pc, #100]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009bd8:	4b17      	ldr	r3, [pc, #92]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bda:	2202      	movs	r2, #2
 8009bdc:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009bde:	4b16      	ldr	r3, [pc, #88]	; (8009c38 <USBD_LL_Init+0x98>)
 8009be0:	2200      	movs	r2, #0
 8009be2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8009be4:	4b14      	ldr	r3, [pc, #80]	; (8009c38 <USBD_LL_Init+0x98>)
 8009be6:	2200      	movs	r2, #0
 8009be8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8009bea:	4b13      	ldr	r3, [pc, #76]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bec:	2200      	movs	r2, #0
 8009bee:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8009bf0:	4b11      	ldr	r3, [pc, #68]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8009bf6:	4b10      	ldr	r3, [pc, #64]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bf8:	2200      	movs	r2, #0
 8009bfa:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8009bfc:	4b0e      	ldr	r3, [pc, #56]	; (8009c38 <USBD_LL_Init+0x98>)
 8009bfe:	2200      	movs	r2, #0
 8009c00:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8009c02:	480d      	ldr	r0, [pc, #52]	; (8009c38 <USBD_LL_Init+0x98>)
 8009c04:	f7f8 fc85 	bl	8002512 <HAL_PCD_Init>
 8009c08:	4603      	mov	r3, r0
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d001      	beq.n	8009c12 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8009c0e:	f7f7 f83d 	bl	8000c8c <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009c12:	2180      	movs	r1, #128	; 0x80
 8009c14:	4808      	ldr	r0, [pc, #32]	; (8009c38 <USBD_LL_Init+0x98>)
 8009c16:	f7f9 fe5a 	bl	80038ce <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8009c1a:	2240      	movs	r2, #64	; 0x40
 8009c1c:	2100      	movs	r1, #0
 8009c1e:	4806      	ldr	r0, [pc, #24]	; (8009c38 <USBD_LL_Init+0x98>)
 8009c20:	f7f9 fe0e 	bl	8003840 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009c24:	2280      	movs	r2, #128	; 0x80
 8009c26:	2101      	movs	r1, #1
 8009c28:	4803      	ldr	r0, [pc, #12]	; (8009c38 <USBD_LL_Init+0x98>)
 8009c2a:	f7f9 fe09 	bl	8003840 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8009c2e:	2300      	movs	r3, #0
}
 8009c30:	4618      	mov	r0, r3
 8009c32:	3708      	adds	r7, #8
 8009c34:	46bd      	mov	sp, r7
 8009c36:	bd80      	pop	{r7, pc}
 8009c38:	24000c28 	.word	0x24000c28
 8009c3c:	40080000 	.word	0x40080000

08009c40 <USBD_LL_DeInit>:
  * @brief  De-Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_DeInit(USBD_HandleTypeDef *pdev)
{
 8009c40:	b580      	push	{r7, lr}
 8009c42:	b084      	sub	sp, #16
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c48:	2300      	movs	r3, #0
 8009c4a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_DeInit(pdev->pData);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009c56:	4618      	mov	r0, r3
 8009c58:	f7f8 fd7f 	bl	800275a <HAL_PCD_DeInit>
 8009c5c:	4603      	mov	r3, r0
 8009c5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c60:	7bfb      	ldrb	r3, [r7, #15]
 8009c62:	4618      	mov	r0, r3
 8009c64:	f000 f966 	bl	8009f34 <USBD_Get_USB_Status>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009c6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3710      	adds	r7, #16
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}

08009c76 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009c76:	b580      	push	{r7, lr}
 8009c78:	b084      	sub	sp, #16
 8009c7a:	af00      	add	r7, sp, #0
 8009c7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009c7e:	2300      	movs	r3, #0
 8009c80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009c82:	2300      	movs	r3, #0
 8009c84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	f7f8 fd87 	bl	80027a0 <HAL_PCD_Start>
 8009c92:	4603      	mov	r3, r0
 8009c94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009c96:	7bfb      	ldrb	r3, [r7, #15]
 8009c98:	4618      	mov	r0, r3
 8009c9a:	f000 f94b 	bl	8009f34 <USBD_Get_USB_Status>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009ca2:	7bbb      	ldrb	r3, [r7, #14]
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3710      	adds	r7, #16
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <USBD_LL_Stop>:
  * @brief  Stops the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Stop(USBD_HandleTypeDef *pdev)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Stop(pdev->pData);
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7f8 fd9f 	bl	8002806 <HAL_PCD_Stop>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009ccc:	7bfb      	ldrb	r3, [r7, #15]
 8009cce:	4618      	mov	r0, r3
 8009cd0:	f000 f930 	bl	8009f34 <USBD_Get_USB_Status>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009cd8:	7bbb      	ldrb	r3, [r7, #14]
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3710      	adds	r7, #16
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}

08009ce2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009ce2:	b580      	push	{r7, lr}
 8009ce4:	b084      	sub	sp, #16
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	6078      	str	r0, [r7, #4]
 8009cea:	4608      	mov	r0, r1
 8009cec:	4611      	mov	r1, r2
 8009cee:	461a      	mov	r2, r3
 8009cf0:	4603      	mov	r3, r0
 8009cf2:	70fb      	strb	r3, [r7, #3]
 8009cf4:	460b      	mov	r3, r1
 8009cf6:	70bb      	strb	r3, [r7, #2]
 8009cf8:	4613      	mov	r3, r2
 8009cfa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d00:	2300      	movs	r3, #0
 8009d02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009d0a:	78bb      	ldrb	r3, [r7, #2]
 8009d0c:	883a      	ldrh	r2, [r7, #0]
 8009d0e:	78f9      	ldrb	r1, [r7, #3]
 8009d10:	f7f9 f9b6 	bl	8003080 <HAL_PCD_EP_Open>
 8009d14:	4603      	mov	r3, r0
 8009d16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d18:	7bfb      	ldrb	r3, [r7, #15]
 8009d1a:	4618      	mov	r0, r3
 8009d1c:	f000 f90a 	bl	8009f34 <USBD_Get_USB_Status>
 8009d20:	4603      	mov	r3, r0
 8009d22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d24:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d26:	4618      	mov	r0, r3
 8009d28:	3710      	adds	r7, #16
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	bd80      	pop	{r7, pc}

08009d2e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d2e:	b580      	push	{r7, lr}
 8009d30:	b084      	sub	sp, #16
 8009d32:	af00      	add	r7, sp, #0
 8009d34:	6078      	str	r0, [r7, #4]
 8009d36:	460b      	mov	r3, r1
 8009d38:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d3e:	2300      	movs	r3, #0
 8009d40:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009d48:	78fa      	ldrb	r2, [r7, #3]
 8009d4a:	4611      	mov	r1, r2
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f7f9 f9ff 	bl	8003150 <HAL_PCD_EP_Close>
 8009d52:	4603      	mov	r3, r0
 8009d54:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d56:	7bfb      	ldrb	r3, [r7, #15]
 8009d58:	4618      	mov	r0, r3
 8009d5a:	f000 f8eb 	bl	8009f34 <USBD_Get_USB_Status>
 8009d5e:	4603      	mov	r3, r0
 8009d60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009d62:	7bbb      	ldrb	r3, [r7, #14]
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	3710      	adds	r7, #16
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009d6c:	b580      	push	{r7, lr}
 8009d6e:	b084      	sub	sp, #16
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	6078      	str	r0, [r7, #4]
 8009d74:	460b      	mov	r3, r1
 8009d76:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009d86:	78fa      	ldrb	r2, [r7, #3]
 8009d88:	4611      	mov	r1, r2
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f7f9 fabf 	bl	800330e <HAL_PCD_EP_SetStall>
 8009d90:	4603      	mov	r3, r0
 8009d92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009d94:	7bfb      	ldrb	r3, [r7, #15]
 8009d96:	4618      	mov	r0, r3
 8009d98:	f000 f8cc 	bl	8009f34 <USBD_Get_USB_Status>
 8009d9c:	4603      	mov	r3, r0
 8009d9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009da0:	7bbb      	ldrb	r3, [r7, #14]
}
 8009da2:	4618      	mov	r0, r3
 8009da4:	3710      	adds	r7, #16
 8009da6:	46bd      	mov	sp, r7
 8009da8:	bd80      	pop	{r7, pc}

08009daa <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009daa:	b580      	push	{r7, lr}
 8009dac:	b084      	sub	sp, #16
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
 8009db2:	460b      	mov	r3, r1
 8009db4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009db6:	2300      	movs	r3, #0
 8009db8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009dba:	2300      	movs	r3, #0
 8009dbc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009dc4:	78fa      	ldrb	r2, [r7, #3]
 8009dc6:	4611      	mov	r1, r2
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7f9 fb04 	bl	80033d6 <HAL_PCD_EP_ClrStall>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009dd2:	7bfb      	ldrb	r3, [r7, #15]
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f000 f8ad 	bl	8009f34 <USBD_Get_USB_Status>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009dde:	7bbb      	ldrb	r3, [r7, #14]
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3710      	adds	r7, #16
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
 8009df0:	460b      	mov	r3, r1
 8009df2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009dfa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009dfc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	da0b      	bge.n	8009e1c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009e04:	78fb      	ldrb	r3, [r7, #3]
 8009e06:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009e0a:	68f9      	ldr	r1, [r7, #12]
 8009e0c:	4613      	mov	r3, r2
 8009e0e:	00db      	lsls	r3, r3, #3
 8009e10:	1a9b      	subs	r3, r3, r2
 8009e12:	009b      	lsls	r3, r3, #2
 8009e14:	440b      	add	r3, r1
 8009e16:	333e      	adds	r3, #62	; 0x3e
 8009e18:	781b      	ldrb	r3, [r3, #0]
 8009e1a:	e00b      	b.n	8009e34 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009e1c:	78fb      	ldrb	r3, [r7, #3]
 8009e1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009e22:	68f9      	ldr	r1, [r7, #12]
 8009e24:	4613      	mov	r3, r2
 8009e26:	00db      	lsls	r3, r3, #3
 8009e28:	1a9b      	subs	r3, r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	440b      	add	r3, r1
 8009e2e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009e32:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3714      	adds	r7, #20
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3e:	4770      	bx	lr

08009e40 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	6078      	str	r0, [r7, #4]
 8009e48:	460b      	mov	r3, r1
 8009e4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e50:	2300      	movs	r3, #0
 8009e52:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009e5a:	78fa      	ldrb	r2, [r7, #3]
 8009e5c:	4611      	mov	r1, r2
 8009e5e:	4618      	mov	r0, r3
 8009e60:	f7f9 f8e9 	bl	8003036 <HAL_PCD_SetAddress>
 8009e64:	4603      	mov	r3, r0
 8009e66:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009e68:	7bfb      	ldrb	r3, [r7, #15]
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	f000 f862 	bl	8009f34 <USBD_Get_USB_Status>
 8009e70:	4603      	mov	r3, r0
 8009e72:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009e74:	7bbb      	ldrb	r3, [r7, #14]
}
 8009e76:	4618      	mov	r0, r3
 8009e78:	3710      	adds	r7, #16
 8009e7a:	46bd      	mov	sp, r7
 8009e7c:	bd80      	pop	{r7, pc}

08009e7e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009e7e:	b580      	push	{r7, lr}
 8009e80:	b086      	sub	sp, #24
 8009e82:	af00      	add	r7, sp, #0
 8009e84:	60f8      	str	r0, [r7, #12]
 8009e86:	607a      	str	r2, [r7, #4]
 8009e88:	603b      	str	r3, [r7, #0]
 8009e8a:	460b      	mov	r3, r1
 8009e8c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009e92:	2300      	movs	r3, #0
 8009e94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009e9c:	7af9      	ldrb	r1, [r7, #11]
 8009e9e:	683b      	ldr	r3, [r7, #0]
 8009ea0:	687a      	ldr	r2, [r7, #4]
 8009ea2:	f7f9 f9ea 	bl	800327a <HAL_PCD_EP_Transmit>
 8009ea6:	4603      	mov	r3, r0
 8009ea8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009eaa:	7dfb      	ldrb	r3, [r7, #23]
 8009eac:	4618      	mov	r0, r3
 8009eae:	f000 f841 	bl	8009f34 <USBD_Get_USB_Status>
 8009eb2:	4603      	mov	r3, r0
 8009eb4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009eb6:	7dbb      	ldrb	r3, [r7, #22]
}
 8009eb8:	4618      	mov	r0, r3
 8009eba:	3718      	adds	r7, #24
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	bd80      	pop	{r7, pc}

08009ec0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b086      	sub	sp, #24
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	607a      	str	r2, [r7, #4]
 8009eca:	603b      	str	r3, [r7, #0]
 8009ecc:	460b      	mov	r3, r1
 8009ece:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009ed4:	2300      	movs	r3, #0
 8009ed6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009ede:	7af9      	ldrb	r1, [r7, #11]
 8009ee0:	683b      	ldr	r3, [r7, #0]
 8009ee2:	687a      	ldr	r2, [r7, #4]
 8009ee4:	f7f9 f97e 	bl	80031e4 <HAL_PCD_EP_Receive>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009eec:	7dfb      	ldrb	r3, [r7, #23]
 8009eee:	4618      	mov	r0, r3
 8009ef0:	f000 f820 	bl	8009f34 <USBD_Get_USB_Status>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009ef8:	7dbb      	ldrb	r3, [r7, #22]
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3718      	adds	r7, #24
 8009efe:	46bd      	mov	sp, r7
 8009f00:	bd80      	pop	{r7, pc}
	...

08009f04 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b083      	sub	sp, #12
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CUSTOM_HID_HandleTypeDef)/4+1)];/* On 32-bit boundary */
  return mem;
 8009f0c:	4b03      	ldr	r3, [pc, #12]	; (8009f1c <USBD_static_malloc+0x18>)
}
 8009f0e:	4618      	mov	r0, r3
 8009f10:	370c      	adds	r7, #12
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr
 8009f1a:	bf00      	nop
 8009f1c:	240005fc 	.word	0x240005fc

08009f20 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b083      	sub	sp, #12
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]

}
 8009f28:	bf00      	nop
 8009f2a:	370c      	adds	r7, #12
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f32:	4770      	bx	lr

08009f34 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009f34:	b480      	push	{r7}
 8009f36:	b085      	sub	sp, #20
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	4603      	mov	r3, r0
 8009f3c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009f42:	79fb      	ldrb	r3, [r7, #7]
 8009f44:	2b03      	cmp	r3, #3
 8009f46:	d817      	bhi.n	8009f78 <USBD_Get_USB_Status+0x44>
 8009f48:	a201      	add	r2, pc, #4	; (adr r2, 8009f50 <USBD_Get_USB_Status+0x1c>)
 8009f4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f4e:	bf00      	nop
 8009f50:	08009f61 	.word	0x08009f61
 8009f54:	08009f67 	.word	0x08009f67
 8009f58:	08009f6d 	.word	0x08009f6d
 8009f5c:	08009f73 	.word	0x08009f73
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009f60:	2300      	movs	r3, #0
 8009f62:	73fb      	strb	r3, [r7, #15]
    break;
 8009f64:	e00b      	b.n	8009f7e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009f66:	2303      	movs	r3, #3
 8009f68:	73fb      	strb	r3, [r7, #15]
    break;
 8009f6a:	e008      	b.n	8009f7e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009f6c:	2301      	movs	r3, #1
 8009f6e:	73fb      	strb	r3, [r7, #15]
    break;
 8009f70:	e005      	b.n	8009f7e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009f72:	2303      	movs	r3, #3
 8009f74:	73fb      	strb	r3, [r7, #15]
    break;
 8009f76:	e002      	b.n	8009f7e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009f78:	2303      	movs	r3, #3
 8009f7a:	73fb      	strb	r3, [r7, #15]
    break;
 8009f7c:	bf00      	nop
  }
  return usb_status;
 8009f7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	3714      	adds	r7, #20
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr

08009f8c <__errno>:
 8009f8c:	4b01      	ldr	r3, [pc, #4]	; (8009f94 <__errno+0x8>)
 8009f8e:	6818      	ldr	r0, [r3, #0]
 8009f90:	4770      	bx	lr
 8009f92:	bf00      	nop
 8009f94:	24000164 	.word	0x24000164

08009f98 <__libc_init_array>:
 8009f98:	b570      	push	{r4, r5, r6, lr}
 8009f9a:	4d0d      	ldr	r5, [pc, #52]	; (8009fd0 <__libc_init_array+0x38>)
 8009f9c:	4c0d      	ldr	r4, [pc, #52]	; (8009fd4 <__libc_init_array+0x3c>)
 8009f9e:	1b64      	subs	r4, r4, r5
 8009fa0:	10a4      	asrs	r4, r4, #2
 8009fa2:	2600      	movs	r6, #0
 8009fa4:	42a6      	cmp	r6, r4
 8009fa6:	d109      	bne.n	8009fbc <__libc_init_array+0x24>
 8009fa8:	4d0b      	ldr	r5, [pc, #44]	; (8009fd8 <__libc_init_array+0x40>)
 8009faa:	4c0c      	ldr	r4, [pc, #48]	; (8009fdc <__libc_init_array+0x44>)
 8009fac:	f000 fc5c 	bl	800a868 <_init>
 8009fb0:	1b64      	subs	r4, r4, r5
 8009fb2:	10a4      	asrs	r4, r4, #2
 8009fb4:	2600      	movs	r6, #0
 8009fb6:	42a6      	cmp	r6, r4
 8009fb8:	d105      	bne.n	8009fc6 <__libc_init_array+0x2e>
 8009fba:	bd70      	pop	{r4, r5, r6, pc}
 8009fbc:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fc0:	4798      	blx	r3
 8009fc2:	3601      	adds	r6, #1
 8009fc4:	e7ee      	b.n	8009fa4 <__libc_init_array+0xc>
 8009fc6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009fca:	4798      	blx	r3
 8009fcc:	3601      	adds	r6, #1
 8009fce:	e7f2      	b.n	8009fb6 <__libc_init_array+0x1e>
 8009fd0:	0800a974 	.word	0x0800a974
 8009fd4:	0800a974 	.word	0x0800a974
 8009fd8:	0800a974 	.word	0x0800a974
 8009fdc:	0800a978 	.word	0x0800a978

08009fe0 <memcmp>:
 8009fe0:	b530      	push	{r4, r5, lr}
 8009fe2:	3901      	subs	r1, #1
 8009fe4:	2400      	movs	r4, #0
 8009fe6:	42a2      	cmp	r2, r4
 8009fe8:	d101      	bne.n	8009fee <memcmp+0xe>
 8009fea:	2000      	movs	r0, #0
 8009fec:	e005      	b.n	8009ffa <memcmp+0x1a>
 8009fee:	5d03      	ldrb	r3, [r0, r4]
 8009ff0:	3401      	adds	r4, #1
 8009ff2:	5d0d      	ldrb	r5, [r1, r4]
 8009ff4:	42ab      	cmp	r3, r5
 8009ff6:	d0f6      	beq.n	8009fe6 <memcmp+0x6>
 8009ff8:	1b58      	subs	r0, r3, r5
 8009ffa:	bd30      	pop	{r4, r5, pc}

08009ffc <memset>:
 8009ffc:	4402      	add	r2, r0
 8009ffe:	4603      	mov	r3, r0
 800a000:	4293      	cmp	r3, r2
 800a002:	d100      	bne.n	800a006 <memset+0xa>
 800a004:	4770      	bx	lr
 800a006:	f803 1b01 	strb.w	r1, [r3], #1
 800a00a:	e7f9      	b.n	800a000 <memset+0x4>

0800a00c <siprintf>:
 800a00c:	b40e      	push	{r1, r2, r3}
 800a00e:	b500      	push	{lr}
 800a010:	b09c      	sub	sp, #112	; 0x70
 800a012:	ab1d      	add	r3, sp, #116	; 0x74
 800a014:	9002      	str	r0, [sp, #8]
 800a016:	9006      	str	r0, [sp, #24]
 800a018:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a01c:	4809      	ldr	r0, [pc, #36]	; (800a044 <siprintf+0x38>)
 800a01e:	9107      	str	r1, [sp, #28]
 800a020:	9104      	str	r1, [sp, #16]
 800a022:	4909      	ldr	r1, [pc, #36]	; (800a048 <siprintf+0x3c>)
 800a024:	f853 2b04 	ldr.w	r2, [r3], #4
 800a028:	9105      	str	r1, [sp, #20]
 800a02a:	6800      	ldr	r0, [r0, #0]
 800a02c:	9301      	str	r3, [sp, #4]
 800a02e:	a902      	add	r1, sp, #8
 800a030:	f000 f868 	bl	800a104 <_svfiprintf_r>
 800a034:	9b02      	ldr	r3, [sp, #8]
 800a036:	2200      	movs	r2, #0
 800a038:	701a      	strb	r2, [r3, #0]
 800a03a:	b01c      	add	sp, #112	; 0x70
 800a03c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a040:	b003      	add	sp, #12
 800a042:	4770      	bx	lr
 800a044:	24000164 	.word	0x24000164
 800a048:	ffff0208 	.word	0xffff0208

0800a04c <__ssputs_r>:
 800a04c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a050:	688e      	ldr	r6, [r1, #8]
 800a052:	429e      	cmp	r6, r3
 800a054:	4682      	mov	sl, r0
 800a056:	460c      	mov	r4, r1
 800a058:	4690      	mov	r8, r2
 800a05a:	461f      	mov	r7, r3
 800a05c:	d838      	bhi.n	800a0d0 <__ssputs_r+0x84>
 800a05e:	898a      	ldrh	r2, [r1, #12]
 800a060:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a064:	d032      	beq.n	800a0cc <__ssputs_r+0x80>
 800a066:	6825      	ldr	r5, [r4, #0]
 800a068:	6909      	ldr	r1, [r1, #16]
 800a06a:	eba5 0901 	sub.w	r9, r5, r1
 800a06e:	6965      	ldr	r5, [r4, #20]
 800a070:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a074:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a078:	3301      	adds	r3, #1
 800a07a:	444b      	add	r3, r9
 800a07c:	106d      	asrs	r5, r5, #1
 800a07e:	429d      	cmp	r5, r3
 800a080:	bf38      	it	cc
 800a082:	461d      	movcc	r5, r3
 800a084:	0553      	lsls	r3, r2, #21
 800a086:	d531      	bpl.n	800a0ec <__ssputs_r+0xa0>
 800a088:	4629      	mov	r1, r5
 800a08a:	f000 fb47 	bl	800a71c <_malloc_r>
 800a08e:	4606      	mov	r6, r0
 800a090:	b950      	cbnz	r0, 800a0a8 <__ssputs_r+0x5c>
 800a092:	230c      	movs	r3, #12
 800a094:	f8ca 3000 	str.w	r3, [sl]
 800a098:	89a3      	ldrh	r3, [r4, #12]
 800a09a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a09e:	81a3      	strh	r3, [r4, #12]
 800a0a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a0a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a8:	6921      	ldr	r1, [r4, #16]
 800a0aa:	464a      	mov	r2, r9
 800a0ac:	f000 fabe 	bl	800a62c <memcpy>
 800a0b0:	89a3      	ldrh	r3, [r4, #12]
 800a0b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a0b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0ba:	81a3      	strh	r3, [r4, #12]
 800a0bc:	6126      	str	r6, [r4, #16]
 800a0be:	6165      	str	r5, [r4, #20]
 800a0c0:	444e      	add	r6, r9
 800a0c2:	eba5 0509 	sub.w	r5, r5, r9
 800a0c6:	6026      	str	r6, [r4, #0]
 800a0c8:	60a5      	str	r5, [r4, #8]
 800a0ca:	463e      	mov	r6, r7
 800a0cc:	42be      	cmp	r6, r7
 800a0ce:	d900      	bls.n	800a0d2 <__ssputs_r+0x86>
 800a0d0:	463e      	mov	r6, r7
 800a0d2:	4632      	mov	r2, r6
 800a0d4:	6820      	ldr	r0, [r4, #0]
 800a0d6:	4641      	mov	r1, r8
 800a0d8:	f000 fab6 	bl	800a648 <memmove>
 800a0dc:	68a3      	ldr	r3, [r4, #8]
 800a0de:	6822      	ldr	r2, [r4, #0]
 800a0e0:	1b9b      	subs	r3, r3, r6
 800a0e2:	4432      	add	r2, r6
 800a0e4:	60a3      	str	r3, [r4, #8]
 800a0e6:	6022      	str	r2, [r4, #0]
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	e7db      	b.n	800a0a4 <__ssputs_r+0x58>
 800a0ec:	462a      	mov	r2, r5
 800a0ee:	f000 fb6f 	bl	800a7d0 <_realloc_r>
 800a0f2:	4606      	mov	r6, r0
 800a0f4:	2800      	cmp	r0, #0
 800a0f6:	d1e1      	bne.n	800a0bc <__ssputs_r+0x70>
 800a0f8:	6921      	ldr	r1, [r4, #16]
 800a0fa:	4650      	mov	r0, sl
 800a0fc:	f000 fabe 	bl	800a67c <_free_r>
 800a100:	e7c7      	b.n	800a092 <__ssputs_r+0x46>
	...

0800a104 <_svfiprintf_r>:
 800a104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a108:	4698      	mov	r8, r3
 800a10a:	898b      	ldrh	r3, [r1, #12]
 800a10c:	061b      	lsls	r3, r3, #24
 800a10e:	b09d      	sub	sp, #116	; 0x74
 800a110:	4607      	mov	r7, r0
 800a112:	460d      	mov	r5, r1
 800a114:	4614      	mov	r4, r2
 800a116:	d50e      	bpl.n	800a136 <_svfiprintf_r+0x32>
 800a118:	690b      	ldr	r3, [r1, #16]
 800a11a:	b963      	cbnz	r3, 800a136 <_svfiprintf_r+0x32>
 800a11c:	2140      	movs	r1, #64	; 0x40
 800a11e:	f000 fafd 	bl	800a71c <_malloc_r>
 800a122:	6028      	str	r0, [r5, #0]
 800a124:	6128      	str	r0, [r5, #16]
 800a126:	b920      	cbnz	r0, 800a132 <_svfiprintf_r+0x2e>
 800a128:	230c      	movs	r3, #12
 800a12a:	603b      	str	r3, [r7, #0]
 800a12c:	f04f 30ff 	mov.w	r0, #4294967295
 800a130:	e0d1      	b.n	800a2d6 <_svfiprintf_r+0x1d2>
 800a132:	2340      	movs	r3, #64	; 0x40
 800a134:	616b      	str	r3, [r5, #20]
 800a136:	2300      	movs	r3, #0
 800a138:	9309      	str	r3, [sp, #36]	; 0x24
 800a13a:	2320      	movs	r3, #32
 800a13c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a140:	f8cd 800c 	str.w	r8, [sp, #12]
 800a144:	2330      	movs	r3, #48	; 0x30
 800a146:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a2f0 <_svfiprintf_r+0x1ec>
 800a14a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a14e:	f04f 0901 	mov.w	r9, #1
 800a152:	4623      	mov	r3, r4
 800a154:	469a      	mov	sl, r3
 800a156:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a15a:	b10a      	cbz	r2, 800a160 <_svfiprintf_r+0x5c>
 800a15c:	2a25      	cmp	r2, #37	; 0x25
 800a15e:	d1f9      	bne.n	800a154 <_svfiprintf_r+0x50>
 800a160:	ebba 0b04 	subs.w	fp, sl, r4
 800a164:	d00b      	beq.n	800a17e <_svfiprintf_r+0x7a>
 800a166:	465b      	mov	r3, fp
 800a168:	4622      	mov	r2, r4
 800a16a:	4629      	mov	r1, r5
 800a16c:	4638      	mov	r0, r7
 800a16e:	f7ff ff6d 	bl	800a04c <__ssputs_r>
 800a172:	3001      	adds	r0, #1
 800a174:	f000 80aa 	beq.w	800a2cc <_svfiprintf_r+0x1c8>
 800a178:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a17a:	445a      	add	r2, fp
 800a17c:	9209      	str	r2, [sp, #36]	; 0x24
 800a17e:	f89a 3000 	ldrb.w	r3, [sl]
 800a182:	2b00      	cmp	r3, #0
 800a184:	f000 80a2 	beq.w	800a2cc <_svfiprintf_r+0x1c8>
 800a188:	2300      	movs	r3, #0
 800a18a:	f04f 32ff 	mov.w	r2, #4294967295
 800a18e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a192:	f10a 0a01 	add.w	sl, sl, #1
 800a196:	9304      	str	r3, [sp, #16]
 800a198:	9307      	str	r3, [sp, #28]
 800a19a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a19e:	931a      	str	r3, [sp, #104]	; 0x68
 800a1a0:	4654      	mov	r4, sl
 800a1a2:	2205      	movs	r2, #5
 800a1a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1a8:	4851      	ldr	r0, [pc, #324]	; (800a2f0 <_svfiprintf_r+0x1ec>)
 800a1aa:	f7f6 f899 	bl	80002e0 <memchr>
 800a1ae:	9a04      	ldr	r2, [sp, #16]
 800a1b0:	b9d8      	cbnz	r0, 800a1ea <_svfiprintf_r+0xe6>
 800a1b2:	06d0      	lsls	r0, r2, #27
 800a1b4:	bf44      	itt	mi
 800a1b6:	2320      	movmi	r3, #32
 800a1b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1bc:	0711      	lsls	r1, r2, #28
 800a1be:	bf44      	itt	mi
 800a1c0:	232b      	movmi	r3, #43	; 0x2b
 800a1c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1c6:	f89a 3000 	ldrb.w	r3, [sl]
 800a1ca:	2b2a      	cmp	r3, #42	; 0x2a
 800a1cc:	d015      	beq.n	800a1fa <_svfiprintf_r+0xf6>
 800a1ce:	9a07      	ldr	r2, [sp, #28]
 800a1d0:	4654      	mov	r4, sl
 800a1d2:	2000      	movs	r0, #0
 800a1d4:	f04f 0c0a 	mov.w	ip, #10
 800a1d8:	4621      	mov	r1, r4
 800a1da:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1de:	3b30      	subs	r3, #48	; 0x30
 800a1e0:	2b09      	cmp	r3, #9
 800a1e2:	d94e      	bls.n	800a282 <_svfiprintf_r+0x17e>
 800a1e4:	b1b0      	cbz	r0, 800a214 <_svfiprintf_r+0x110>
 800a1e6:	9207      	str	r2, [sp, #28]
 800a1e8:	e014      	b.n	800a214 <_svfiprintf_r+0x110>
 800a1ea:	eba0 0308 	sub.w	r3, r0, r8
 800a1ee:	fa09 f303 	lsl.w	r3, r9, r3
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	9304      	str	r3, [sp, #16]
 800a1f6:	46a2      	mov	sl, r4
 800a1f8:	e7d2      	b.n	800a1a0 <_svfiprintf_r+0x9c>
 800a1fa:	9b03      	ldr	r3, [sp, #12]
 800a1fc:	1d19      	adds	r1, r3, #4
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	9103      	str	r1, [sp, #12]
 800a202:	2b00      	cmp	r3, #0
 800a204:	bfbb      	ittet	lt
 800a206:	425b      	neglt	r3, r3
 800a208:	f042 0202 	orrlt.w	r2, r2, #2
 800a20c:	9307      	strge	r3, [sp, #28]
 800a20e:	9307      	strlt	r3, [sp, #28]
 800a210:	bfb8      	it	lt
 800a212:	9204      	strlt	r2, [sp, #16]
 800a214:	7823      	ldrb	r3, [r4, #0]
 800a216:	2b2e      	cmp	r3, #46	; 0x2e
 800a218:	d10c      	bne.n	800a234 <_svfiprintf_r+0x130>
 800a21a:	7863      	ldrb	r3, [r4, #1]
 800a21c:	2b2a      	cmp	r3, #42	; 0x2a
 800a21e:	d135      	bne.n	800a28c <_svfiprintf_r+0x188>
 800a220:	9b03      	ldr	r3, [sp, #12]
 800a222:	1d1a      	adds	r2, r3, #4
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	9203      	str	r2, [sp, #12]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	bfb8      	it	lt
 800a22c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a230:	3402      	adds	r4, #2
 800a232:	9305      	str	r3, [sp, #20]
 800a234:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a300 <_svfiprintf_r+0x1fc>
 800a238:	7821      	ldrb	r1, [r4, #0]
 800a23a:	2203      	movs	r2, #3
 800a23c:	4650      	mov	r0, sl
 800a23e:	f7f6 f84f 	bl	80002e0 <memchr>
 800a242:	b140      	cbz	r0, 800a256 <_svfiprintf_r+0x152>
 800a244:	2340      	movs	r3, #64	; 0x40
 800a246:	eba0 000a 	sub.w	r0, r0, sl
 800a24a:	fa03 f000 	lsl.w	r0, r3, r0
 800a24e:	9b04      	ldr	r3, [sp, #16]
 800a250:	4303      	orrs	r3, r0
 800a252:	3401      	adds	r4, #1
 800a254:	9304      	str	r3, [sp, #16]
 800a256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a25a:	4826      	ldr	r0, [pc, #152]	; (800a2f4 <_svfiprintf_r+0x1f0>)
 800a25c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a260:	2206      	movs	r2, #6
 800a262:	f7f6 f83d 	bl	80002e0 <memchr>
 800a266:	2800      	cmp	r0, #0
 800a268:	d038      	beq.n	800a2dc <_svfiprintf_r+0x1d8>
 800a26a:	4b23      	ldr	r3, [pc, #140]	; (800a2f8 <_svfiprintf_r+0x1f4>)
 800a26c:	bb1b      	cbnz	r3, 800a2b6 <_svfiprintf_r+0x1b2>
 800a26e:	9b03      	ldr	r3, [sp, #12]
 800a270:	3307      	adds	r3, #7
 800a272:	f023 0307 	bic.w	r3, r3, #7
 800a276:	3308      	adds	r3, #8
 800a278:	9303      	str	r3, [sp, #12]
 800a27a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a27c:	4433      	add	r3, r6
 800a27e:	9309      	str	r3, [sp, #36]	; 0x24
 800a280:	e767      	b.n	800a152 <_svfiprintf_r+0x4e>
 800a282:	fb0c 3202 	mla	r2, ip, r2, r3
 800a286:	460c      	mov	r4, r1
 800a288:	2001      	movs	r0, #1
 800a28a:	e7a5      	b.n	800a1d8 <_svfiprintf_r+0xd4>
 800a28c:	2300      	movs	r3, #0
 800a28e:	3401      	adds	r4, #1
 800a290:	9305      	str	r3, [sp, #20]
 800a292:	4619      	mov	r1, r3
 800a294:	f04f 0c0a 	mov.w	ip, #10
 800a298:	4620      	mov	r0, r4
 800a29a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a29e:	3a30      	subs	r2, #48	; 0x30
 800a2a0:	2a09      	cmp	r2, #9
 800a2a2:	d903      	bls.n	800a2ac <_svfiprintf_r+0x1a8>
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d0c5      	beq.n	800a234 <_svfiprintf_r+0x130>
 800a2a8:	9105      	str	r1, [sp, #20]
 800a2aa:	e7c3      	b.n	800a234 <_svfiprintf_r+0x130>
 800a2ac:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2b0:	4604      	mov	r4, r0
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	e7f0      	b.n	800a298 <_svfiprintf_r+0x194>
 800a2b6:	ab03      	add	r3, sp, #12
 800a2b8:	9300      	str	r3, [sp, #0]
 800a2ba:	462a      	mov	r2, r5
 800a2bc:	4b0f      	ldr	r3, [pc, #60]	; (800a2fc <_svfiprintf_r+0x1f8>)
 800a2be:	a904      	add	r1, sp, #16
 800a2c0:	4638      	mov	r0, r7
 800a2c2:	f3af 8000 	nop.w
 800a2c6:	1c42      	adds	r2, r0, #1
 800a2c8:	4606      	mov	r6, r0
 800a2ca:	d1d6      	bne.n	800a27a <_svfiprintf_r+0x176>
 800a2cc:	89ab      	ldrh	r3, [r5, #12]
 800a2ce:	065b      	lsls	r3, r3, #25
 800a2d0:	f53f af2c 	bmi.w	800a12c <_svfiprintf_r+0x28>
 800a2d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2d6:	b01d      	add	sp, #116	; 0x74
 800a2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2dc:	ab03      	add	r3, sp, #12
 800a2de:	9300      	str	r3, [sp, #0]
 800a2e0:	462a      	mov	r2, r5
 800a2e2:	4b06      	ldr	r3, [pc, #24]	; (800a2fc <_svfiprintf_r+0x1f8>)
 800a2e4:	a904      	add	r1, sp, #16
 800a2e6:	4638      	mov	r0, r7
 800a2e8:	f000 f87a 	bl	800a3e0 <_printf_i>
 800a2ec:	e7eb      	b.n	800a2c6 <_svfiprintf_r+0x1c2>
 800a2ee:	bf00      	nop
 800a2f0:	0800a940 	.word	0x0800a940
 800a2f4:	0800a94a 	.word	0x0800a94a
 800a2f8:	00000000 	.word	0x00000000
 800a2fc:	0800a04d 	.word	0x0800a04d
 800a300:	0800a946 	.word	0x0800a946

0800a304 <_printf_common>:
 800a304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a308:	4616      	mov	r6, r2
 800a30a:	4699      	mov	r9, r3
 800a30c:	688a      	ldr	r2, [r1, #8]
 800a30e:	690b      	ldr	r3, [r1, #16]
 800a310:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a314:	4293      	cmp	r3, r2
 800a316:	bfb8      	it	lt
 800a318:	4613      	movlt	r3, r2
 800a31a:	6033      	str	r3, [r6, #0]
 800a31c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a320:	4607      	mov	r7, r0
 800a322:	460c      	mov	r4, r1
 800a324:	b10a      	cbz	r2, 800a32a <_printf_common+0x26>
 800a326:	3301      	adds	r3, #1
 800a328:	6033      	str	r3, [r6, #0]
 800a32a:	6823      	ldr	r3, [r4, #0]
 800a32c:	0699      	lsls	r1, r3, #26
 800a32e:	bf42      	ittt	mi
 800a330:	6833      	ldrmi	r3, [r6, #0]
 800a332:	3302      	addmi	r3, #2
 800a334:	6033      	strmi	r3, [r6, #0]
 800a336:	6825      	ldr	r5, [r4, #0]
 800a338:	f015 0506 	ands.w	r5, r5, #6
 800a33c:	d106      	bne.n	800a34c <_printf_common+0x48>
 800a33e:	f104 0a19 	add.w	sl, r4, #25
 800a342:	68e3      	ldr	r3, [r4, #12]
 800a344:	6832      	ldr	r2, [r6, #0]
 800a346:	1a9b      	subs	r3, r3, r2
 800a348:	42ab      	cmp	r3, r5
 800a34a:	dc26      	bgt.n	800a39a <_printf_common+0x96>
 800a34c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a350:	1e13      	subs	r3, r2, #0
 800a352:	6822      	ldr	r2, [r4, #0]
 800a354:	bf18      	it	ne
 800a356:	2301      	movne	r3, #1
 800a358:	0692      	lsls	r2, r2, #26
 800a35a:	d42b      	bmi.n	800a3b4 <_printf_common+0xb0>
 800a35c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a360:	4649      	mov	r1, r9
 800a362:	4638      	mov	r0, r7
 800a364:	47c0      	blx	r8
 800a366:	3001      	adds	r0, #1
 800a368:	d01e      	beq.n	800a3a8 <_printf_common+0xa4>
 800a36a:	6823      	ldr	r3, [r4, #0]
 800a36c:	68e5      	ldr	r5, [r4, #12]
 800a36e:	6832      	ldr	r2, [r6, #0]
 800a370:	f003 0306 	and.w	r3, r3, #6
 800a374:	2b04      	cmp	r3, #4
 800a376:	bf08      	it	eq
 800a378:	1aad      	subeq	r5, r5, r2
 800a37a:	68a3      	ldr	r3, [r4, #8]
 800a37c:	6922      	ldr	r2, [r4, #16]
 800a37e:	bf0c      	ite	eq
 800a380:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a384:	2500      	movne	r5, #0
 800a386:	4293      	cmp	r3, r2
 800a388:	bfc4      	itt	gt
 800a38a:	1a9b      	subgt	r3, r3, r2
 800a38c:	18ed      	addgt	r5, r5, r3
 800a38e:	2600      	movs	r6, #0
 800a390:	341a      	adds	r4, #26
 800a392:	42b5      	cmp	r5, r6
 800a394:	d11a      	bne.n	800a3cc <_printf_common+0xc8>
 800a396:	2000      	movs	r0, #0
 800a398:	e008      	b.n	800a3ac <_printf_common+0xa8>
 800a39a:	2301      	movs	r3, #1
 800a39c:	4652      	mov	r2, sl
 800a39e:	4649      	mov	r1, r9
 800a3a0:	4638      	mov	r0, r7
 800a3a2:	47c0      	blx	r8
 800a3a4:	3001      	adds	r0, #1
 800a3a6:	d103      	bne.n	800a3b0 <_printf_common+0xac>
 800a3a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a3ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a3b0:	3501      	adds	r5, #1
 800a3b2:	e7c6      	b.n	800a342 <_printf_common+0x3e>
 800a3b4:	18e1      	adds	r1, r4, r3
 800a3b6:	1c5a      	adds	r2, r3, #1
 800a3b8:	2030      	movs	r0, #48	; 0x30
 800a3ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a3be:	4422      	add	r2, r4
 800a3c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a3c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a3c8:	3302      	adds	r3, #2
 800a3ca:	e7c7      	b.n	800a35c <_printf_common+0x58>
 800a3cc:	2301      	movs	r3, #1
 800a3ce:	4622      	mov	r2, r4
 800a3d0:	4649      	mov	r1, r9
 800a3d2:	4638      	mov	r0, r7
 800a3d4:	47c0      	blx	r8
 800a3d6:	3001      	adds	r0, #1
 800a3d8:	d0e6      	beq.n	800a3a8 <_printf_common+0xa4>
 800a3da:	3601      	adds	r6, #1
 800a3dc:	e7d9      	b.n	800a392 <_printf_common+0x8e>
	...

0800a3e0 <_printf_i>:
 800a3e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3e4:	460c      	mov	r4, r1
 800a3e6:	4691      	mov	r9, r2
 800a3e8:	7e27      	ldrb	r7, [r4, #24]
 800a3ea:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a3ec:	2f78      	cmp	r7, #120	; 0x78
 800a3ee:	4680      	mov	r8, r0
 800a3f0:	469a      	mov	sl, r3
 800a3f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a3f6:	d807      	bhi.n	800a408 <_printf_i+0x28>
 800a3f8:	2f62      	cmp	r7, #98	; 0x62
 800a3fa:	d80a      	bhi.n	800a412 <_printf_i+0x32>
 800a3fc:	2f00      	cmp	r7, #0
 800a3fe:	f000 80d8 	beq.w	800a5b2 <_printf_i+0x1d2>
 800a402:	2f58      	cmp	r7, #88	; 0x58
 800a404:	f000 80a3 	beq.w	800a54e <_printf_i+0x16e>
 800a408:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a40c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a410:	e03a      	b.n	800a488 <_printf_i+0xa8>
 800a412:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a416:	2b15      	cmp	r3, #21
 800a418:	d8f6      	bhi.n	800a408 <_printf_i+0x28>
 800a41a:	a001      	add	r0, pc, #4	; (adr r0, 800a420 <_printf_i+0x40>)
 800a41c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800a420:	0800a479 	.word	0x0800a479
 800a424:	0800a48d 	.word	0x0800a48d
 800a428:	0800a409 	.word	0x0800a409
 800a42c:	0800a409 	.word	0x0800a409
 800a430:	0800a409 	.word	0x0800a409
 800a434:	0800a409 	.word	0x0800a409
 800a438:	0800a48d 	.word	0x0800a48d
 800a43c:	0800a409 	.word	0x0800a409
 800a440:	0800a409 	.word	0x0800a409
 800a444:	0800a409 	.word	0x0800a409
 800a448:	0800a409 	.word	0x0800a409
 800a44c:	0800a599 	.word	0x0800a599
 800a450:	0800a4bd 	.word	0x0800a4bd
 800a454:	0800a57b 	.word	0x0800a57b
 800a458:	0800a409 	.word	0x0800a409
 800a45c:	0800a409 	.word	0x0800a409
 800a460:	0800a5bb 	.word	0x0800a5bb
 800a464:	0800a409 	.word	0x0800a409
 800a468:	0800a4bd 	.word	0x0800a4bd
 800a46c:	0800a409 	.word	0x0800a409
 800a470:	0800a409 	.word	0x0800a409
 800a474:	0800a583 	.word	0x0800a583
 800a478:	680b      	ldr	r3, [r1, #0]
 800a47a:	1d1a      	adds	r2, r3, #4
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	600a      	str	r2, [r1, #0]
 800a480:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800a484:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a488:	2301      	movs	r3, #1
 800a48a:	e0a3      	b.n	800a5d4 <_printf_i+0x1f4>
 800a48c:	6825      	ldr	r5, [r4, #0]
 800a48e:	6808      	ldr	r0, [r1, #0]
 800a490:	062e      	lsls	r6, r5, #24
 800a492:	f100 0304 	add.w	r3, r0, #4
 800a496:	d50a      	bpl.n	800a4ae <_printf_i+0xce>
 800a498:	6805      	ldr	r5, [r0, #0]
 800a49a:	600b      	str	r3, [r1, #0]
 800a49c:	2d00      	cmp	r5, #0
 800a49e:	da03      	bge.n	800a4a8 <_printf_i+0xc8>
 800a4a0:	232d      	movs	r3, #45	; 0x2d
 800a4a2:	426d      	negs	r5, r5
 800a4a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4a8:	485e      	ldr	r0, [pc, #376]	; (800a624 <_printf_i+0x244>)
 800a4aa:	230a      	movs	r3, #10
 800a4ac:	e019      	b.n	800a4e2 <_printf_i+0x102>
 800a4ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 800a4b2:	6805      	ldr	r5, [r0, #0]
 800a4b4:	600b      	str	r3, [r1, #0]
 800a4b6:	bf18      	it	ne
 800a4b8:	b22d      	sxthne	r5, r5
 800a4ba:	e7ef      	b.n	800a49c <_printf_i+0xbc>
 800a4bc:	680b      	ldr	r3, [r1, #0]
 800a4be:	6825      	ldr	r5, [r4, #0]
 800a4c0:	1d18      	adds	r0, r3, #4
 800a4c2:	6008      	str	r0, [r1, #0]
 800a4c4:	0628      	lsls	r0, r5, #24
 800a4c6:	d501      	bpl.n	800a4cc <_printf_i+0xec>
 800a4c8:	681d      	ldr	r5, [r3, #0]
 800a4ca:	e002      	b.n	800a4d2 <_printf_i+0xf2>
 800a4cc:	0669      	lsls	r1, r5, #25
 800a4ce:	d5fb      	bpl.n	800a4c8 <_printf_i+0xe8>
 800a4d0:	881d      	ldrh	r5, [r3, #0]
 800a4d2:	4854      	ldr	r0, [pc, #336]	; (800a624 <_printf_i+0x244>)
 800a4d4:	2f6f      	cmp	r7, #111	; 0x6f
 800a4d6:	bf0c      	ite	eq
 800a4d8:	2308      	moveq	r3, #8
 800a4da:	230a      	movne	r3, #10
 800a4dc:	2100      	movs	r1, #0
 800a4de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a4e2:	6866      	ldr	r6, [r4, #4]
 800a4e4:	60a6      	str	r6, [r4, #8]
 800a4e6:	2e00      	cmp	r6, #0
 800a4e8:	bfa2      	ittt	ge
 800a4ea:	6821      	ldrge	r1, [r4, #0]
 800a4ec:	f021 0104 	bicge.w	r1, r1, #4
 800a4f0:	6021      	strge	r1, [r4, #0]
 800a4f2:	b90d      	cbnz	r5, 800a4f8 <_printf_i+0x118>
 800a4f4:	2e00      	cmp	r6, #0
 800a4f6:	d04d      	beq.n	800a594 <_printf_i+0x1b4>
 800a4f8:	4616      	mov	r6, r2
 800a4fa:	fbb5 f1f3 	udiv	r1, r5, r3
 800a4fe:	fb03 5711 	mls	r7, r3, r1, r5
 800a502:	5dc7      	ldrb	r7, [r0, r7]
 800a504:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a508:	462f      	mov	r7, r5
 800a50a:	42bb      	cmp	r3, r7
 800a50c:	460d      	mov	r5, r1
 800a50e:	d9f4      	bls.n	800a4fa <_printf_i+0x11a>
 800a510:	2b08      	cmp	r3, #8
 800a512:	d10b      	bne.n	800a52c <_printf_i+0x14c>
 800a514:	6823      	ldr	r3, [r4, #0]
 800a516:	07df      	lsls	r7, r3, #31
 800a518:	d508      	bpl.n	800a52c <_printf_i+0x14c>
 800a51a:	6923      	ldr	r3, [r4, #16]
 800a51c:	6861      	ldr	r1, [r4, #4]
 800a51e:	4299      	cmp	r1, r3
 800a520:	bfde      	ittt	le
 800a522:	2330      	movle	r3, #48	; 0x30
 800a524:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a528:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a52c:	1b92      	subs	r2, r2, r6
 800a52e:	6122      	str	r2, [r4, #16]
 800a530:	f8cd a000 	str.w	sl, [sp]
 800a534:	464b      	mov	r3, r9
 800a536:	aa03      	add	r2, sp, #12
 800a538:	4621      	mov	r1, r4
 800a53a:	4640      	mov	r0, r8
 800a53c:	f7ff fee2 	bl	800a304 <_printf_common>
 800a540:	3001      	adds	r0, #1
 800a542:	d14c      	bne.n	800a5de <_printf_i+0x1fe>
 800a544:	f04f 30ff 	mov.w	r0, #4294967295
 800a548:	b004      	add	sp, #16
 800a54a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a54e:	4835      	ldr	r0, [pc, #212]	; (800a624 <_printf_i+0x244>)
 800a550:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a554:	6823      	ldr	r3, [r4, #0]
 800a556:	680e      	ldr	r6, [r1, #0]
 800a558:	061f      	lsls	r7, r3, #24
 800a55a:	f856 5b04 	ldr.w	r5, [r6], #4
 800a55e:	600e      	str	r6, [r1, #0]
 800a560:	d514      	bpl.n	800a58c <_printf_i+0x1ac>
 800a562:	07d9      	lsls	r1, r3, #31
 800a564:	bf44      	itt	mi
 800a566:	f043 0320 	orrmi.w	r3, r3, #32
 800a56a:	6023      	strmi	r3, [r4, #0]
 800a56c:	b91d      	cbnz	r5, 800a576 <_printf_i+0x196>
 800a56e:	6823      	ldr	r3, [r4, #0]
 800a570:	f023 0320 	bic.w	r3, r3, #32
 800a574:	6023      	str	r3, [r4, #0]
 800a576:	2310      	movs	r3, #16
 800a578:	e7b0      	b.n	800a4dc <_printf_i+0xfc>
 800a57a:	6823      	ldr	r3, [r4, #0]
 800a57c:	f043 0320 	orr.w	r3, r3, #32
 800a580:	6023      	str	r3, [r4, #0]
 800a582:	2378      	movs	r3, #120	; 0x78
 800a584:	4828      	ldr	r0, [pc, #160]	; (800a628 <_printf_i+0x248>)
 800a586:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a58a:	e7e3      	b.n	800a554 <_printf_i+0x174>
 800a58c:	065e      	lsls	r6, r3, #25
 800a58e:	bf48      	it	mi
 800a590:	b2ad      	uxthmi	r5, r5
 800a592:	e7e6      	b.n	800a562 <_printf_i+0x182>
 800a594:	4616      	mov	r6, r2
 800a596:	e7bb      	b.n	800a510 <_printf_i+0x130>
 800a598:	680b      	ldr	r3, [r1, #0]
 800a59a:	6826      	ldr	r6, [r4, #0]
 800a59c:	6960      	ldr	r0, [r4, #20]
 800a59e:	1d1d      	adds	r5, r3, #4
 800a5a0:	600d      	str	r5, [r1, #0]
 800a5a2:	0635      	lsls	r5, r6, #24
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	d501      	bpl.n	800a5ac <_printf_i+0x1cc>
 800a5a8:	6018      	str	r0, [r3, #0]
 800a5aa:	e002      	b.n	800a5b2 <_printf_i+0x1d2>
 800a5ac:	0671      	lsls	r1, r6, #25
 800a5ae:	d5fb      	bpl.n	800a5a8 <_printf_i+0x1c8>
 800a5b0:	8018      	strh	r0, [r3, #0]
 800a5b2:	2300      	movs	r3, #0
 800a5b4:	6123      	str	r3, [r4, #16]
 800a5b6:	4616      	mov	r6, r2
 800a5b8:	e7ba      	b.n	800a530 <_printf_i+0x150>
 800a5ba:	680b      	ldr	r3, [r1, #0]
 800a5bc:	1d1a      	adds	r2, r3, #4
 800a5be:	600a      	str	r2, [r1, #0]
 800a5c0:	681e      	ldr	r6, [r3, #0]
 800a5c2:	6862      	ldr	r2, [r4, #4]
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	f7f5 fe8a 	bl	80002e0 <memchr>
 800a5cc:	b108      	cbz	r0, 800a5d2 <_printf_i+0x1f2>
 800a5ce:	1b80      	subs	r0, r0, r6
 800a5d0:	6060      	str	r0, [r4, #4]
 800a5d2:	6863      	ldr	r3, [r4, #4]
 800a5d4:	6123      	str	r3, [r4, #16]
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5dc:	e7a8      	b.n	800a530 <_printf_i+0x150>
 800a5de:	6923      	ldr	r3, [r4, #16]
 800a5e0:	4632      	mov	r2, r6
 800a5e2:	4649      	mov	r1, r9
 800a5e4:	4640      	mov	r0, r8
 800a5e6:	47d0      	blx	sl
 800a5e8:	3001      	adds	r0, #1
 800a5ea:	d0ab      	beq.n	800a544 <_printf_i+0x164>
 800a5ec:	6823      	ldr	r3, [r4, #0]
 800a5ee:	079b      	lsls	r3, r3, #30
 800a5f0:	d413      	bmi.n	800a61a <_printf_i+0x23a>
 800a5f2:	68e0      	ldr	r0, [r4, #12]
 800a5f4:	9b03      	ldr	r3, [sp, #12]
 800a5f6:	4298      	cmp	r0, r3
 800a5f8:	bfb8      	it	lt
 800a5fa:	4618      	movlt	r0, r3
 800a5fc:	e7a4      	b.n	800a548 <_printf_i+0x168>
 800a5fe:	2301      	movs	r3, #1
 800a600:	4632      	mov	r2, r6
 800a602:	4649      	mov	r1, r9
 800a604:	4640      	mov	r0, r8
 800a606:	47d0      	blx	sl
 800a608:	3001      	adds	r0, #1
 800a60a:	d09b      	beq.n	800a544 <_printf_i+0x164>
 800a60c:	3501      	adds	r5, #1
 800a60e:	68e3      	ldr	r3, [r4, #12]
 800a610:	9903      	ldr	r1, [sp, #12]
 800a612:	1a5b      	subs	r3, r3, r1
 800a614:	42ab      	cmp	r3, r5
 800a616:	dcf2      	bgt.n	800a5fe <_printf_i+0x21e>
 800a618:	e7eb      	b.n	800a5f2 <_printf_i+0x212>
 800a61a:	2500      	movs	r5, #0
 800a61c:	f104 0619 	add.w	r6, r4, #25
 800a620:	e7f5      	b.n	800a60e <_printf_i+0x22e>
 800a622:	bf00      	nop
 800a624:	0800a951 	.word	0x0800a951
 800a628:	0800a962 	.word	0x0800a962

0800a62c <memcpy>:
 800a62c:	440a      	add	r2, r1
 800a62e:	4291      	cmp	r1, r2
 800a630:	f100 33ff 	add.w	r3, r0, #4294967295
 800a634:	d100      	bne.n	800a638 <memcpy+0xc>
 800a636:	4770      	bx	lr
 800a638:	b510      	push	{r4, lr}
 800a63a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a63e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a642:	4291      	cmp	r1, r2
 800a644:	d1f9      	bne.n	800a63a <memcpy+0xe>
 800a646:	bd10      	pop	{r4, pc}

0800a648 <memmove>:
 800a648:	4288      	cmp	r0, r1
 800a64a:	b510      	push	{r4, lr}
 800a64c:	eb01 0402 	add.w	r4, r1, r2
 800a650:	d902      	bls.n	800a658 <memmove+0x10>
 800a652:	4284      	cmp	r4, r0
 800a654:	4623      	mov	r3, r4
 800a656:	d807      	bhi.n	800a668 <memmove+0x20>
 800a658:	1e43      	subs	r3, r0, #1
 800a65a:	42a1      	cmp	r1, r4
 800a65c:	d008      	beq.n	800a670 <memmove+0x28>
 800a65e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a662:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a666:	e7f8      	b.n	800a65a <memmove+0x12>
 800a668:	4402      	add	r2, r0
 800a66a:	4601      	mov	r1, r0
 800a66c:	428a      	cmp	r2, r1
 800a66e:	d100      	bne.n	800a672 <memmove+0x2a>
 800a670:	bd10      	pop	{r4, pc}
 800a672:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a676:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a67a:	e7f7      	b.n	800a66c <memmove+0x24>

0800a67c <_free_r>:
 800a67c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a67e:	2900      	cmp	r1, #0
 800a680:	d048      	beq.n	800a714 <_free_r+0x98>
 800a682:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a686:	9001      	str	r0, [sp, #4]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	f1a1 0404 	sub.w	r4, r1, #4
 800a68e:	bfb8      	it	lt
 800a690:	18e4      	addlt	r4, r4, r3
 800a692:	f000 f8d3 	bl	800a83c <__malloc_lock>
 800a696:	4a20      	ldr	r2, [pc, #128]	; (800a718 <_free_r+0x9c>)
 800a698:	9801      	ldr	r0, [sp, #4]
 800a69a:	6813      	ldr	r3, [r2, #0]
 800a69c:	4615      	mov	r5, r2
 800a69e:	b933      	cbnz	r3, 800a6ae <_free_r+0x32>
 800a6a0:	6063      	str	r3, [r4, #4]
 800a6a2:	6014      	str	r4, [r2, #0]
 800a6a4:	b003      	add	sp, #12
 800a6a6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a6aa:	f000 b8cd 	b.w	800a848 <__malloc_unlock>
 800a6ae:	42a3      	cmp	r3, r4
 800a6b0:	d90b      	bls.n	800a6ca <_free_r+0x4e>
 800a6b2:	6821      	ldr	r1, [r4, #0]
 800a6b4:	1862      	adds	r2, r4, r1
 800a6b6:	4293      	cmp	r3, r2
 800a6b8:	bf04      	itt	eq
 800a6ba:	681a      	ldreq	r2, [r3, #0]
 800a6bc:	685b      	ldreq	r3, [r3, #4]
 800a6be:	6063      	str	r3, [r4, #4]
 800a6c0:	bf04      	itt	eq
 800a6c2:	1852      	addeq	r2, r2, r1
 800a6c4:	6022      	streq	r2, [r4, #0]
 800a6c6:	602c      	str	r4, [r5, #0]
 800a6c8:	e7ec      	b.n	800a6a4 <_free_r+0x28>
 800a6ca:	461a      	mov	r2, r3
 800a6cc:	685b      	ldr	r3, [r3, #4]
 800a6ce:	b10b      	cbz	r3, 800a6d4 <_free_r+0x58>
 800a6d0:	42a3      	cmp	r3, r4
 800a6d2:	d9fa      	bls.n	800a6ca <_free_r+0x4e>
 800a6d4:	6811      	ldr	r1, [r2, #0]
 800a6d6:	1855      	adds	r5, r2, r1
 800a6d8:	42a5      	cmp	r5, r4
 800a6da:	d10b      	bne.n	800a6f4 <_free_r+0x78>
 800a6dc:	6824      	ldr	r4, [r4, #0]
 800a6de:	4421      	add	r1, r4
 800a6e0:	1854      	adds	r4, r2, r1
 800a6e2:	42a3      	cmp	r3, r4
 800a6e4:	6011      	str	r1, [r2, #0]
 800a6e6:	d1dd      	bne.n	800a6a4 <_free_r+0x28>
 800a6e8:	681c      	ldr	r4, [r3, #0]
 800a6ea:	685b      	ldr	r3, [r3, #4]
 800a6ec:	6053      	str	r3, [r2, #4]
 800a6ee:	4421      	add	r1, r4
 800a6f0:	6011      	str	r1, [r2, #0]
 800a6f2:	e7d7      	b.n	800a6a4 <_free_r+0x28>
 800a6f4:	d902      	bls.n	800a6fc <_free_r+0x80>
 800a6f6:	230c      	movs	r3, #12
 800a6f8:	6003      	str	r3, [r0, #0]
 800a6fa:	e7d3      	b.n	800a6a4 <_free_r+0x28>
 800a6fc:	6825      	ldr	r5, [r4, #0]
 800a6fe:	1961      	adds	r1, r4, r5
 800a700:	428b      	cmp	r3, r1
 800a702:	bf04      	itt	eq
 800a704:	6819      	ldreq	r1, [r3, #0]
 800a706:	685b      	ldreq	r3, [r3, #4]
 800a708:	6063      	str	r3, [r4, #4]
 800a70a:	bf04      	itt	eq
 800a70c:	1949      	addeq	r1, r1, r5
 800a70e:	6021      	streq	r1, [r4, #0]
 800a710:	6054      	str	r4, [r2, #4]
 800a712:	e7c7      	b.n	800a6a4 <_free_r+0x28>
 800a714:	b003      	add	sp, #12
 800a716:	bd30      	pop	{r4, r5, pc}
 800a718:	24000654 	.word	0x24000654

0800a71c <_malloc_r>:
 800a71c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a71e:	1ccd      	adds	r5, r1, #3
 800a720:	f025 0503 	bic.w	r5, r5, #3
 800a724:	3508      	adds	r5, #8
 800a726:	2d0c      	cmp	r5, #12
 800a728:	bf38      	it	cc
 800a72a:	250c      	movcc	r5, #12
 800a72c:	2d00      	cmp	r5, #0
 800a72e:	4606      	mov	r6, r0
 800a730:	db01      	blt.n	800a736 <_malloc_r+0x1a>
 800a732:	42a9      	cmp	r1, r5
 800a734:	d903      	bls.n	800a73e <_malloc_r+0x22>
 800a736:	230c      	movs	r3, #12
 800a738:	6033      	str	r3, [r6, #0]
 800a73a:	2000      	movs	r0, #0
 800a73c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a73e:	f000 f87d 	bl	800a83c <__malloc_lock>
 800a742:	4921      	ldr	r1, [pc, #132]	; (800a7c8 <_malloc_r+0xac>)
 800a744:	680a      	ldr	r2, [r1, #0]
 800a746:	4614      	mov	r4, r2
 800a748:	b99c      	cbnz	r4, 800a772 <_malloc_r+0x56>
 800a74a:	4f20      	ldr	r7, [pc, #128]	; (800a7cc <_malloc_r+0xb0>)
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	b923      	cbnz	r3, 800a75a <_malloc_r+0x3e>
 800a750:	4621      	mov	r1, r4
 800a752:	4630      	mov	r0, r6
 800a754:	f000 f862 	bl	800a81c <_sbrk_r>
 800a758:	6038      	str	r0, [r7, #0]
 800a75a:	4629      	mov	r1, r5
 800a75c:	4630      	mov	r0, r6
 800a75e:	f000 f85d 	bl	800a81c <_sbrk_r>
 800a762:	1c43      	adds	r3, r0, #1
 800a764:	d123      	bne.n	800a7ae <_malloc_r+0x92>
 800a766:	230c      	movs	r3, #12
 800a768:	6033      	str	r3, [r6, #0]
 800a76a:	4630      	mov	r0, r6
 800a76c:	f000 f86c 	bl	800a848 <__malloc_unlock>
 800a770:	e7e3      	b.n	800a73a <_malloc_r+0x1e>
 800a772:	6823      	ldr	r3, [r4, #0]
 800a774:	1b5b      	subs	r3, r3, r5
 800a776:	d417      	bmi.n	800a7a8 <_malloc_r+0x8c>
 800a778:	2b0b      	cmp	r3, #11
 800a77a:	d903      	bls.n	800a784 <_malloc_r+0x68>
 800a77c:	6023      	str	r3, [r4, #0]
 800a77e:	441c      	add	r4, r3
 800a780:	6025      	str	r5, [r4, #0]
 800a782:	e004      	b.n	800a78e <_malloc_r+0x72>
 800a784:	6863      	ldr	r3, [r4, #4]
 800a786:	42a2      	cmp	r2, r4
 800a788:	bf0c      	ite	eq
 800a78a:	600b      	streq	r3, [r1, #0]
 800a78c:	6053      	strne	r3, [r2, #4]
 800a78e:	4630      	mov	r0, r6
 800a790:	f000 f85a 	bl	800a848 <__malloc_unlock>
 800a794:	f104 000b 	add.w	r0, r4, #11
 800a798:	1d23      	adds	r3, r4, #4
 800a79a:	f020 0007 	bic.w	r0, r0, #7
 800a79e:	1ac2      	subs	r2, r0, r3
 800a7a0:	d0cc      	beq.n	800a73c <_malloc_r+0x20>
 800a7a2:	1a1b      	subs	r3, r3, r0
 800a7a4:	50a3      	str	r3, [r4, r2]
 800a7a6:	e7c9      	b.n	800a73c <_malloc_r+0x20>
 800a7a8:	4622      	mov	r2, r4
 800a7aa:	6864      	ldr	r4, [r4, #4]
 800a7ac:	e7cc      	b.n	800a748 <_malloc_r+0x2c>
 800a7ae:	1cc4      	adds	r4, r0, #3
 800a7b0:	f024 0403 	bic.w	r4, r4, #3
 800a7b4:	42a0      	cmp	r0, r4
 800a7b6:	d0e3      	beq.n	800a780 <_malloc_r+0x64>
 800a7b8:	1a21      	subs	r1, r4, r0
 800a7ba:	4630      	mov	r0, r6
 800a7bc:	f000 f82e 	bl	800a81c <_sbrk_r>
 800a7c0:	3001      	adds	r0, #1
 800a7c2:	d1dd      	bne.n	800a780 <_malloc_r+0x64>
 800a7c4:	e7cf      	b.n	800a766 <_malloc_r+0x4a>
 800a7c6:	bf00      	nop
 800a7c8:	24000654 	.word	0x24000654
 800a7cc:	24000658 	.word	0x24000658

0800a7d0 <_realloc_r>:
 800a7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d2:	4607      	mov	r7, r0
 800a7d4:	4614      	mov	r4, r2
 800a7d6:	460e      	mov	r6, r1
 800a7d8:	b921      	cbnz	r1, 800a7e4 <_realloc_r+0x14>
 800a7da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a7de:	4611      	mov	r1, r2
 800a7e0:	f7ff bf9c 	b.w	800a71c <_malloc_r>
 800a7e4:	b922      	cbnz	r2, 800a7f0 <_realloc_r+0x20>
 800a7e6:	f7ff ff49 	bl	800a67c <_free_r>
 800a7ea:	4625      	mov	r5, r4
 800a7ec:	4628      	mov	r0, r5
 800a7ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7f0:	f000 f830 	bl	800a854 <_malloc_usable_size_r>
 800a7f4:	42a0      	cmp	r0, r4
 800a7f6:	d20f      	bcs.n	800a818 <_realloc_r+0x48>
 800a7f8:	4621      	mov	r1, r4
 800a7fa:	4638      	mov	r0, r7
 800a7fc:	f7ff ff8e 	bl	800a71c <_malloc_r>
 800a800:	4605      	mov	r5, r0
 800a802:	2800      	cmp	r0, #0
 800a804:	d0f2      	beq.n	800a7ec <_realloc_r+0x1c>
 800a806:	4631      	mov	r1, r6
 800a808:	4622      	mov	r2, r4
 800a80a:	f7ff ff0f 	bl	800a62c <memcpy>
 800a80e:	4631      	mov	r1, r6
 800a810:	4638      	mov	r0, r7
 800a812:	f7ff ff33 	bl	800a67c <_free_r>
 800a816:	e7e9      	b.n	800a7ec <_realloc_r+0x1c>
 800a818:	4635      	mov	r5, r6
 800a81a:	e7e7      	b.n	800a7ec <_realloc_r+0x1c>

0800a81c <_sbrk_r>:
 800a81c:	b538      	push	{r3, r4, r5, lr}
 800a81e:	4d06      	ldr	r5, [pc, #24]	; (800a838 <_sbrk_r+0x1c>)
 800a820:	2300      	movs	r3, #0
 800a822:	4604      	mov	r4, r0
 800a824:	4608      	mov	r0, r1
 800a826:	602b      	str	r3, [r5, #0]
 800a828:	f7f6 fc02 	bl	8001030 <_sbrk>
 800a82c:	1c43      	adds	r3, r0, #1
 800a82e:	d102      	bne.n	800a836 <_sbrk_r+0x1a>
 800a830:	682b      	ldr	r3, [r5, #0]
 800a832:	b103      	cbz	r3, 800a836 <_sbrk_r+0x1a>
 800a834:	6023      	str	r3, [r4, #0]
 800a836:	bd38      	pop	{r3, r4, r5, pc}
 800a838:	24001030 	.word	0x24001030

0800a83c <__malloc_lock>:
 800a83c:	4801      	ldr	r0, [pc, #4]	; (800a844 <__malloc_lock+0x8>)
 800a83e:	f000 b811 	b.w	800a864 <__retarget_lock_acquire_recursive>
 800a842:	bf00      	nop
 800a844:	24001038 	.word	0x24001038

0800a848 <__malloc_unlock>:
 800a848:	4801      	ldr	r0, [pc, #4]	; (800a850 <__malloc_unlock+0x8>)
 800a84a:	f000 b80c 	b.w	800a866 <__retarget_lock_release_recursive>
 800a84e:	bf00      	nop
 800a850:	24001038 	.word	0x24001038

0800a854 <_malloc_usable_size_r>:
 800a854:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a858:	1f18      	subs	r0, r3, #4
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	bfbc      	itt	lt
 800a85e:	580b      	ldrlt	r3, [r1, r0]
 800a860:	18c0      	addlt	r0, r0, r3
 800a862:	4770      	bx	lr

0800a864 <__retarget_lock_acquire_recursive>:
 800a864:	4770      	bx	lr

0800a866 <__retarget_lock_release_recursive>:
 800a866:	4770      	bx	lr

0800a868 <_init>:
 800a868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a86a:	bf00      	nop
 800a86c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a86e:	bc08      	pop	{r3}
 800a870:	469e      	mov	lr, r3
 800a872:	4770      	bx	lr

0800a874 <_fini>:
 800a874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a876:	bf00      	nop
 800a878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a87a:	bc08      	pop	{r3}
 800a87c:	469e      	mov	lr, r3
 800a87e:	4770      	bx	lr
