/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(symbol
	(rect 712 160 920 256)
	(text "sprite_block" (rect 5 0 78 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 75 24 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_50MHz" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "clk_50MHz" (rect 21 27 87 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "reset" (rect 21 43 50 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "motion[2..0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
		(text "motion[2..0]" (rect 21 59 92 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 208 32)
		(output)
		(text "hsync" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "hsync" (rect 154 27 187 46)(font "Intel Clear" (font_size 8)))
		(line (pt 208 32)(pt 192 32))
	)
	(port
		(pt 208 48)
		(output)
		(text "vsync" (rect 0 0 33 19)(font "Intel Clear" (font_size 8)))
		(text "vsync" (rect 154 43 187 62)(font "Intel Clear" (font_size 8)))
		(line (pt 208 48)(pt 192 48))
	)
	(port
		(pt 208 64)
		(output)
		(text "rgb_out[11..0]" (rect 0 0 84 19)(font "Intel Clear" (font_size 8)))
		(text "rgb_out[11..0]" (rect 103 59 187 78)(font "Intel Clear" (font_size 8)))
		(line (pt 208 64)(pt 192 64)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 192 80))
	)
)
(symbol
	(rect 384 160 576 256)
	(text "nes_block" (rect 5 0 64 19)(font "Intel Clear" (font_size 8)))
	(text "inst3" (rect 8 75 30 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk_50MHz" (rect 0 0 66 19)(font "Intel Clear" (font_size 8)))
		(text "clk_50MHz" (rect 21 27 87 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "reset" (rect 21 43 50 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "data" (rect 0 0 27 19)(font "Intel Clear" (font_size 8)))
		(text "data" (rect 21 59 48 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 192 32)
		(output)
		(text "motion[2..0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
		(text "motion[2..0]" (rect 100 27 171 46)(font "Intel Clear" (font_size 8)))
		(line (pt 192 32)(pt 176 32)(line_width 3))
	)
	(port
		(pt 192 48)
		(output)
		(text "clock" (rect 0 0 29 19)(font "Intel Clear" (font_size 8)))
		(text "clock" (rect 142 43 171 62)(font "Intel Clear" (font_size 8)))
		(line (pt 192 48)(pt 176 48))
	)
	(port
		(pt 192 64)
		(output)
		(text "latch" (rect 0 0 28 19)(font "Intel Clear" (font_size 8)))
		(text "latch" (rect 143 59 171 78)(font "Intel Clear" (font_size 8)))
		(line (pt 192 64)(pt 176 64))
	)
	(drawing
		(rectangle (rect 16 16 176 80))
	)
)
