<table border=2 cellspacing=5 cellpadding=5>
<tr><th>Coverage</th><th>File</th></tr>
100.00% of 33  
<tr><td> 23.26%   </td><td>/home/aren/DiveCANHeadRev2/STM32/Core/Src/PPO2Control/<a href='file:./PPO2Control.c.gcov'>PPO2Control.c</a></td></tr>
 57.14% of 56  
<tr><td> 97.44%   </td><td>/home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/<a href='file:./hw_version.c.gcov'>hw_version.c</a></td></tr>
Creating <a href='file:./flash.c.gcov'>flash.c</a></td></tr>.gcov   Lines executed:100.00% of 134
  Creating <a href='file:./OxygenCell.c.gcov'>OxygenCell.c</a></td></tr>.gcov
File /home/aren/DiveCANHeadRev2/STM32/Core/Src/<a href='file:./configuration.c.gcov'>configuration.c</a></td></tr>   Lines executed:97.44% of 39
File /home/aren/DiveCANHeadRev2/STM32/Core/Src/DiveCAN/<a href='file:./PPO2Transmitter.c.gcov'>PPO2Transmitter.c</a></td></tr>   Lines executed:23.26% of 129
</table>
Running DiveCAN_tests<br>
.................................ERR CODE 1(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:126<br>
ERR CODE 1(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:105<br>
.ERR CODE 2(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:121<br>
.ERR CODE 1(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:115<br>
ERR CODE 1(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:30<br>
..ERR CODE 1(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:105<br>
.ERR CODE 2(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:100<br>
...ERR CODE 1(0x0) AT /home/aren/DiveCANHeadRev2/STM32/Core/Src/Hardware/flash.c:30<br>
.........<br>
.....................00485407................<br>
[32;1mOK (87 tests, 87 ran, 28366 checks, 0 ignored, 0 filtered out, 6 ms)[m<br>
<br>
