Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AHB_master_tb_behav xil_defaultlib.AHB_master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'htrans' is not connected on this instance [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave1_top.v:53]
WARNING: [VRFC 10-5021] port 'valid_aft_split_in' is not connected on this instance [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave1_top.v:66]
WARNING: [VRFC 10-5021] port 'htrans' is not connected on this instance [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave2_top.v:50]
WARNING: [VRFC 10-5021] port 'error' is not connected on this instance [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave2_top.v:59]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'hsplit' [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave2_top.v:75]
WARNING: [VRFC 10-5021] port 'htrans' is not connected on this instance [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave3_top.v:50]
WARNING: [VRFC 10-5021] port 'error' is not connected on this instance [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave3_top.v:59]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'hsplit' [C:/Users/User/Documents/AMBA Real Final/AMBA_AHB_bus/AHB/AHB.srcs/sources_1/new/AHB_slave3_top.v:75]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.AHB_master_module
Compiling module xil_defaultlib.AHB_master
Compiling module xil_defaultlib.AHB_master1_top
Compiling module xil_defaultlib.AHB_master2_module
Compiling module xil_defaultlib.AHB_master2_top
Compiling module xil_defaultlib.AHB_master3_interface
Compiling module xil_defaultlib.AHB_arbiter
Compiling module xil_defaultlib.AHB_decoder
Compiling module xil_defaultlib.AHB_addr_mux
Compiling module xil_defaultlib.AHB_write_data_mux
Compiling module xil_defaultlib.AHB_read_data_mux
Compiling module xil_defaultlib.AHB_slave_module
Compiling module xil_defaultlib.AHB_slave
Compiling module xil_defaultlib.AHB_slave1_top
Compiling module xil_defaultlib.AHB_slave2_top
Compiling module xil_defaultlib.AHB_slave3_top
Compiling module xil_defaultlib.AHB_top_module
Compiling module xil_defaultlib.AHB_master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot AHB_master_tb_behav
