\hypertarget{structdwcotg__dev__out__ep__regs__t}{}\doxysection{dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t结构体 参考}
\label{structdwcotg__dev__out__ep__regs__t}\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}


{\ttfamily \#include $<$dwcotg\+\_\+regs.\+h$>$}

\doxysubsection*{成员变量}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_afb6ee388ad556e6463c87a97f6aa495c}{doepctl}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_adbc39a3d45f1f022bc244cd1e8f7892b}{reserved04}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_a1a286275bd9dba75fac5c1a9f92d1628}{doepint}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_af25640f6a24b0755f1ace28e5d18dd24}{reserved0C}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_a807dfc3fbf75f5a03cccb6012a99916c}{doeptsiz}}
\item 
volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_a08481f74725c1507bcefba3ae8c6282e}{doepdma}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_a63df3786fafdd65c29ec055a6f1cf1e2}{unused}}
\item 
\mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} \mbox{\hyperlink{structdwcotg__dev__out__ep__regs__t_ad3f6094cee35c293e4f1015a4cb75fdf}{doepdmab}}
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Device Logical OUT Endpoint-\/\+Specific Registers. {\itshape Offsets\+: B00h-\/\+CFCh}

There will be one set of endpoint registers per logical endpoint implemented.

{\itshape These registers are visible only in Device mode and must not be accessed in Host mode, as the results are unknown.} 

\doxysubsection{结构体成员变量说明}
\mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_afb6ee388ad556e6463c87a97f6aa495c}\label{structdwcotg__dev__out__ep__regs__t_afb6ee388ad556e6463c87a97f6aa495c}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!doepctl@{doepctl}}
\index{doepctl@{doepctl}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{doepctl}{doepctl}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::doepctl}

Device OUT Endpoint Control Register. {\itshape Offset\+:B00h + (ep\+\_\+num $\ast$ 20h) + 00h} \mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_adbc39a3d45f1f022bc244cd1e8f7892b}\label{structdwcotg__dev__out__ep__regs__t_adbc39a3d45f1f022bc244cd1e8f7892b}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!reserved04@{reserved04}}
\index{reserved04@{reserved04}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{reserved04}{reserved04}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::reserved04}

Reserved. {\itshape Offset\+:B00h + (ep\+\_\+num $\ast$ 20h) + 04h} \mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_a1a286275bd9dba75fac5c1a9f92d1628}\label{structdwcotg__dev__out__ep__regs__t_a1a286275bd9dba75fac5c1a9f92d1628}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!doepint@{doepint}}
\index{doepint@{doepint}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{doepint}{doepint}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::doepint}

Device OUT Endpoint Interrupt Register. {\itshape Offset\+:B00h + (ep\+\_\+num $\ast$ 20h) + 08h} \mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_af25640f6a24b0755f1ace28e5d18dd24}\label{structdwcotg__dev__out__ep__regs__t_af25640f6a24b0755f1ace28e5d18dd24}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!reserved0C@{reserved0C}}
\index{reserved0C@{reserved0C}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{reserved0C}{reserved0C}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::reserved0C}

Reserved. {\itshape Offset\+:B00h + (ep\+\_\+num $\ast$ 20h) + 0Ch} \mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_a807dfc3fbf75f5a03cccb6012a99916c}\label{structdwcotg__dev__out__ep__regs__t_a807dfc3fbf75f5a03cccb6012a99916c}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!doeptsiz@{doeptsiz}}
\index{doeptsiz@{doeptsiz}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{doeptsiz}{doeptsiz}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::doeptsiz}

Device OUT Endpoint Transfer Size Register. {\itshape Offset\+: B00h + (ep\+\_\+num $\ast$ 20h) + 10h} \mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_a08481f74725c1507bcefba3ae8c6282e}\label{structdwcotg__dev__out__ep__regs__t_a08481f74725c1507bcefba3ae8c6282e}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!doepdma@{doepdma}}
\index{doepdma@{doepdma}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{doepdma}{doepdma}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::doepdma}

Device OUT Endpoint DMA Address Register. {\itshape Offset\+:B00h
\begin{DoxyItemize}
\item (ep\+\_\+num $\ast$ 20h) + 14h 
\end{DoxyItemize}}\mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_a63df3786fafdd65c29ec055a6f1cf1e2}\label{structdwcotg__dev__out__ep__regs__t_a63df3786fafdd65c29ec055a6f1cf1e2}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!unused@{unused}}
\index{unused@{unused}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{unused}{unused}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::unused}

Reserved. {\itshape Offset\+:B00h + $\ast$ (ep\+\_\+num $\ast$ 20h) + 18h} \mbox{\Hypertarget{structdwcotg__dev__out__ep__regs__t_ad3f6094cee35c293e4f1015a4cb75fdf}\label{structdwcotg__dev__out__ep__regs__t_ad3f6094cee35c293e4f1015a4cb75fdf}} 
\index{dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}!doepdmab@{doepdmab}}
\index{doepdmab@{doepdmab}!dwcotg\_dev\_out\_ep\_regs\_t@{dwcotg\_dev\_out\_ep\_regs\_t}}
\doxysubsubsection{\texorpdfstring{doepdmab}{doepdmab}}
{\footnotesize\ttfamily \mbox{\hyperlink{arm_2type_8h_a435d1572bf3f880d55459d9805097f62}{uint32\+\_\+t}} dwcotg\+\_\+dev\+\_\+out\+\_\+ep\+\_\+regs\+\_\+t\+::doepdmab}

Device OUT Endpoint DMA Buffer Register. {\itshape Offset\+:B00h
\begin{DoxyItemize}
\item (ep\+\_\+num $\ast$ 20h) + 1Ch 
\end{DoxyItemize}}