// Seed: 2208845367
module module_0 #(
    parameter id_4 = 32'd27
) (
    inout  id_1,
    input  id_2,
    input  id_3,
    output _id_4
);
  logic id_5;
  always @(posedge id_4 or posedge id_3) begin
    id_1[id_4] <= id_3;
  end
  initial SystemTFIdentifier(1'h0);
endmodule
module module_1 #(
    parameter id_3 = 32'd82,
    parameter id_4 = 32'd30
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5
);
  output id_5;
  output _id_4;
  input _id_3;
  input id_2;
  output id_1;
  logic id_6;
  type_8(
      id_1[id_4 : id_3], 1, id_3
  );
endmodule
