Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DUT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DUT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DUT"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : DUT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\ipcore_dir\MultAdd3.v" into library work
Parsing module <MultAdd3>.
Analyzing Verilog file "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\ipcore_dir\MultAdd2.v" into library work
Parsing module <MultAdd2>.
Analyzing Verilog file "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\ipcore_dir\MultAdd1.v" into library work
Parsing module <MultAdd1>.
Analyzing Verilog file "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\ipcore_dir\CORDIC.v" into library work
Parsing module <CORDIC>.
Analyzing Verilog file "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\ComplexMultiplier.v" into library work
Parsing module <ComplexMultiplier>.
Analyzing Verilog file "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\DUT.v" into library work
Parsing module <DUT>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DUT>.

Elaborating module <CORDIC>.

Elaborating module <ComplexMultiplier>.

Elaborating module <MultAdd1>.

Elaborating module <MultAdd2>.
WARNING:HDLCompiler:189 - "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\DUT.v" Line 160: Size mismatch in connection of port <c>. Formal port size is 48-bit while actual signal size is 33-bit.

Elaborating module <MultAdd3>.
WARNING:HDLCompiler:189 - "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\DUT.v" Line 173: Size mismatch in connection of port <c>. Formal port size is 48-bit while actual signal size is 34-bit.
WARNING:HDLCompiler:1127 - "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\DUT.v" Line 177: Assignment to multAdd3_pcout ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\DUT.v" Line 36: Net <Multiplier1_Input1[15]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DUT>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\DUT.v".
        state0 = 2'b00
        state1 = 2'b01
        state2 = 2'b10
        state3 = 2'b11
INFO:Xst:3210 - "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\DUT.v" line 167: Output port <pcout> of the instance <multAdd3> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <Multiplier1_Input1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Multiplier1_Input2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Multiplier2_Input1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Multiplier2_Input2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Multiplier3_Input1> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <Multiplier3_Input2> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <counter>.
    Found 32-bit register for signal <i>.
    Found 32-bit register for signal <j>.
    Found 16-bit register for signal <multAdd1_in1>.
    Found 16-bit register for signal <multAdd2_in1>.
    Found 16-bit register for signal <multAdd3_in1>.
    Found 16-bit register for signal <multAdd1_in2>.
    Found 16-bit register for signal <multAdd2_in2>.
    Found 16-bit register for signal <multAdd3_in2>.
    Found 16-bit register for signal <InputMultiplier1>.
    Found 16-bit register for signal <InputMultiplier2>.
    Found 33-bit register for signal <cordic_in>.
    Found 38-bit register for signal <Output1>.
    Found 18-bit adder for signal <n0221[17:0]> created at line 49.
    Found 19-bit adder for signal <n0224[18:0]> created at line 49.
    Found 18-bit adder for signal <n0227[17:0]> created at line 50.
    Found 19-bit adder for signal <n0230[18:0]> created at line 50.
    Found 33-bit adder for signal <n0216> created at line 61.
    Found 2-bit adder for signal <counter[1]_GND_1_o_add_10_OUT> created at line 87.
    Found 32-bit adder for signal <i[31]_GND_1_o_add_22_OUT> created at line 101.
    Found 32-bit adder for signal <n0148> created at line 111.
    Found 32-bit adder for signal <n0150> created at line 112.
    Found 32-bit adder for signal <j[31]_GND_1_o_add_36_OUT> created at line 113.
    Found 32-bit adder for signal <i[31]_GND_1_o_add_37_OUT> created at line 117.
    Found 4-bit subtractor for signal <i[31]_GND_1_o_sub_25_OUT<3:0>> created at line 106.
    Found 4-bit subtractor for signal <i[31]_GND_1_o_sub_27_OUT<3:0>> created at line 107.
    Found 4-bit subtractor for signal <i[31]_GND_1_o_sub_29_OUT<3:0>> created at line 108.
    Found 16x16-bit multiplier for signal <Input1[15]_Input1[15]_MuLt_5_OUT> created at line 61.
    Found 16x16-bit multiplier for signal <Input2[15]_Input2[15]_MuLt_6_OUT> created at line 61.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <temp_mem1>, simulation mismatch.
    Found 9x16-bit dual-port RAM <Mram_temp_mem1> for signal <temp_mem1>.
    Found 38-bit 4-to-1 multiplexer for signal <Control[1]_realPart[18]_wide_mux_71_OUT> created at line 59.
    Found 32-bit comparator greater for signal <GND_1_o_i[31]_LessThan_20_o> created at line 98
    Found 32-bit comparator greater for signal <GND_1_o_i[31]_LessThan_24_o> created at line 105
    Found 32-bit comparator greater for signal <GND_1_o_j[31]_LessThan_31_o> created at line 109
    Summary:
	inferred   6 RAM(s).
	inferred   2 Multiplier(s).
	inferred  13 Adder/Subtractor(s).
	inferred 265 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <DUT> synthesized.

Synthesizing Unit <ComplexMultiplier>.
    Related source file is "C:\Users\ASUS\Desktop\FPGA-LAB_LAB04_Wed-G_Report\Lab3\Lab3\ComplexMultiplier.v".
    Found 34-bit register for signal <final_result_reg>.
    Found 17-bit subtractor for signal <real_part> created at line 65.
    Found 17-bit adder for signal <imag_part> created at line 66.
    Found 8x8-bit multiplier for signal <r1r2> created at line 60.
    Found 8x8-bit multiplier for signal <i1i2> created at line 61.
    Found 8x8-bit multiplier for signal <i1r2> created at line 62.
    Found 8x8-bit multiplier for signal <r1i2> created at line 63.
    Summary:
	inferred   4 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
Unit <ComplexMultiplier> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 9x16-bit dual-port RAM                                : 6
# Multipliers                                          : 18
 16x16-bit multiplier                                  : 2
 8x8-bit multiplier                                    : 16
# Adders/Subtractors                                   : 21
 17-bit adder                                          : 4
 17-bit subtractor                                     : 4
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 2-bit adder                                           : 1
 32-bit adder                                          : 4
 33-bit adder                                          : 1
 4-bit subtractor                                      : 3
# Registers                                            : 17
 16-bit register                                       : 8
 2-bit register                                        : 1
 32-bit register                                       : 2
 33-bit register                                       : 1
 34-bit register                                       : 4
 38-bit register                                       : 1
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 2
 38-bit 4-to-1 multiplexer                             : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/CORDIC.ngc>.
Reading Secure Unit <blk00000025>.
Reading core <ipcore_dir/MultAdd1.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/MultAdd2.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/MultAdd3.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <CORDIC> for timing and area information for instance <cordic>.
Loading core <MultAdd1> for timing and area information for instance <multAdd1>.
Loading core <MultAdd2> for timing and area information for instance <multAdd2>.
Loading core <MultAdd3> for timing and area information for instance <multAdd3>.

Synthesizing (advanced) Unit <ComplexMultiplier>.
	Multiplier <Mmult_i1i2> in block <ComplexMultiplier> and adder/subtractor <Msub_real_part> in block <ComplexMultiplier> are combined into a MAC<Maddsub_i1i2>.
	The following registers are also absorbed by the MAC: <final_result_reg> in block <ComplexMultiplier>.
	Multiplier <Mmult_i1r2> in block <ComplexMultiplier> and adder/subtractor <Madd_imag_part> in block <ComplexMultiplier> are combined into a MAC<Maddsub_i1r2>.
	The following registers are also absorbed by the MAC: <final_result_reg_sliced> in block <ComplexMultiplier>.
Unit <ComplexMultiplier> synthesized (advanced).

Synthesizing (advanced) Unit <DUT>.
The following registers are absorbed into accumulator <i>: 1 register on signal <i>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
The following registers are absorbed into counter <j>: 1 register on signal <j>.
	Multiplier <Mmult_Input1[15]_Input1[15]_MuLt_5_OUT> in block <DUT> and adder/subtractor <Madd_n0216> in block <DUT> are combined into a MAC<Maddsub_Input1[15]_Input1[15]_MuLt_5_OUT>.
	The following registers are also absorbed by the MAC: <cordic_in> in block <DUT>.
INFO:Xst:3231 - The small RAM <Mram_temp_mem1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND_1_o_i[31]_LessThan_20_o_0_0> | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <Input1>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <i[31]_GND_1_o_sub_25_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_temp_mem11> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND_1_o_i[31]_LessThan_20_o_0_1> | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <Input1>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <i[31]_GND_1_o_sub_27_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_temp_mem12> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND_1_o_i[31]_LessThan_20_o_0_2> | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <Input1>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <i[31]_GND_1_o_sub_29_OUT> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_temp_mem14> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND_1_o_i[31]_LessThan_20_o_0_4> | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <Input1>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <n0148>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_temp_mem13> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND_1_o_i[31]_LessThan_20_o_0_3> | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <Input1>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <j<3:0>>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_temp_mem15> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     clkA           | connected to signal <Clk>           | rise     |
    |     weA            | connected to signal <GND_1_o_i[31]_LessThan_20_o_0_5> | high     |
    |     addrA          | connected to signal <i<3:0>>        |          |
    |     diA            | connected to signal <Input1>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 9-word x 16-bit                     |          |
    |     addrB          | connected to signal <n0150>         |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DUT> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 9x16-bit dual-port distributed RAM                    : 6
# MACs                                                 : 9
 16x16-to-33-bit MAC                                   : 1
 8x8-to-17-bit MAC                                     : 8
# Multipliers                                          : 9
 16x16-bit multiplier                                  : 1
 8x8-bit multiplier                                    : 8
# Adders/Subtractors                                   : 9
 18-bit adder                                          : 2
 19-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 3
# Counters                                             : 2
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
# Accumulators                                         : 1
 32-bit up accumulator                                 : 1
# Registers                                            : 166
 Flip-Flops                                            : 166
# Comparators                                          : 3
 32-bit comparator greater                             : 3
# Multiplexers                                         : 10
 16-bit 2-to-1 multiplexer                             : 6
 32-bit 2-to-1 multiplexer                             : 1
 38-bit 2-to-1 multiplexer                             : 2
 38-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <DUT>: instances <complexMultiplier1>, <complexMultiplier2> of unit <ComplexMultiplier> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <DUT>: instances <complexMultiplier1>, <complexMultiplier3> of unit <ComplexMultiplier> are equivalent, second instance is removed

Optimizing unit <DUT> ...
WARNING:Xst:1710 - FF/Latch <i_7> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_5> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_6> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_8> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_9> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_12> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_10> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_11> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_15> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_13> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_14> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_18> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_16> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_17> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_19> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_20> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_23> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_21> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_22> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_26> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_24> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_25> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_29> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_27> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_28> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_30> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_31> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_31> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_2> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_5> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_3> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_4> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_8> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_6> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_7> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_11> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_9> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_10> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_14> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_12> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_13> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_17> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_15> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_16> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_18> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_19> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_22> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_20> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_21> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_25> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_23> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_24> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_28> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_26> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_27> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_29> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <j_30> (without init value) has a constant value of 0 in block <DUT>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DUT, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 143
 Flip-Flops                                            : 143

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DUT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1207
#      GND                         : 22
#      INV                         : 72
#      LUT1                        : 4
#      LUT2                        : 164
#      LUT3                        : 186
#      LUT4                        : 38
#      LUT5                        : 125
#      LUT6                        : 55
#      MUXCY                       : 260
#      MUXF7                       : 1
#      VCC                         : 22
#      XORCY                       : 258
# FlipFlops/Latches                : 194
#      FDE                         : 113
#      FDR                         : 72
#      FDRE                        : 9
# RAMS                             : 36
#      RAM16X1D                    : 24
#      RAM32M                      : 12
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 73
#      IBUF                        : 35
#      OBUF                        : 38
# DSPs                             : 13
#      DSP48A1                     : 13

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             194  out of  54576     0%  
 Number of Slice LUTs:                  740  out of  27288     2%  
    Number used as Logic:               644  out of  27288     2%  
    Number used as Memory:               96  out of   6408     1%  
       Number used as RAM:               96

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    793
   Number with an unused Flip Flop:     599  out of    793    75%  
   Number with an unused LUT:            53  out of    793     6%  
   Number of fully used LUT-FF pairs:   141  out of    793    17%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          74
 Number of bonded IOBs:                  74  out of    218    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                     13  out of     58    22%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 240   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 46.057ns (Maximum Frequency: 21.712MHz)
   Minimum input arrival time before clock: 8.585ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 46.057ns (frequency: 21.712MHz)
  Total number of paths / destination ports: 2666622433738792500000000 / 881
-------------------------------------------------------------------------
Delay:               46.057ns (Levels of Logic = 249)
  Source:            cordic/blk00000006 (FF)
  Destination:       sec_inst (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: cordic/blk00000006 to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   0.943  blk00000006 (sig00000180)
     LUT3:I0->O           17   0.205   1.028  blk00000373 (sig00000127)
     begin scope: 'cordic/blk00000286:B<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          23   0.180   1.154  sec_inst (sec_net)
     end scope: 'cordic/blk00000286:S<5>'
     LUT3:I2->O            2   0.205   0.617  blk0000035c (sig0000012a)
     begin scope: 'cordic/blk0000022f:A<3>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          23   0.180   1.154  sec_inst (sec_net)
     end scope: 'cordic/blk0000022f:S<6>'
     LUT3:I2->O            2   0.205   0.617  blk0000035d (sig0000012e)
     begin scope: 'cordic/blk000001d8:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          24   0.180   1.173  sec_inst (sec_net)
     end scope: 'cordic/blk000001d8:S<7>'
     LUT3:I2->O            2   0.205   0.617  blk00000360 (sig00000135)
     begin scope: 'cordic/blk00000181:A<3>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          24   0.180   1.173  sec_inst (sec_net)
     end scope: 'cordic/blk00000181:S<8>'
     LUT3:I2->O            2   0.205   0.617  blk00000362 (sig0000013b)
     begin scope: 'cordic/blk0000012a:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          25   0.180   1.193  sec_inst (sec_net)
     end scope: 'cordic/blk0000012a:S<9>'
     LUT3:I2->O            2   0.205   0.617  blk00000366 (sig00000144)
     begin scope: 'cordic/blk000000d3:A<3>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          25   0.180   1.193  sec_inst (sec_net)
     end scope: 'cordic/blk000000d3:S<10>'
     LUT3:I2->O            2   0.205   0.617  blk00000369 (sig0000014c)
     begin scope: 'cordic/blk0000007c:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          26   0.180   1.207  sec_inst (sec_net)
     end scope: 'cordic/blk0000007c:S<11>'
     LUT3:I2->O            2   0.205   0.617  blk00000371 (sig00000156)
     begin scope: 'cordic/blk00000025:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          27   0.180   1.221  sec_inst (sec_net)
     end scope: 'cordic/blk00000025:S<12>'
     LUT3:I2->O            1   0.205   0.580  blk0000032c (sig00000123)
     begin scope: 'cordic/blk0000004f:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          25   0.180   1.193  sec_inst (sec_net)
     end scope: 'cordic/blk0000004f:S<13>'
     LUT3:I2->O            2   0.205   0.617  blk00000327 (sig0000010c)
     begin scope: 'cordic/blk000000a3:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          30   0.180   1.264  sec_inst (sec_net)
     end scope: 'cordic/blk000000a3:S<14>'
     LUT3:I2->O            1   0.205   0.580  blk00000331 (sig000000e9)
     begin scope: 'cordic/blk000000f7:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          24   0.180   1.173  sec_inst (sec_net)
     end scope: 'cordic/blk000000f7:S<15>'
     LUT3:I2->O            2   0.205   0.617  blk00000339 (sig000000c5)
     begin scope: 'cordic/blk0000014b:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          33   0.180   1.306  sec_inst (sec_net)
     end scope: 'cordic/blk0000014b:S<16>'
     LUT3:I2->O            1   0.205   0.580  blk0000033d (sig000000a0)
     begin scope: 'cordic/blk0000019f:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          23   0.180   1.154  sec_inst (sec_net)
     end scope: 'cordic/blk0000019f:S<17>'
     LUT3:I2->O            2   0.205   0.617  blk00000348 (sig0000007a)
     begin scope: 'cordic/blk000001f3:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          36   0.180   1.349  sec_inst (sec_net)
     end scope: 'cordic/blk000001f3:S<18>'
     LUT3:I2->O            1   0.205   0.580  blk0000034b (sig00000053)
     begin scope: 'cordic/blk00000247:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out          20   0.180   1.093  sec_inst (sec_net)
     end scope: 'cordic/blk00000247:S<19>'
     LUT3:I2->O            1   0.205   0.580  blk00000359 (sig0000002b)
     begin scope: 'cordic/blk0000029a:A<2>'
     SEC:in->out           1   0.205   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.180   0.579  sec_inst (sec_net)
     end scope: 'cordic/blk0000029a:S<20>'
     begin scope: 'cordic/blk000002da:B<0>'
     SEC:in->out           1   0.206   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.172   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.019   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.180   0.000  sec_inst (sec_net)
     SEC:in                    0.102          sec_inst
    ----------------------------------------
    Total                     46.057ns (16.434ns logic, 29.623ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 2208 / 653
-------------------------------------------------------------------------
Offset:              8.585ns (Levels of Logic = 2)
  Source:            Input2<15> (PAD)
  Destination:       Maddsub_Input1[15]_Input1[15]_MuLt_5_OUT (DSP)
  Destination Clock: Clk rising

  Data Path: Input2<15> to Maddsub_Input1[15]_Input1[15]_MuLt_5_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   1.222   1.220  Input2_15_IBUF (Input2_15_IBUF)
     DSP48A1:B15->M31      1   3.364   0.579  Mmult_Input2[15]_Input2[15]_MuLt_6_OUT (Input2[15]_Input2[15]_MuLt_6_OUT<31>)
     DSP48A1:C31               2.200          Maddsub_Input1[15]_Input1[15]_MuLt_5_OUT
    ----------------------------------------
    Total                      8.585ns (6.786ns logic, 1.799ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 38 / 38
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            Output1_33 (FF)
  Destination:       Output1<33> (PAD)
  Source Clock:      Clk rising

  Data Path: Output1_33 to Output1<33>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.650  Output1_33 (Output1_33)
     OBUF:I->O                 2.571          Output1_33_OBUF (Output1<33>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   46.057|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.64 secs
 
--> 

Total memory usage is 4509064 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   70 (   0 filtered)
Number of infos    :    8 (   0 filtered)

