--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2I
-n 3 -fastpaths -xml LightDance.twx LightDance.ncd -o LightDance.twr
LightDance.pcf

Design file:              LightDance.ncd
Physical constraint file: LightDance.pcf
Device,package,speed:     xa7a100t,csg324,I,-2I (PRELIMINARY 1.07 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
arst        |    0.171(R)|      FAST  |    1.841(R)|      SLOW  |clk_BUFGP         |   0.000|
din         |   -0.626(R)|      FAST  |    2.910(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<0>    |   -0.168(R)|      FAST  |    1.965(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<1>    |   -0.255(R)|      FAST  |    2.080(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<2>    |   -0.517(R)|      FAST  |    2.740(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<3>    |   -0.453(R)|      FAST  |    2.599(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<4>    |   -0.249(R)|      FAST  |    2.108(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<5>    |   -0.117(R)|      FAST  |    1.928(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<6>    |   -0.451(R)|      FAST  |    2.630(R)|      SLOW  |clk_BUFGP         |   0.000|
pdata<7>    |   -0.039(R)|      FAST  |    1.849(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
qdata<0>    |         8.488(R)|      SLOW  |         3.216(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<1>    |         8.439(R)|      SLOW  |         3.173(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<2>    |         8.460(R)|      SLOW  |         3.197(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<3>    |         8.483(R)|      SLOW  |         3.203(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<4>    |         8.337(R)|      SLOW  |         3.138(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<5>    |         8.343(R)|      SLOW  |         3.145(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<6>    |         8.436(R)|      SLOW  |         3.196(R)|      FAST  |clk_BUFGP         |   0.000|
qdata<7>    |         8.306(R)|      SLOW  |         3.128(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.025|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Jan 30 21:20:43 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5018 MB



