INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 18:24:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.601ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/stq_addr_8_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.429ns  (logic 1.248ns (19.413%)  route 5.181ns (80.587%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 5.435 - 4.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5756, unset)         1.623     1.623    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X100Y34        FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_addr_8_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y34        FDRE (Prop_fdre_C_Q)         0.223     1.846 r  lsq3/handshake_lsq_lsq3_core/stq_addr_8_q_reg[0]/Q
                         net (fo=17, routed)          0.703     2.549    lsq3/handshake_lsq_lsq3_core/stq_addr_8_q[0]
    SLICE_X101Y30        LUT6 (Prop_lut6_I1_O)        0.043     2.592 f  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_224/O
                         net (fo=1, routed)           0.414     3.006    lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_224_n_0
    SLICE_X99Y28         LUT2 (Prop_lut2_I1_O)        0.043     3.049 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_129/O
                         net (fo=3, routed)           0.559     3.608    lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_129_n_0
    SLICE_X85Y26         LUT4 (Prop_lut4_I1_O)        0.043     3.651 r  lsq3/handshake_lsq_lsq3_core/tmp_loadEn_INST_0_i_38/O
                         net (fo=5, routed)           0.485     4.136    lsq3/handshake_lsq_lsq3_core/ld_st_conflict_0_8
    SLICE_X79Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     4.326 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[30]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     4.326    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[30]_i_10__0_n_0
    SLICE_X79Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.379 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_27__0/CO[3]
                         net (fo=1, routed)           0.000     4.379    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_27__0_n_0
    SLICE_X79Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.432 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[22]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.432    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[22]_i_10_n_0
    SLICE_X79Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.485 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[28]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.485    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[28]_i_9_n_0
    SLICE_X79Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.538 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[30]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     4.538    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[30]_i_9__0_n_0
    SLICE_X79Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.591 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_26__0/CO[3]
                         net (fo=1, routed)           0.000     4.591    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[31]_i_26__0_n_0
    SLICE_X79Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     4.740 f  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[22]_i_9/O[3]
                         net (fo=2, routed)           0.603     5.343    lsq3/handshake_lsq_lsq3_core/TEMP_76_double_out1[31]
    SLICE_X69Y27         LUT3 (Prop_lut3_I1_O)        0.120     5.463 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[24]_i_8__0/O
                         net (fo=32, routed)          1.418     6.881    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[24]_i_8__0_n_0
    SLICE_X17Y19         LUT4 (Prop_lut4_I2_O)        0.043     6.924 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[3]_i_10__0/O
                         net (fo=1, routed)           0.150     7.074    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[3]_i_10__0_n_0
    SLICE_X17Y19         LUT5 (Prop_lut5_I4_O)        0.043     7.117 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[3]_i_9__0/O
                         net (fo=1, routed)           0.101     7.218    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[3]_i_9__0_n_0
    SLICE_X17Y19         LUT6 (Prop_lut6_I5_O)        0.043     7.261 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[3]_i_5__0/O
                         net (fo=1, routed)           0.748     8.009    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[3]_i_5__0_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I4_O)        0.043     8.052 r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.052    lsq3/handshake_lsq_lsq3_core/ldq_data_0_d[3]
    SLICE_X31Y27         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5756, unset)         1.435     5.435    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X31Y27         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[3]/C
                         clock pessimism              0.017     5.452    
                         clock uncertainty           -0.035     5.417    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)        0.034     5.451    lsq3/handshake_lsq_lsq3_core/ldq_data_0_q_reg[3]
  -------------------------------------------------------------------
                         required time                          5.451    
                         arrival time                          -8.052    
  -------------------------------------------------------------------
                         slack                                 -2.601    




