#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 20 22:17:56 2025
# Process ID: 13884
# Current directory: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/design_1_reset_inv_0_0_synth_1
# Command line: vivado.exe -log design_1_reset_inv_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_reset_inv_0_0.tcl
# Log file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/design_1_reset_inv_0_0_synth_1/design_1_reset_inv_0_0.vds
# Journal file: C:/Users/idowe/myProjects/FPGA-Course-Logtel/logtel_book_labs/lab20/lab20_b/lab20_b.runs/design_1_reset_inv_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_reset_inv_0_0.tcl -notrace
