{"Source Block": ["oh/elink/dv/elink_e16_model.v@481:491@HdlIdDef", "   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@490:500", "   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc2_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc3_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc3_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc3_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc3_mesh_access_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@489:499", "   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc2_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc3_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc3_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc3_emesh_wait_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@483:493", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@487:497", "   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc2_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc3_emesh_frame_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@479:489", "   input\t\tc3_rdmesh_wait_in;\t// To link_port of link_port.v\n   input [5:0]\t\ttxo_cfg_reg;\t\t// To link_port of link_port.v\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@484:494", "   wire\t\t\tc0_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_frame_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@486:496", "   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc2_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_wait_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@485:495", "   wire [2*LW-1:0]\tc0_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc2_rdmesh_tran_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@488:498", "   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc2_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc2_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc3_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc3_emesh_tran_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@482:492", "   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc1_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_wait_out;\t// From link_port of link_port.v\n"], ["oh/elink/dv/elink_e16_model.v@480:490", "   input [5:0]\t\ttxo_cfg_reg;\t\t// To link_port of link_port.v\n   // End of automatics\n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\tc0_emesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_emesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n   wire [2*LW-1:0]\tc0_rdmesh_tran_out;\t// From link_port of link_port.v\n   wire\t\t\tc0_rdmesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_emesh_wait_out;\t// From link_port of link_port.v\n   wire\t\t\tc1_rdmesh_frame_out;\t// From link_port of link_port.v\n"]], "Diff Content": {"Delete": [[486, "   wire\t\t\tc0_rdmesh_frame_out;\t// From link_port of link_port.v\n"]], "Add": []}}