Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'hex_grid' [C:/Users/jacka/lab4retry/lab4retry.srcs/sim_1/new/testbench_mult.sv:29]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'hex_seg' [C:/Users/jacka/lab4retry/lab4retry.srcs/sim_1/new/testbench_mult.sv:30]
WARNING: [VRFC 10-3823] variable 'Xval' might have multiple concurrent drivers [C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/multiplier_toplevel.sv:41]
WARNING: [VRFC 10-3823] variable 'Aval' might have multiple concurrent drivers [C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/multiplier_toplevel.sv:53]
WARNING: [VRFC 10-3823] variable 'Bval' might have multiple concurrent drivers [C:/Users/jacka/lab4retry/lab4retry.srcs/sources_1/new/multiplier_toplevel.sv:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/jacka/lab4retry/lab4retry.srcs/sim_1/new/testbench_mult.sv" Line 1. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jacka/lab4retry/lab4retry.srcs/sim_1/new/testbench_mult.sv" Line 1. Module testbench has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jacka/lab4retry/lab4retry.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/jacka/lab4retry/lab4retry.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_Control_sv_36418019
Compiling module xil_defaultlib.reg_1
Compiling module xil_defaultlib.reg_8
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.ADD_SUB9
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.sync_debounce
Compiling module xil_defaultlib.multiplier_toplevel_default
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
