multiline_comment|/* Copyright (C) 1998  Kenneth Albanowski &lt;kjahds@kjahds.com&gt;,&n; */
macro_line|#ifndef _M68K_SHGLCORE_H
DECL|macro|_M68K_SHGLCORE_H
mdefine_line|#define _M68K_SHGLCORE_H
macro_line|#include &lt;linux/config.h&gt;
macro_line|#ifdef CONFIG_SHGLCORE
macro_line|#include &lt;asm/MC68332.h&gt;
macro_line|#ifdef CONFIG_SHGLCORE_2MEG
DECL|macro|SHGLCORE_ROM_BANK_0_ADDR
mdefine_line|#define SHGLCORE_ROM_BANK_0_ADDR&t;0x000000
DECL|macro|SHGLCORE_ROM_BANK_1_ADDR
mdefine_line|#define SHGLCORE_ROM_BANK_1_ADDR&t;0x100000
DECL|macro|SHGLCORE_RAM_BANK_0_ADDR
mdefine_line|#define SHGLCORE_RAM_BANK_0_ADDR&t;0x200000
DECL|macro|SHGLCORE_RAM_BANK_1_ADDR
mdefine_line|#define SHGLCORE_RAM_BANK_1_ADDR&t;0x300000
DECL|macro|SHGLCORE_FLASH_BANK_0_ADDR
mdefine_line|#define SHGLCORE_FLASH_BANK_0_ADDR&t;0x400000
DECL|macro|SHGLCORE_ROM_BANK_0_LENGTH
mdefine_line|#define SHGLCORE_ROM_BANK_0_LENGTH&t;0x100000
DECL|macro|SHGLCORE_ROM_BANK_1_LENGTH
mdefine_line|#define SHGLCORE_ROM_BANK_1_LENGTH&t;0x100000
DECL|macro|SHGLCORE_RAM_BANK_0_LENGTH
mdefine_line|#define SHGLCORE_RAM_BANK_0_LENGTH&t;0x100000
DECL|macro|SHGLCORE_RAM_BANK_1_LENGTH
mdefine_line|#define SHGLCORE_RAM_BANK_1_LENGTH&t;0x100000
DECL|macro|SHGLCORE_FLASH_BANK_0_LENGTH
mdefine_line|#define SHGLCORE_FLASH_BANK_0_LENGTH&t;0x80000
DECL|macro|SHGLCORE_ACC_ADDR
mdefine_line|#define SHGLCORE_ACC_ADDR&t;&t;0x600000
DECL|macro|SHGLCORE_LANCE_ADDR
mdefine_line|#define SHGLCORE_LANCE_ADDR&t;&t;0x700000
macro_line|#else
DECL|macro|SHGLCORE_ROM_BANK_0_ADDR
mdefine_line|#define SHGLCORE_ROM_BANK_0_ADDR&t;0x000000
DECL|macro|SHGLCORE_RAM_BANK_0_ADDR
mdefine_line|#define SHGLCORE_RAM_BANK_0_ADDR&t;0x100000
DECL|macro|SHGLCORE_FLASH_BANK_0_ADDR
mdefine_line|#define SHGLCORE_FLASH_BANK_0_ADDR&t;0x300000
DECL|macro|SHGLCORE_ROM_BANK_0_LENGTH
mdefine_line|#define SHGLCORE_ROM_BANK_0_LENGTH&t;0x100000
DECL|macro|SHGLCORE_RAM_BANK_0_LENGTH
mdefine_line|#define SHGLCORE_RAM_BANK_0_LENGTH&t;0x100000
DECL|macro|SHGLCORE_FLASH_BANK_0_LENGTH
mdefine_line|#define SHGLCORE_FLASH_BANK_0_LENGTH&t;0x80000
DECL|macro|SHGLCORE_ACC_ADDR
mdefine_line|#define SHGLCORE_ACC_ADDR&t;&t;0x400000
DECL|macro|SHGLCORE_LANCE_ADDR
mdefine_line|#define SHGLCORE_LANCE_ADDR&t;&t;0x500000
macro_line|#endif
DECL|macro|MAX_DMA_ADDRESS
mdefine_line|#define MAX_DMA_ADDRESS&t;&t;&t;SHGLCORE_RAM_BANK_0_ADDR + SHGLCORE_RAM_BANK_0_LENGTH
DECL|macro|SHGLCORE_LATCH_ADDR
mdefine_line|#define SHGLCORE_LATCH_ADDR&t;(SHGLCORE_ACC_ADDR+0x100)
DECL|macro|SHGLCORE_1865_0_ADDR
mdefine_line|#define SHGLCORE_1865_0_ADDR&t;(SHGLCORE_ACC_ADDR+0x600)
DECL|macro|SHGLCORE_1865_1_ADDR
mdefine_line|#define SHGLCORE_1865_1_ADDR&t;(SHGLCORE_ACC_ADDR+0x700)
DECL|macro|SHGLCORE_LATCH_BIT
mdefine_line|#define SHGLCORE_LATCH_BIT(x)&t;BYTE_REF(SHGLCORE_LATCH_ADDR+x)
DECL|macro|SHGLCORE_LATCH_STATUS_LED
mdefine_line|#define SHGLCORE_LATCH_STATUS_LED&t;0
DECL|macro|SHGLCORE_LATCH_ERROR_LED
mdefine_line|#define SHGLCORE_LATCH_ERROR_LED&t;1
DECL|macro|SHGLCORE_LATCH_ALARM_LED
mdefine_line|#define SHGLCORE_LATCH_ALARM_LED&t;2
DECL|macro|SHGLCORE_LATCH_1865
mdefine_line|#define SHGLCORE_LATCH_1865&t;&t;4
DECL|macro|SHGLCORE_LATCH_RELAY_1
mdefine_line|#define SHGLCORE_LATCH_RELAY_1&t;&t;6
DECL|macro|SHGLCORE_LATCH_RELAY_2
mdefine_line|#define SHGLCORE_LATCH_RELAY_2&t;&t;7
macro_line|#endif /* SHGLCORE */
macro_line|#endif /* _M68K_SHGLCORE_H */
eof
