Analysis & Synthesis report for Debug
Fri Oct 23 06:11:44 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for RF:regFile|altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated
 16. Source assignments for RF:regFile|altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |Project2
 18. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: Register:pc
 20. Parameter Settings for User Entity Instance: mux4:pcMux
 21. Parameter Settings for User Entity Instance: InstMemory:instMem
 22. Parameter Settings for User Entity Instance: SCProcController:contr
 23. Parameter Settings for User Entity Instance: RF:regFile
 24. Parameter Settings for User Entity Instance: SignExtension:se
 25. Parameter Settings for User Entity Instance: mux2:aluMux
 26. Parameter Settings for User Entity Instance: DataMemory:dataMem
 27. Parameter Settings for User Entity Instance: mux4:dataMux
 28. Parameter Settings for Inferred Entity Instance: RF:regFile|altsyncram:regData_rtl_0
 29. Parameter Settings for Inferred Entity Instance: RF:regFile|altsyncram:regData_rtl_1
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "mux4:dataMux"
 33. Port Connectivity Checks: "DataMemory:dataMem"
 34. Port Connectivity Checks: "mux4:pcMux"
 35. Port Connectivity Checks: "Register:pc"
 36. Port Connectivity Checks: "PLL:PLL_inst"
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 23 06:11:44 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Debug                                           ;
; Top-level Entity Name              ; Project2                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 672                                             ;
;     Total combinational functions  ; 672                                             ;
;     Dedicated logic registers      ; 16                                              ;
; Total registers                    ; 16                                              ;
; Total pins                         ; 61                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 1,024                                           ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Project2           ; Debug              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+
; SCProcController.v               ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SCProcController.v     ;         ;
; RF.v                             ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/RF.v                   ;         ;
; pcALU.v                          ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/pcALU.v                ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/mux4.v                 ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/mux2.v                 ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/DataMemory.v           ;         ;
; branchALU.v                      ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/branchALU.v            ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/ALU.v                  ;         ;
; InstMemory.v                     ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/InstMemory.v           ;         ;
; Register.v                       ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Register.v             ;         ;
; Project2.v                       ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/Project2.v             ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SevenSeg.v             ;         ;
; SignExtension.v                  ; yes             ; User Verilog HDL File        ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/SignExtension.v        ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File   ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/PLL.v                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                                               ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                                           ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                                          ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                                        ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; db/altsyncram_ung1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/db/altsyncram_ung1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 672                    ;
;                                             ;                        ;
; Total combinational functions               ; 672                    ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 430                    ;
;     -- 3 input functions                    ; 189                    ;
;     -- <=2 input functions                  ; 53                     ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 554                    ;
;     -- arithmetic mode                      ; 118                    ;
;                                             ;                        ;
; Total registers                             ; 16                     ;
;     -- Dedicated logic registers            ; 16                     ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 61                     ;
; Total memory bits                           ; 1024                   ;
; Embedded Multiplier 9-bit elements          ; 0                      ;
; Total PLLs                                  ; 1                      ;
;     -- PLLs                                 ; 1                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; Register:pc|dataOut[5] ;
; Maximum fan-out                             ; 127                    ;
; Total fan-out                               ; 3172                   ;
; Average fan-out                             ; 3.90                   ;
+---------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                          ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
; |Project2                                 ; 672 (1)           ; 16 (0)       ; 1024        ; 0            ; 0       ; 0         ; 61   ; 0            ; |Project2                                                                    ; work         ;
;    |ALU:alu1|                             ; 154 (154)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|ALU:alu1                                                           ; work         ;
;    |InstMemory:instMem|                   ; 269 (269)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|InstMemory:instMem                                                 ; work         ;
;    |PLL:PLL_inst|                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PLL:PLL_inst                                                       ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|PLL:PLL_inst|altpll:altpll_component                               ; work         ;
;    |RF:regFile|                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|RF:regFile                                                         ; work         ;
;       |altsyncram:regData_rtl_0|          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|RF:regFile|altsyncram:regData_rtl_0                                ; work         ;
;          |altsyncram_ung1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|RF:regFile|altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated ; work         ;
;       |altsyncram:regData_rtl_1|          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|RF:regFile|altsyncram:regData_rtl_1                                ; work         ;
;          |altsyncram_ung1:auto_generated| ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|RF:regFile|altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated ; work         ;
;    |Register:pc|                          ; 144 (144)         ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|Register:pc                                                        ; work         ;
;    |SCProcController:contr|               ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SCProcController:contr                                             ; work         ;
;    |SevenSeg:seg0|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:seg0                                                      ; work         ;
;    |SevenSeg:seg1|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:seg1                                                      ; work         ;
;    |SevenSeg:seg2|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:seg2                                                      ; work         ;
;    |SevenSeg:seg3|                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|SevenSeg:seg3                                                      ; work         ;
;    |branchALU:alu2|                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|branchALU:alu2                                                     ; work         ;
;    |mux2:aluMux|                          ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|mux2:aluMux                                                        ; work         ;
;    |pcALU:alu0|                           ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project2|pcALU:alu0                                                         ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                  ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; RF:regFile|altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
; RF:regFile|altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 32           ; 16           ; 32           ; 512  ; None ;
+-------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                                                           ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------------------------------------------------------------------------------------------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |Project2|PLL:PLL_inst ; E:/Dropbox/Documents/University/CS 3220/Assignment/Real Project 2 - Single Cycle Processor/Project2/PLL.v ;
+--------+--------------+---------+--------------+--------------+------------------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Registers Removed During Synthesis                          ;
+----------------------------------------+--------------------+
; Register name                          ; Reason for Removal ;
+----------------------------------------+--------------------+
; Register:pc|dataOut[16..31]            ; Lost fanout        ;
; Total Number of Removed Registers = 16 ;                    ;
+----------------------------------------+--------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+-------------------------+--------------------+--------------------------------------------------+
; Register name           ; Reason for Removal ; Registers Removed due to This Register           ;
+-------------------------+--------------------+--------------------------------------------------+
; Register:pc|dataOut[31] ; Lost Fanouts       ; Register:pc|dataOut[30], Register:pc|dataOut[29] ;
; Register:pc|dataOut[28] ; Lost Fanouts       ; Register:pc|dataOut[27]                          ;
; Register:pc|dataOut[26] ; Lost Fanouts       ; Register:pc|dataOut[25]                          ;
; Register:pc|dataOut[24] ; Lost Fanouts       ; Register:pc|dataOut[23]                          ;
; Register:pc|dataOut[22] ; Lost Fanouts       ; Register:pc|dataOut[21]                          ;
; Register:pc|dataOut[20] ; Lost Fanouts       ; Register:pc|dataOut[19]                          ;
; Register:pc|dataOut[18] ; Lost Fanouts       ; Register:pc|dataOut[17]                          ;
+-------------------------+--------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 16    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                 ;
+----------------------------+--------------------------+------+
; Register Name              ; Megafunction             ; Type ;
+----------------------------+--------------------------+------+
; RF:regFile|dataOut0[0..31] ; RF:regFile|regData_rtl_0 ; RAM  ;
; RF:regFile|dataOut1[0..31] ; RF:regFile|regData_rtl_1 ; RAM  ;
+----------------------------+--------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+
; 21:1               ; 14 bits   ; 196 LEs       ; 126 LEs              ; 70 LEs                 ; Yes        ; |Project2|Register:pc|dataOut[2]      ;
; 21:1               ; 16 bits   ; 224 LEs       ; 128 LEs              ; 96 LEs                 ; Yes        ; |Project2|Register:pc|dataOut[30]     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Project2|SCProcController:contr|Mux8 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |Project2|SCProcController:contr|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RF:regFile|altsyncram:regData_rtl_0|altsyncram_ung1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for RF:regFile|altsyncram:regData_rtl_1|altsyncram_ung1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project2 ;
+---------------------+----------------------------------+-----------------+
; Parameter Name      ; Value                            ; Type            ;
+---------------------+----------------------------------+-----------------+
; DBITS               ; 32                               ; Signed Integer  ;
; INST_SIZE           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; INST_BIT_WIDTH      ; 32                               ; Signed Integer  ;
; START_PC            ; 00000000000000000000000010101100 ; Unsigned Binary ;
; REG_INDEX_BIT_WIDTH ; 4                                ; Signed Integer  ;
; ADDR_KEY            ; 11110000000000000000000000010000 ; Unsigned Binary ;
; ADDR_SW             ; 11110000000000000000000000010100 ; Unsigned Binary ;
; ADDR_HEX            ; 11110000000000000000000000000000 ; Unsigned Binary ;
; ADDR_LEDR           ; 11110000000000000000000000000100 ; Unsigned Binary ;
; ADDR_LEDG           ; 11110000000000000000000000001000 ; Unsigned Binary ;
; IMEM_INIT_FILE      ; Sorter2.mif                      ; String          ;
; IMEM_ADDR_BIT_WIDTH ; 11                               ; Signed Integer  ;
; IMEM_DATA_BIT_WIDTH ; 32                               ; Signed Integer  ;
; IMEM_PC_BITS_HI     ; 13                               ; Signed Integer  ;
; IMEM_PC_BITS_LO     ; 2                                ; Signed Integer  ;
; DMEM_INIT_FILE      ; Sorter2.mif                      ; String          ;
; DMEMADDRBITS2       ; 32                               ; Signed Integer  ;
; DMEMADDRBITS        ; 13                               ; Signed Integer  ;
; DMEMWORDBITS        ; 2                                ; Signed Integer  ;
; DMEMWORDS           ; 2048                             ; Signed Integer  ;
; OP1_ALUR            ; 0000                             ; Unsigned Binary ;
; OP1_ALUI            ; 1000                             ; Unsigned Binary ;
; OP1_CMPR            ; 0010                             ; Unsigned Binary ;
; OP1_CMPI            ; 1010                             ; Unsigned Binary ;
; OP1_BCOND           ; 0110                             ; Unsigned Binary ;
; OP1_SW              ; 0101                             ; Unsigned Binary ;
; OP1_LW              ; 1001                             ; Unsigned Binary ;
; OP1_JAL             ; 1011                             ; Unsigned Binary ;
+---------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; YES                   ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 5000                  ; Signed Integer            ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Signed Integer            ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Signed Integer            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:pc            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000010101100 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:pcMux ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; DATA_BIT_WIDTH ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstMemory:instMem ;
+----------------+-------------+----------------------------------+
; Parameter Name ; Value       ; Type                             ;
+----------------+-------------+----------------------------------+
; MEM_INIT_FILE  ; Sorter2.mif ; String                           ;
; ADDR_BIT_WIDTH ; 11          ; Signed Integer                   ;
; DATA_BIT_WIDTH ; 32          ; Signed Integer                   ;
; N_WORDS        ; 2048        ; Signed Integer                   ;
+----------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SCProcController:contr ;
+------------------+-------+------------------------------------------+
; Parameter Name   ; Value ; Type                                     ;
+------------------+-------+------------------------------------------+
; aluSrc2Sel_RS2   ; 0     ; Unsigned Binary                          ;
; aluSrc2Sel_IMM   ; 1     ; Unsigned Binary                          ;
; pcSel_4          ; 00    ; Unsigned Binary                          ;
; pcSel_4IMM       ; 01    ; Unsigned Binary                          ;
; pcSel_RS1IMM     ; 10    ; Unsigned Binary                          ;
; regFileWrSel_ALU ; 00    ; Unsigned Binary                          ;
; regFileWrSel_MEM ; 01    ; Unsigned Binary                          ;
; regFileWrSel_PC4 ; 10    ; Unsigned Binary                          ;
+------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: RF:regFile ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; indexBit       ; 4     ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtension:se ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; IN_BIT_WIDTH   ; 16    ; Signed Integer                       ;
; OUT_BIT_WIDTH  ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2:aluMux ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; DATA_BIT_WIDTH ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:dataMem ;
+---------------------+-------------+-----------------------------+
; Parameter Name      ; Value       ; Type                        ;
+---------------------+-------------+-----------------------------+
; MEM_INIT_FILE       ; Sorter2.mif ; String                      ;
; ADDR_BIT_WIDTH      ; 32          ; Signed Integer              ;
; DATA_BIT_WIDTH      ; 32          ; Signed Integer              ;
; TRUE_ADDR_BIT_WIDTH ; 11          ; Signed Integer              ;
; N_WORDS             ; 2048        ; Signed Integer              ;
+---------------------+-------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux4:dataMux ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; DATA_BIT_WIDTH ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RF:regFile|altsyncram:regData_rtl_0 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Untyped                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 32                   ; Untyped                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                  ;
; NUMWORDS_B                         ; 16                   ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ung1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RF:regFile|altsyncram:regData_rtl_1 ;
+------------------------------------+----------------------+--------------------------+
; Parameter Name                     ; Value                ; Type                     ;
+------------------------------------+----------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                  ;
; WIDTH_A                            ; 32                   ; Untyped                  ;
; WIDTHAD_A                          ; 4                    ; Untyped                  ;
; NUMWORDS_A                         ; 16                   ; Untyped                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                  ;
; WIDTH_B                            ; 32                   ; Untyped                  ;
; WIDTHAD_B                          ; 4                    ; Untyped                  ;
; NUMWORDS_B                         ; 16                   ; Untyped                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ung1      ; Untyped                  ;
+------------------------------------+----------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                ;
+-------------------------------------------+-------------------------------------+
; Name                                      ; Value                               ;
+-------------------------------------------+-------------------------------------+
; Number of entity instances                ; 2                                   ;
; Entity Instance                           ; RF:regFile|altsyncram:regData_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                           ;
;     -- WIDTH_A                            ; 32                                  ;
;     -- NUMWORDS_A                         ; 16                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 32                                  ;
;     -- NUMWORDS_B                         ; 16                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                            ;
; Entity Instance                           ; RF:regFile|altsyncram:regData_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                           ;
;     -- WIDTH_A                            ; 32                                  ;
;     -- NUMWORDS_A                         ; 16                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                        ;
;     -- WIDTH_B                            ; 32                                  ;
;     -- NUMWORDS_B                         ; 16                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                            ;
+-------------------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux4:dataMux"                                                                                               ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataOut ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:dataMem"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ledr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ledg ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hex  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mux4:pcMux"          ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data3[15..14] ; Input ; Info     ; Stuck at VCC ;
; data3[12..9]  ; Input ; Info     ; Stuck at VCC ;
; data3[3..2]   ; Input ; Info     ; Stuck at VCC ;
; data3[31..16] ; Input ; Info     ; Stuck at GND ;
; data3[13]     ; Input ; Info     ; Stuck at GND ;
; data3[8]      ; Input ; Info     ; Stuck at GND ;
; data3[7]      ; Input ; Info     ; Stuck at VCC ;
; data3[6]      ; Input ; Info     ; Stuck at GND ;
; data3[5]      ; Input ; Info     ; Stuck at VCC ;
; data3[4]      ; Input ; Info     ; Stuck at GND ;
; data3[1]      ; Input ; Info     ; Stuck at GND ;
; data3[0]      ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------+
; Port Connectivity Checks: "Register:pc" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; wrtEn ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:PLL_inst"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c0   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 23 06:11:36 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Debug
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file scproccontroller.v
    Info (12023): Found entity 1: SCProcController
Info (12021): Found 1 design units, including 1 entities, in source file rf.v
    Info (12023): Found entity 1: RF
Info (12021): Found 1 design units, including 1 entities, in source file pcalu.v
    Info (12023): Found entity 1: pcALU
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file branchalu.v
    Info (12023): Found entity 1: branchALU
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file instmemory.v
    Info (12023): Found entity 1: InstMemory
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file project2.v
    Info (12023): Found entity 1: Project2
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file signextension.v
    Info (12023): Found entity 1: SignExtension
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12127): Elaborating entity "Project2" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_counter" = "5000"
    Info (12134): Parameter "gate_lock_signal" = "YES"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12128): Elaborating entity "Register" for hierarchy "Register:pc"
Info (12128): Elaborating entity "pcALU" for hierarchy "pcALU:alu0"
Info (12128): Elaborating entity "mux4" for hierarchy "mux4:pcMux"
Info (12128): Elaborating entity "InstMemory" for hierarchy "InstMemory:instMem"
Warning (10858): Verilog HDL warning at InstMemory.v(11): object data used but never assigned
Info (12128): Elaborating entity "SCProcController" for hierarchy "SCProcController:contr"
Info (10264): Verilog HDL Case Statement information at scproccontroller.v(59): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "RF" for hierarchy "RF:regFile"
Info (12128): Elaborating entity "SignExtension" for hierarchy "SignExtension:se"
Info (12128): Elaborating entity "mux2" for hierarchy "mux2:aluMux"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu1"
Info (12128): Elaborating entity "branchALU" for hierarchy "branchALU:alu2"
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:dataMem"
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:seg0"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[31]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[30]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[29]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[28]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[27]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[26]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[25]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[24]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[23]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[22]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[21]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[20]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[19]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[18]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[17]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[16]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[15]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[14]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[13]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[12]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[11]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[10]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[9]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[8]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[7]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[6]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[5]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[4]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[3]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[2]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[1]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[31]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[30]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[29]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[28]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[27]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[26]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[25]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[24]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[23]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[22]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[21]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[20]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[19]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[18]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[17]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[16]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[15]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[14]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[13]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[12]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[11]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[10]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[9]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[8]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[7]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[6]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[5]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[4]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[3]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[2]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[1]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[31]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[30]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[29]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[28]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[27]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[26]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[25]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[24]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[23]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[22]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[21]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[20]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[19]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[18]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[17]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[16]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[15]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[14]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[13]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[12]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[11]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[10]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[9]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[8]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[7]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[6]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[5]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[4]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[3]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[2]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[1]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[31]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[30]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[29]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[28]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[27]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[26]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[25]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[24]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[23]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[22]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[21]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[20]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[19]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[18]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[17]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[16]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[15]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[14]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[13]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[12]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[11]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[10]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[9]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[8]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[7]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[6]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[5]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[4]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[3]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[2]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[1]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[31]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[30]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[29]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[28]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[27]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[26]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[25]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[24]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[23]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[22]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[21]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[20]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[19]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[18]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[17]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[16]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[15]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[14]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[13]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[12]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[11]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[10]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[9]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[8]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[7]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[6]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[5]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[4]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[3]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[2]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[1]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[31]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[30]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[29]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[28]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[27]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[26]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[25]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[24]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[23]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[22]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[21]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[20]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[19]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[18]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[17]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[16]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[15]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[14]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[13]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[12]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[11]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[10]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[9]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[8]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[7]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[6]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[5]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[4]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[3]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[2]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[1]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[0]" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[31]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[30]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[29]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[28]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[27]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[26]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[25]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[24]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[23]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[22]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[21]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[20]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[19]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[18]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[17]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[16]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[15]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[14]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[13]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[12]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[11]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[10]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[9]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[8]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[7]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[6]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[5]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[4]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[3]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[2]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[1]" is missing source, defaulting to GND
    Warning (12110): Net "rfDataIn[0]" is missing source, defaulting to GND
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RF:regFile|regData_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "RF:regFile|regData_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "RF:regFile|altsyncram:regData_rtl_0"
Info (12133): Instantiated megafunction "RF:regFile|altsyncram:regData_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ung1.tdf
    Info (12023): Found entity 1: altsyncram_ung1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[9]" is stuck at VCC
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 798 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 672 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 250 warnings
    Info: Peak virtual memory: 499 megabytes
    Info: Processing ended: Fri Oct 23 06:11:44 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


