INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/synchronizer/synchronizer.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/synchronizer/synchronizer.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/synchronizer/synchronizer.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/synchronizer/synchronizer.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/synchronizer/synchronizer.srcs/sources_1/new/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff'
