
c:\MCU\HC32L_eide\_mini_examples\L110_Blink\EIDE\Release\Blink34.elf:     file format elf32-littlearm


Disassembly of section .text:

000000c0 <__do_global_dtors_aux>:
  c0:	b510      	push	{r4, lr}
  c2:	4c06      	ldr	r4, [pc, #24]	@ (dc <__do_global_dtors_aux+0x1c>)
  c4:	7823      	ldrb	r3, [r4, #0]
  c6:	2b00      	cmp	r3, #0
  c8:	d107      	bne.n	da <__do_global_dtors_aux+0x1a>
  ca:	4b05      	ldr	r3, [pc, #20]	@ (e0 <__do_global_dtors_aux+0x20>)
  cc:	2b00      	cmp	r3, #0
  ce:	d002      	beq.n	d6 <__do_global_dtors_aux+0x16>
  d0:	4804      	ldr	r0, [pc, #16]	@ (e4 <__do_global_dtors_aux+0x24>)
  d2:	e000      	b.n	d6 <__do_global_dtors_aux+0x16>
  d4:	bf00      	nop
  d6:	2301      	movs	r3, #1
  d8:	7023      	strb	r3, [r4, #0]
  da:	bd10      	pop	{r4, pc}
  dc:	20000004 	.word	0x20000004
  e0:	00000000 	.word	0x00000000
  e4:	00000258 	.word	0x00000258

000000e8 <frame_dummy>:
  e8:	4b04      	ldr	r3, [pc, #16]	@ (fc <frame_dummy+0x14>)
  ea:	b510      	push	{r4, lr}
  ec:	2b00      	cmp	r3, #0
  ee:	d003      	beq.n	f8 <frame_dummy+0x10>
  f0:	4903      	ldr	r1, [pc, #12]	@ (100 <_Min_Heap_Size>)
  f2:	4804      	ldr	r0, [pc, #16]	@ (104 <_Min_Heap_Size+0x4>)
  f4:	e000      	b.n	f8 <frame_dummy+0x10>
  f6:	bf00      	nop
  f8:	bd10      	pop	{r4, pc}
  fa:	46c0      	nop			@ (mov r8, r8)
  fc:	00000000 	.word	0x00000000
 100:	20000008 	.word	0x20000008
 104:	00000258 	.word	0x00000258

00000108 <SystemInit>:
 ******************************************************************************/
void SystemInit(void)
{
    //hcr 24MHz manual trim.
	// set RCH = 24MHz
    M0P_CLOCK->RCH_CR_f.TRIM = (*((volatile uint16_t*) (0x00100C00ul)));
 108:	4b08      	ldr	r3, [pc, #32]	@ (12c <SystemInit+0x24>)
 10a:	4909      	ldr	r1, [pc, #36]	@ (130 <SystemInit+0x28>)
 10c:	881a      	ldrh	r2, [r3, #0]
 10e:	68cb      	ldr	r3, [r1, #12]
 110:	0552      	lsls	r2, r2, #21
 112:	0adb      	lsrs	r3, r3, #11
 114:	0d52      	lsrs	r2, r2, #21
 116:	02db      	lsls	r3, r3, #11
 118:	4313      	orrs	r3, r2
 11a:	60cb      	str	r3, [r1, #12]
    while (!M0P_CLOCK->RCH_CR_f.STABLE);
 11c:	68cb      	ldr	r3, [r1, #12]
 11e:	051b      	lsls	r3, r3, #20
 120:	d5fc      	bpl.n	11c <SystemInit+0x14>
	SystemCoreClock = 24000000;
 122:	4b04      	ldr	r3, [pc, #16]	@ (134 <SystemInit+0x2c>)
 124:	4a04      	ldr	r2, [pc, #16]	@ (138 <SystemInit+0x30>)
 126:	601a      	str	r2, [r3, #0]

    SystemCoreClockUpdate();
	  
	_HidePinInit();
}
 128:	4770      	bx	lr
 12a:	46c0      	nop			@ (mov r8, r8)
 12c:	00100c00 	.word	0x00100c00
 130:	40002000 	.word	0x40002000
 134:	20000000 	.word	0x20000000
 138:	016e3600 	.word	0x016e3600

0000013c <Reset_Handler>:
                .weak       Reset_Handler
                .type       Reset_Handler, %function
                .globl      Reset_Handler
Reset_Handler:
                /* Set stack top pointer. */
                ldr         r0, =__StackTop
 13c:	4810      	ldr	r0, [pc, #64]	@ (180 <Rom_Code+0x10>)
                mov         sp ,r0
 13e:	4685      	mov	sp, r0

00000140 <CopyData>:
 *
 * All addresses must be aligned to 4 bytes boundary.
 */
                /* Copy data from read only memory to RAM. */
CopyData:
                ldr         r1, =__etext
 140:	4910      	ldr	r1, [pc, #64]	@ (184 <Rom_Code+0x14>)
                ldr         r2, =__data_start__
 142:	4a11      	ldr	r2, [pc, #68]	@ (188 <Rom_Code+0x18>)
                ldr         r3, =__data_end__
 144:	4b11      	ldr	r3, [pc, #68]	@ (18c <Rom_Code+0x1c>)

                subs        r3, r2
 146:	1a9b      	subs	r3, r3, r2
                ble         CopyLoopExit
 148:	dd03      	ble.n	152 <ClearBss>

0000014a <CopyLoop>:
CopyLoop:
                subs        r3, #4
 14a:	3b04      	subs	r3, #4
                ldr         r0, [r1,r3]
 14c:	58c8      	ldr	r0, [r1, r3]
                str         r0, [r2,r3]
 14e:	50d0      	str	r0, [r2, r3]
                bgt         CopyLoop
 150:	dcfb      	bgt.n	14a <CopyLoop>

00000152 <ClearBss>:
 *
 * Both addresses must be aligned to 4 bytes boundary.
 */
                /* Clear BSS section. */
ClearBss:
                ldr         r1, =__bss_start__
 152:	490f      	ldr	r1, [pc, #60]	@ (190 <Rom_Code+0x20>)
                ldr         r2, =__bss_end__
 154:	4a0f      	ldr	r2, [pc, #60]	@ (194 <Rom_Code+0x24>)

                movs        r0, 0
 156:	2000      	movs	r0, #0
                subs        r2, r1
 158:	1a52      	subs	r2, r2, r1
                ble         ClearLoopExit
 15a:	dd02      	ble.n	162 <ClearLoopExit>

0000015c <ClearLoop>:
ClearLoop:
                subs        r2, #4
 15c:	3a04      	subs	r2, #4
                str         r0, [r1, r2]
 15e:	5088      	str	r0, [r1, r2]
                bgt         ClearLoop
 160:	dcfc      	bgt.n	15c <ClearLoop>

00000162 <ClearLoopExit>:
ClearLoopExit:
                /* reset NVIC if in rom debug */
                ldr         r0, =0x20000000
 162:	480d      	ldr	r0, [pc, #52]	@ (198 <Rom_Code+0x28>)
                ldr         r2, =0x0
 164:	4a0d      	ldr	r2, [pc, #52]	@ (19c <Rom_Code+0x2c>)
                movs        r1, #0
 166:	2100      	movs	r1, #0
                add         r1, pc, #0
 168:	a100      	add	r1, pc, #0	@ (adr r1, 16c <ClearLoopExit+0xa>)
                cmp         r1, r0
 16a:	4281      	cmp	r1, r0
                bls         Rom_Code
 16c:	d900      	bls.n	170 <Rom_Code>
                /* ram code base address. */
                add         r2, r0, r2
 16e:	4402      	add	r2, r0

00000170 <Rom_Code>:
Rom_Code:
                /* reset vector table address */
                ldr         r0, =0xE000ED08
 170:	480b      	ldr	r0, [pc, #44]	@ (1a0 <Rom_Code+0x30>)
                str         r2, [r0]
 172:	6002      	str	r2, [r0, #0]
                /* Call the clock system initialization function. */
                bl          SystemInit
 174:	f7ff ffc8 	bl	108 <SystemInit>
                /* Call static constructors */
                //bl          __libc_init_array
                /* Call the application's entry point. */
                bl          main
 178:	f000 f820 	bl	1bc <main>
                bx          lr
 17c:	4770      	bx	lr
 17e:	0000      	.short	0x0000
                ldr         r0, =__StackTop
 180:	20000220 	.word	0x20000220
                ldr         r1, =__etext
 184:	00000260 	.word	0x00000260
                ldr         r2, =__data_start__
 188:	20000000 	.word	0x20000000
                ldr         r3, =__data_end__
 18c:	20000004 	.word	0x20000004
                ldr         r1, =__bss_start__
 190:	20000004 	.word	0x20000004
                ldr         r2, =__bss_end__
 194:	20000020 	.word	0x20000020
                ldr         r0, =0x20000000
 198:	20000000 	.word	0x20000000
                ldr         r2, =0x0
 19c:	00000000 	.word	0x00000000
                ldr         r0, =0xE000ED08
 1a0:	e000ed08 	.word	0xe000ed08

000001a4 <ADC_IRQHandler>:
;<h> Default handler start.
*/
                .section    .text.Default_Handler, "ax", %progbits
                .align      2
Default_Handler:
                b           .
 1a4:	e7fe      	b.n	1a4 <ADC_IRQHandler>
 1a6:	46c0      	nop			@ (mov r8, r8)

000001a8 <delay>:
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
	}
}	

void delay(uint32_t nTime)
{
 1a8:	b082      	sub	sp, #8
    volatile uint32_t count = nTime;
 1aa:	9001      	str	r0, [sp, #4]
	while (count--);
 1ac:	9b01      	ldr	r3, [sp, #4]
 1ae:	1e5a      	subs	r2, r3, #1
 1b0:	9201      	str	r2, [sp, #4]
 1b2:	2b00      	cmp	r3, #0
 1b4:	d1fa      	bne.n	1ac <delay+0x4>
}
 1b6:	b002      	add	sp, #8
 1b8:	4770      	bx	lr
	...

000001bc <main>:
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 1bc:	2380      	movs	r3, #128	@ 0x80
{
 1be:	b570      	push	{r4, r5, r6, lr}
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 1c0:	4a1c      	ldr	r2, [pc, #112]	@ (234 <main+0x78>)
 1c2:	055b      	lsls	r3, r3, #21
 1c4:	6a11      	ldr	r1, [r2, #32]
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 1c6:	4c1c      	ldr	r4, [pc, #112]	@ (238 <main+0x7c>)
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 1c8:	430b      	orrs	r3, r1
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 1ca:	21e6      	movs	r1, #230	@ 0xe6
    M0P_CLOCK->PERI_CLKEN_f.GPIO = 1;    //  enable CLK to GPIO   
 1cc:	6213      	str	r3, [r2, #32]
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 1ce:	2310      	movs	r3, #16
 1d0:	0049      	lsls	r1, r1, #1
 1d2:	5862      	ldr	r2, [r4, r1]
    M0P_GPIO->P3OUT_f.P34 = 1;           //  out 1
 1d4:	25e4      	movs	r5, #228	@ 0xe4
    M0P_GPIO->P3ADS_f.P34 = 0;           //  not analog
 1d6:	439a      	bics	r2, r3
 1d8:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P34_SEL = 0;               //  not alternate  
 1da:	2100      	movs	r1, #0
 1dc:	4a17      	ldr	r2, [pc, #92]	@ (23c <main+0x80>)
    M0P_GPIO->P3OUT_f.P34 = 1;           //  out 1
 1de:	006d      	lsls	r5, r5, #1
    M0P_GPIO->P34_SEL = 0;               //  not alternate  
 1e0:	6011      	str	r1, [r2, #0]
    M0P_GPIO->P3DIR_f.P34 = 0;           //  output
 1e2:	31c1      	adds	r1, #193	@ 0xc1
 1e4:	31ff      	adds	r1, #255	@ 0xff
 1e6:	5862      	ldr	r2, [r4, r1]
 1e8:	439a      	bics	r2, r3
 1ea:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3OD_f.P34 = 0;            //  PushPull ( not open drain )
 1ec:	312c      	adds	r1, #44	@ 0x2c
 1ee:	5862      	ldr	r2, [r4, r1]
 1f0:	439a      	bics	r2, r3
 1f2:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3PD_f.P34 = 0;            //  no Pull Down 
 1f4:	3908      	subs	r1, #8
 1f6:	5862      	ldr	r2, [r4, r1]
 1f8:	439a      	bics	r2, r3
 1fa:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3PU_f.P34 = 0;            //  no Pull Up 
 1fc:	3904      	subs	r1, #4
 1fe:	5862      	ldr	r2, [r4, r1]
 200:	439a      	bics	r2, r3
 202:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3DR_f.P34 = 1;            //  Low speed 
 204:	3904      	subs	r1, #4
 206:	5862      	ldr	r2, [r4, r1]
 208:	431a      	orrs	r2, r3
 20a:	5062      	str	r2, [r4, r1]
    M0P_GPIO->P3OUT_f.P34 = 1;           //  out 1
 20c:	5962      	ldr	r2, [r4, r5]
 20e:	4313      	orrs	r3, r2
 210:	5163      	str	r3, [r4, r5]
		delay(0x4000);
 212:	2080      	movs	r0, #128	@ 0x80
        M0P_GPIO->P3OUT_f.P34 = 0;           //  out 0
 214:	2610      	movs	r6, #16
		delay(0x4000);
 216:	01c0      	lsls	r0, r0, #7
 218:	f7ff ffc6 	bl	1a8 <delay>
		delay(0x4000);
 21c:	2080      	movs	r0, #128	@ 0x80
        M0P_GPIO->P3OUT_f.P34 = 0;           //  out 0
 21e:	5963      	ldr	r3, [r4, r5]
		delay(0x4000);
 220:	01c0      	lsls	r0, r0, #7
        M0P_GPIO->P3OUT_f.P34 = 0;           //  out 0
 222:	43b3      	bics	r3, r6
 224:	5163      	str	r3, [r4, r5]
		delay(0x4000);
 226:	f7ff ffbf 	bl	1a8 <delay>
        M0P_GPIO->P3OUT_f.P34 = 1;           //  out 0
 22a:	5963      	ldr	r3, [r4, r5]
 22c:	431e      	orrs	r6, r3
 22e:	5166      	str	r6, [r4, r5]
	while (1)
 230:	e7ef      	b.n	212 <main+0x56>
 232:	46c0      	nop			@ (mov r8, r8)
 234:	40002000 	.word	0x40002000
 238:	40020c00 	.word	0x40020c00
 23c:	40020cd0 	.word	0x40020cd0

00000240 <_init>:
 240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 242:	46c0      	nop			@ (mov r8, r8)
 244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 246:	bc08      	pop	{r3}
 248:	469e      	mov	lr, r3
 24a:	4770      	bx	lr

0000024c <_fini>:
 24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 24e:	46c0      	nop			@ (mov r8, r8)
 250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 252:	bc08      	pop	{r3}
 254:	469e      	mov	lr, r3
 256:	4770      	bx	lr
