digraph "CFG for 'safe_lshift_func_int8_t_s_u' function" {
	label="CFG for 'safe_lshift_func_int8_t_s_u' function";

	Node0xba7ebe0 [shape=record,label="{entry:\l  %left.addr = alloca i8, align 1\l  %right.addr = alloca i32, align 4\l  store i8 %left, i8* %left.addr, align 1\l  store i32 %right, i32* %right.addr, align 4\l  %0 = load i8* %left.addr, align 1\l  %conv = sext i8 %0 to i32\l  %cmp = icmp slt i32 %conv, 0\l  br i1 %cmp, label %cond.true, label %lor.lhs.false\l|{<s0>T|<s1>F}}"];
	Node0xba7ebe0:s0 -> Node0xba7ec70;
	Node0xba7ebe0:s1 -> Node0xba7ec10;
	Node0xba7ec10 [shape=record,label="{lor.lhs.false:                                    \l  %1 = load i32* %right.addr, align 4\l  %cmp2 = icmp uge i32 %1, 32\l  br i1 %cmp2, label %cond.true, label %lor.lhs.false4\l|{<s0>T|<s1>F}}"];
	Node0xba7ec10:s0 -> Node0xba7ec70;
	Node0xba7ec10:s1 -> Node0xba7ec40;
	Node0xba7ec40 [shape=record,label="{lor.lhs.false4:                                   \l  %2 = load i8* %left.addr, align 1\l  %conv5 = sext i8 %2 to i32\l  %3 = load i32* %right.addr, align 4\l  %shr = ashr i32 127, %3\l  %cmp6 = icmp sgt i32 %conv5, %shr\l  br i1 %cmp6, label %cond.true, label %cond.false\l|{<s0>T|<s1>F}}"];
	Node0xba7ec40:s0 -> Node0xba7ec70;
	Node0xba7ec40:s1 -> Node0xba7eca0;
	Node0xba7ec70 [shape=record,label="{cond.true:                                        \l  %4 = load i8* %left.addr, align 1\l  %conv8 = sext i8 %4 to i32\l  br label %cond.end\l}"];
	Node0xba7ec70 -> Node0xba7ecd0;
	Node0xba7eca0 [shape=record,label="{cond.false:                                       \l  %5 = load i8* %left.addr, align 1\l  %conv9 = sext i8 %5 to i32\l  %6 = load i32* %right.addr, align 4\l  %shl = shl i32 %conv9, %6\l  br label %cond.end\l}"];
	Node0xba7eca0 -> Node0xba7ecd0;
	Node0xba7ecd0 [shape=record,label="{cond.end:                                         \l  %cond = phi i32 [ %conv8, %cond.true ], [ %shl, %cond.false ]\l  %conv10 = trunc i32 %cond to i8\l  ret i8 %conv10\l}"];
}
