### Project Overview
The project involves simulating a fictional processor design and architecture using Java.

### Spicy Von Neumann Fillet With Extra Shifts

### Memory Architecture
- **Architecture**: Von Neumann
- **Memory Size**: 2048 * 32

### Registers
- **Registers**: 33 (31 GPRS, 1 Zero Register, 1 Program Counter)

### Instruction Set Architecture
- **Instruction Size**: 32 bits
- **Instruction Types**: R-Format, I-Format, J-Format
- **Instruction Count**: 12

### Datapath
- **Stages**: 5
- **Pipeline**: 4 instructions running in parallel