#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Jan 30 18:13:27 2019
# Process ID: 5896
# Log file: Z:/groups/02/lab02/planAhead_run_1/planAhead.log
# Journal file: Z:/groups/02/lab02/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -821 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/groups/02/lab02/pa.fromNetlist.tcl
# create_project -name lab02 -dir "Z:/groups/02/lab02/planAhead_run_1" -part xc7z020clg484-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/groups/02/lab02/lab2_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/groups/02/lab02} }
# set_property target_constrs_file "zedboard_master_UCF_RevC_v2.ucf" [current_fileset -constrset]
Adding file 'Z:/groups/02/lab02/zedboard_master_UCF_RevC_v2.ucf' to fileset 'constrs_1'
# add_files [list {zedboard_master_UCF_RevC_v2.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7z020clg484-3
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design lab2_top.ngc ...
WARNING:NetListWriters:298 - No output is written to lab2_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus crblah_q<20 : 10> on block lab2_top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmult_PWR_1_o_g[7]_MuLt_6_OUT_Madd2_lut<11 : 5> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_r[7]_MuLt_8_OUT_Madd4_lut<11 : 6> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Mmult_PWR_1_o_g[7]_MuLt_12_OUT_Madd3_lut<14 : 1> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_r[7]_MuLt_8_OUT_Madd5_lut<13 : 1> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_PWR_1_o_b[7]_MuLt_5_OUT_Madd_lut<13 : 0> on block lab2_top is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus fpa/addr/Madd_n0006_cy<4 : 2> on block
   lab2_top is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file lab2_top.edif ...
ngc2edif: Total memory usage is 61260 kilobytes

Parsing EDIF File [./planAhead_run_1/lab02.data/cache/lab2_top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/lab02.data/cache/lab2_top_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 212 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'lab2_top' is not ideal for floorplanning, since the cellview 'lab2_top' defined in file 'lab2_top.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
Parsing UCF File [Z:/groups/02/lab02/zedboard_master_UCF_RevC_v2.ucf]
Finished Parsing UCF File [Z:/groups/02/lab02/zedboard_master_UCF_RevC_v2.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 209 instances were transformed.
  FD => FDCE: 123 instances
  FDE => FDCE: 77 instances
  FDR => FDRE: 9 instances

Phase 0 | Netlist Checksum: 8cc7811d
link_design: Time (s): elapsed = 00:00:33 . Memory (MB): peak = 702.078 ; gain = 307.250
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
design_1
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See Z:/groups/02/lab02\planAhead_pid5896.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Jan 30 18:14:28 2019...
INFO: [Common 17-83] Releasing license: PlanAhead
