============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:54:16 pm
  Module:                 es_ordered_bs_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                  Type       Fanout Load Slew Delay Arrival   
                                                  (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------
(clock clk)                   launch                                    0 R 
TOP
  genblk1[0].genblk1.sng
    sng_multi
      ctr
        countval_reg[0]/CLK                               0             0 R 
        countval_reg[0]/Q     DFFSR             1  1.5   10  +115     115 F 
        drc_bufs157/A                                          +0     115   
        drc_bufs157/Y         BUFX2             3 10.0   13   +41     156 F 
      ctr/countval[0] 
      g523/A                                                   +0     156   
      g523/Y                  INVX1             2  4.6    0   +10     165 R 
      g518/A                                                   +0     165   
      g518/Y                  AND2X1            1  2.0   31   +30     195 R 
      g511/C                                                   +0     195   
      g511/Y                  OAI21X1           1  1.9    4   +19     214 F 
      g509/C                                                   +0     214   
      g509/Y                  OAI21X1           1  2.0   41   +16     230 R 
      g507/C                                                   +0     230   
      g507/Y                  OAI21X1           1  2.7    6   +23     252 F 
      g504/A                                                   +0     252   
      g504/Y                  AOI22X1           1  1.5   44   +44     296 R 
      drc_bufs534/A                                            +0     296   
      drc_bufs534/Y           BUFX2             1  1.6    9   +35     331 R 
      g503/A                                                   +0     331   
      g503/Y                  INVX1             1  1.9   11   +15     346 F 
      g502/C                                                   +0     346   
      g502/Y                  OAI21X1           1  2.0   40   +18     364 R 
      g499/C                                                   +0     364   
      g499/Y                  OAI21X1           1  2.7    6   +22     386 F 
      g496/A                                                   +0     386   
      g496/Y                  AOI22X1           1  1.5   44   +44     430 R 
      drc_bufs533/A                                            +0     430   
      drc_bufs533/Y           BUFX2             1  1.6    9   +35     464 R 
      g495/A                                                   +0     464   
      g495/Y                  INVX1             1  1.9   11   +15     479 F 
      g493/C                                                   +0     479   
      g493/Y                  OAI21X1           1  2.4   42   +19     499 R 
    sng_multi/sn_out[1] 
    g4/B                                                       +0     499   
    g4/Y                      OR2X1             1  2.3   20   +51     550 R 
  genblk1[0].genblk1.sng/sn_out 
  g16/B                                                        +0     550   
  g16/Y                       AND2X1           13 52.8  273  +198     747 R 
  stoch2bin/en 
    g264/S                                                     +0     747   
    g264/Y                    MUX2X1            1  1.5   28   +75     822 F 
    g263/A                                                     +0     822   
    g263/Y                    INVX1             1  2.0    0    +7     829 R 
    countval_reg[1]/D         DFFSR                            +0     829   
    countval_reg[1]/CLK       setup                       0   +70     899 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                   capture                                5000 R 
                              uncertainty                     -50    4950 R 
----------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    4051ps 
Start-point  : TOP/genblk1[0].genblk1.sng/sng_multi/ctr/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[1]/D
