TRACE::2020-01-24.15:50:08::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:08::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:08::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened new HwDB with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-01-24.15:50:15::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper"
		}]
}
TRACE::2020-01-24.15:50:15::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-01-24.15:50:15::SCWPlatform::Pure FPGA device, no boot application will be created.
TRACE::2020-01-24.15:50:15::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper"
		}]
}
TRACE::2020-01-24.15:50:15::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper"
		}]
}
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-01-24.15:50:15::SCWMssOS::No sw design opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::mss does not exists at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::Creating sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::Adding the swdes entry, created swdb /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::updating the scw layer changes to swdes at   /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::Writing mss at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.15:50:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-01-24.15:50:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|/home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-01-24.15:50:15::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|/home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-01-24.15:50:15::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|/home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-01-24.15:50:15::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|/home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

TRACE::2020-01-24.15:50:15::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.15:50:15::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-01-24.15:50:15::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.15:50:15::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.15:50:15::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.15:50:15::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-24.15:50:15::SCWSystem::Not a boot domain 
LOG::2020-01-24.15:50:15::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.15:50:15::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.15:50:15::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.15:50:15::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:15::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:15::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:15::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:15::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:15::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|/home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss||

KEYINFO::2020-01-24.15:50:16::SCWMssOS::Could not open the swdb for /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
KEYINFO::2020-01-24.15:50:16::SCWMssOS::Could not open the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-01-24.15:50:16::SCWMssOS::Cleared the swdb table entry
TRACE::2020-01-24.15:50:16::SCWMssOS::No sw design opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::mss exists loading the mss file  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::Opened the sw design from mss  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::Adding the swdes entry /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-01-24.15:50:16::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-24.15:50:16::SCWMssOS::Opened the sw design.  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.15:50:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.15:50:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.15:50:16::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-01-24.15:50:16::SCWMssOS::skipping the bsp build ... 
TRACE::2020-01-24.15:50:16::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.15:50:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.15:50:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.15:50:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.15:50:16::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.15:50:16::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.15:50:16::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.15:50:16::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.15:50:16::SCWSystem::dir created 
TRACE::2020-01-24.15:50:16::SCWSystem::Writing the bif 
TRACE::2020-01-24.15:50:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.15:50:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.15:50:16::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.15:50:16::SCWPlatform::updated the xpfm file.
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-01-24.15:50:16::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.15:50:16::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.15:50:16::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.15:50:16::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.15:50:16::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.15:50:16::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.15:50:16::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.15:50:16::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.15:50:16::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.15:50:16::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-24.15:50:16::SCWMssOS::skipping the bsp build ... 
TRACE::2020-01-24.15:50:16::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.15:50:16::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.15:50:16::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.15:50:16::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.15:50:16::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.15:50:16::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.15:50:16::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.15:50:16::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.15:50:16::SCWSystem::dir created 
TRACE::2020-01-24.15:50:16::SCWSystem::Writing the bif 
TRACE::2020-01-24.15:50:16::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.15:50:16::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.15:50:16::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:50:16::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:50:16::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:50:16::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:50:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:50:16::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:50:16::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:50:16::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.15:50:16::SCWPlatform::updated the xpfm file.
LOG::2020-01-24.15:51:38::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.15:51:38::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.15:51:38::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.15:51:38::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-24.15:51:38::SCWSystem::Not a boot domain 
LOG::2020-01-24.15:51:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.15:51:38::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.15:51:38::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.15:51:38::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.15:51:38::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:38::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:38::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:38::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:51:38::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:51:38::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:38::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:51:38::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:38::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:51:38::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:38::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.15:51:38::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.15:51:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.15:51:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-24.15:51:38::SCWMssOS::doing bsp build ... 
TRACE::2020-01-24.15:51:38::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-24.15:51:38::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.15:51:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-24.15:51:38::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-24.15:51:38::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-24.15:51:38::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.15:51:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.15:51:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.15:51:38::SCWMssOS::all -Wextra"

TRACE::2020-01-24.15:51:38::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.15:51:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-24.15:51:38::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-24.15:51:38::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-24.15:51:38::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.15:51:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.15:51:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.15:51:38::SCWMssOS::all -Wextra"

TRACE::2020-01-24.15:51:38::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.15:51:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.15:51:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.15:51:38::SCWMssOS::all -Wextra"

TRACE::2020-01-24.15:51:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.15:51:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-24.15:51:38::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-24.15:51:38::SCWMssOS::Wall -Wextra"

TRACE::2020-01-24.15:51:38::SCWMssOS::Compiling uartlite

TRACE::2020-01-24.15:51:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.15:51:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.15:51:38::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.15:51:38::SCWMssOS:: -Wextra"

TRACE::2020-01-24.15:51:38::SCWMssOS::Compiling bram

TRACE::2020-01-24.15:51:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.15:51:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-24.15:51:39::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-24.15:51:39::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-24.15:51:39::SCWMssOS::Compiling standalone

TRACE::2020-01-24.15:51:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.15:51:40::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.15:51:40::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.15:51:40::SCWMssOS:: -Wextra"

TRACE::2020-01-24.15:51:40::SCWMssOS::Compiling gpio

TRACE::2020-01-24.15:51:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.15:51:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.15:51:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.15:51:41::SCWMssOS:: -Wextra"

TRACE::2020-01-24.15:51:41::SCWMssOS::Compiling cpu

TRACE::2020-01-24.15:51:41::SCWMssOS::Finished building libraries

TRACE::2020-01-24.15:51:41::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.15:51:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.15:51:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.15:51:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.15:51:41::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.15:51:41::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.15:51:41::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.15:51:41::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.15:51:41::SCWSystem::dir created 
TRACE::2020-01-24.15:51:41::SCWSystem::Writing the bif 
TRACE::2020-01-24.15:51:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.15:51:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.15:51:41::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:51:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:51:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:51:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:51:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:51:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:51:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:51:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:51:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:51:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:41::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.15:51:41::SCWPlatform::updated the xpfm file.
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:51:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:51:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:51:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:51:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:51:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:51:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:51:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:15::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.15:54:15::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.15:54:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.15:54:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.15:54:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.15:54:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.15:54:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.15:54:15::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-01-24.15:54:24::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.15:54:24::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.15:54:24::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.15:54:24::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-24.15:54:24::SCWSystem::Not a boot domain 
LOG::2020-01-24.15:54:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.15:54:24::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.15:54:24::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.15:54:24::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.15:54:24::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:24::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:24::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:24::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:54:24::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:54:24::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:24::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:54:24::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:24::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:54:24::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:24::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.15:54:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.15:54:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.15:54:24::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-24.15:54:24::SCWMssOS::doing bsp build ... 
TRACE::2020-01-24.15:54:24::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-24.15:54:24::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.15:54:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-24.15:54:24::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-24.15:54:24::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-24.15:54:24::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.15:54:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.15:54:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.15:54:24::SCWMssOS::all -Wextra"

TRACE::2020-01-24.15:54:24::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.15:54:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-24.15:54:24::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-24.15:54:24::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-24.15:54:24::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.15:54:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.15:54:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.15:54:24::SCWMssOS::all -Wextra"

TRACE::2020-01-24.15:54:24::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.15:54:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.15:54:24::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.15:54:24::SCWMssOS::all -Wextra"

TRACE::2020-01-24.15:54:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.15:54:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-24.15:54:24::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-24.15:54:24::SCWMssOS::Wall -Wextra"

TRACE::2020-01-24.15:54:24::SCWMssOS::Compiling uartlite

TRACE::2020-01-24.15:54:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.15:54:25::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.15:54:25::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.15:54:25::SCWMssOS:: -Wextra"

TRACE::2020-01-24.15:54:25::SCWMssOS::Compiling bram

TRACE::2020-01-24.15:54:25::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.15:54:25::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-24.15:54:25::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-24.15:54:25::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-24.15:54:25::SCWMssOS::Compiling standalone

TRACE::2020-01-24.15:54:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.15:54:27::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.15:54:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.15:54:27::SCWMssOS:: -Wextra"

TRACE::2020-01-24.15:54:27::SCWMssOS::Compiling gpio

TRACE::2020-01-24.15:54:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.15:54:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.15:54:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.15:54:27::SCWMssOS:: -Wextra"

TRACE::2020-01-24.15:54:27::SCWMssOS::Compiling cpu

TRACE::2020-01-24.15:54:27::SCWMssOS::Finished building libraries

TRACE::2020-01-24.15:54:27::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.15:54:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.15:54:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.15:54:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.15:54:27::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.15:54:27::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.15:54:27::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.15:54:27::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.15:54:27::SCWSystem::dir created 
TRACE::2020-01-24.15:54:27::SCWSystem::Writing the bif 
TRACE::2020-01-24.15:54:27::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.15:54:27::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.15:54:27::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:54:27::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:54:27::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:27::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:54:27::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:54:27::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:54:27::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:27::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:54:27::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:54:27::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:54:27::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:27::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:54:27::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:27::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.15:54:27::SCWPlatform::updated the xpfm file.
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.15:54:27::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.15:54:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.15:54:27::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.15:54:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.15:54:27::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.15:54:27::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.15:54:27::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:10::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.16:16:10::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.16:16:10::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.16:16:10::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.16:16:10::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.16:16:10::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.16:16:10::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.16:16:10::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-01-24.16:16:18::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.16:16:18::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.16:16:18::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.16:16:18::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-24.16:16:18::SCWSystem::Not a boot domain 
LOG::2020-01-24.16:16:18::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.16:16:18::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.16:16:18::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.16:16:18::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.16:16:18::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:18::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:18::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:18::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:16:18::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:18::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:16:18::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:18::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:16:18::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:18::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:16:18::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:18::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.16:16:18::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:18::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.16:16:18::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.16:16:18::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-24.16:16:18::SCWMssOS::doing bsp build ... 
TRACE::2020-01-24.16:16:18::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-24.16:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.16:16:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-24.16:16:18::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-24.16:16:18::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-24.16:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.16:16:18::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:16:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:16:18::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.16:16:18::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-24.16:16:18::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-24.16:16:18::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-24.16:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.16:16:18::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:16:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:16:18::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:16:18::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.16:16:18::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:16:18::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:16:18::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:16:18::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.16:16:18::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-24.16:16:18::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-24.16:16:18::SCWMssOS::Wall -Wextra"

TRACE::2020-01-24.16:16:18::SCWMssOS::Compiling uartlite

TRACE::2020-01-24.16:16:19::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.16:16:19::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:16:19::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:16:19::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:16:19::SCWMssOS::Compiling bram

TRACE::2020-01-24.16:16:19::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.16:16:19::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-24.16:16:19::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-24.16:16:19::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-24.16:16:19::SCWMssOS::Compiling standalone

TRACE::2020-01-24.16:16:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.16:16:21::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:16:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:16:21::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:16:21::SCWMssOS::Compiling gpio

TRACE::2020-01-24.16:16:21::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.16:16:21::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:16:21::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:16:21::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:16:21::SCWMssOS::Compiling cpu

TRACE::2020-01-24.16:16:21::SCWMssOS::Finished building libraries

TRACE::2020-01-24.16:16:21::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.16:16:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.16:16:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.16:16:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.16:16:21::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.16:16:21::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.16:16:21::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.16:16:21::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.16:16:21::SCWSystem::dir created 
TRACE::2020-01-24.16:16:21::SCWSystem::Writing the bif 
TRACE::2020-01-24.16:16:21::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.16:16:21::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.16:16:21::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:16:21::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:16:21::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:21::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:16:21::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:16:21::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:16:21::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:21::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:16:21::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:16:21::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:16:21::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:21::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:16:21::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:21::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.16:16:21::SCWPlatform::updated the xpfm file.
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:16:21::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:16:21::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:16:21::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:16:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:16:21::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:16:21::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:16:21::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:17:15::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.16:17:15::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.16:17:15::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.16:17:15::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.16:17:15::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.16:17:15::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.16:17:15::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.16:17:15::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-01-24.16:17:27::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.16:17:27::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.16:17:27::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.16:17:27::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.16:17:27::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.16:17:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.16:17:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.16:17:28::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-01-24.16:18:41::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.16:18:41::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.16:18:41::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.16:18:41::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.16:18:41::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.16:18:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.16:18:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.16:18:41::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-01-24.16:18:53::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.16:18:53::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.16:18:53::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.16:18:53::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-24.16:18:53::SCWSystem::Not a boot domain 
LOG::2020-01-24.16:18:53::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.16:18:53::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.16:18:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.16:18:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.16:18:53::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:53::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:53::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:53::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:18:53::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:18:53::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:53::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:18:53::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:53::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:18:53::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:53::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.16:18:53::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.16:18:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.16:18:53::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-24.16:18:53::SCWMssOS::doing bsp build ... 
TRACE::2020-01-24.16:18:53::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-24.16:18:53::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.16:18:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-24.16:18:53::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-24.16:18:53::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-24.16:18:53::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.16:18:53::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:18:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:18:53::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:18:53::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.16:18:53::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-24.16:18:53::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-24.16:18:53::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-24.16:18:53::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.16:18:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:18:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:18:53::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:18:53::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.16:18:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:18:53::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:18:53::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:18:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.16:18:53::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-24.16:18:53::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-24.16:18:53::SCWMssOS::Wall -Wextra"

TRACE::2020-01-24.16:18:53::SCWMssOS::Compiling uartlite

TRACE::2020-01-24.16:18:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.16:18:54::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:18:54::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:18:54::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:18:54::SCWMssOS::Compiling bram

TRACE::2020-01-24.16:18:54::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.16:18:54::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-24.16:18:54::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-24.16:18:54::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-24.16:18:54::SCWMssOS::Compiling standalone

TRACE::2020-01-24.16:18:56::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.16:18:56::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:18:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:18:56::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:18:56::SCWMssOS::Compiling gpio

TRACE::2020-01-24.16:18:56::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.16:18:56::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:18:56::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:18:56::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:18:56::SCWMssOS::Compiling cpu

TRACE::2020-01-24.16:18:56::SCWMssOS::Finished building libraries

TRACE::2020-01-24.16:18:56::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.16:18:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.16:18:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.16:18:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.16:18:56::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.16:18:56::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.16:18:56::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.16:18:56::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.16:18:56::SCWSystem::dir created 
TRACE::2020-01-24.16:18:56::SCWSystem::Writing the bif 
TRACE::2020-01-24.16:18:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.16:18:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.16:18:56::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:18:56::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:18:56::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:56::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:18:56::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:18:56::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:18:56::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:56::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:18:56::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:18:56::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:18:56::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:56::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:18:56::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:56::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.16:18:56::SCWPlatform::updated the xpfm file.
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:18:56::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:18:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:18:56::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:18:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:18:56::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:18:56::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:18:56::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:42::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.16:32:42::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.16:32:42::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.16:32:42::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.16:32:42::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.16:32:42::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.16:32:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.16:32:42::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-01-24.16:32:50::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.16:32:50::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.16:32:50::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.16:32:50::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-24.16:32:50::SCWSystem::Not a boot domain 
LOG::2020-01-24.16:32:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.16:32:50::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.16:32:50::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.16:32:50::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.16:32:50::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:50::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:50::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:50::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:32:50::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:50::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:32:50::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:50::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:32:50::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:50::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:32:50::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:50::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.16:32:50::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.16:32:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.16:32:50::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-24.16:32:50::SCWMssOS::doing bsp build ... 
TRACE::2020-01-24.16:32:50::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-24.16:32:50::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.16:32:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-24.16:32:50::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-24.16:32:50::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-24.16:32:50::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.16:32:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:32:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:32:50::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:32:50::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.16:32:50::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-24.16:32:50::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-24.16:32:50::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-24.16:32:50::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.16:32:50::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:32:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:32:50::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:32:50::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.16:32:50::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.16:32:50::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.16:32:50::SCWMssOS::all -Wextra"

TRACE::2020-01-24.16:32:50::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.16:32:50::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-24.16:32:50::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-24.16:32:50::SCWMssOS::Wall -Wextra"

TRACE::2020-01-24.16:32:50::SCWMssOS::Compiling uartlite

TRACE::2020-01-24.16:32:50::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.16:32:50::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:32:50::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:32:50::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:32:50::SCWMssOS::Compiling bram

TRACE::2020-01-24.16:32:51::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.16:32:51::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-24.16:32:51::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-24.16:32:51::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-24.16:32:51::SCWMssOS::Compiling standalone

TRACE::2020-01-24.16:32:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.16:32:53::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:32:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:32:53::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:32:53::SCWMssOS::Compiling gpio

TRACE::2020-01-24.16:32:53::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.16:32:53::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.16:32:53::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.16:32:53::SCWMssOS:: -Wextra"

TRACE::2020-01-24.16:32:53::SCWMssOS::Compiling cpu

TRACE::2020-01-24.16:32:53::SCWMssOS::Finished building libraries

TRACE::2020-01-24.16:32:53::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.16:32:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.16:32:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.16:32:53::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.16:32:53::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.16:32:53::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.16:32:53::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.16:32:53::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.16:32:53::SCWSystem::dir created 
TRACE::2020-01-24.16:32:53::SCWSystem::Writing the bif 
TRACE::2020-01-24.16:32:53::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.16:32:53::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.16:32:53::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:32:53::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:32:53::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:53::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:32:53::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:32:53::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:32:53::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:53::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:32:53::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:32:53::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:32:53::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:53::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:32:53::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:53::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.16:32:53::SCWPlatform::updated the xpfm file.
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.16:32:53::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.16:32:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.16:32:53::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.16:32:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.16:32:53::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.16:32:53::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.16:32:53::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:14::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.17:24:14::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.17:24:14::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.17:24:14::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.17:24:14::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.17:24:14::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.17:24:14::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.17:24:14::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-01-24.17:24:30::SCWMssOS::cleaning the bsp 
TRACE::2020-01-24.17:24:30::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-24.17:24:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-24.17:24:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-24.17:24:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-24.17:24:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-24.17:24:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-24.17:24:30::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-01-24.17:24:38::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-24.17:24:38::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-24.17:24:38::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-24.17:24:38::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-24.17:24:38::SCWSystem::Not a boot domain 
LOG::2020-01-24.17:24:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-24.17:24:38::SCWDomain::Generating domain artifcats
TRACE::2020-01-24.17:24:38::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-24.17:24:38::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-24.17:24:38::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:38::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:38::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:38::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.17:24:38::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.17:24:38::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:38::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.17:24:38::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:38::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.17:24:38::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:38::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-24.17:24:38::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-24.17:24:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-24.17:24:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-24.17:24:38::SCWMssOS::doing bsp build ... 
TRACE::2020-01-24.17:24:38::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-24.17:24:38::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.17:24:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-24.17:24:38::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-24.17:24:38::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-24.17:24:38::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.17:24:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.17:24:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.17:24:38::SCWMssOS::all -Wextra"

TRACE::2020-01-24.17:24:38::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.17:24:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-24.17:24:38::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-24.17:24:38::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-24.17:24:38::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.17:24:38::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.17:24:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.17:24:38::SCWMssOS::all -Wextra"

TRACE::2020-01-24.17:24:38::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.17:24:38::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-24.17:24:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-24.17:24:38::SCWMssOS::all -Wextra"

TRACE::2020-01-24.17:24:38::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-24.17:24:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-24.17:24:38::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-24.17:24:38::SCWMssOS::Wall -Wextra"

TRACE::2020-01-24.17:24:38::SCWMssOS::Compiling uartlite

TRACE::2020-01-24.17:24:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-24.17:24:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.17:24:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.17:24:39::SCWMssOS:: -Wextra"

TRACE::2020-01-24.17:24:39::SCWMssOS::Compiling bram

TRACE::2020-01-24.17:24:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-24.17:24:39::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-24.17:24:39::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-24.17:24:39::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-24.17:24:39::SCWMssOS::Compiling standalone

TRACE::2020-01-24.17:24:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-24.17:24:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.17:24:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.17:24:41::SCWMssOS:: -Wextra"

TRACE::2020-01-24.17:24:41::SCWMssOS::Compiling gpio

TRACE::2020-01-24.17:24:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-24.17:24:41::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-24.17:24:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-24.17:24:41::SCWMssOS:: -Wextra"

TRACE::2020-01-24.17:24:41::SCWMssOS::Compiling cpu

TRACE::2020-01-24.17:24:41::SCWMssOS::Finished building libraries

TRACE::2020-01-24.17:24:41::SCWMssOS::Copying to export directory.
TRACE::2020-01-24.17:24:41::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-24.17:24:41::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-24.17:24:41::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-24.17:24:41::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-24.17:24:41::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-24.17:24:41::SCWPlatform::Started preparing the platform 
TRACE::2020-01-24.17:24:41::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-24.17:24:41::SCWSystem::dir created 
TRACE::2020-01-24.17:24:41::SCWSystem::Writing the bif 
TRACE::2020-01-24.17:24:41::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-24.17:24:41::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-24.17:24:41::SCWPlatform::Completed generating the platform
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.17:24:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.17:24:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.17:24:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.17:24:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.17:24:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.17:24:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.17:24:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.17:24:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.17:24:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:41::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-24.17:24:41::SCWPlatform::updated the xpfm file.
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-24.17:24:41::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-24.17:24:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-24.17:24:41::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-24.17:24:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-24.17:24:41::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-24.17:24:41::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-24.17:24:41::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:23::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:23::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:23::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:29::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:29::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-25.09:31:29::SCWPlatform::Opened new HwDB with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:29::SCWReader::Active system found as  microblaze_bd_wrapper
TRACE::2020-01-25.09:31:29::SCWReader::Handling sysconfig microblaze_bd_wrapper
TRACE::2020-01-25.09:31:30::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:30::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:30::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:30::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:31:30::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-01-25.09:31:30::SCWMssOS::No sw design opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:30::SCWMssOS::mss exists loading the mss file  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:30::SCWMssOS::Opened the sw design from mss  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:30::SCWMssOS::Adding the swdes entry /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-01-25.09:31:30::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-25.09:31:30::SCWMssOS::Opened the sw design.  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-25.09:31:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:30::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:30::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:30::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:31:30::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:30::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.09:31:30::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:30::SCWReader::No isolation master present  
TRACE::2020-01-25.09:31:30::SCWMssOS::cleaning the bsp 
TRACE::2020-01-25.09:31:30::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-25.09:31:30::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-25.09:31:30::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-25.09:31:30::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-25.09:31:30::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-25.09:31:30::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-25.09:31:30::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-01-25.09:31:38::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-25.09:31:38::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-25.09:31:38::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-25.09:31:38::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-25.09:31:38::SCWSystem::Not a boot domain 
LOG::2020-01-25.09:31:38::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-25.09:31:38::SCWDomain::Generating domain artifcats
TRACE::2020-01-25.09:31:38::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-25.09:31:38::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-25.09:31:38::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:38::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:38::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:38::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:38::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:38::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:38::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:38::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:31:38::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:38::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.09:31:38::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:38::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-25.09:31:38::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:38::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-25.09:31:38::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-25.09:31:38::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-25.09:31:38::SCWMssOS::doing bsp build ... 
TRACE::2020-01-25.09:31:38::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-25.09:31:38::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-25.09:31:38::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-25.09:31:38::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-25.09:31:38::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-25.09:31:38::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-25.09:31:38::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-25.09:31:38::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-25.09:31:38::SCWMssOS::all -Wextra"

TRACE::2020-01-25.09:31:38::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-25.09:31:38::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-25.09:31:38::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-25.09:31:38::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-25.09:31:39::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-25.09:31:39::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-25.09:31:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-25.09:31:39::SCWMssOS::all -Wextra"

TRACE::2020-01-25.09:31:39::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-25.09:31:39::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-25.09:31:39::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-25.09:31:39::SCWMssOS::all -Wextra"

TRACE::2020-01-25.09:31:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-25.09:31:39::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-25.09:31:39::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-25.09:31:39::SCWMssOS::Wall -Wextra"

TRACE::2020-01-25.09:31:39::SCWMssOS::Compiling uartlite

TRACE::2020-01-25.09:31:39::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-25.09:31:39::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-25.09:31:39::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-25.09:31:39::SCWMssOS:: -Wextra"

TRACE::2020-01-25.09:31:39::SCWMssOS::Compiling bram

TRACE::2020-01-25.09:31:40::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-25.09:31:40::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-25.09:31:40::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-25.09:31:40::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-25.09:31:40::SCWMssOS::Compiling standalone

TRACE::2020-01-25.09:31:41::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-25.09:31:41::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-25.09:31:41::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-25.09:31:41::SCWMssOS:: -Wextra"

TRACE::2020-01-25.09:31:41::SCWMssOS::Compiling gpio

TRACE::2020-01-25.09:31:42::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-25.09:31:42::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-25.09:31:42::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-25.09:31:42::SCWMssOS:: -Wextra"

TRACE::2020-01-25.09:31:42::SCWMssOS::Compiling cpu

TRACE::2020-01-25.09:31:42::SCWMssOS::Finished building libraries

TRACE::2020-01-25.09:31:42::SCWMssOS::Copying to export directory.
TRACE::2020-01-25.09:31:42::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-25.09:31:42::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-25.09:31:42::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-25.09:31:42::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-25.09:31:42::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-25.09:31:42::SCWPlatform::Started preparing the platform 
TRACE::2020-01-25.09:31:42::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-25.09:31:42::SCWSystem::dir created 
TRACE::2020-01-25.09:31:42::SCWSystem::Writing the bif 
TRACE::2020-01-25.09:31:42::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-25.09:31:42::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-25.09:31:42::SCWPlatform::Completed generating the platform
TRACE::2020-01-25.09:31:42::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:42::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:42::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:42::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:31:42::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:42::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.09:31:42::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:42::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-25.09:31:42::SCWPlatform::updated the xpfm file.
TRACE::2020-01-25.09:31:42::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:31:42::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:31:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:31:42::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:42::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_0
TRACE::2020-01-25.09:31:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:31:42::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:31:42::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.09:31:42::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWPlatform::Clearing the existing platform
TRACE::2020-01-25.09:56:23::SCWSystem::Clearing the existing sysconfig
TRACE::2020-01-25.09:56:23::SCWMssOS::Removing the swdes entry for  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWSystem::Clearing the domains completed.
TRACE::2020-01-25.09:56:23::SCWPlatform::Clearing the opened hw db.
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform:: Platform location is /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:23::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:23::SCWPlatform::Removing the HwDB with name /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:23::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-25.09:56:23::SCWPlatform::Opened new HwDB with name microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWReader::Active system found as  microblaze_bd_wrapper
TRACE::2020-01-25.09:56:23::SCWReader::Handling sysconfig microblaze_bd_wrapper
TRACE::2020-01-25.09:56:23::SCWDomain::checking for install qemu data   : 
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:23::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:23::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:23::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:23::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-01-25.09:56:23::SCWMssOS::No sw design opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWMssOS::mss exists loading the mss file  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWMssOS::Opened the sw design from mss  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWMssOS::Adding the swdes entry /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss with des name system
TRACE::2020-01-25.09:56:23::SCWMssOS::updating the scw layer about changes
TRACE::2020-01-25.09:56:23::SCWMssOS::Opened the sw design.  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-01-25.09:56:23::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:23::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:23::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:23::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:23::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.09:56:23::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:23::SCWReader::No isolation master present  
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Platform location is /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:29::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:29::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:29::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:29::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:29::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_2
TRACE::2020-01-25.09:56:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:29::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:29::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.09:56:29::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/tempdsa/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:29::SCWPlatform::update - Opened existing hwdb microblaze_bd_wrapper_3
TRACE::2020-01-25.09:56:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:29::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:29::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:29::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-01-25.09:56:29::SCWPlatform::Opened new HwDB with name microblaze_bd_wrapper_4
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.09:56:29::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.09:56:29::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.09:56:29::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_4
TRACE::2020-01-25.09:56:29::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_4
TRACE::2020-01-25.09:56:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.09:56:29::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:29::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.09:56:29::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.09:56:29::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-01-25.09:57:28::SCWMssOS::cleaning the bsp 
TRACE::2020-01-25.09:57:28::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-25.09:57:28::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-25.09:57:28::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-25.09:57:28::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-25.09:57:28::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-25.09:57:28::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-25.09:57:28::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-01-25.09:58:32::SCWMssOS::cleaning the bsp 
TRACE::2020-01-25.09:58:32::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-25.09:58:32::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-25.09:58:32::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-25.09:58:32::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-25.09:58:32::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-25.09:58:32::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-25.09:58:32::SCWMssOS::rm -f microblaze_0/lib/libxil.a

TRACE::2020-01-25.10:00:24::SCWMssOS::cleaning the bsp 
TRACE::2020-01-25.10:00:24::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  clean " 
TRACE::2020-01-25.10:00:24::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s clean 

TRACE::2020-01-25.10:00:24::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s clean 

TRACE::2020-01-25.10:00:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s clean 

TRACE::2020-01-25.10:00:24::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s clean 

TRACE::2020-01-25.10:00:24::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s clean 

TRACE::2020-01-25.10:00:24::SCWMssOS::rm -f microblaze_0/lib/libxil.a

LOG::2020-01-25.10:01:22::SCWPlatform::Started generating the artifacts platform microblaze_bd_wrapper
TRACE::2020-01-25.10:01:22::SCWPlatform::Sanity checking of platform is completed
LOG::2020-01-25.10:01:22::SCWPlatform::Started generating the artifacts for system configuration microblaze_bd_wrapper
LOG::2020-01-25.10:01:22::SCWSystem::Checking the domain standalone_domain
LOG::2020-01-25.10:01:22::SCWSystem::Not a boot domain 
LOG::2020-01-25.10:01:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-01-25.10:01:22::SCWDomain::Generating domain artifcats
TRACE::2020-01-25.10:01:22::SCWMssOS::Generating standalone artifcats
TRACE::2020-01-25.10:01:22::SCWMssOS:: Copying the user libraries. 
TRACE::2020-01-25.10:01:22::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:22::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:22::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:22::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.10:01:22::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:22::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.10:01:22::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_4
TRACE::2020-01-25.10:01:22::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_4
TRACE::2020-01-25.10:01:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.10:01:22::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.10:01:22::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.10:01:22::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.10:01:22::SCWMssOS::Completed writing the mss file at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp
TRACE::2020-01-25.10:01:22::SCWMssOS::Mss edits present, copying mssfile into export location /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.10:01:22::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-01-25.10:01:22::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-01-25.10:01:22::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-01-25.10:01:22::SCWMssOS::doing bsp build ... 
TRACE::2020-01-25.10:01:22::SCWMssOS::System Command Ran  cd  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2020-01-25.10:01:22::SCWMssOS::Running Make include in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-25.10:01:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" 
TRACE::2020-01-25.10:01:22::SCWMssOS::"COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-section
TRACE::2020-01-25.10:01:22::SCWMssOS::s -Wall -Wextra"

TRACE::2020-01-25.10:01:22::SCWMssOS::Running Make include in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-25.10:01:22::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-25.10:01:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-25.10:01:22::SCWMssOS::all -Wextra"

TRACE::2020-01-25.10:01:22::SCWMssOS::Running Make include in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-25.10:01:22::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar
TRACE::2020-01-25.10:01:22::SCWMssOS::" "COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-secti
TRACE::2020-01-25.10:01:22::SCWMssOS::ons -Wall -Wextra"

TRACE::2020-01-25.10:01:22::SCWMssOS::Running Make include in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-25.10:01:22::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-25.10:01:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-25.10:01:22::SCWMssOS::all -Wextra"

TRACE::2020-01-25.10:01:22::SCWMssOS::Running Make include in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-25.10:01:22::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s include  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COM
TRACE::2020-01-25.10:01:22::SCWMssOS::PILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -W
TRACE::2020-01-25.10:01:22::SCWMssOS::all -Wextra"

TRACE::2020-01-25.10:01:22::SCWMssOS::Running Make libs in microblaze_0/libsrc/uartlite_v3_3/src

TRACE::2020-01-25.10:01:22::SCWMssOS::make -C microblaze_0/libsrc/uartlite_v3_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2020-01-25.10:01:22::SCWMssOS::MPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -
TRACE::2020-01-25.10:01:22::SCWMssOS::Wall -Wextra"

TRACE::2020-01-25.10:01:22::SCWMssOS::Compiling uartlite

TRACE::2020-01-25.10:01:23::SCWMssOS::Running Make libs in microblaze_0/libsrc/bram_v4_3/src

TRACE::2020-01-25.10:01:23::SCWMssOS::make -C microblaze_0/libsrc/bram_v4_3/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-25.10:01:23::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-25.10:01:23::SCWMssOS:: -Wextra"

TRACE::2020-01-25.10:01:23::SCWMssOS::Compiling bram

TRACE::2020-01-25.10:01:24::SCWMssOS::Running Make libs in microblaze_0/libsrc/standalone_v7_1/src

TRACE::2020-01-25.10:01:24::SCWMssOS::make -C microblaze_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "
TRACE::2020-01-25.10:01:24::SCWMssOS::COMPILER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections
TRACE::2020-01-25.10:01:24::SCWMssOS:: -Wall -Wextra"

TRACE::2020-01-25.10:01:24::SCWMssOS::Compiling standalone

TRACE::2020-01-25.10:01:26::SCWMssOS::Running Make libs in microblaze_0/libsrc/gpio_v4_5/src

TRACE::2020-01-25.10:01:26::SCWMssOS::make -C microblaze_0/libsrc/gpio_v4_5/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-25.10:01:26::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-25.10:01:26::SCWMssOS:: -Wextra"

TRACE::2020-01-25.10:01:26::SCWMssOS::Compiling gpio

TRACE::2020-01-25.10:01:27::SCWMssOS::Running Make libs in microblaze_0/libsrc/cpu_v2_10/src

TRACE::2020-01-25.10:01:27::SCWMssOS::make -C microblaze_0/libsrc/cpu_v2_10/src -s libs  "SHELL=/bin/sh" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2020-01-25.10:01:27::SCWMssOS::ER_FLAGS=  -O2 -c -mcpu=v11.0 -mlittle-endian -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-sections -fdata-sections -Wall
TRACE::2020-01-25.10:01:27::SCWMssOS:: -Wextra"

TRACE::2020-01-25.10:01:27::SCWMssOS::Compiling cpu

TRACE::2020-01-25.10:01:27::SCWMssOS::Finished building libraries

TRACE::2020-01-25.10:01:27::SCWMssOS::Copying to export directory.
TRACE::2020-01-25.10:01:27::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-01-25.10:01:27::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-01-25.10:01:27::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-01-25.10:01:27::SCWSystem::Completed Processing the sysconfig microblaze_bd_wrapper
LOG::2020-01-25.10:01:27::SCWPlatform::Completed generating the artifacts for system configuration microblaze_bd_wrapper
TRACE::2020-01-25.10:01:27::SCWPlatform::Started preparing the platform 
TRACE::2020-01-25.10:01:27::SCWSystem::Writing the bif file for system config microblaze_bd_wrapper
TRACE::2020-01-25.10:01:27::SCWSystem::dir created 
TRACE::2020-01-25.10:01:27::SCWSystem::Writing the bif 
TRACE::2020-01-25.10:01:27::SCWPlatform::Started writing the spfm file 
TRACE::2020-01-25.10:01:27::SCWPlatform::Started writing the xpfm file 
TRACE::2020-01-25.10:01:27::SCWPlatform::Completed generating the platform
TRACE::2020-01-25.10:01:27::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.10:01:27::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.10:01:27::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_4
TRACE::2020-01-25.10:01:27::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_4
TRACE::2020-01-25.10:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.10:01:27::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.10:01:27::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.10:01:27::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.10:01:27::SCWWriter::formatted JSON is {
	"platformName":	"microblaze_bd_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"microblaze_bd_wrapper",
	"platHandOff":	"<platformDir>.xsa",
	"platIntHandOff":	"<platformDir>/hw/microblaze_bd_wrapper.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"microblaze_bd_wrapper",
	"systems":	[{
			"systemName":	"microblaze_bd_wrapper",
			"systemDesc":	"microblaze_bd_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"microblaze_bd_wrapper",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on microblaze_0",
					"domainDesc":	"standalone_domain",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"a3ce954f923fcc618971d4a9b5547afb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-01-25.10:01:27::SCWPlatform::updated the xpfm file.
TRACE::2020-01-25.10:01:27::SCWPlatform::Trying to open the hw design at /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform::DSA given /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform::DSA absoulate path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform::DSA directory /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw
TRACE::2020-01-25.10:01:27::SCWPlatform:: Platform Path /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/hw/microblaze_bd_wrapper.xsa
TRACE::2020-01-25.10:01:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2020-01-25.10:01:27::SCWPlatform::Trying to set the existing hwdb with name microblaze_bd_wrapper_4
TRACE::2020-01-25.10:01:27::SCWPlatform::Opened existing hwdb microblaze_bd_wrapper_4
TRACE::2020-01-25.10:01:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-01-25.10:01:27::SCWMssOS::Checking the sw design at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
TRACE::2020-01-25.10:01:27::SCWMssOS::DEBUG:  swdes dump  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss|system||

TRACE::2020-01-25.10:01:27::SCWMssOS::Sw design exists and opened at  /home/dorfell/Documents/Vitis_2019.2/socs_design/02_microblaze_axi/microblaze_bd_wrapper/microblaze_0/standalone_domain/bsp/system.mss
