INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/onebitadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module onebitadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/fourbitadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourbitadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/twos_complement.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twos_complement
WARNING: [VRFC 10-1315] redeclaration of ansi port S is not allowed [C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/twos_complement.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/two_to_one_multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_to_one_multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor
INFO: [VRFC 10-2458] undeclared symbol CIN, assumed default net type wire [C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sources_1/new/subtractor.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.srcs/sim_1/new/sim_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yanhan/Vivado_lab/onebitadder/onebitadder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
