AArch64 WW+RF+WR+dmb.sy+dmb.sy+cachesync
"DMB.SYdWW Rfe DMB.SYdRR Fife CacheSyncdWR Fre"
Cycle=Rfe DMB.SYdRR Fife CacheSyncdWR Fre DMB.SYdWW
Relax=Fife
Safe=Rfe Fre DMB.SYdWW DMB.SYdRR CacheSyncdWR
Generator=diy7 (version 7.52+10(dev))
Com=Rf Fif Fr
Orig=DMB.SYdWW Rfe DMB.SYdRR Fife CacheSyncdWR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=y;
1:X1=y;
2:X0=0x14000001; 2:X1=P1:Lself02; 2:X3=x;
}
 P0          | P1          | P2          ;
 STR W0,[X1] | LDR W0,[X1] | STR W0,[X1] ;
 DMB SY      | DMB SY      | DC CVAU,X1  ;
 STR W0,[X2] | Lself02:    | DSB ISH     ;
             | B L00       | IC IVAU,X1  ;
             | MOV W2,#2   | DSB ISH     ;
             | B L01       | LDR W2,[X3] ;
             | L00:        |             ;
             | MOV W2,#1   |             ;
             | L01:        |             ;
exists
(1:X0=0x1 /\ 1:X2=0x1 /\ 2:X2=0x0)
