<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8">
  <meta name="google-site-verification" content="x769ihcPpzMLLAP03TIykIjylrYsAghgJfwpvP8LZ14" />
  <meta name="msvalidate.01" content="ECCB0341CC24C59E0D3F85526AB31105" />
  <meta name="viewport" content="target-densitydpi=device-dpi, width=device-width, initial-scale=1.0, minimum-scale=1.0, maximum-scale=1.5, user-scalable=yes">
  <!-- 
  <title>Design NN on ZCU102 (3) — Double Buffer Design | jQub | Weiwen</title>
 -->
  <link rel="shortcut icon" href="https://ece.gmu.edu/themes/custom/sf_mason_basic/favicon.ico" type="image/vnd.microsoft.icon">
  <title>jQub | Weiwen</title>
  <meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
  <!--<link rel="stylesheet" href="./css/application.css">-->
  <link rel="stylesheet" href="/css/style.css">
  <link rel="stylesheet" href="/css/application.css">
  <link rel="stylesheet" href="/css/mason.css">
  

  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">

  <script type="text/x-mathjax-config">
	  MathJax.Hub.Config({
		tex2jax: {
		  inlineMath: [ ['$','$'], ["\\(","\\)"] ],
		  processEscapes: true
		}
	  });
  </script>  
  <script type="text/javascript" async
  src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/latest.js?config=TeX-MML-AM_CHTML"></script>
  
  <!--<script src="./js/application.js"></script>-->
</head>

<body style="background: url(/css/images/bg.png) 0 0 repeat; ">
	

  <div style="min-width:1200px;">

  <div class="sf-banner">
    <div class="sf-banner-inner">
      <div class="region region-banner">
        <div id="block-parentsite" data-block-plugin-id="parent_site" class="block block-gmu-core block-parent-site">

          <div class="parent-site-container" style="min-width:200px;">
            <a href="https://www2.gmu.edu/"><svg class="svg-inline--fa fa-chevron-circle-left fa-w-16" aria-hidden="true" focusable="false" data-prefix="fa" data-icon="chevron-circle-left" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512" data-fa-i2svg=""><path fill="currentColor" d="M256 504C119 504 8 393 8 256S119 8 256 8s248 111 248 248-111 248-248 248zM142.1 273l135.5 135.5c9.4 9.4 24.6 9.4 33.9 0l17-17c9.4-9.4 9.4-24.6 0-33.9L226.9 256l101.6-101.6c9.4-9.4 9.4-24.6 0-33.9l-17-17c-9.4-9.4-24.6-9.4-33.9 0L142.1 239c-9.4 9.4-9.4 24.6 0 34z"></path></svg>
            <span class="full-univesity-name">George Mason University</span></a>
          </div>

          <div class="parent-school-ext" style="min-width:60px;">
            <a href="https://volgenau.gmu.edu/" class="parent-site-link parent-school-name" data-tippy="Volgeneu School of Engineering" data-tippy-arrow="true" data-tippy-placement="bottom" title="Volgeneu School of Engineering" style="padding-top: 10px;">Volgenau</a>
          </div>
          
        </div>

        <div data-block-plugin-id="utility_menu_block" class="block-utilitymenublock block block-gmu-core block-utility-menu-block" style="min-width:800px;">
          <div class="utility-link">
              <ul>

              
                  
                    <a class="main-nav-link" href="/" style="color: #000; font-weight: bold; background-color: #EFDB92;">Home</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/bio" style="color: #000; ">PI</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/team" style="color: #000; ">Team</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/paper" style="color: #000; ">Publication</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/research" style="color: #000; ">Research</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/teaching" style="color: #000; ">Teaching</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/service" style="color: #000; ">Service</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/awards" style="color: #000; ">Awards</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/blog" style="color: #000; ">Blog</a>
                  
              
                  
                    <a class="main-nav-link" href="/categories/QF" style="color: #000; ">QuantumFlow</a>
                  
              

              
              </ul>
            </div>
        </div>
      </div>
    </div>
  </div>

  </div>
	

  <header id="header" role="banner"  style="height:208px;  min-width:1200px;">
  
      <div  style="height:150px; padding-left:60px; background-color:rgba(12,35,64,0.9);">
        <div id="block-sitebranding" data-block-plugin-id="system_branding_block">

          <div style="float:left; padding-top:10px;">        
            <a href="https://ece.gmu.edu/" title="Home" rel="home" class="logo" style="padding-left: 0px; height:120px;">
              <img src="https://ece.gmu.edu/themes/custom/sf_mason_basic/logo.png" alt="Home">
            </a>
          </div>
          <div class="site-branding-text" style="float:left; margin-top:50px;">
            <div class="site-branding-name">
              <a href="https://ece.gmu.edu/" title="Home" rel="home">Electrical and Computer Engineering</a>
            </div>
          </div>
        </div>
      </div>
  
  
	  
      <div class="titlebar container-fluid" style="height:60px; padding-left:60px; padding-top:5px; background-color:rgba(255,204,51,0.8);">
        <div class="row">
          <div class="col" style="padding-left: 0px;">
            <h1 class="site-title"><a href="/" accesskey="H" style="font-size: 0.7em;padding-top: 5px;padding-bottom: 5px;">Dr Jiang's Quantum-Classical Computer-Aided Design Lab (JQub)</a></h1>
          </div>
        </div>
      </div>
  </header>
    
  <div id="container" style="background: url(/css/images/bg.png) 0 0 repeat; ">
    <div id="wrap" style="background: url(/css/images/bg.png) 0 0 repeat; min-width:1200px;">
      
      <div class="outer" style="clear:both; width:1000px; min-height: 500px; margin-top:10px; padding-top:20px; padding-left:0px; padding-right:0px; padding-bottom: 30px; background: url(/css/images/bg.png) 0 0 repeat; ">
        <div>
    <article id="post-blog_2018-08-01-DoubleBufferDesign" class="article article-type-post" itemscope itemprop="blogPost">      
      <div class="article-inner" style="margin-top: -10px">
        
        
          <b><header class="article-header" style="font-size:24pt;">
            
      
      Design NN on ZCU102 (3) — Double Buffer Design    
  

          </header></b>
        
        <div class="article-entry" itemprop="articleBody">
          
            <p>Double buffer technique is effect to execute tasks in pipeline fashion for higher throughput, which is also known as ping-pong buffer. In this blog, I’ll discuss the implementation of double buffer in HLS, based on which I’ll deploy a simple example on ZCU102 board.</p>
<p>###High Level Overview</p>
<p>We use the instance in paper titled <a href="https://dl.acm.org/citation.cfm?id=2689060" target="_blank" rel="external">Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks</a> as an example to show how to implement a double buffer design in HLS.</p>
<p>The schedule graph of the whole system is shown as follows.<br><img src="/2018/08/01/blog_2018-08-01-DoubleBufferDesign/db.jpg" alt=""></p>
<p>As we can see from the above graph, there are three tasks: (1) load input buffer, denoted as <strong>LB</strong>, (2) computation <strong>COM</strong>, (3) store output buffer <strong>SB</strong>.</p>
<p>In this example, the latency of <strong>SB</strong> is much larger than other two tasks. Specifically, it is roughly four times larger than <strong>COM</strong>. Therefore, for one iteration of <strong>SB</strong>, tasks <strong>COM</strong> and <strong>LB</strong> will be executed 4 times.<br>The above sequences will be controlled in <em>PS</em> part.<br>In the following, we will first discuss the design of PL part. Then, we discuss the control logic later in this blog.</p>
<p>###The Design of PL part</p>
<p>In PL part, we design two IP cores: one for <strong>LB</strong> and <strong>COM</strong>, and the other one for <strong>SB</strong> , because the following two reasons:</p>
<ul>
<li><strong>LB</strong> and <strong>COM</strong> are alternatively executed</li>
<li>one execution of <strong>SB</strong> and 4 executions of  <strong>LB</strong> and <strong>COM</strong> are overlapped</li>
</ul>
<p>#####IP core (dma_test) for LB (read_data) and COM (fire)<br>This IP contains two functions: “read_data” and “fire”, where “read_data” will receive data from DDR in PS part through DMA, and “fire” will process the received data. In this example, we perform some dummy operations in fire. For a specific scenario, the fire can be the function of conducting convolution <em>etc.</em></p>
<p>As we can see from the schedule graph, when “fire” operates buffer 0, “read_data” function will fill buffer 1. Hence, we allocate two buffers to hold the input data.<br>For the output of “fire” function, we directly write the results to the next IP through AXI_STREAM.</p>
<p>The detailed codes in the top level function are listed as follows.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div></pre></td><td class="code"><pre><div class="line">void dma_test(hls::stream&lt;DMA_DATA&gt; &amp;in_stream, hls::stream&lt;DMA_DATA&gt; &amp;out_stream, int num,int op)&#123;</div><div class="line">#pragma HLS INTERFACE s_axilite port=return bundle=CRTL_BUS</div><div class="line">#pragma HLS INTERFACE s_axilite port=num bundle=CRTL_BUS</div><div class="line">#pragma HLS INTERFACE s_axilite port=op bundle=CRTL_BUS</div><div class="line">#pragma HLS INTERFACE axis port=in_stream</div><div class="line">#pragma HLS INTERFACE axis port=out_stream</div><div class="line">#pragma HLS allocation instances=read_data limit=2 function</div><div class="line">#pragma HLS allocation instances=fire limit=2 function</div><div class="line"></div><div class="line">	float IFM_0[1024];</div><div class="line">	float IFM_1[1024];</div><div class="line"></div><div class="line">	if(num%2==0)&#123;</div><div class="line">		read_data(in_stream,IFM_0);</div><div class="line">		fire(op,IFM_1,out_stream);</div><div class="line">	&#125;else&#123;</div><div class="line">		read_data(in_stream,IFM_1);</div><div class="line">		fire(op,IFM_0,out_stream);</div><div class="line">	&#125;</div><div class="line">&#125;</div></pre></td></tr></table></figure>
<p>As we can see, we allocate two buffers <em>IFM_0</em> and <em>IFM_1</em> to hold the input data.<br>In each if-else block, “read_data” and “fire” operate different buffers. In consequence, these functions will be implemented in parallel automatically by HLS.</p>
<p>The “read_data” function is listed as follows.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div></pre></td><td class="code"><pre><div class="line">void read_data(hls::stream&lt;DMA_DATA&gt; &amp;in_stream, float * IFM)&#123;</div><div class="line">	DMA_DATA input;</div><div class="line">RD:</div><div class="line">	for(int i=0;i&lt;1024;i++)&#123;</div><div class="line">#pragma HLS PIPELINE II=1</div><div class="line">		input = in_stream.read();</div><div class="line">		IFM[i] = input.data;</div><div class="line">	&#125;</div><div class="line">&#125;</div></pre></td></tr></table></figure>
<p>Finally, the “fire” function is listed as follows.<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div></pre></td><td class="code"><pre><div class="line">void fire(int num, float * IFM, hls::stream&lt;DMA_DATA&gt; &amp;conn)&#123;</div><div class="line">	DMA_DATA output;</div><div class="line">FIRE:</div><div class="line">	for(int i=0;i&lt;1024;i++)&#123;</div><div class="line">#pragma HLS PIPELINE II=1</div><div class="line">		output.data = IFM[i]+num;</div><div class="line">		conn.write(output);</div><div class="line">	&#125;</div><div class="line">&#125;</div></pre></td></tr></table></figure></p>
<p>#####IP (dma_sending) core for SB (dma_sending)<br>This IP contains two functions: “read_from_fire” and “write_data”, where “read_from_fire” will receive data from “fire” defined in the first IP core, and “write_data” will send data to DDR in PS part through DMA.</p>
<p>As we can see from the schedule graph, when we write data to PS’s DDR, the newly computed data need to be write to this IP core. This means “read_from_fire” and “write_data” need to be executed in parallel. Therefore, we allocate two buffers <em>OFM_0</em> and <em>OFM_1</em> to apply double buffer to execute these functions in parallel.</p>
<p>The detailed codes are listed as follows.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div></pre></td><td class="code"><pre><div class="line">void dma_sending(hls::stream&lt;DMA_DATA&gt; &amp;in_stream, hls::stream&lt;DMA_DATA&gt; &amp;out_stream, int num)&#123;</div><div class="line">#pragma HLS INTERFACE s_axilite port=return bundle=CRTL_BUS</div><div class="line">#pragma HLS INTERFACE s_axilite port=num bundle=CRTL_BUS</div><div class="line">#pragma HLS INTERFACE axis port=in_stream</div><div class="line">#pragma HLS INTERFACE axis port=out_stream</div><div class="line"></div><div class="line">#pragma HLS allocation instances=read_from_fire limit=2 function</div><div class="line">#pragma HLS allocation instances=write_data limit=2 function</div><div class="line"></div><div class="line">hls::stream&lt;DMA_DATA&gt; connect_0;</div><div class="line"></div><div class="line">	float OFM_0[10240];</div><div class="line">	float OFM_1[10240];</div><div class="line"></div><div class="line">	if(num%2==0)&#123;</div><div class="line">		read_from_fire(in_stream, OFM_0);</div><div class="line">		write_data(out_stream,OFM_1);</div><div class="line">	&#125;else&#123;</div><div class="line">		read_from_fire(in_stream, OFM_1);</div><div class="line">		write_data(out_stream,OFM_0);</div><div class="line">	&#125;</div><div class="line">&#125;</div></pre></td></tr></table></figure>
<p>As we can see from the above codes, in each block, “read_from_fire” and “write_data” operate different buffers. In consequence, these functions will be implemented in parallel automatically by HLS.</p>
<p>The “read_from_fire” is implemented as follows.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div></pre></td><td class="code"><pre><div class="line">void read_from_fire(hls::stream&lt;DMA_DATA&gt; &amp;in_stream, float *OFM)&#123;</div><div class="line">	DMA_DATA input;</div><div class="line">	RD_FIRE:for(int i=0;i&lt;10240;i++)&#123;</div><div class="line">#pragma HLS PIPELINE II=1</div><div class="line">		input = in_stream.read();</div><div class="line">		OFM[i] = input.data;</div><div class="line">	&#125;</div><div class="line">&#125;</div></pre></td></tr></table></figure>
<p>And the “write_data” is shown as follows.<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div></pre></td><td class="code"><pre><div class="line">void write_data(hls::stream&lt;DMA_DATA&gt; &amp;out_stream, float *OFM)&#123;</div><div class="line">	DMA_DATA output;</div><div class="line">	output.last=0;</div><div class="line">	WR:for(int i=0;i&lt;10240;i++)&#123;</div><div class="line">#pragma HLS PIPELINE II=1</div><div class="line">		if(i==10239)&#123;</div><div class="line">			output.last=1;</div><div class="line">		&#125;</div><div class="line">		output.data=OFM[i];</div><div class="line">		out_stream.write(output);</div><div class="line">	&#125;</div><div class="line">&#125;</div></pre></td></tr></table></figure></p>
<p>###The Block Diagram for the Connection of IPs</p>
<p><img src="/2018/08/01/blog_2018-08-01-DoubleBufferDesign/BlockDiagram.jpg" alt=""></p>
<p>According to the design of PL part, the input port of ip core <strong>dma_test</strong> is connected ZYNQ through axi_dma_1 and hp0. The output port of <strong>dma_test</strong> is directly connected to the input port of <strong>dma_sending</strong>.<br>And the output port of <strong>dma_sending</strong> is connected back to ZYNQ through axi_dma_0 and hp_0.</p>
<p>###The Design of PS part</p>
<p>In our design, <strong>LB</strong> and <strong>COM</strong> will execute 10 times for one execution of <strong>SB</strong>.<br>And we assume the <strong>SB</strong> will be executed 10240 iterations.<br>We can notice that in each ip core, the variable <strong>num</strong> will decide the alternatively using of buffers. Hence, we will increase <strong>num</strong> by 1 in each iteration.</p>
<p>To realize the ping-pong executions, in each iteration, we first launch <strong>SB</strong> and then launch <strong>LB</strong> and <strong>COM</strong> in a inner-loop with 10 iterations.</p>
<p>The detailed codes are shown in as follows.</p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div><div class="line">6</div><div class="line">7</div><div class="line">8</div><div class="line">9</div><div class="line">10</div><div class="line">11</div><div class="line">12</div><div class="line">13</div><div class="line">14</div><div class="line">15</div><div class="line">16</div><div class="line">17</div><div class="line">18</div><div class="line">19</div><div class="line">20</div><div class="line">21</div><div class="line">22</div><div class="line">23</div><div class="line">24</div><div class="line">25</div><div class="line">26</div><div class="line">27</div><div class="line">28</div><div class="line">29</div><div class="line">30</div><div class="line">31</div><div class="line">32</div><div class="line">33</div><div class="line">34</div><div class="line">35</div><div class="line">36</div><div class="line">37</div><div class="line">38</div><div class="line">39</div><div class="line">40</div><div class="line">41</div><div class="line">42</div><div class="line">43</div><div class="line">44</div></pre></td><td class="code"><pre><div class="line">int main()&#123;</div><div class="line">  init_sys();</div><div class="line"></div><div class="line">  static float I[1024];</div><div class="line">  static float O[10240];</div><div class="line">  int trans_len_rd = 1024;</div><div class="line">  float * start_addr_rd = I;</div><div class="line">  int trans_len_wr = 10240;</div><div class="line">  float * start_addr_wr = O;</div><div class="line">  for(int j=0;j&lt;1024;j++)&#123;</div><div class="line">  	I[j]=100;</div><div class="line">  &#125;</div><div class="line">  cout&lt;&lt;&quot;===========&quot;&lt;&lt;endl;</div><div class="line">  cout&lt;&lt;&quot;Function Test&quot;&lt;&lt;endl;</div><div class="line">  timer.startTimer();</div><div class="line">  // -----------------------------</div><div class="line">  // -----------Main Body--------------</div><div class="line"></div><div class="line">  for(int i = 0; i&lt;10240; i++)&#123;</div><div class="line">    XDma_sending_Set_num(&amp;do_sender,i);</div><div class="line">    XDma_sending_Start(&amp;do_sender);</div><div class="line">    // Perform IP core 2</div><div class="line">    Xil_DCacheFlushRange((INTPTR)start_addr_wr,trans_len_wr*sizeof(float));</div><div class="line">  	XAxiDma_SimpleTransfer(&amp;do_axi_dma_wr,(INTPTR)start_addr_wr,trans_len_wr*sizeof(float),XAXIDMA_DEVICE_TO_DMA);</div><div class="line">  	for(int j=0;j&lt;10;j++)&#123;</div><div class="line">                  // Set up variables.</div><div class="line">  		XDma_test_Set_op(&amp;do_dma,i);</div><div class="line">  		XDma_test_Set_num(&amp;do_dma,j);</div><div class="line">                  // Perform IP core 1</div><div class="line">  		XDma_test_Start(&amp;do_dma);                </div><div class="line">  		XAxiDma_SimpleTransfer(&amp;do_axi_dma_rd,(INTPTR)start_addr_rd,trans_len_rd*sizeof(float),XAXIDMA_DMA_TO_DEVICE);</div><div class="line">  		while(XAxiDma_Busy(&amp;do_axi_dma_rd,XAXIDMA_DMA_TO_DEVICE));</div><div class="line">  		while(!XDma_test_IsDone(&amp;do_dma));</div><div class="line">  	&#125;</div><div class="line"></div><div class="line">  	while(XAxiDma_Busy(&amp;do_axi_dma_wr,XAXIDMA_DEVICE_TO_DMA));</div><div class="line">  	while(!XDma_sending_IsDone(&amp;do_sender));</div><div class="line">  	Xil_DCacheInvalidateRange((INTPTR)start_addr_wr,trans_len_wr*sizeof(float));</div><div class="line">  &#125;</div><div class="line">  timer.stopTimer();</div><div class="line">  timeInterval = timer.getElapsedTimerInSeconds();</div><div class="line">  printf(&quot;Receiving weights using ticks %f\n&quot;,timeInterval);</div><div class="line">  return 0;</div><div class="line">&#125;</div></pre></td></tr></table></figure>
<p>###Performance Results</p>
<h5 id="Results-in-HLS"><a href="#Results-in-HLS" class="headerlink" title="Results in HLS"></a>Results in HLS</h5><p>The results of IP core 1 is shown in the following figure.</p>
<p><img src="/2018/08/01/blog_2018-08-01-DoubleBufferDesign/IP1.png" alt=""></p>
<p>The results of IP core 2 is shown in the following figure.</p>
<p><img src="/2018/08/01/blog_2018-08-01-DoubleBufferDesign/IP2.png" alt=""></p>
<h5 id="Results-on-ZCU102"><a href="#Results-on-ZCU102" class="headerlink" title="Results on ZCU102"></a>Results on ZCU102</h5><p>The results are listed as follows.<br><figure class="highlight plain"><table><tr><td class="gutter"><pre><div class="line">1</div><div class="line">2</div><div class="line">3</div><div class="line">4</div><div class="line">5</div></pre></td><td class="code"><pre><div class="line">===========</div><div class="line">Function Test</div><div class="line">Start: 0</div><div class="line">End: 138911443</div><div class="line">Receiving weights using ticks 1.389253</div></pre></td></tr></table></figure></p>
<h3 id="Inspiration"><a href="#Inspiration" class="headerlink" title="Inspiration"></a>Inspiration</h3><p>For each iteration, we send 1024<em>10</em>4B=40KB from PS to PL. And send 10240<em>4B=40KB data from PL to PS. In total, data transmission size is 80KB</em>10240=800MB.<br>So, the bandwidth is 800MB/1.389253=575.85MB/s (two channels). For one channel, the bandwidth is 287.92MB/s.</p>
<p>This is mainly bounded by the PL part. More specifically, the clock in PL part is 100MHz. In each clock cycle, it can write/read 4B data to/from BRAM. Hence, the bottleneck in PL part is 4/1.0E-8/1024/1024=381.46MB/s.</p>
<p>The paper titled <a href="https://ieeexplore.ieee.org/abstract/document/8060327/" target="_blank" rel="external">Bandwidth Optimization Through On-Chip Memory Restructuring for HLS</a> discussed the bandwidth optimizations. In the next blog, I’ll talk about the bandwidth optimization for HLS design.</p>
<p>BTW, this paper also introduce the double buffer, which is the same as we discussed above.</p>
<p><br></p>
<p><div align="right"><br><b>Weiwen Jiang</b><br><br><br>Aug 1, 2018<br><br><br><a href="mailto:jiang.wwen@pitt.edu" target="_blank" rel="external">jiang.wwen@pitt.edu</a><br><br><br>At UPITT<br></div><br><br></p>

          
        </div>
        <!--<footer class="article-footer">
          <a data-url="https://wjiang.nd.edu/2018/08/01/blog_2018-08-01-DoubleBufferDesign/" data-id="cksm3yj79000jxcvbk05l1d4x" class="article-share-link">Share</a>
          
          
        </footer>-->
      </div>
      <!-- 
        
<nav id="article-nav">
  
    <a href="/2018/08/02/blog_2018-08-02-DataPack/" id="article-nav-newer" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Newer</strong>
      <div class="article-nav-title">
        
          Design NN on ZCU102 (4) — Data Pack for Higher Bandwidth
        
      </div>
    </a>
  
  
    <a href="/2018/07/19/blog_2018-07-19-Analysis/" id="article-nav-older" class="article-nav-link-wrap">
      <strong class="article-nav-caption">Older</strong>
      <div class="article-nav-title">Usage Analysis NN on ZCU102 (1) --- Memory Usage</div>
    </a>
  
</nav>

       -->
    </article>

           



</div>        
      
      <div style="clear:both;">
        <div>
        <br /><a href='https://clustrmaps.com/site/1a9dt'  title='Visit tracker'><img src='//clustrmaps.com/map_v2.png?cl=a1b7dd&w=200&t=tt&d=y7uhNSQnn7BwOiSgdjrJlsl50phjgSmRvL7A-puzXmA&co=f1f1f1&ct=a1b7dd' style="margin-top:20px;" /></a><br /></div>
      </div>

      </div> 

      <!--<footer id="footer" style="background: #A9A9A9; color: black; min-width:1200px;">
  
  <div class="outer" style="color:#000">
    <div id="footer-info" class="inner">	  	  	  
	  <div style="float:left">
	  Total pageviews: <a href="http://www.amazingcounters.com"><img border="0" src="http://cc.amazingcounters.com/counter.php?i=3223307&c=9670234" alt="AmazingCounters.com"></a><br />
      Last modified: Feb. 2019. <br />
      &copy; 2021 Weiwen Jiang<br>	  
	  </div>
	  <div style="float:right"><a href="https://clustrmaps.com/site/1a9dt" title="Visit tracker"><img src="//clustrmaps.com/map_v2.png?cl=a1b7dd&w=a&t=tt&d=y7uhNSQnn7BwOiSgdjrJlsl50phjgSmRvL7A-puzXmA&co=f1f1f1&ct=a1b7dd" /></a><br /></div>
    </div>	
  </div>
</footer>-->


  



  <footer id="footer2" class="sf_mason_basic_footer" style="min-height: 240px; min-width: 1200px;">
    <div class="cog--mq mq-footer">
      <div class="region region-footer">

        <div id="block-footerinformation" class="footer-information-desktop block block-gmu-core block-footer-info" data-block-plugin-id="footer_info">


        <div class="site-info"><span class="footer-logo"><img class="logo" alt="George Mason University" src="https://ece.gmu.edu/themes/custom/sf_mason_basic/images/mason-logo.png"></span><div class="site-name">Electrical and Computer Engineering</div><div class="site-abbr">Electrical</div></div><div class="site-info-wrapper"><h2 class="site-slogan">PATRIOTS BRAVE &amp; BOLD</h2><div class="footer-info"><p>4400 University Drive<br>
        Fairfax, Virginia 22030<br>
        703-993-1000</p>
        <div class="footer-copyright">© 2021 George Mason University</div></div></div>
        </div>
      </div>
    </div>
  </footer>
    </div> 
    <nav id="mobile-nav">
  
    <a href="/" class="mobile-nav-link" style="color:white">Home</a>
  
    <a href="/categories/bio" class="mobile-nav-link" style="color:white">PI</a>
  
    <a href="/categories/team" class="mobile-nav-link" style="color:white">Team</a>
  
    <a href="/categories/paper" class="mobile-nav-link" style="color:white">Publication</a>
  
    <a href="/categories/research" class="mobile-nav-link" style="color:white">Research</a>
  
    <a href="/categories/teaching" class="mobile-nav-link" style="color:white">Teaching</a>
  
    <a href="/categories/service" class="mobile-nav-link" style="color:white">Service</a>
  
    <a href="/categories/awards" class="mobile-nav-link" style="color:white">Awards</a>
  
    <a href="/categories/blog" class="mobile-nav-link" style="color:white">Blog</a>
  
    <a href="/categories/QF" class="mobile-nav-link" style="color:white">QuantumFlow</a>
  
</nav>
    

<script src="//ajax.googleapis.com/ajax/libs/jquery/2.0.3/jquery.min.js"></script>


  <link rel="stylesheet" href="/fancybox/jquery.fancybox.css">
  <script src="/fancybox/jquery.fancybox.pack.js"></script>


<script src="/js/script.js"></script>


    
   

  </div>  

  
</body>
</html>